///////////////////////////////////////////////////////////////////////////////////////////////
//
// QUALCOMM Proprietary Design Data
// Copyright (c) 2011, Qualcomm Technologies Incorporated. All rights reserved.
//
// All data and information contained in or disclosed by this document are confidential and
// proprietary information of Qualcomm Technologies Incorporated, and all rights therein are expressly
// reserved. By accepting this material, the recipient agrees that this material and the
// information contained therein are held in confidence and in trust and will not be used,
// copied, reproduced in whole or in part, nor its contents revealed in any manner to others
// without the express written permission of Qualcomm Technologies Incorporated.
//
// This technology was exported from the United States in accordance with the Export
// Administration Regulations. Diversion contrary to U. S. law prohibited.
//
///////////////////////////////////////////////////////////////////////////////////////////////
//
// ddr_ss_seq_hwioreg.h : automatically generated by Autoseq  2.3 1/6/2015 
// User Name:fengding
//
// !! WARNING !!  DO NOT MANUALLY EDIT THIS FILE.
//
///////////////////////////////////////////////////////////////////////////////////////////////

#ifndef __DDR_SS_SEQ_REG_H__
#define __DDR_SS_SEQ_REG_H__

#include "seq_hwio.h"
#include "HALhwio.h"
#include "ddr_ss_seq_hwiobase.h"


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block AHB2PHY_BROADCAST_SWMAN1
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register AHB2PHY_BROADCAST_ADDRESS_SPACE_N ////

#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_ADDR(base, n) (base+0x4*n)
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_PHYS(base, n) (base+0x4*n)
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_RMSK 0xffffffff
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_SHFT          0
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_MAXn        511
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_INI(base, n) \
	in_dword_masked ( HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_ADDR(base, n), HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_RMSK)
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_INMI(base, n, mask) \
	in_dword_masked ( HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_ADDR(base, n), mask) 
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_OUTI(base, n, val) \
	out_dword( HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_ADDR(base, n), val)
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_OUTMI(base, n, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_ADDR(base, n), mask, val, HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_INI(base, n)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_BROADCAST_SPACE_BMSK 0xffffffff
#define HWIO_AHB2PHY_BROADCAST_SWMAN1_AHB2PHY_BROADCAST_ADDRESS_SPACE_N_BROADCAST_SPACE_SHFT        0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block AHB2PHY_SWMAN
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_VERSION ////

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x)                        (x+0x00000000)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_PHYS(x)                        (x+0x00000000)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_RMSK                           0x00ffffff
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_SHFT                                    0
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_IN(x)                          \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), HWIO_AHB2PHY_SWMAN_HW_VERSION_RMSK)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_INM(x, mask)                   \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_OUT(x, val)                    \
	out_dword( HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_HW_VERSION_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MAJOR_BMSK                     0x00ff0000
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MAJOR_SHFT                           0x10

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MINOR_BMSK                     0x0000ff00
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_MINOR_SHFT                            0x8

#define HWIO_AHB2PHY_SWMAN_HW_VERSION_STEP_BMSK                      0x000000ff
#define HWIO_AHB2PHY_SWMAN_HW_VERSION_STEP_SHFT                             0x0

//// Register HW_INFO ////

#define HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x)                           (x+0x00000004)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_PHYS(x)                           (x+0x00000004)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_RMSK                              0xffffffff
#define HWIO_AHB2PHY_SWMAN_HW_INFO_SHFT                                       0
#define HWIO_AHB2PHY_SWMAN_HW_INFO_IN(x)                             \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), HWIO_AHB2PHY_SWMAN_HW_INFO_RMSK)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_INM(x, mask)                      \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_HW_INFO_OUT(x, val)                       \
	out_dword( HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_HW_INFO_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_HW_INFO_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MAJOR_BMSK                     0xff000000
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MAJOR_SHFT                           0x18

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_BRANCH_BMSK                    0x00ff0000
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_BRANCH_SHFT                          0x10

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MINOR_BMSK                     0x0000ff00
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_MINOR_SHFT                            0x8

#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_ECO_BMSK                       0x000000ff
#define HWIO_AHB2PHY_SWMAN_HW_INFO_HW_ECO_SHFT                              0x0

//// Register AHB2PHY_BROADCAST_EN_CFG_LOWER ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x)    (x+0x00000008)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_PHYS(x)    (x+0x00000008)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_RMSK       0xffffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_SHFT                0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_IN(x)      \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_INM(x, mask) \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_OUT(x, val) \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_BROADCAST_EN_LOWER_BMSK 0xffffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_LOWER_BROADCAST_EN_LOWER_SHFT        0x0

//// Register AHB2PHY_BROADCAST_EN_CFG_UPPER ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x)    (x+0x0000000c)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_PHYS(x)    (x+0x0000000c)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_RMSK       0x3fffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_SHFT                0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_IN(x)      \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_INM(x, mask) \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_OUT(x, val) \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_BROADCAST_EN_UPPER_BMSK 0x3fffffff
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_BROADCAST_EN_CFG_UPPER_BROADCAST_EN_UPPER_SHFT        0x0

//// Register AHB2PHY_TOP_CFG ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x)                   (x+0x00000010)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_PHYS(x)                   (x+0x00000010)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_RMSK                      0x00000033
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_SHFT                               0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_IN(x)                     \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_OUT(x, val)               \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_BMSK    0x00000030
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_SHFT           0x4
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_NO_WAIT_STATES_FVAL       0x0u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_ONE_WAIT_STATE_FVAL       0x1u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_TWO_WAIT_STATES_FVAL       0x2u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_THREE_WAIT_STATES_FVAL       0x3u

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_BMSK     0x00000003
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_SHFT            0x0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_NO_WAIT_STATES_FVAL       0x0u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_ONE_WAIT_STATE_FVAL       0x1u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_TWO_WAIT_STATES_FVAL       0x2u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_TOP_CFG_READ_WAIT_STATES_THREE_WAIT_STATES_FVAL       0x3u

//// Register AHB2PHY_DEBUG_BUS_CFG ////

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x)             (x+0x00000014)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_PHYS(x)             (x+0x00000014)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_RMSK                0x00000003
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_SHFT                         0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_IN(x)               \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_RMSK)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), mask) 
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_OUT(x, val)         \
	out_dword( HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), val)
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_ADDR(x), mask, val, HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_BMSK  0x00000003
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SHFT         0x0
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_NONE_OUTPUT_ZERO_FVAL       0x0u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SELECT_DEBUG_OUTPUT_ONE_FVAL       0x1u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SELECT_DEBUG_OUTPUT_TWO_FVAL       0x2u
#define HWIO_AHB2PHY_SWMAN_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SELECT_DEBUG_OUTPUT_THREE_FVAL       0x3u

///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_CC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DDRCC_TOP_HW_INFO ////

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x)                        (x+0x00000000)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_PHYS(x)                        (x+0x00000000)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_RMSK                           0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_HW_INFO_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MAJOR_BMSK                     0xff000000
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MAJOR_SHFT                           0x18

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_BRANCH_BMSK                    0x00ff0000
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_BRANCH_SHFT                          0x10

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MINOR_BMSK                     0x0000ff00
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_MINOR_SHFT                            0x8

#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ECO_BMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_HW_INFO_ECO_SHFT                              0x0

//// Register DDRCC_TOP_HW_VERSION ////

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x)                     (x+0x00000004)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_PHYS(x)                     (x+0x00000004)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_RMSK                        0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MAJOR_BMSK                  0xf0000000
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MAJOR_SHFT                        0x1c

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MINOR_BMSK                  0x0fff0000
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_MINOR_SHFT                        0x10

#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_STEP_BMSK                   0x0000ffff
#define HWIO_DDR_CC_DDRCC_TOP_HW_VERSION_STEP_SHFT                          0x0

//// Register DDRCC_TOP_CORE_INFO ////

#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x)                      (x+0x00000008)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_PHYS(x)                      (x+0x00000008)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_RMSK                         0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_DDRCC_CORE_INFO_BMSK         0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_CORE_INFO_DDRCC_CORE_INFO_SHFT                0x0

//// Register DDRCC_TOP_CTRL_CFG ////

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x)                       (x+0x00000010)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_PHYS(x)                       (x+0x00000010)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_RMSK                          0x000fffff
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_VAL_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_VAL_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_OVRD_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_TIME_BMSK 0x0003fc00
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_TIME_SHFT        0xa

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_BMSK    0x00000200
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_LVDS_CLK_ENABLE_SHFT           0x9

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_QFI_FPM_PERIOD_BMSK     0x000001fe
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_DDRCC_QFI_FPM_PERIOD_SHFT            0x1

#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_CSR_READ_DATA_PIPE_SEL_BMSK   0x00000001
#define HWIO_DDR_CC_DDRCC_TOP_CTRL_CFG_CSR_READ_DATA_PIPE_SEL_SHFT          0x0

//// Register DDRCC_TOP_FPM_PERIOD ////

#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x)                     (x+0x00000014)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_PHYS(x)                     (x+0x00000014)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_RMSK                        0x00ffffff
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_BMSK   0x00ffffff
#define HWIO_DDR_CC_DDRCC_TOP_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_SHFT          0x0

//// Register DDRCC_PLLCTRL_GCC_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x)                   (x+0x00000020)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_PHYS(x)                   (x+0x00000020)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_RMSK                      0x00003fff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FREQ_RATIO_BMSK    0x00003000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FREQ_RATIO_SHFT           0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_LEGACY_MODE_BMSK  0x00000800
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_LEGACY_MODE_SHFT         0xb

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_BYPASS_MODE_BMSK  0x00000400
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_BYPASS_MODE_SHFT         0xa

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_SELECT_BMSK       0x00000200
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_PLL_SELECT_SHFT              0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_BIMC_SW_CTRL_EN_BMSK  0x00000100
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_GCC_BIMC_SW_CTRL_EN_SHFT         0x8

#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FPM_PERIOD_BMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_GCC_CTRL_MC_QFI_FPM_PERIOD_SHFT           0x0

//// Register DDRCC_PLLCTRL_CLK_SWITCH_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x)            (x+0x00000024)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PHYS(x)            (x+0x00000024)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_RMSK               0xfffffeff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SHFT                        0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_MC_CNT_BMSK 0xf8000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_MC_CNT_SHFT       0x1b

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_LOCAL_CLK_SWITCH_CNT_BMSK 0x07c00000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_LOCAL_CLK_SWITCH_CNT_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_PHY_CLK_SWITCH_CNT_BMSK 0x003e0000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_POST_PHY_CLK_SWITCH_CNT_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_CNT_BMSK 0x0001f000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PRE_CLK_SWITCH_CNT_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_CLKMUX_WAIT_TMR_BMSK 0x00000e00
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PLL_CLKMUX_WAIT_TMR_SHFT        0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PHY_CDC_TRIG_WAIT_EN_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_PHY_CDC_TRIG_WAIT_EN_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_PHY_INIT_START_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_PHY_INIT_START_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_BIMC_INIT_COMPLETE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_BIMC_INIT_COMPLETE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_REQ_ACK_OUT_EN_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_REQ_ACK_OUT_EN_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CFG_CLKON_CTRL_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_CFG_CLKON_CTRL_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_COMPLETE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_COMPLETE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_START_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_INIT_START_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT         0x0

//// Register DDRCC_PLLCTRL_CLK_SWITCH_STATUS ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x)          (x+0x00000028)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_PHYS(x)          (x+0x00000028)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_RMSK             0x0000003f
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_SHFT                      0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_IN(x)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_OUT(x, val)      \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CDC_TRIG_COMPLETE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CDC_TRIG_COMPLETE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_START_BMSK 0x00000010
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_START_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_BIMC_CLK_SWITCH_INIT_START_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_BIMC_CLK_SWITCH_INIT_START_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_COMPLETE_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRCC_CLK_SWITCH_INIT_COMPLETE_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CLK_SWITCH_INIT_COMPLETE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_DDRPHY_CLK_SWITCH_INIT_COMPLETE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_PLL_CTRL_ACTIVE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CLK_SWITCH_STATUS_PLL_CTRL_ACTIVE_SHFT        0x0

//// Register DDRCC_PLLCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x)                       (x+0x0000002c)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PHYS(x)                       (x+0x0000002c)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_RMSK                          0xffffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_OUT_EN_BMSK       0x80000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_OUT_EN_SHFT             0x1f

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PWRDN_CNT_BMSK            0x7c000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PWRDN_CNT_SHFT                  0x1a

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_CNT_TC_STATUS_CLEAR_BMSK  0x02000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_CNT_TC_STATUS_CLEAR_SHFT        0x19

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_LOCAL_CLK_SEL_BMSK        0x01000000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_LOCAL_CLK_SEL_SHFT              0x18

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX2_SEL_BMSK            0x00800000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX2_SEL_SHFT                  0x17

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX2_SEL_BMSK            0x00400000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX2_SEL_SHFT                  0x16

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX1_SEL_BMSK            0x00200000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL1_MUX1_SEL_SHFT                  0x15

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX1_SEL_BMSK            0x00100000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL0_MUX1_SEL_SHFT                  0x14

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_EN_BMSK           0x00080000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_SW_PLL_CTRL_EN_SHFT                 0x13

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PHYTX_CLK_SEL_BMSK        0x00040000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_PLL_PHYTX_CLK_SEL_SHFT              0x12

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_DLL_LOCK_COUNT_BMSK           0x0003f000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_DLL_LOCK_COUNT_SHFT                  0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_BIAS_COUNT_BMSK               0x00000fc0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_BIAS_COUNT_SHFT                      0x6

#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_LOCK_COUNT_BMSK               0x0000003f
#define HWIO_DDR_CC_DDRCC_PLLCTRL_CTRL_LOCK_COUNT_SHFT                      0x0

//// Register DDRCC_PLLCTRL_STATUS ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x)                     (x+0x00000030)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PHYS(x)                     (x+0x00000030)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_RMSK                        0x001fffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_WAIT_TMR_TC_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_WAIT_TMR_TC_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_READY_BMSK      0x00080000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL_CLK_MUX_READY_SHFT            0x13

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_REF_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_REF_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_REF_SEL_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_REF_SEL_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_SEL_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LEGACY_BYPASS_SEL_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_SEL_BMSK 0x00008000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LEGACY_BYPASS_SEL_SHFT        0xf

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_MC_CNT_TC_BMSK 0x00004000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_MC_CNT_TC_SHFT        0xe

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_POST_SWITCH_CNT_TC_BMSK 0x00002000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_POST_SWITCH_CNT_TC_SHFT        0xd

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_CNT_TC_BMSK 0x00001000
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_GFMUX_PRE_SWITCH_CNT_TC_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DIV2_MODE_BMSK              0x00000800
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DIV2_MODE_SHFT                     0xb

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCAL_CLK_SEL_BMSK          0x00000400
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCAL_CLK_SEL_SHFT                 0xa

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LOCK_DETECT_BMSK       0x00000200
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL0_LOCK_DETECT_SHFT              0x9

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LOCK_DETECT_BMSK       0x00000100
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_PLL1_LOCK_DETECT_SHFT              0x8

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CLK_SWITCH_SM_BMSK          0x000000f0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_CLK_SWITCH_SM_SHFT                 0x4

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DLL_LOCK_CNT_EXPIRE_BMSK    0x00000008
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_DLL_LOCK_CNT_EXPIRE_SHFT           0x3

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_BIAS_COUNT_EXPIRE_BMSK      0x00000004
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_BIAS_COUNT_EXPIRE_SHFT             0x2

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCK_COUNT_EXPIRE_BMSK      0x00000002
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_LOCK_COUNT_EXPIRE_SHFT             0x1

#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ACTIVE_PLL_BMSK             0x00000001
#define HWIO_DDR_CC_DDRCC_PLLCTRL_STATUS_ACTIVE_PLL_SHFT                    0x0

//// Register DDRCC_PLLCTRL_MC_FPM_PERIOD ////

#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x)              (x+0x00000034)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_PHYS(x)              (x+0x00000034)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_RMSK                 0x00ffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_SHFT                          0
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_RMSK)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_BMSK 0x00ffffff
#define HWIO_DDR_CC_DDRCC_PLLCTRL_MC_FPM_PERIOD_DDRCC_QFI_FPM_PERIOD_SHFT        0x0

//// Register DDRCC_DLLCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x)                       (x+0x00000040)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_PHYS(x)                       (x+0x00000040)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_RMSK                          0x01fffdf3
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_COARSE_TMR_ENH_BMSK       0x01000000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_COARSE_TMR_ENH_SHFT             0x18

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_CNT_TC_STATUS_CLEAR_BMSK  0x00800000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_CNT_TC_STATUS_CLEAR_SHFT        0x17

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL1_DIV_SW_DIV2_MODE_BMSK    0x00400000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL1_DIV_SW_DIV2_MODE_SHFT          0x16

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL0_DIV_SW_DIV2_MODE_BMSK    0x00200000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL0_DIV_SW_DIV2_MODE_SHFT          0x15

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DIV_SW_CTRL_EN_BMSK           0x00100000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DIV_SW_CTRL_EN_SHFT                 0x14

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_PD_EN_MODE_SETUP_HOLD_TIMER_BMSK 0x000c0000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_PD_EN_MODE_SETUP_HOLD_TIMER_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_TPD_DELAY_EN_BMSK         0x00020000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_TPD_DELAY_EN_SHFT               0x11

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_POST_COARSE_ADJ_TIMER_BMSK 0x0001f000
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_POST_COARSE_ADJ_TIMER_SHFT        0xc

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_CPD_EN_BMSK               0x00000800
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_CPD_EN_SHFT                      0xb

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_TPD_EN_BMSK               0x00000400
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_TPD_EN_SHFT                      0xa

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_PRE_COARSE_ADJ_TIMER_BMSK 0x000001f0
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_PRE_COARSE_ADJ_TIMER_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_SW_CTRL_OUT_EN_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_SW_CTRL_OUT_EN_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_SW_CTRL_IN_EN_BMSK        0x00000001
#define HWIO_DDR_CC_DDRCC_DLLCTRL_CTRL_DLL_SW_CTRL_IN_EN_SHFT               0x0

//// Register DDRCC_DLLCTRL_STATUS ////

#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_ADDR(x)                     (x+0x00000044)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_PHYS(x)                     (x+0x00000044)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_RMSK                        0x0000001f
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_DLL_TRACKING_READY_BMSK     0x00000010
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_DLL_TRACKING_READY_SHFT            0x4

#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_COARSE_TIMER_TC_BMSK        0x00000008
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_COARSE_TIMER_TC_SHFT               0x3

#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_DLL_CONTROL_SM_BMSK         0x00000007
#define HWIO_DDR_CC_DDRCC_DLLCTRL_STATUS_DLL_CONTROL_SM_SHFT                0x0

//// Register DDRCC_TXPHYCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x)                     (x+0x00000048)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHYS(x)                     (x+0x00000048)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RMSK                        0xffffffff
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_TX_SW_TRIGGER_BMSK      0x80000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_TX_SW_TRIGGER_SHFT            0x1f

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_FORCE_EN_BMSK     0x40000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_FORCE_EN_SHFT           0x1e

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_PHCLK_WAIT_CNT_BMSK     0x3f000000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_PHY_PHCLK_WAIT_CNT_SHFT           0x18

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RX_ARES_DLY_CNT_BMSK        0x00f80000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_RX_ARES_DLY_CNT_SHFT              0x13

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_DLY_CNT_BMSK      0x0007c000
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_CDIV_ARES_DLY_CNT_SHFT             0xe

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_CLK_DISABLE_CNT_BMSK     0x00003e00
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_CLK_DISABLE_CNT_SHFT            0x9

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_CLK_WINDOW_BMSK        0x000001f0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_CLK_WINDOW_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_CDIV_ARES_BMSK           0x00000008
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_CDIV_ARES_SHFT                  0x3

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_RX_ARES_BMSK             0x00000004
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_SW_RX_ARES_SHFT                    0x2

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_SW_CTRL_EN_BMSK        0x00000002
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_ARES_SW_CTRL_EN_SHFT               0x1

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_SW_CTRL_IN_EN_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_CTRL_TX_SW_CTRL_IN_EN_SHFT              0x0

//// Register DDRCC_TXPHYCTRL_STATUS ////

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x)                   (x+0x0000004c)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_PHYS(x)                   (x+0x0000004c)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_SHFT                               0
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_PHY_PH_CLK_WAIT_CNT_TC_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_PHY_PH_CLK_WAIT_CNT_TC_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ARES_CLK_WINDOW_CNT_TC_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_ARES_CLK_WINDOW_CNT_TC_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_DIV1_TO_DIV2_MODE_BMSK    0x00000020
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_DIV1_TO_DIV2_MODE_SHFT           0x5

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RX_ARES_READY_BMSK        0x00000010
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_RX_ARES_READY_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CDIV_ARES_READY_BMSK      0x00000008
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_CDIV_ARES_READY_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_TX_PHY_CTRL_SM_BMSK       0x00000007
#define HWIO_DDR_CC_DDRCC_TXPHYCTRL_STATUS_TX_PHY_CTRL_SM_SHFT              0x0

//// Register DDRCC_TXMCCTRL_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x)                      (x+0x00000050)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_PHYS(x)                      (x+0x00000050)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_RMSK                         0x0000001f
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_TX_BYP_CLK_EN_BMSK        0x00000010
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_TX_BYP_CLK_EN_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_RX_VALID_TIMER_BMSK       0x0000000e
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_MC_RX_VALID_TIMER_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_TX_SW_CTRL_IN_EN_BMSK        0x00000001
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_CTRL_TX_SW_CTRL_IN_EN_SHFT               0x0

//// Register DDRCC_TXMCCTRL_STATUS ////

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x)                    (x+0x00000054)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_PHYS(x)                    (x+0x00000054)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_RMSK                       0x00000007
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_MC_RX_VALID_TIMER_TC_BMSK  0x00000004
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_MC_RX_VALID_TIMER_TC_SHFT         0x2

#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_TX_MC_CTRL_SM_BMSK         0x00000003
#define HWIO_DDR_CC_DDRCC_TXMCCTRL_STATUS_TX_MC_CTRL_SM_SHFT                0x0

//// Register DDRCC_TOP_DEBUG_SELECT ////

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x)                   (x+0x00000080)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_PHYS(x)                   (x+0x00000080)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_SHFT                               0
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_SELECT_BMSK               0x000000ff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_SELECT_SELECT_SHFT                      0x0

//// Register DDRCC_TOP_TEST_CLOCK_SELECT ////

#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x)              (x+0x00000084)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_PHYS(x)              (x+0x00000084)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_RMSK                 0x0000007f
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_SHFT                          0
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_HWEVENT_SEL_BMSK 0x00000070
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_HWEVENT_SEL_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_TESTSE_SEL_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_TOP_TEST_CLOCK_SELECT_DDRCC_PHY_TESTSE_SEL_SHFT        0x0

//// Register DDRCC_TOP_CGC_CTRL ////

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x)                       (x+0x00000088)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PHYS(x)                       (x+0x00000088)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_RMSK                          0x00000007
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PHY_CMOS_CLK_EN_BMSK          0x00000004
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PHY_CMOS_CLK_EN_SHFT                 0x2

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_DLL_CTRL_DDR_EN_BMSK          0x00000002
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_DLL_CTRL_DDR_EN_SHFT                 0x1

#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PLL_CTRL_DDR_EN_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_TOP_CGC_CTRL_PLL_CTRL_DDR_EN_SHFT                 0x0

//// Register DDRCC_TOP_DEBUG_BUS_TEST ////

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x)                 (x+0x0000008c)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_PHYS(x)                 (x+0x0000008c)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_RMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_SHFT                             0
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_RMSK)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_TEST_REG_BMSK           0xffffffff
#define HWIO_DDR_CC_DDRCC_TOP_DEBUG_BUS_TEST_TEST_REG_SHFT                  0x0

//// Register DDRCC_DLL0_MODE ////

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_ADDR(x)                          (x+0x000000f0)
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_PHYS(x)                          (x+0x000000f0)
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_RMSK                             0x00003ffe
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_SHFT                                      1
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_MODE_ADDR(x), HWIO_DDR_CC_DDRCC_DLL0_MODE_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_DLL0_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL0_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL0_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_SW_PD_MODE_BMSK              0x00002000
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_SW_PD_MODE_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_SW_PD_EN_BMSK                0x00001000
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_SW_PD_EN_SHFT                       0xc

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_PERIOD_BMSK                  0x00000ff0
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_PERIOD_SHFT                         0x4

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_BYPASS_N_BMSK                0x00000008
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_BYPASS_N_SHFT                       0x3

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_DIFF_MODE_BMSK               0x00000004
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_DIFF_MODE_SHFT                      0x2

#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_CMP_EN_BMSK                  0x00000002
#define HWIO_DDR_CC_DDRCC_DLL0_MODE_DLL_CMP_EN_SHFT                         0x1

//// Register DDRCC_DLL1_MODE ////

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_ADDR(x)                          (x+0x000000f4)
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_PHYS(x)                          (x+0x000000f4)
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_RMSK                             0x00003ffe
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_SHFT                                      1
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_MODE_ADDR(x), HWIO_DDR_CC_DDRCC_DLL1_MODE_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_DLL1_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL1_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL1_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_SW_PD_MODE_BMSK              0x00002000
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_SW_PD_MODE_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_SW_PD_EN_BMSK                0x00001000
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_SW_PD_EN_SHFT                       0xc

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_PERIOD_BMSK                  0x00000ff0
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_PERIOD_SHFT                         0x4

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_BYPASS_N_BMSK                0x00000008
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_BYPASS_N_SHFT                       0x3

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_DIFF_MODE_BMSK               0x00000004
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_DIFF_MODE_SHFT                      0x2

#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_CMP_EN_BMSK                  0x00000002
#define HWIO_DDR_CC_DDRCC_DLL1_MODE_DLL_CMP_EN_SHFT                         0x1

//// Register DDRCC_PLL0_MODE ////

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x)                          (x+0x00000100)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PHYS(x)                          (x+0x00000100)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_RMSK                             0x001fffff
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_SHFT                                      0
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_MODE_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_LOCK_BMSK                    0x00100000
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_LOCK_SHFT                          0x14

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_UPDATE_RATE_BMSK         0x000ff000
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_UPDATE_RATE_SHFT                0xc

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_DELTA_ALPHA_BMSK         0x00000ff0
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_SSC_DELTA_ALPHA_SHFT                0x4

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_PLLTEST_BMSK                 0x00000008
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_PLLTEST_SHFT                        0x3

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_RESET_N_BMSK                 0x00000004
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_RESET_N_SHFT                        0x2

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_BYPASSNL_BMSK                0x00000002
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_BYPASSNL_SHFT                       0x1

#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_OUTCTRL_BMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_PLL0_MODE_PLL_OUTCTRL_SHFT                        0x0

//// Register DDRCC_PLL0_L_VAL ////

#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_ADDR(x)                         (x+0x00000104)
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_PHYS(x)                         (x+0x00000104)
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_RMSK                            0x000000ff
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_L_VAL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_L_VAL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_L_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_L_VAL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_L_VAL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_L_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_PLL_L_BMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_PLL0_L_VAL_PLL_L_SHFT                             0x0

//// Register DDRCC_PLL0_ALPHA_VAL ////

#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_ADDR(x)                     (x+0x00000108)
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_PHYS(x)                     (x+0x00000108)
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_RMSK                        0x0000ffff
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_PLL_ALPHA_BMSK              0x0000ffff
#define HWIO_DDR_CC_DDRCC_PLL0_ALPHA_VAL_PLL_ALPHA_SHFT                     0x0

//// Register DDRCC_PLL0_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_ADDR(x)                     (x+0x00000110)
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PHYS(x)                     (x+0x00000110)
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RMSK                        0xf1ffffef
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_31_25_BMSK              0xf0000000
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_31_25_SHFT                    0x1c

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLL_FRAC_MODE_CTL_BMSK      0x01000000
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLL_FRAC_MODE_CTL_SHFT            0x18

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_23_13_BMSK              0x00ffe000
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_23_13_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLL_PRE_DIV_BMSK            0x00001000
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLL_PRE_DIV_SHFT                   0xc

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_11_10_BMSK              0x00000c00
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_11_10_SHFT                     0xa

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_POST_DIV_CTRL_BMSK          0x00000300
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_POST_DIV_CTRL_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_OUT_CLK_POLARITY_BMSK       0x00000080
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_OUT_CLK_POLARITY_SHFT              0x7

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_6_4_BMSK                0x00000060
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_RFU_6_4_SHFT                       0x5

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK        0x00000008
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT               0x3

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK         0x00000004
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                0x2

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK          0x00000002
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                 0x1

#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_PLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                0x0

//// Register DDRCC_PLL0_CONFIG_CTRL_0 ////

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_ADDR(x)                 (x+0x00000114)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_PHYS(x)                 (x+0x00000114)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_RMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_SHFT                             0
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_VDELTA_DELAY_BMSK       0xc0000000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_VDELTA_DELAY_SHFT             0x1e

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_SNPPW_BMSK              0x30000000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_SNPPW_SHFT                    0x1c

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_DISPW_BMSK              0x0c000000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_DISPW_SHFT                    0x1a

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_REF_TRIM_BMSK           0x03800000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_REF_TRIM_SHFT                 0x17

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_DCO_CURRENT_FACTOR_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_DCO_CURRENT_FACTOR_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_FBC_ALPHA_CAL_SEL_BMSK  0x00300000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_FBC_ALPHA_CAL_SEL_SHFT        0x14

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_BETA_CAL_SEL_BMSK   0x000c0000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_BETA_CAL_SEL_SHFT         0x12

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_DOUB_LEN_SEL_BMSK   0x00030000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_DOUB_LEN_SEL_SHFT         0x10

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_UPDT_LEN_SEL_BMSK   0x0000c000
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_BBC_UPDT_LEN_SEL_SHFT          0xe

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_P_FFA_SEL_BMSK          0x00003c00
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_P_FFA_SEL_SHFT                 0xa

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_P_TM_SEL_BMSK         0x00000300
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_P_TM_SEL_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_I_TM_SEL_BMSK         0x000000c0
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_I_TM_SEL_SHFT                0x6

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_P_FFA_SEL_BMSK        0x00000030
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_P_FFA_SEL_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_I_FFA_SEL_BMSK        0x0000000c
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_K_I_FFA_SEL_SHFT               0x2

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_PF_DZ_SEL_BMSK          0x00000003
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_0_PF_DZ_SEL_SHFT                 0x0

//// Register DDRCC_PLL0_CONFIG_CTRL_1 ////

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ADDR(x)                 (x+0x00000118)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_PHYS(x)                 (x+0x00000118)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_RMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_SHFT                             0
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_RFU_31_2_BMSK           0xfffffffc
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_RFU_31_2_SHFT                  0x2

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ALPHA_MODE_BMSK         0x00000002
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_ALPHA_MODE_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_DDR_CPU_MODE_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_PLL0_CONFIG_CTRL_1_DDR_CPU_MODE_SHFT              0x0

//// Register DDRCC_PLL0_TEST_CTRL_0 ////

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ADDR(x)                   (x+0x0000011c)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_PHYS(x)                   (x+0x0000011c)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RMSK                      0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DFINE_31_26_BMSK          0xfc000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DFINE_31_26_SHFT                0x1a

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DEFINEOVERRIDE_BMSK       0x02000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DEFINEOVERRIDE_SHFT             0x19

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_GBWC_BMSK                 0x01fc0000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_GBWC_SHFT                       0x12

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_GBWCOVERRIDE_BMSK         0x00020000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_GBWCOVERRIDE_SHFT               0x11

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_STAYINCFA_BMSK            0x00010000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_STAYINCFA_SHFT                  0x10

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_SKIPFFA_BMSK              0x00008000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_SKIPFFA_SHFT                     0xf

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_SKIPCFA_BMSK              0x00004000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_SKIPCFA_SHFT                     0xe

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RESETFFATM_BMSK           0x00002000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RESETFFATM_SHFT                  0xd

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RESETFFAACCUM_BMSK        0x00001000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_RESETFFAACCUM_SHFT               0xc

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEDDC_BMSK           0x00000800
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEDDC_SHFT                  0xb

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ENABLELFSR_BMSK           0x00000400
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ENABLELFSR_SHFT                  0xa

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEBBC_BMSK           0x00000200
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEBBC_SHFT                  0x9

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEFBC_BMSK           0x00000100
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DISABLEFBC_SHFT                  0x8

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_PLLSTATUSSEL_BMSK         0x000000c0
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_PLLSTATUSSEL_SHFT                0x6

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DTESTSEL_BMSK             0x00000020
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_DTESTSEL_SHFT                    0x5

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_BYPTESTAMP_BMSK           0x00000010
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_BYPTESTAMP_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST1_SEL_BMSK           0x00000008
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST1_SEL_SHFT                  0x3

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST0_SEL_BMSK           0x00000004
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST0_SEL_SHFT                  0x2

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST1_EN_BMSK            0x00000002
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST1_EN_SHFT                   0x1

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST0_EN_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_0_ATEST0_EN_SHFT                   0x0

//// Register DDRCC_PLL0_TEST_CTRL_1 ////

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_ADDR(x)                   (x+0x00000120)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_PHYS(x)                   (x+0x00000120)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_RMSK                      0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_INTEGMODE_BMSK            0x80000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_INTEGMODE_SHFT                  0x1f

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_PTUNEOVERRIDEVAL_BMSK     0x7c000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_PTUNEOVERRIDEVAL_SHFT           0x1a

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_PTUNEOVERRIDE_BMSK        0x02000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_PTUNEOVERRIDE_SHFT              0x19

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DIVDCSEL_BMSK             0x01000000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DIVDCSEL_SHFT                   0x18

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NGENCFG_BMSK              0x00c00000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NGENCFG_SHFT                    0x16

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NGENEN_BMSK               0x00200000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NGENEN_SHFT                     0x15

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_INTEGSEL_BMSK             0x00100000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_INTEGSEL_SHFT                   0x14

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEMDIS_BMSK               0x00080000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEMDIS_SHFT                     0x13

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NMOSCEN_BMSK              0x00040000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_NMOSCEN_SHFT                    0x12

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_IVTESTSEL_BMSK            0x00020000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_IVTESTSEL_SHFT                  0x11

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_SHMOOEN_BMSK              0x00010000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_SHMOOEN_SHFT                    0x10

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_SHMOOSEL_BMSK             0x0000c000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_SHMOOSEL_SHFT                    0xe

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEXTSEL_BMSK              0x00002000
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEXTSEL_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEXTVAL_BMSK              0x00001ff0
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DEXTVAL_SHFT                     0x4

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_OLCSEL_BMSK               0x00000008
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_OLCSEL_SHFT                      0x3

#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DFINE_34_32_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_PLL0_TEST_CTRL_1_DFINE_34_32_SHFT                 0x0

//// Register DDRCC_PLL0_STATUS ////

#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_ADDR(x)                        (x+0x00000124)
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_PHYS(x)                        (x+0x00000124)
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_RMSK                           0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_PLL0_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL0_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PLL0_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL0_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_PLL0_STATUS_BMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL0_STATUS_PLL0_STATUS_SHFT                      0x0

//// Register DDRCC_PLL1_MODE ////

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x)                          (x+0x00000140)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PHYS(x)                          (x+0x00000140)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_RMSK                             0x001fffff
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_SHFT                                      0
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_MODE_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_MODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_MODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_LOCK_BMSK                    0x00100000
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_LOCK_SHFT                          0x14

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_UPDATE_RATE_BMSK         0x000ff000
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_UPDATE_RATE_SHFT                0xc

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_DELTA_ALPHA_BMSK         0x00000ff0
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_SSC_DELTA_ALPHA_SHFT                0x4

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_PLLTEST_BMSK                 0x00000008
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_PLLTEST_SHFT                        0x3

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_RESET_N_BMSK                 0x00000004
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_RESET_N_SHFT                        0x2

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_BYPASSNL_BMSK                0x00000002
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_BYPASSNL_SHFT                       0x1

#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_OUTCTRL_BMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_PLL1_MODE_PLL_OUTCTRL_SHFT                        0x0

//// Register DDRCC_PLL1_L_VAL ////

#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_ADDR(x)                         (x+0x00000144)
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_PHYS(x)                         (x+0x00000144)
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_RMSK                            0x000000ff
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_L_VAL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_L_VAL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_L_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_L_VAL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_L_VAL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_L_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_PLL_L_BMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_PLL1_L_VAL_PLL_L_SHFT                             0x0

//// Register DDRCC_PLL1_ALPHA_VAL ////

#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_ADDR(x)                     (x+0x00000148)
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_PHYS(x)                     (x+0x00000148)
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_RMSK                        0x0000ffff
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_PLL_ALPHA_BMSK              0x0000ffff
#define HWIO_DDR_CC_DDRCC_PLL1_ALPHA_VAL_PLL_ALPHA_SHFT                     0x0

//// Register DDRCC_PLL1_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_ADDR(x)                     (x+0x00000150)
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PHYS(x)                     (x+0x00000150)
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RMSK                        0xf1ffffef
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_31_2_BMSK               0xf0000000
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_31_2_SHFT                     0x1c

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLL_FRAC_MODE_CTL_BMSK      0x01000000
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLL_FRAC_MODE_CTL_SHFT            0x18

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_23_13_BMSK              0x00ffe000
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_23_13_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLL_PRE_DIV_BMSK            0x00001000
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLL_PRE_DIV_SHFT                   0xc

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_11_10_BMSK              0x00000c00
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_11_10_SHFT                     0xa

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_POST_DIV_CTRL_BMSK          0x00000300
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_POST_DIV_CTRL_SHFT                 0x8

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_OUT_CLK_POLARITY_BMSK       0x00000080
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_OUT_CLK_POLARITY_SHFT              0x7

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_6_4_BMSK                0x00000060
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_RFU_6_4_SHFT                       0x5

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK        0x00000008
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT               0x3

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK         0x00000004
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                0x2

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK          0x00000002
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                 0x1

#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_PLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                0x0

//// Register DDRCC_PLL1_CONFIG_CTRL_0 ////

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_ADDR(x)                 (x+0x00000154)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_PHYS(x)                 (x+0x00000154)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_RMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_SHFT                             0
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_VDELTA_DELAY_BMSK       0xc0000000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_VDELTA_DELAY_SHFT             0x1e

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_SNPPW_BMSK              0x30000000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_SNPPW_SHFT                    0x1c

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_DISPW_BMSK              0x0c000000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_DISPW_SHFT                    0x1a

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_REF_TRIM_BMSK           0x03800000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_REF_TRIM_SHFT                 0x17

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_DCO_CURRENT_FACTOR_BMSK 0x00400000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_DCO_CURRENT_FACTOR_SHFT       0x16

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_FBC_ALPHA_CAL_SEL_BMSK  0x00300000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_FBC_ALPHA_CAL_SEL_SHFT        0x14

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_BETA_CAL_SEL_BMSK   0x000c0000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_BETA_CAL_SEL_SHFT         0x12

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_DOUB_LEN_SEL_BMSK   0x00030000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_DOUB_LEN_SEL_SHFT         0x10

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_UPDT_LEN_SEL_BMSK   0x0000c000
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_BBC_UPDT_LEN_SEL_SHFT          0xe

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_P_FFA_SEL_BMSK          0x00003c00
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_P_FFA_SEL_SHFT                 0xa

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_P_TM_SEL_BMSK         0x00000300
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_P_TM_SEL_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_I_TM_SEL_BMSK         0x000000c0
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_I_TM_SEL_SHFT                0x6

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_P_FFA_SEL_BMSK        0x00000030
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_P_FFA_SEL_SHFT               0x4

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_I_FFA_SEL_BMSK        0x0000000c
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_K_I_FFA_SEL_SHFT               0x2

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_PF_DZ_SEL_BMSK          0x00000003
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_0_PF_DZ_SEL_SHFT                 0x0

//// Register DDRCC_PLL1_CONFIG_CTRL_1 ////

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ADDR(x)                 (x+0x00000158)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_PHYS(x)                 (x+0x00000158)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_RMSK                    0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_SHFT                             0
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_RFU_31_2_BMSK           0xfffffffc
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_RFU_31_2_SHFT                  0x2

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ALPHA_MODE_BMSK         0x00000002
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_ALPHA_MODE_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_DDR_CPU_MODE_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_PLL1_CONFIG_CTRL_1_DDR_CPU_MODE_SHFT              0x0

//// Register DDRCC_PLL1_TEST_CTRL_0 ////

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ADDR(x)                   (x+0x0000015c)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_PHYS(x)                   (x+0x0000015c)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RMSK                      0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DFINE_31_26_BMSK          0xfc000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DFINE_31_26_SHFT                0x1a

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DEFINEOVERRIDE_BMSK       0x02000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DEFINEOVERRIDE_SHFT             0x19

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_GBWC_BMSK                 0x01fc0000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_GBWC_SHFT                       0x12

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_GBWCOVERRIDE_BMSK         0x00020000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_GBWCOVERRIDE_SHFT               0x11

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_STAYINCFA_BMSK            0x00010000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_STAYINCFA_SHFT                  0x10

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_SKIPFFA_BMSK              0x00008000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_SKIPFFA_SHFT                     0xf

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_SKIPCFA_BMSK              0x00004000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_SKIPCFA_SHFT                     0xe

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RESETFFATM_BMSK           0x00002000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RESETFFATM_SHFT                  0xd

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RESETFFAACCUM_BMSK        0x00001000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_RESETFFAACCUM_SHFT               0xc

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEDDC_BMSK           0x00000800
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEDDC_SHFT                  0xb

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ENABLELFSR_BMSK           0x00000400
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ENABLELFSR_SHFT                  0xa

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEBBC_BMSK           0x00000200
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEBBC_SHFT                  0x9

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEFBC_BMSK           0x00000100
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DISABLEFBC_SHFT                  0x8

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_PLLSTATUSSEL_BMSK         0x000000c0
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_PLLSTATUSSEL_SHFT                0x6

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DTESTSEL_BMSK             0x00000020
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_DTESTSEL_SHFT                    0x5

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_BYPTESTAMP_BMSK           0x00000010
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_BYPTESTAMP_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST1_SEL_BMSK           0x00000008
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST1_SEL_SHFT                  0x3

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST0_SEL_BMSK           0x00000004
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST0_SEL_SHFT                  0x2

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST1_EN_BMSK            0x00000002
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST1_EN_SHFT                   0x1

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST0_EN_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_0_ATEST0_EN_SHFT                   0x0

//// Register DDRCC_PLL1_TEST_CTRL_1 ////

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_ADDR(x)                   (x+0x00000160)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_PHYS(x)                   (x+0x00000160)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_RMSK                      0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_INTEGMODE_BMSK            0x80000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_INTEGMODE_SHFT                  0x1f

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_PTUNEOVERRIDEVAL_BMSK     0x7c000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_PTUNEOVERRIDEVAL_SHFT           0x1a

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_PTUNEOVERRIDE_BMSK        0x02000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_PTUNEOVERRIDE_SHFT              0x19

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DIVDCSEL_BMSK             0x01000000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DIVDCSEL_SHFT                   0x18

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NGENCFG_BMSK              0x00c00000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NGENCFG_SHFT                    0x16

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NGENEN_BMSK               0x00200000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NGENEN_SHFT                     0x15

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_INTEGSEL_BMSK             0x00100000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_INTEGSEL_SHFT                   0x14

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEMDIS_BMSK               0x00080000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEMDIS_SHFT                     0x13

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NMOSCEN_BMSK              0x00040000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_NMOSCEN_SHFT                    0x12

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_IVTESTSEL_BMSK            0x00020000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_IVTESTSEL_SHFT                  0x11

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_SHMOOEN_BMSK              0x00010000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_SHMOOEN_SHFT                    0x10

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_SHMOOSEL_BMSK             0x0000c000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_SHMOOSEL_SHFT                    0xe

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEXTSEL_BMSK              0x00002000
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEXTSEL_SHFT                     0xd

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEXTVAL_BMSK              0x00001ff0
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DEXTVAL_SHFT                     0x4

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_OLCSEL_BMSK               0x00000008
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_OLCSEL_SHFT                      0x3

#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DFINE_34_32_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_PLL1_TEST_CTRL_1_DFINE_34_32_SHFT                 0x0

//// Register DDRCC_PLL1_STATUS ////

#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_ADDR(x)                        (x+0x00000164)
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_PHYS(x)                        (x+0x00000164)
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_RMSK                           0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_PLL1_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PLL1_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PLL1_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PLL1_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PLL1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_PLL1_STATUS_BMSK               0xffffffff
#define HWIO_DDR_CC_DDRCC_PLL1_STATUS_PLL1_STATUS_SHFT                      0x0

//// Register DDRCC_TX0_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x)                    (x+0x00000180)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_PHYS(x)                    (x+0x00000180)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_CSD_TX_CONFIG_BMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_CONFIG_CTRL_CSD_TX_CONFIG_SHFT                0x0

//// Register DDRCC_TX0_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x)                      (x+0x00000184)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_PHYS(x)                      (x+0x00000184)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_RMSK                         0x001f00ff
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_B_BMSK          0x00100000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_B_SHFT                0x14

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_A_BMSK          0x00080000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_DIFF_MODE_A_SHFT                0x13

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_OE_BMSK                   0x00040000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_OE_SHFT                         0x12

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_RESET_N_BMSK              0x00020000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_RESET_N_SHFT                    0x11

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_ANA_PU_BMSK               0x00010000
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_TX_ANA_PU_SHFT                     0x10

#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_CSD_TX_USER_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_USER_CTRL_CSD_TX_USER_SHFT                    0x0

//// Register DDRCC_TX0_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x)                      (x+0x00000188)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_PHYS(x)                      (x+0x00000188)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_RMSK                         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_CSD_TX_TEST_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_TEST_CTRL_CSD_TX_TEST_SHFT                    0x0

//// Register DDRCC_TX0_STATUS ////

#define HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x)                         (x+0x0000018c)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_PHYS(x)                         (x+0x0000018c)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_RMSK                            0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TX0_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX0_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX0_STATUS_CSD_TX_STATUS_BMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_TX0_STATUS_CSD_TX_STATUS_SHFT                     0x0

//// Register DDRCC_TX1_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x)                    (x+0x00000190)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_PHYS(x)                    (x+0x00000190)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_CSD_TX_CONFIG_BMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_CONFIG_CTRL_CSD_TX_CONFIG_SHFT                0x0

//// Register DDRCC_TX1_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x)                      (x+0x00000194)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_PHYS(x)                      (x+0x00000194)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_RMSK                         0x001f00ff
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_B_BMSK          0x00100000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_B_SHFT                0x14

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_A_BMSK          0x00080000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_DIFF_MODE_A_SHFT                0x13

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_OE_BMSK                   0x00040000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_OE_SHFT                         0x12

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_RESET_N_BMSK              0x00020000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_RESET_N_SHFT                    0x11

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_ANA_PU_BMSK               0x00010000
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_TX_ANA_PU_SHFT                     0x10

#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_CSD_TX_USER_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_USER_CTRL_CSD_TX_USER_SHFT                    0x0

//// Register DDRCC_TX1_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x)                      (x+0x00000198)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_PHYS(x)                      (x+0x00000198)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_RMSK                         0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_CSD_TX_TEST_BMSK             0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_TEST_CTRL_CSD_TX_TEST_SHFT                    0x0

//// Register DDRCC_TX1_STATUS ////

#define HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x)                         (x+0x0000019c)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_PHYS(x)                         (x+0x0000019c)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_RMSK                            0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TX1_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TX1_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TX1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TX1_STATUS_CSD_TX_STATUS_BMSK              0x000000ff
#define HWIO_DDR_CC_DDRCC_TX1_STATUS_CSD_TX_STATUS_SHFT                     0x0

//// Register DDRCC_TXPHY_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x)                  (x+0x000001c0)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_PHYS(x)                  (x+0x000001c0)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_SHFT                              0
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CSD_TX_CONFIG_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_CONFIG_CTRL_CSD_TX_CONFIG_SHFT              0x0

//// Register DDRCC_TXPHY_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x)                    (x+0x000001c4)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_PHYS(x)                    (x+0x000001c4)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_RMSK                       0x001f00ff
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_B_BMSK        0x00100000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_B_SHFT              0x14

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_A_BMSK        0x00080000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_DIFF_MODE_A_SHFT              0x13

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_OE_BMSK                 0x00040000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_OE_SHFT                       0x12

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_RESET_N_BMSK            0x00020000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_RESET_N_SHFT                  0x11

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_ANA_PU_BMSK             0x00010000
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_TX_ANA_PU_SHFT                   0x10

#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CSD_TX_USER_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_USER_CTRL_CSD_TX_USER_SHFT                  0x0

//// Register DDRCC_TXPHY_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x)                    (x+0x000001c8)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_PHYS(x)                    (x+0x000001c8)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_SHFT                                0
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CSD_TX_TEST_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_TEST_CTRL_CSD_TX_TEST_SHFT                  0x0

//// Register DDRCC_TXPHY_STATUS ////

#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x)                       (x+0x000001cc)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_PHYS(x)                       (x+0x000001cc)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_RMSK                          0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_TXPHY_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TXPHY_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TXPHY_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CSD_TX_STATUS_BMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_TXPHY_STATUS_CSD_TX_STATUS_SHFT                   0x0

//// Register DDRCC_DLL0_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_ADDR(x)                   (x+0x000001d0)
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_PHYS(x)                   (x+0x000001d0)
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_RMSK                      0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_SHFT                               0
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_CSD_DLL0_CONFIG_BMSK      0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL0_CONFIG_CTRL_CSD_DLL0_CONFIG_SHFT             0x0

//// Register DDRCC_DLL0_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_ADDR(x)                     (x+0x000001d4)
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_PHYS(x)                     (x+0x000001d4)
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_RMSK                        0x001fffff
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_PH_UPD_I_BMSK      0x00100000
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_PH_UPD_I_SHFT            0x14

#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_PH_ERR_I_BMSK      0x000f0000
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_PH_ERR_I_SHFT            0x10

#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_USER_BMSK          0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL0_USER_CTRL_CSD_DLL0_USER_SHFT                 0x0

//// Register DDRCC_DLL0_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_ADDR(x)                     (x+0x000001d8)
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_PHYS(x)                     (x+0x000001d8)
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_CSD_DLL0_TEST_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL0_TEST_CTRL_CSD_DLL0_TEST_SHFT                 0x0

//// Register DDRCC_DLL0_STATUS ////

#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_ADDR(x)                        (x+0x000001dc)
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_PHYS(x)                        (x+0x000001dc)
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_RMSK                           0x000003ff
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_DLL0_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL0_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_DLL0_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL0_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL0_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_DLL_READY_BMSK                 0x00000200
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_DLL_READY_SHFT                        0x9

#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_DLL_LOCK_BMSK                  0x00000100
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_DLL_LOCK_SHFT                         0x8

#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_CSD_DLL0_STATUS_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL0_STATUS_CSD_DLL0_STATUS_SHFT                  0x0

//// Register DDRCC_DLL1_CONFIG_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_ADDR(x)                   (x+0x000001e0)
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_PHYS(x)                   (x+0x000001e0)
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_RMSK                      0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_SHFT                               0
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_CSD_DLL1_CONFIG_BMSK      0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL1_CONFIG_CTRL_CSD_DLL1_CONFIG_SHFT             0x0

//// Register DDRCC_DLL1_USER_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_ADDR(x)                     (x+0x000001e4)
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_PHYS(x)                     (x+0x000001e4)
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_RMSK                        0x001fffff
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_PH_UPD_I_BMSK      0x00100000
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_PH_UPD_I_SHFT            0x14

#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_PH_ERR_I_BMSK      0x000f0000
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_PH_ERR_I_SHFT            0x10

#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_USER_BMSK          0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLL1_USER_CTRL_CSD_DLL1_USER_SHFT                 0x0

//// Register DDRCC_DLL1_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_ADDR(x)                     (x+0x000001e8)
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_PHYS(x)                     (x+0x000001e8)
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_CSD_DLL1_TEST_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL1_TEST_CTRL_CSD_DLL1_TEST_SHFT                 0x0

//// Register DDRCC_DLL1_STATUS ////

#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_ADDR(x)                        (x+0x000001ec)
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_PHYS(x)                        (x+0x000001ec)
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_RMSK                           0x000003ff
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_DLL1_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLL1_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_DLL1_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLL1_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLL1_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_DLL_READY_BMSK                 0x00000200
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_DLL_READY_SHFT                        0x9

#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_DLL_LOCK_BMSK                  0x00000100
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_DLL_LOCK_SHFT                         0x8

#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_CSD_DLL1_STATUS_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_DLL1_STATUS_CSD_DLL1_STATUS_SHFT                  0x0

//// Register DDRCC_TEST_CTRL ////

#define HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x)                          (x+0x000001f0)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_PHYS(x)                          (x+0x000001f0)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_RMSK                             0x0003f1ff
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_SHFT                                      0
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_TEST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_OUT(x, val)                      \
	out_dword( HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_TEST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_TEST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_TEST_CTRL_PHYDLL_TEST_CLK_SELECT_BMSK      0x0003f000
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_PHYDLL_TEST_CLK_SELECT_SHFT             0xc

#define HWIO_DDR_CC_DDRCC_TEST_CTRL_TEST_CLK_SELECT_BMSK             0x000001ff
#define HWIO_DDR_CC_DDRCC_TEST_CTRL_TEST_CLK_SELECT_SHFT                    0x0

//// Register DDRCC_PKGCLK_CTRL ////

#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_ADDR(x)                        (x+0x00000200)
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PHYS(x)                        (x+0x00000200)
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_RMSK                           0x000000ff
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK2_SEL_BMSK              0x000000e0
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK2_SEL_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK2_EN_BMSK               0x00000010
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK2_EN_SHFT                      0x4

#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK1_SEL_BMSK              0x0000000e
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK1_SEL_SHFT                     0x1

#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK1_EN_BMSK               0x00000001
#define HWIO_DDR_CC_DDRCC_PKGCLK_CTRL_PKG_CLK1_EN_SHFT                      0x0

//// Register DDRCC_DLLHIST_CTRL ////

#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_ADDR(x)                       (x+0x00000210)
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_PHYS(x)                       (x+0x00000210)
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_RMSK                          0x000fffff
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_SHFT                                   0
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_IN(x)                         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_ADDR(x), HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_OUT(x, val)                   \
	out_dword( HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_SW_CPD_ERR_STATUS_CLR_BMSK    0x00080000
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_SW_CPD_ERR_STATUS_CLR_SHFT          0x13

#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_INTERVAL_BMSK        0x00060000
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_INTERVAL_SHFT              0x11

#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_SAMPLE_BMSK          0x0001fffe
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_SAMPLE_SHFT                 0x1

#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_EN_BMSK              0x00000001
#define HWIO_DDR_CC_DDRCC_DLLHIST_CTRL_DLL_HIST_EN_SHFT                     0x0

//// Register DDRCC_DLLHIST_STATUS ////

#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_ADDR(x)                     (x+0x00000214)
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_PHYS(x)                     (x+0x00000214)
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_RMSK                        0x0000003f
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_CPD_UPD_STATUS_BMSK         0x00000020
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_CPD_UPD_STATUS_SHFT                0x5

#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_CPD_ERR_STATUS_BMSK         0x0000001e
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_CPD_ERR_STATUS_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_DLL_HIST_READY_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_DLLHIST_STATUS_DLL_HIST_READY_SHFT                0x0

//// Register DDRCC_DLLHIST_BIN_1_2 ////

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_ADDR(x)                    (x+0x00000218)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_PHYS(x)                    (x+0x00000218)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_RMSK                       0xffffffff
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_SHFT                                0
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_ADDR(x), HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_DLL_HIST_BIN2_BMSK         0xffff0000
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_DLL_HIST_BIN2_SHFT               0x10

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_DLL_HIST_BIN1_BMSK         0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_1_2_DLL_HIST_BIN1_SHFT                0x0

//// Register DDRCC_DLLHIST_BIN_3_4 ////

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_ADDR(x)                    (x+0x0000021c)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_PHYS(x)                    (x+0x0000021c)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_RMSK                       0xffffffff
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_SHFT                                0
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_ADDR(x), HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_RMSK)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_DLL_HIST_BIN4_BMSK         0xffff0000
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_DLL_HIST_BIN4_SHFT               0x10

#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_DLL_HIST_BIN3_BMSK         0x0000ffff
#define HWIO_DDR_CC_DDRCC_DLLHIST_BIN_3_4_DLL_HIST_BIN3_SHFT                0x0

//// Register DDRCC_SDPLL0_IE_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_ADDR(x)                     (x+0x00000300)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_PHYS(x)                     (x+0x00000300)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_IETRIM_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_IE_TRIM_IETRIM_SHFT                        0x0

//// Register DDRCC_SDPLL0_IP_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_ADDR(x)                     (x+0x00000304)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_PHYS(x)                     (x+0x00000304)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_IPTRIM_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_IP_TRIM_IPTRIM_SHFT                        0x0

//// Register DDRCC_SDPLL0_PLL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_ADDR(x)                   (x+0x00000308)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_PHYS(x)                   (x+0x00000308)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_RMSK                      0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_PLL_DIV_FFEN_BMSK         0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_PLL_DIV_FFEN_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_PLL_DIV_ORD_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CNTRL_PLL_DIV_ORD_SHFT                 0x0

//// Register DDRCC_SDPLL0_PLL_PHSEL_CONTROL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_ADDR(x)           (x+0x0000030c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_PHYS(x)           (x+0x0000030c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_RMSK              0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_SHFT                       0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_PLL_FLIP_DIR_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_PLL_FLIP_DIR_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_PLL_PHSEL_EN_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_CONTROL_PLL_PHSEL_EN_SHFT        0x0

//// Register DDRCC_SDPLL0_IPTAT_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_ADDR(x)                  (x+0x00000310)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_PHYS(x)                  (x+0x00000310)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_RMSK                     0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_IPTAT_TRIM_BMSK          0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_IPTAT_TRIM_IPTAT_TRIM_SHFT                 0x0

//// Register DDRCC_SDPLL0_PLL_PHSEL_DC ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_ADDR(x)                (x+0x00000314)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_PHYS(x)                (x+0x00000314)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_PLL_PHSEL_DC_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_PHSEL_DC_PLL_PHSEL_DC_SHFT             0x0

//// Register DDRCC_SDPLL0_PLL_CAL_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_ADDR(x)                  (x+0x00000318)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_PHYS(x)                  (x+0x00000318)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_RMSK                     0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_KVCO_CAL_EN_MUX_BMSK     0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_KVCO_CAL_EN_MUX_SHFT            0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_KVCO_CAL_EN_BMSK         0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_KVCO_CAL_EN_SHFT                0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_VCO_CAL_EN_MUX_BMSK      0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_VCO_CAL_EN_MUX_SHFT             0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_VCO_CAL_EN_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CAL_EN_VCO_CAL_EN_SHFT                 0x0

//// Register DDRCC_SDPLL0_CLKBUFLR_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_ADDR(x)                 (x+0x0000031c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_PHYS(x)                 (x+0x0000031c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_RMSK                    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_CLKBUF_L_EN_BMSK        0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_CLKBUF_L_EN_SHFT               0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_CLKBUF_R_EN_BMSK        0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_CLKBUFLR_EN_CLKBUF_R_EN_SHFT               0x0

//// Register DDRCC_SDPLL0_ATB_SEL1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ADDR(x)                    (x+0x00000320)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_PHYS(x)                    (x+0x00000320)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ATB_SEL_7_0_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL1_ATB_SEL_7_0_SHFT                  0x0

//// Register DDRCC_SDPLL0_ATB_SEL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ADDR(x)                    (x+0x00000324)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_PHYS(x)                    (x+0x00000324)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_DEBUGBUS_SEL_BMSK          0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_DEBUGBUS_SEL_SHFT                 0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ATB_SEL_11_8_BMSK          0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_ATB_SEL2_ATB_SEL_11_8_SHFT                 0x0

//// Register DDRCC_SDPLL0_SYSCLK_EN_RESET ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_ADDR(x)             (x+0x00000328)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_PHYS(x)             (x+0x00000328)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_RMSK                0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_SHFT                         1
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_SW_RESET_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_SYSCLK_EN_RESET_SW_RESET_SHFT              0x1

//// Register DDRCC_SDPLL0_RESETSM_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_ADDR(x)               (x+0x0000032c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_PHYS(x)               (x+0x0000032c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_RMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_VCO_TUNE_MODE_BMSK    0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_VCO_TUNE_MODE_SHFT           0x7

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_PLLLOCK_BMSK   0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_PLLLOCK_SHFT          0x6

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_VCOCAL_ITER2_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_VCOCAL_ITER2_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_KVCO_BMSK      0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_KVCO_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_VCOCAL_ITER1_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_VCOCAL_ITER1_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_PLL_WAKEUP_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_PLL_WAKEUP_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_BANDGAP_BMSK   0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_BYPASS_BANDGAP_SHFT          0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_FORCE_PLLLOCK_BMSK    0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL_FORCE_PLLLOCK_SHFT           0x0

//// Register DDRCC_SDPLL0_RESETSM_CNTRL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_ADDR(x)              (x+0x00000330)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_PHYS(x)              (x+0x00000330)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_PLL_UNLOCK_DET_DISABLE_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_PLL_UNLOCK_DET_DISABLE_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_PLL_BYPASS_BMSK      0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_PLL_BYPASS_SHFT             0x6

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_BANDGAP_TIMER_BMSK   0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_BANDGAP_TIMER_SHFT          0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_START_MUX_BMSK       0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_START_MUX_SHFT              0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_START_BMSK           0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_START_SHFT                  0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_DISABLE_CLKGATING_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL2_DISABLE_CLKGATING_SHFT        0x0

//// Register DDRCC_SDPLL0_RESETSM_CNTRL3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_ADDR(x)              (x+0x00000334)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_PHYS(x)              (x+0x00000334)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_PLL_VCOTUNE_TIMER_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL3_PLL_VCOTUNE_TIMER_7_0_SHFT        0x0

//// Register DDRCC_SDPLL0_RESETSM_CNTRL4 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_ADDR(x)              (x+0x00000338)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_PHYS(x)              (x+0x00000338)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_PLL_VCOTUNE_TIMER_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL4_PLL_VCOTUNE_TIMER_15_8_SHFT        0x0

//// Register DDRCC_SDPLL0_RESETSM_CNTRL5 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_ADDR(x)              (x+0x0000033c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PHYS(x)              (x+0x0000033c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_RMSK                 0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLL_WAKEUP_MUX_BMSK  0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLL_WAKEUP_MUX_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLL_WAKEUP_BMSK      0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLL_WAKEUP_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLLWAKEUP_TIMER_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESETSM_CNTRL5_PLLWAKEUP_TIMER_SHFT        0x0

//// Register DDRCC_SDPLL0_KVCO_DIV_REF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_ADDR(x)               (x+0x00000340)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_PHYS(x)               (x+0x00000340)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_RMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_KVCO_DIV_REF_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF1_KVCO_DIV_REF_7_0_SHFT        0x0

//// Register DDRCC_SDPLL0_KVCO_DIV_REF2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_ADDR(x)               (x+0x00000344)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_PHYS(x)               (x+0x00000344)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_RMSK                  0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_KVCO_DIV_REF_9_8_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_DIV_REF2_KVCO_DIV_REF_9_8_SHFT        0x0

//// Register DDRCC_SDPLL0_KVCO_COUNT1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_ADDR(x)                 (x+0x00000348)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_PHYS(x)                 (x+0x00000348)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_RMSK                    0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_KVCO_COUNT_7_0_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT1_KVCO_COUNT_7_0_SHFT            0x0

//// Register DDRCC_SDPLL0_KVCO_COUNT2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_ADDR(x)                 (x+0x0000034c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_PHYS(x)                 (x+0x0000034c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_RMSK                    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_KVCO_COUNT_9_8_BMSK     0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_COUNT2_KVCO_COUNT_9_8_SHFT            0x0

//// Register DDRCC_SDPLL0_KVCO_CAL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_ADDR(x)              (x+0x00000350)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_PHYS(x)              (x+0x00000350)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_RMSK                 0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_WAKEUPTIME_BMSK 0x00000030
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_WAKEUPTIME_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_POS_KVSLP_BMSK  0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_POS_KVSLP_SHFT         0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_WAITTIME_BMSK   0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL_KVCO_WAITTIME_SHFT          0x0

//// Register DDRCC_SDPLL0_KVCO_CAL_CNTRL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_ADDR(x)             (x+0x00000354)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_PHYS(x)             (x+0x00000354)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_RMSK                0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_KVCO_CAL_DELTA_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CAL_CNTRL2_KVCO_CAL_DELTA_SHFT        0x0

//// Register DDRCC_SDPLL0_KVCO_CODE ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_ADDR(x)                   (x+0x00000358)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_PHYS(x)                   (x+0x00000358)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_RMSK                      0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_KVCO_CODE_MUX_BMSK        0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_KVCO_CODE_MUX_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_KVCO_CODE_BMSK            0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_KVCO_CODE_KVCO_CODE_SHFT                   0x0

//// Register DDRCC_SDPLL0_VREF_CFG1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_ADDR(x)                   (x+0x0000035c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_PHYS(x)                   (x+0x0000035c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_VREF_CFG_7_0_BMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG1_VREF_CFG_7_0_SHFT                0x0

//// Register DDRCC_SDPLL0_VREF_CFG2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_ADDR(x)                   (x+0x00000360)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_PHYS(x)                   (x+0x00000360)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_RMSK                      0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_VREF_CFG_8_8_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_VREF_CFG2_VREF_CFG_8_8_SHFT                0x0

//// Register DDRCC_SDPLL0_RESOLUTION ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_ADDR(x)                  (x+0x00000364)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_PHYS(x)                  (x+0x00000364)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_VCO_CAL_RESOLUTION_BMSK  0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_VCO_CAL_RESOLUTION_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_KVCO_CAL_RESOLUTION_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESOLUTION_KVCO_CAL_RESOLUTION_SHFT        0x0

//// Register DDRCC_SDPLL0_VCO_CAL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_ADDR(x)               (x+0x00000368)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_PHYS(x)               (x+0x00000368)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_RMSK                  0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCOCAL_POS_SLOPE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCOCAL_POS_SLOPE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCO_WAITTIME_BMSK     0x0000001c
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCO_WAITTIME_SHFT            0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCO_WAKEUPTIME_BMSK   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_CAL_CNTRL_VCO_WAKEUPTIME_SHFT          0x0

//// Register DDRCC_SDPLL0_VCO_DIV_REF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_ADDR(x)                (x+0x0000036c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_PHYS(x)                (x+0x0000036c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_VCO_DIV_REF_7_0_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF1_VCO_DIV_REF_7_0_SHFT          0x0

//// Register DDRCC_SDPLL0_VCO_DIV_REF2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_ADDR(x)                (x+0x00000370)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_PHYS(x)                (x+0x00000370)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_VCO_DIV_REF_9_8_BMSK   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_DIV_REF2_VCO_DIV_REF_9_8_SHFT          0x0

//// Register DDRCC_SDPLL0_VCO_COUNT1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_ADDR(x)                  (x+0x00000374)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_PHYS(x)                  (x+0x00000374)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_VCO_COUNT_7_0_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT1_VCO_COUNT_7_0_SHFT              0x0

//// Register DDRCC_SDPLL0_VCO_COUNT2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_ADDR(x)                  (x+0x00000378)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_PHYS(x)                  (x+0x00000378)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_VCO_COUNT_15_8_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_VCO_COUNT2_VCO_COUNT_15_8_SHFT             0x0

//// Register DDRCC_SDPLL0_PLLLOCK_CMP1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_ADDR(x)                (x+0x0000037c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_PHYS(x)                (x+0x0000037c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_PLLLOCK_CMP_7_0_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP1_PLLLOCK_CMP_7_0_SHFT          0x0

//// Register DDRCC_SDPLL0_PLLLOCK_CMP2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_ADDR(x)                (x+0x00000380)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_PHYS(x)                (x+0x00000380)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_PLLLOCK_CMP_15_8_BMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP2_PLLLOCK_CMP_15_8_SHFT         0x0

//// Register DDRCC_SDPLL0_PLLLOCK_CMP3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_ADDR(x)                (x+0x00000384)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_PHYS(x)                (x+0x00000384)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_PLLLOCK_CMP_17_16_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP3_PLLLOCK_CMP_17_16_SHFT        0x0

//// Register DDRCC_SDPLL0_PLLLOCK_CMP_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_ADDR(x)              (x+0x00000388)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PHYS(x)              (x+0x00000388)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_RMSK                 0x000000fe
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_SHFT                          1
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_COUNT_STOP_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_COUNT_STOP_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_EN_MUX_BMSK  0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_EN_MUX_SHFT         0x6

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_EN_BMSK      0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_EN_SHFT             0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_RNG_BMSK     0x00000018
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_RNG_SHFT            0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_CNT_BMSK     0x00000006
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLLLOCK_CMP_EN_PLLLOCK_CNT_SHFT            0x1

//// Register DDRCC_SDPLL0_PLL_VCO_TUNE ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_ADDR(x)                (x+0x0000038c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_PHYS(x)                (x+0x0000038c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_PLL_VCO_TUNE_MUX_BMSK  0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_PLL_VCO_TUNE_MUX_SHFT         0x7

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_PLL_VCO_TUNE_BMSK      0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_VCO_TUNE_PLL_VCO_TUNE_SHFT             0x0

//// Register DDRCC_SDPLL0_DEC_START ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_ADDR(x)                   (x+0x00000390)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_PHYS(x)                   (x+0x00000390)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_DEC_START_BMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEC_START_DEC_START_SHFT                   0x0

//// Register DDRCC_SDPLL0_SSC_EN_CENTER ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_ADDR(x)               (x+0x00000394)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_PHYS(x)               (x+0x00000394)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_RMSK                  0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_SSC_CENTER_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_SSC_CENTER_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_SSC_EN_BMSK           0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_EN_CENTER_SSC_EN_SHFT                  0x0

//// Register DDRCC_SDPLL0_SSC_ADJ_PER1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_ADDR(x)                (x+0x00000398)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_PHYS(x)                (x+0x00000398)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_SSC_ADJPER_7_0_BMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER1_SSC_ADJPER_7_0_SHFT           0x0

//// Register DDRCC_SDPLL0_SSC_ADJ_PER2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_ADDR(x)                (x+0x0000039c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_PHYS(x)                (x+0x0000039c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_SSC_ADJPER_9_8_BMSK    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_ADJ_PER2_SSC_ADJPER_9_8_SHFT           0x0

//// Register DDRCC_SDPLL0_SSC_PER1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_ADDR(x)                    (x+0x000003a0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_PHYS(x)                    (x+0x000003a0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_SSC_PER_7_0_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER1_SSC_PER_7_0_SHFT                  0x0

//// Register DDRCC_SDPLL0_SSC_PER2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_ADDR(x)                    (x+0x000003a4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_PHYS(x)                    (x+0x000003a4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_SSC_PER_15_8_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_PER2_SSC_PER_15_8_SHFT                 0x0

//// Register DDRCC_SDPLL0_SSC_STEP_SIZE1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_ADDR(x)              (x+0x000003a8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_PHYS(x)              (x+0x000003a8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_SHFT        0x0

//// Register DDRCC_SDPLL0_SSC_STEP_SIZE2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_ADDR(x)              (x+0x000003ac)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_PHYS(x)              (x+0x000003ac)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_SHFT        0x0

//// Register DDRCC_SDPLL0_FORCE_CAL_DONE ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_ADDR(x)              (x+0x000003b0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_PHYS(x)              (x+0x000003b0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_RMSK                 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_CORE_READY_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_CORE_READY_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_VCO_CAL_DONE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_VCO_CAL_DONE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_KVCO_CAL_DONE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_FORCE_CAL_DONE_FORCE_KVCO_CAL_DONE_SHFT        0x0

//// Register DDRCC_SDPLL0_DIV_FRAC_START1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_ADDR(x)             (x+0x000003b4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_PHYS(x)             (x+0x000003b4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_DIV_FRAC_START_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START1_DIV_FRAC_START_7_0_SHFT        0x0

//// Register DDRCC_SDPLL0_DIV_FRAC_START2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_ADDR(x)             (x+0x000003b8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_PHYS(x)             (x+0x000003b8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_DIV_FRAC_START_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START2_DIV_FRAC_START_15_8_SHFT        0x0

//// Register DDRCC_SDPLL0_DIV_FRAC_START3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_ADDR(x)             (x+0x000003bc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_PHYS(x)             (x+0x000003bc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_RMSK                0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_DIV_FRAC_START_19_16_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_DIV_FRAC_START3_DIV_FRAC_START_19_16_SHFT        0x0

//// Register DDRCC_SDPLL0_PLL_TXCLK_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_ADDR(x)                (x+0x000003c0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_PHYS(x)                (x+0x000003c0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_REFCLK_DBLER_EN_BMSK   0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_REFCLK_DBLER_EN_SHFT          0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_PLL_TXCLK_EN_BMSK      0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_TXCLK_EN_PLL_TXCLK_EN_SHFT             0x0

//// Register DDRCC_SDPLL0_PLL_CRCTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_ADDR(x)                  (x+0x000003c4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_PHYS(x)                  (x+0x000003c4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_PLL_RCTRL_BMSK           0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_PLL_RCTRL_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_PLL_CCTRL_BMSK           0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_CRCTRL_PLL_CCTRL_SHFT                  0x0

//// Register DDRCC_SDPLL0_PLL_FREQUPDATE ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_ADDR(x)              (x+0x000003c8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_PHYS(x)              (x+0x000003c8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_RMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_PLL_FREQUPDATE_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_FREQUPDATE_PLL_FREQUPDATE_SHFT         0x0

//// Register DDRCC_SDPLL0_RESET_SM_READY_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_ADDR(x)       (x+0x000003cc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_PHYS(x)       (x+0x000003cc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_KVCO_CAL_DONE_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_KVCO_CAL_DONE_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_VCO_CAL_DONE_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_VCO_CAL_DONE_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_PLL_LOCK_DONE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_PLL_LOCK_DONE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_RESETSM_BMSK  0x0000001e
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_RESETSM_SHFT         0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_CORE_READY_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_RESET_SM_READY_STATUS_CORE_READY_SHFT        0x0

//// Register DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_ADDR(x)        (x+0x000003d0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_PHYS(x)        (x+0x000003d0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_RMSK           0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_SHFT                    0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_CORE_VCO_TUNE_BMSK 0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_VCO_TUNE_STATUS_CORE_VCO_TUNE_SHFT        0x0

//// Register DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_ADDR(x)       (x+0x000003d4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_PHYS(x)       (x+0x000003d4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_RMSK          0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_PLL_RANGE_STATUS_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_PLL_RANGE_STATUS_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_CORE_KVCO_CODE_BMSK 0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CORE_KVCO_CODE_STATUS_CORE_KVCO_CODE_SHFT        0x0

//// Register DDRCC_SDPLL0_DEBUG_BUS0 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_ADDR(x)                  (x+0x000003d8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_PHYS(x)                  (x+0x000003d8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT              0x0

//// Register DDRCC_SDPLL0_DEBUG_BUS1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_ADDR(x)                  (x+0x000003dc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_PHYS(x)                  (x+0x000003dc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT             0x0

//// Register DDRCC_SDPLL0_DEBUG_BUS2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_ADDR(x)                  (x+0x000003e0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_PHYS(x)                  (x+0x000003e0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT            0x0

//// Register DDRCC_SDPLL0_DEBUG_BUS3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_ADDR(x)                  (x+0x000003e4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_PHYS(x)                  (x+0x000003e4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT            0x0

//// Register DDRCC_SDPLL0_PLL_MISC1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_ADDR(x)                   (x+0x000003e8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PHYS(x)                   (x+0x000003e8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_RMSK                      0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PFD_DLY_BMSK              0x00000060
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PFD_DLY_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PLL_LDO_CTRL_BMSK         0x0000001e
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PLL_LDO_CTRL_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PLL_LDO_BYPASS_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_MISC1_PLL_LDO_BYPASS_SHFT              0x0

//// Register DDRCC_SDPLL0_BGTRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_ADDR(x)                      (x+0x000003ec)
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_PHYS(x)                      (x+0x000003ec)
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_RMSK                         0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_BGTRIM_BMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_BGTRIM_BGTRIM_SHFT                         0x0

//// Register DDRCC_SDPLL0_CP_SET_CUR ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_ADDR(x)                  (x+0x000003f0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_PHYS(x)                  (x+0x000003f0)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_RMSK                     0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_PLL_CPMSET_CUR_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_PLL_CPMSET_CUR_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_CPCSET_CUR_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_CP_SET_CUR_CPCSET_CUR_SHFT                 0x0

//// Register DDRCC_SDPLL0_PLL_ICPMSET ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ADDR(x)                 (x+0x000003f4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_PHYS(x)                 (x+0x000003f4)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_PLL_ICPMSET_P_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_PLL_ICPMSET_P_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ICPMSET_M_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPMSET_ICPMSET_M_SHFT                 0x0

//// Register DDRCC_SDPLL0_PLL_ICPCSET ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_ADDR(x)                 (x+0x000003f8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_PHYS(x)                 (x+0x000003f8)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_PLL_ICPCSET_P_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_PLL_ICPCSET_P_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_PLL_ICPCSET_M_BMSK      0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICPCSET_PLL_ICPCSET_M_SHFT             0x0

//// Register DDRCC_SDPLL0_PLL_ICP_SET ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_ADDR(x)                 (x+0x000003fc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_PHYS(x)                 (x+0x000003fc)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_PLL_ICPMSET_BMSK        0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_PLL_ICPMSET_SHFT               0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_PLL_ICPCSET_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_ICP_SET_PLL_ICPCSET_SHFT               0x0

//// Register DDRCC_SDPLL0_PLL_LPF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_ADDR(x)                    (x+0x00000400)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_PHYS(x)                    (x+0x00000400)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_PLL_LPF_CAP2_BMSK          0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_PLL_LPF_CAP2_SHFT                 0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_PLL_LPF_CAP1_BMSK          0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF1_PLL_LPF_CAP1_SHFT                 0x0

//// Register DDRCC_SDPLL0_PLL_LPF2_POSTDIV ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_ADDR(x)            (x+0x00000404)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_PHYS(x)            (x+0x00000404)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_RMSK               0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_SHFT                        0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_TX_BAND_BMSK       0x00000030
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_TX_BAND_SHFT              0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_PLL_LPF_RES1_BMSK  0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_LPF2_POSTDIV_PLL_LPF_RES1_SHFT         0x0

//// Register DDRCC_SDPLL0_PLL_BANDGAP ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_ADDR(x)                 (x+0x00000408)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_PHYS(x)                 (x+0x00000408)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_RMSK                    0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_PLL_RESET_MUX_BMSK      0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_PLL_RESET_MUX_SHFT             0x6

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_PLL_RESET_BMSK          0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_PLL_RESET_SHFT                 0x5

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OPEN_LOOP_MUX_BMSK      0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OPEN_LOOP_MUX_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OPEN_LOOP_BMSK          0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_OPEN_LOOP_SHFT                 0x3

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_MUX1_BMSK       0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_MUX1_SHFT              0x2

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_MUX_BMSK        0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_MUX_SHFT               0x1

#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL0_PLL_BANDGAP_BIAS_EN_SHFT                   0x0

//// Register DDRCC_SDPLL0_CMN_MISC1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_ADDR(x)                   (x+0x0000040c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_PHYS(x)                   (x+0x0000040c)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_RMSK                      0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_KVCO_INIT_CODE_BMSK       0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC1_KVCO_INIT_CODE_SHFT              0x0

//// Register DDRCC_SDPLL0_CMN_MISC2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_ADDR(x)                   (x+0x00000410)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_PHYS(x)                   (x+0x00000410)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_RSVD_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL0_CMN_MISC2_RSVD_SHFT                        0x0

//// Register DDRCC_SDPLL1_IE_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_ADDR(x)                     (x+0x00000480)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_PHYS(x)                     (x+0x00000480)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_IETRIM_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_IE_TRIM_IETRIM_SHFT                        0x0

//// Register DDRCC_SDPLL1_IP_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_ADDR(x)                     (x+0x00000484)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_PHYS(x)                     (x+0x00000484)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_RMSK                        0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_IPTRIM_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_IP_TRIM_IPTRIM_SHFT                        0x0

//// Register DDRCC_SDPLL1_PLL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_ADDR(x)                   (x+0x00000488)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_PHYS(x)                   (x+0x00000488)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_RMSK                      0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_PLL_DIV_FFEN_BMSK         0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_PLL_DIV_FFEN_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_PLL_DIV_ORD_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CNTRL_PLL_DIV_ORD_SHFT                 0x0

//// Register DDRCC_SDPLL1_PLL_PHSEL_CONTROL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_ADDR(x)           (x+0x0000048c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_PHYS(x)           (x+0x0000048c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_RMSK              0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_SHFT                       0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_IN(x)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_OUT(x, val)       \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_PLL_FLIP_DIR_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_PLL_FLIP_DIR_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_PLL_PHSEL_EN_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_CONTROL_PLL_PHSEL_EN_SHFT        0x0

//// Register DDRCC_SDPLL1_IPTAT_TRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_ADDR(x)                  (x+0x00000490)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_PHYS(x)                  (x+0x00000490)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_RMSK                     0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_IPTAT_TRIM_BMSK          0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_IPTAT_TRIM_IPTAT_TRIM_SHFT                 0x0

//// Register DDRCC_SDPLL1_PLL_PHSEL_DC ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_ADDR(x)                (x+0x00000494)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_PHYS(x)                (x+0x00000494)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_PLL_PHSEL_DC_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_PHSEL_DC_PLL_PHSEL_DC_SHFT             0x0

//// Register DDRCC_SDPLL1_PLL_CAL_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_ADDR(x)                  (x+0x00000498)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_PHYS(x)                  (x+0x00000498)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_RMSK                     0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_KVCO_CAL_EN_MUX_BMSK     0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_KVCO_CAL_EN_MUX_SHFT            0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_KVCO_CAL_EN_BMSK         0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_KVCO_CAL_EN_SHFT                0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_VCO_CAL_EN_MUX_BMSK      0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_VCO_CAL_EN_MUX_SHFT             0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_VCO_CAL_EN_BMSK          0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CAL_EN_VCO_CAL_EN_SHFT                 0x0

//// Register DDRCC_SDPLL1_CLKBUFLR_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_ADDR(x)                 (x+0x0000049c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_PHYS(x)                 (x+0x0000049c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_RMSK                    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_CLKBUF_L_EN_BMSK        0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_CLKBUF_L_EN_SHFT               0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_CLKBUF_R_EN_BMSK        0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_CLKBUFLR_EN_CLKBUF_R_EN_SHFT               0x0

//// Register DDRCC_SDPLL1_ATB_SEL1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ADDR(x)                    (x+0x000004a0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_PHYS(x)                    (x+0x000004a0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ATB_SEL_7_0_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL1_ATB_SEL_7_0_SHFT                  0x0

//// Register DDRCC_SDPLL1_ATB_SEL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ADDR(x)                    (x+0x000004a4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_PHYS(x)                    (x+0x000004a4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_DEBUGBUS_SEL_BMSK          0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_DEBUGBUS_SEL_SHFT                 0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ATB_SEL_11_8_BMSK          0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_ATB_SEL2_ATB_SEL_11_8_SHFT                 0x0

//// Register DDRCC_SDPLL1_SYSCLK_EN_RESET ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_ADDR(x)             (x+0x000004a8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_PHYS(x)             (x+0x000004a8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_RMSK                0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_SHFT                         1
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_SW_RESET_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_SYSCLK_EN_RESET_SW_RESET_SHFT              0x1

//// Register DDRCC_SDPLL1_RESETSM_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_ADDR(x)               (x+0x000004ac)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_PHYS(x)               (x+0x000004ac)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_RMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_VCO_TUNE_MODE_BMSK    0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_VCO_TUNE_MODE_SHFT           0x7

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_PLLLOCK_BMSK   0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_PLLLOCK_SHFT          0x6

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_VCOCAL_ITER2_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_VCOCAL_ITER2_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_KVCO_BMSK      0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_KVCO_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_VCOCAL_ITER1_BMSK 0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_VCOCAL_ITER1_SHFT        0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_PLL_WAKEUP_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_PLL_WAKEUP_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_BANDGAP_BMSK   0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_BYPASS_BANDGAP_SHFT          0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_FORCE_PLLLOCK_BMSK    0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL_FORCE_PLLLOCK_SHFT           0x0

//// Register DDRCC_SDPLL1_RESETSM_CNTRL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_ADDR(x)              (x+0x000004b0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_PHYS(x)              (x+0x000004b0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_PLL_UNLOCK_DET_DISABLE_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_PLL_UNLOCK_DET_DISABLE_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_PLL_BYPASS_BMSK      0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_PLL_BYPASS_SHFT             0x6

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_BANDGAP_TIMER_BMSK   0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_BANDGAP_TIMER_SHFT          0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_START_MUX_BMSK       0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_START_MUX_SHFT              0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_START_BMSK           0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_START_SHFT                  0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_DISABLE_CLKGATING_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL2_DISABLE_CLKGATING_SHFT        0x0

//// Register DDRCC_SDPLL1_RESETSM_CNTRL3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_ADDR(x)              (x+0x000004b4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_PHYS(x)              (x+0x000004b4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_PLL_VCOTUNE_TIMER_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL3_PLL_VCOTUNE_TIMER_7_0_SHFT        0x0

//// Register DDRCC_SDPLL1_RESETSM_CNTRL4 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_ADDR(x)              (x+0x000004b8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_PHYS(x)              (x+0x000004b8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_PLL_VCOTUNE_TIMER_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL4_PLL_VCOTUNE_TIMER_15_8_SHFT        0x0

//// Register DDRCC_SDPLL1_RESETSM_CNTRL5 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_ADDR(x)              (x+0x000004bc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PHYS(x)              (x+0x000004bc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_RMSK                 0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLL_WAKEUP_MUX_BMSK  0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLL_WAKEUP_MUX_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLL_WAKEUP_BMSK      0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLL_WAKEUP_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLLWAKEUP_TIMER_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESETSM_CNTRL5_PLLWAKEUP_TIMER_SHFT        0x0

//// Register DDRCC_SDPLL1_KVCO_DIV_REF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_ADDR(x)               (x+0x000004c0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_PHYS(x)               (x+0x000004c0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_RMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_KVCO_DIV_REF_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF1_KVCO_DIV_REF_7_0_SHFT        0x0

//// Register DDRCC_SDPLL1_KVCO_DIV_REF2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_ADDR(x)               (x+0x000004c4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_PHYS(x)               (x+0x000004c4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_RMSK                  0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_KVCO_DIV_REF_9_8_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_DIV_REF2_KVCO_DIV_REF_9_8_SHFT        0x0

//// Register DDRCC_SDPLL1_KVCO_COUNT1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_ADDR(x)                 (x+0x000004c8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_PHYS(x)                 (x+0x000004c8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_RMSK                    0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_KVCO_COUNT_7_0_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT1_KVCO_COUNT_7_0_SHFT            0x0

//// Register DDRCC_SDPLL1_KVCO_COUNT2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_ADDR(x)                 (x+0x000004cc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_PHYS(x)                 (x+0x000004cc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_RMSK                    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_KVCO_COUNT_9_8_BMSK     0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_COUNT2_KVCO_COUNT_9_8_SHFT            0x0

//// Register DDRCC_SDPLL1_KVCO_CAL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_ADDR(x)              (x+0x000004d0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_PHYS(x)              (x+0x000004d0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_RMSK                 0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_WAKEUPTIME_BMSK 0x00000030
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_WAKEUPTIME_SHFT        0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_POS_KVSLP_BMSK  0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_POS_KVSLP_SHFT         0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_WAITTIME_BMSK   0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL_KVCO_WAITTIME_SHFT          0x0

//// Register DDRCC_SDPLL1_KVCO_CAL_CNTRL2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_ADDR(x)             (x+0x000004d4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_PHYS(x)             (x+0x000004d4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_RMSK                0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_KVCO_CAL_DELTA_BMSK 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CAL_CNTRL2_KVCO_CAL_DELTA_SHFT        0x0

//// Register DDRCC_SDPLL1_KVCO_CODE ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_ADDR(x)                   (x+0x000004d8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_PHYS(x)                   (x+0x000004d8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_RMSK                      0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_KVCO_CODE_MUX_BMSK        0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_KVCO_CODE_MUX_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_KVCO_CODE_BMSK            0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_KVCO_CODE_KVCO_CODE_SHFT                   0x0

//// Register DDRCC_SDPLL1_VREF_CFG1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_ADDR(x)                   (x+0x000004dc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_PHYS(x)                   (x+0x000004dc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_VREF_CFG_7_0_BMSK         0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG1_VREF_CFG_7_0_SHFT                0x0

//// Register DDRCC_SDPLL1_VREF_CFG2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_ADDR(x)                   (x+0x000004e0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_PHYS(x)                   (x+0x000004e0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_RMSK                      0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_VREF_CFG_8_8_BMSK         0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_VREF_CFG2_VREF_CFG_8_8_SHFT                0x0

//// Register DDRCC_SDPLL1_RESOLUTION ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_ADDR(x)                  (x+0x000004e4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_PHYS(x)                  (x+0x000004e4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_VCO_CAL_RESOLUTION_BMSK  0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_VCO_CAL_RESOLUTION_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_KVCO_CAL_RESOLUTION_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESOLUTION_KVCO_CAL_RESOLUTION_SHFT        0x0

//// Register DDRCC_SDPLL1_VCO_CAL_CNTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_ADDR(x)               (x+0x000004e8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_PHYS(x)               (x+0x000004e8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_RMSK                  0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCOCAL_POS_SLOPE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCOCAL_POS_SLOPE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCO_WAITTIME_BMSK     0x0000001c
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCO_WAITTIME_SHFT            0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCO_WAKEUPTIME_BMSK   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_CAL_CNTRL_VCO_WAKEUPTIME_SHFT          0x0

//// Register DDRCC_SDPLL1_VCO_DIV_REF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_ADDR(x)                (x+0x000004ec)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_PHYS(x)                (x+0x000004ec)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_VCO_DIV_REF_7_0_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF1_VCO_DIV_REF_7_0_SHFT          0x0

//// Register DDRCC_SDPLL1_VCO_DIV_REF2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_ADDR(x)                (x+0x000004f0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_PHYS(x)                (x+0x000004f0)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_VCO_DIV_REF_9_8_BMSK   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_DIV_REF2_VCO_DIV_REF_9_8_SHFT          0x0

//// Register DDRCC_SDPLL1_VCO_COUNT1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_ADDR(x)                  (x+0x000004f4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_PHYS(x)                  (x+0x000004f4)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_VCO_COUNT_7_0_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT1_VCO_COUNT_7_0_SHFT              0x0

//// Register DDRCC_SDPLL1_VCO_COUNT2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_ADDR(x)                  (x+0x000004f8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_PHYS(x)                  (x+0x000004f8)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_VCO_COUNT_15_8_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_VCO_COUNT2_VCO_COUNT_15_8_SHFT             0x0

//// Register DDRCC_SDPLL1_PLLLOCK_CMP1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_ADDR(x)                (x+0x000004fc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_PHYS(x)                (x+0x000004fc)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_PLLLOCK_CMP_7_0_BMSK   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP1_PLLLOCK_CMP_7_0_SHFT          0x0

//// Register DDRCC_SDPLL1_PLLLOCK_CMP2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_ADDR(x)                (x+0x00000500)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_PHYS(x)                (x+0x00000500)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_PLLLOCK_CMP_15_8_BMSK  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP2_PLLLOCK_CMP_15_8_SHFT         0x0

//// Register DDRCC_SDPLL1_PLLLOCK_CMP3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_ADDR(x)                (x+0x00000504)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_PHYS(x)                (x+0x00000504)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_PLLLOCK_CMP_17_16_BMSK 0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP3_PLLLOCK_CMP_17_16_SHFT        0x0

//// Register DDRCC_SDPLL1_PLLLOCK_CMP_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_ADDR(x)              (x+0x00000508)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PHYS(x)              (x+0x00000508)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_RMSK                 0x000000fe
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_SHFT                          1
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_COUNT_STOP_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_COUNT_STOP_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_EN_MUX_BMSK  0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_EN_MUX_SHFT         0x6

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_EN_BMSK      0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_EN_SHFT             0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_RNG_BMSK     0x00000018
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_RNG_SHFT            0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_CNT_BMSK     0x00000006
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLLLOCK_CMP_EN_PLLLOCK_CNT_SHFT            0x1

//// Register DDRCC_SDPLL1_PLL_VCO_TUNE ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_ADDR(x)                (x+0x0000050c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_PHYS(x)                (x+0x0000050c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_PLL_VCO_TUNE_MUX_BMSK  0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_PLL_VCO_TUNE_MUX_SHFT         0x7

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_PLL_VCO_TUNE_BMSK      0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_VCO_TUNE_PLL_VCO_TUNE_SHFT             0x0

//// Register DDRCC_SDPLL1_DEC_START ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_ADDR(x)                   (x+0x00000510)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_PHYS(x)                   (x+0x00000510)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_DEC_START_BMSK            0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEC_START_DEC_START_SHFT                   0x0

//// Register DDRCC_SDPLL1_SSC_EN_CENTER ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_ADDR(x)               (x+0x00000514)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_PHYS(x)               (x+0x00000514)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_RMSK                  0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_SHFT                           0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_SSC_CENTER_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_SSC_CENTER_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_SSC_EN_BMSK           0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_EN_CENTER_SSC_EN_SHFT                  0x0

//// Register DDRCC_SDPLL1_SSC_ADJ_PER1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_ADDR(x)                (x+0x00000518)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_PHYS(x)                (x+0x00000518)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_RMSK                   0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_SSC_ADJPER_7_0_BMSK    0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER1_SSC_ADJPER_7_0_SHFT           0x0

//// Register DDRCC_SDPLL1_SSC_ADJ_PER2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_ADDR(x)                (x+0x0000051c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_PHYS(x)                (x+0x0000051c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_SSC_ADJPER_9_8_BMSK    0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_ADJ_PER2_SSC_ADJPER_9_8_SHFT           0x0

//// Register DDRCC_SDPLL1_SSC_PER1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_ADDR(x)                    (x+0x00000520)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_PHYS(x)                    (x+0x00000520)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_SSC_PER_7_0_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER1_SSC_PER_7_0_SHFT                  0x0

//// Register DDRCC_SDPLL1_SSC_PER2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_ADDR(x)                    (x+0x00000524)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_PHYS(x)                    (x+0x00000524)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_SSC_PER_15_8_BMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_PER2_SSC_PER_15_8_SHFT                 0x0

//// Register DDRCC_SDPLL1_SSC_STEP_SIZE1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_ADDR(x)              (x+0x00000528)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_PHYS(x)              (x+0x00000528)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE1_SSC_STEPSIZE_7_0_SHFT        0x0

//// Register DDRCC_SDPLL1_SSC_STEP_SIZE2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_ADDR(x)              (x+0x0000052c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_PHYS(x)              (x+0x0000052c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_RMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_SSC_STEP_SIZE2_SSC_STEPSIZE_15_8_SHFT        0x0

//// Register DDRCC_SDPLL1_FORCE_CAL_DONE ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_ADDR(x)              (x+0x00000530)
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_PHYS(x)              (x+0x00000530)
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_RMSK                 0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_CORE_READY_BMSK 0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_CORE_READY_SHFT        0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_VCO_CAL_DONE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_VCO_CAL_DONE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_KVCO_CAL_DONE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_FORCE_CAL_DONE_FORCE_KVCO_CAL_DONE_SHFT        0x0

//// Register DDRCC_SDPLL1_DIV_FRAC_START1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_ADDR(x)             (x+0x00000534)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_PHYS(x)             (x+0x00000534)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_DIV_FRAC_START_7_0_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START1_DIV_FRAC_START_7_0_SHFT        0x0

//// Register DDRCC_SDPLL1_DIV_FRAC_START2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_ADDR(x)             (x+0x00000538)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_PHYS(x)             (x+0x00000538)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_RMSK                0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_DIV_FRAC_START_15_8_BMSK 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START2_DIV_FRAC_START_15_8_SHFT        0x0

//// Register DDRCC_SDPLL1_DIV_FRAC_START3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_ADDR(x)             (x+0x0000053c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_PHYS(x)             (x+0x0000053c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_RMSK                0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_SHFT                         0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_IN(x)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_OUT(x, val)         \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_DIV_FRAC_START_19_16_BMSK 0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_DIV_FRAC_START3_DIV_FRAC_START_19_16_SHFT        0x0

//// Register DDRCC_SDPLL1_PLL_TXCLK_EN ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_ADDR(x)                (x+0x00000540)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_PHYS(x)                (x+0x00000540)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_RMSK                   0x00000003
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_SHFT                            0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_REFCLK_DBLER_EN_BMSK   0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_REFCLK_DBLER_EN_SHFT          0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_PLL_TXCLK_EN_BMSK      0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_TXCLK_EN_PLL_TXCLK_EN_SHFT             0x0

//// Register DDRCC_SDPLL1_PLL_CRCTRL ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_ADDR(x)                  (x+0x00000544)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_PHYS(x)                  (x+0x00000544)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_PLL_RCTRL_BMSK           0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_PLL_RCTRL_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_PLL_CCTRL_BMSK           0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_CRCTRL_PLL_CCTRL_SHFT                  0x0

//// Register DDRCC_SDPLL1_PLL_FREQUPDATE ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_ADDR(x)              (x+0x00000548)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_PHYS(x)              (x+0x00000548)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_RMSK                 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_SHFT                          0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_IN(x)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_OUT(x, val)          \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_PLL_FREQUPDATE_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_FREQUPDATE_PLL_FREQUPDATE_SHFT         0x0

//// Register DDRCC_SDPLL1_RESET_SM_READY_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_ADDR(x)       (x+0x0000054c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_PHYS(x)       (x+0x0000054c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_RMSK          0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_KVCO_CAL_DONE_BMSK 0x00000080
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_KVCO_CAL_DONE_SHFT        0x7

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_VCO_CAL_DONE_BMSK 0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_VCO_CAL_DONE_SHFT        0x6

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_PLL_LOCK_DONE_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_PLL_LOCK_DONE_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_RESETSM_BMSK  0x0000001e
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_RESETSM_SHFT         0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_CORE_READY_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_RESET_SM_READY_STATUS_CORE_READY_SHFT        0x0

//// Register DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_ADDR(x)        (x+0x00000550)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_PHYS(x)        (x+0x00000550)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_RMSK           0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_SHFT                    0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_IN(x)          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_OUT(x, val)    \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_CORE_VCO_TUNE_BMSK 0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_VCO_TUNE_STATUS_CORE_VCO_TUNE_SHFT        0x0

//// Register DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_ADDR(x)       (x+0x00000554)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_PHYS(x)       (x+0x00000554)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_RMSK          0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_SHFT                   0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_IN(x)         \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_OUT(x, val)   \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_KVCO_CODE_MUX_BMSK 0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_KVCO_CODE_MUX_SHFT        0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_CORE_KVCO_CODE_BMSK 0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CORE_KVCO_CODE_STATUS_CORE_KVCO_CODE_SHFT        0x0

//// Register DDRCC_SDPLL1_DEBUG_BUS0 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_ADDR(x)                  (x+0x00000558)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_PHYS(x)                  (x+0x00000558)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_DEBUG_BUS_7_0_BMSK       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS0_DEBUG_BUS_7_0_SHFT              0x0

//// Register DDRCC_SDPLL1_DEBUG_BUS1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_ADDR(x)                  (x+0x0000055c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_PHYS(x)                  (x+0x0000055c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_DEBUG_BUS_15_8_BMSK      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS1_DEBUG_BUS_15_8_SHFT             0x0

//// Register DDRCC_SDPLL1_DEBUG_BUS2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_ADDR(x)                  (x+0x00000560)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_PHYS(x)                  (x+0x00000560)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_DEBUG_BUS_23_16_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS2_DEBUG_BUS_23_16_SHFT            0x0

//// Register DDRCC_SDPLL1_DEBUG_BUS3 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_ADDR(x)                  (x+0x00000564)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_PHYS(x)                  (x+0x00000564)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_RMSK                     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_DEBUG_BUS_31_24_BMSK     0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_DEBUG_BUS3_DEBUG_BUS_31_24_SHFT            0x0

//// Register DDRCC_SDPLL1_PLL_MISC1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_ADDR(x)                   (x+0x00000568)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PHYS(x)                   (x+0x00000568)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_RMSK                      0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PFD_DLY_BMSK              0x00000060
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PFD_DLY_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PLL_LDO_CTRL_BMSK         0x0000001e
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PLL_LDO_CTRL_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PLL_LDO_BYPASS_BMSK       0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_MISC1_PLL_LDO_BYPASS_SHFT              0x0

//// Register DDRCC_SDPLL1_BGTRIM ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_ADDR(x)                      (x+0x0000056c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_PHYS(x)                      (x+0x0000056c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_RMSK                         0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_SHFT                                  0
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_IN(x)                        \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_OUT(x, val)                  \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_BGTRIM_BMSK                  0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_BGTRIM_BGTRIM_SHFT                         0x0

//// Register DDRCC_SDPLL1_CP_SET_CUR ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_ADDR(x)                  (x+0x00000570)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_PHYS(x)                  (x+0x00000570)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_RMSK                     0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_SHFT                              0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_PLL_CPMSET_CUR_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_PLL_CPMSET_CUR_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_CPCSET_CUR_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_CP_SET_CUR_CPCSET_CUR_SHFT                 0x0

//// Register DDRCC_SDPLL1_PLL_ICPMSET ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ADDR(x)                 (x+0x00000574)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_PHYS(x)                 (x+0x00000574)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_PLL_ICPMSET_P_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_PLL_ICPMSET_P_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ICPMSET_M_BMSK          0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPMSET_ICPMSET_M_SHFT                 0x0

//// Register DDRCC_SDPLL1_PLL_ICPCSET ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_ADDR(x)                 (x+0x00000578)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_PHYS(x)                 (x+0x00000578)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_PLL_ICPCSET_P_BMSK      0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_PLL_ICPCSET_P_SHFT             0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_PLL_ICPCSET_M_BMSK      0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICPCSET_PLL_ICPCSET_M_SHFT             0x0

//// Register DDRCC_SDPLL1_PLL_ICP_SET ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_ADDR(x)                 (x+0x0000057c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_PHYS(x)                 (x+0x0000057c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_RMSK                    0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_PLL_ICPMSET_BMSK        0x00000038
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_PLL_ICPMSET_SHFT               0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_PLL_ICPCSET_BMSK        0x00000007
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_ICP_SET_PLL_ICPCSET_SHFT               0x0

//// Register DDRCC_SDPLL1_PLL_LPF1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_ADDR(x)                    (x+0x00000580)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_PHYS(x)                    (x+0x00000580)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_RMSK                       0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_SHFT                                0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_OUT(x, val)                \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_PLL_LPF_CAP2_BMSK          0x000000f0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_PLL_LPF_CAP2_SHFT                 0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_PLL_LPF_CAP1_BMSK          0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF1_PLL_LPF_CAP1_SHFT                 0x0

//// Register DDRCC_SDPLL1_PLL_LPF2_POSTDIV ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_ADDR(x)            (x+0x00000584)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_PHYS(x)            (x+0x00000584)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_RMSK               0x0000003f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_SHFT                        0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_IN(x)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_OUT(x, val)        \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_TX_BAND_BMSK       0x00000030
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_TX_BAND_SHFT              0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_PLL_LPF_RES1_BMSK  0x0000000f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_LPF2_POSTDIV_PLL_LPF_RES1_SHFT         0x0

//// Register DDRCC_SDPLL1_PLL_BANDGAP ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_ADDR(x)                 (x+0x00000588)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_PHYS(x)                 (x+0x00000588)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_RMSK                    0x0000007f
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_SHFT                             0
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_PLL_RESET_MUX_BMSK      0x00000040
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_PLL_RESET_MUX_SHFT             0x6

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_PLL_RESET_BMSK          0x00000020
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_PLL_RESET_SHFT                 0x5

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OPEN_LOOP_MUX_BMSK      0x00000010
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OPEN_LOOP_MUX_SHFT             0x4

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OPEN_LOOP_BMSK          0x00000008
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_OPEN_LOOP_SHFT                 0x3

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_MUX1_BMSK       0x00000004
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_MUX1_SHFT              0x2

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_MUX_BMSK        0x00000002
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_MUX_SHFT               0x1

#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_SDPLL1_PLL_BANDGAP_BIAS_EN_SHFT                   0x0

//// Register DDRCC_SDPLL1_CMN_MISC1 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_ADDR(x)                   (x+0x0000058c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_PHYS(x)                   (x+0x0000058c)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_RMSK                      0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_KVCO_INIT_CODE_BMSK       0x0000001f
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC1_KVCO_INIT_CODE_SHFT              0x0

//// Register DDRCC_SDPLL1_CMN_MISC2 ////

#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_ADDR(x)                   (x+0x00000590)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_PHYS(x)                   (x+0x00000590)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_RMSK                      0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_SHFT                               0
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_ADDR(x), HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_RMSK)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_RSVD_BMSK                 0x000000ff
#define HWIO_DDR_CC_DDRCC_SDPLL1_CMN_MISC2_RSVD_SHFT                        0x0

//// Register DDRCC_PHYDLL0_TOP_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_ADDR(x)                   (x+0x00000650)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_PHYS(x)                   (x+0x00000650)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_RMSK                      0x0fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_PHY_CLK_DELAY_SEL_BMSK    0x0e000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_PHY_CLK_DELAY_SEL_SHFT          0x19

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_PHY_CLK_DELAY_ENABLE_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_PHY_CLK_DELAY_ENABLE_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_MC_CLK_DELAY_SEL_BMSK     0x00e00000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_MC_CLK_DELAY_SEL_SHFT           0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_MC_CLK_DELAY_ENABLE_BMSK  0x00100000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_MC_CLK_DELAY_ENABLE_SHFT        0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_READY_CTL_BMSK        0x00080000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_READY_CTL_SHFT              0x13

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_READY_OVRD_BMSK       0x00040000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_READY_OVRD_SHFT             0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_CTL_BMSK         0x00020000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_CTL_SHFT               0x11

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_OVRD_BMSK        0x00010000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_OVRD_SHFT              0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_RESET_TIME_BMSK       0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_RESET_TIME_SHFT              0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_TIME_BMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_TOP_CFG0_DLL_LOCK_TIME_SHFT               0x0

//// Register DDRCC_PHYDLL0_FINE_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_ADDR(x)                  (x+0x00000654)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_PHYS(x)                  (x+0x00000654)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_RMSK                     0x3ff01fff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_BIST_MODE_BMSK           0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_BIST_MODE_SHFT                 0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_FINE_CTL_BMSK            0x1e000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_FINE_CTL_SHFT                  0x19

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_FINE_CTL_OVRD_BMSK       0x01000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_FINE_CTL_OVRD_SHFT             0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_CLK_STOP_CNTR_BMSK       0x00f00000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_CLK_STOP_CNTR_SHFT             0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_SAMPLE_BMSK              0x00001fe0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_SAMPLE_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_MODE_BMSK                0x0000001c
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_MODE_SHFT                       0x2

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_DIRECTION_BMSK           0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_DIRECTION_SHFT                  0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_SW_ENABLE_BMSK           0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG0_SW_ENABLE_SHFT                  0x0

//// Register DDRCC_PHYDLL0_FINE_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_ADDR(x)                  (x+0x00000658)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_PHYS(x)                  (x+0x00000658)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_DONE_TIMER_BMSK          0xff000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_DONE_TIMER_SHFT                0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_COARSE_UPDT_DELAY_FINE_TIMER_BMSK 0x00ff0000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_COARSE_UPDT_DELAY_FINE_TIMER_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_TOLERANCE_BMSK           0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_TOLERANCE_SHFT                  0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_THRESHOLD_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG1_THRESHOLD_SHFT                  0x0

//// Register DDRCC_PHYDLL0_FINE_CFG2 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_ADDR(x)                  (x+0x0000065c)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_PHYS(x)                  (x+0x0000065c)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_SAMPLE_STREAM_OVRRIDE_BMSK 0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG2_SAMPLE_STREAM_OVRRIDE_SHFT        0x0

//// Register DDRCC_PHYDLL0_FINE_CFG3 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_ADDR(x)                  (x+0x00000660)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_PHYS(x)                  (x+0x00000660)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_RMSK                     0x003fffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SEL_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SEL_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SEL_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SEL_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_FINE_MODE_RES_BMSK       0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_FINE_MODE_RES_SHFT              0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_XO_CLK_TIMER_BMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_CFG3_XO_CLK_TIMER_SHFT               0x0

//// Register DDRCC_PHYDLL0_FINE_STA0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_ADDR(x)                  (x+0x00000664)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_PHYS(x)                  (x+0x00000664)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_DEBUG_BMSK               0xffe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_DEBUG_SHFT                     0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_LUT_IN_BMSK         0x001c0000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_LUT_IN_SHFT               0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_NUMBER_OF_ONES_BMSK      0x0003fc00
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_NUMBER_OF_ONES_SHFT             0xa

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_DONE_BMSK           0x00000200
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_DONE_SHFT                  0x9

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_CTL_OUT_BMSK        0x000001e0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_CTL_OUT_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_FSM_STATE_BMSK      0x0000001f
#define HWIO_DDR_CC_DDRCC_PHYDLL0_FINE_STA0_FINE_FSM_STATE_SHFT             0x0

//// Register DDRCC_PHYDLL0_COARSE_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_ADDR(x)                (x+0x00000670)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_PHYS(x)                (x+0x00000670)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_RMSK                   0x7fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_INVERSE_CORRECTION_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_INVERSE_CORRECTION_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_NEG_EDGE_DET_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_NEG_EDGE_DET_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_ODD_CTL_BMSK    0x1fe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_ODD_CTL_SHFT          0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_EVEN_CTL_BMSK   0x001fe000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_EVEN_CTL_SHFT          0xd

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_CTL_OVRD_BMSK   0x00001000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_CTL_OVRD_SHFT          0xc

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_CLK_GATING_CNTR_BMSK   0x00000ff0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_CLK_GATING_CNTR_SHFT          0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_SAMPLE_CNTR_BMSK       0x0000000e
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_SAMPLE_CNTR_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_PH_DET_EN_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG0_COARSE_PH_DET_EN_SHFT         0x0

//// Register DDRCC_PHYDLL0_COARSE_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_ADDR(x)                (x+0x00000674)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_PHYS(x)                (x+0x00000674)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_RMSK                   0x000001ff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_MEDIAN_ENABLE_BMSK     0x00000100
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_MEDIAN_ENABLE_SHFT            0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_RESET_CTL_BMSK     0x00000080
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_RESET_CTL_SHFT            0x7

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_RESET_OVRD_BMSK    0x00000040
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_RESET_OVRD_SHFT           0x6

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_PH_MC_CLK_BMSK     0x00000020
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_PH_MC_CLK_SHFT            0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_PH_PHY_CLK_BMSK    0x00000010
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_DLL_PH_PHY_CLK_SHFT           0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_COARSE_LUT_INDEX_BMSK  0x0000000e
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_COARSE_LUT_INDEX_SHFT         0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_COARSE_LUT_INDEX_OVRD_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_CFG1_COARSE_LUT_INDEX_OVRD_SHFT        0x0

//// Register DDRCC_PHYDLL0_COARSE_STA0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_ADDR(x)                (x+0x00000678)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_PHYS(x)                (x+0x00000678)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_RMSK                   0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_DEBUG_STATUS_BMSK      0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA0_DEBUG_STATUS_SHFT             0x0

//// Register DDRCC_PHYDLL0_COARSE_STA1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_ADDR(x)                (x+0x0000067c)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_PHYS(x)                (x+0x0000067c)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_RMSK                   0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_DEBUG1_STATUS_BMSK     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_COARSE_STA1_DEBUG1_STATUS_SHFT            0x0

//// Register DDRCC_PHYDLL0_ANALOG_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_ADDR(x)                (x+0x00000680)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_PHYS(x)                (x+0x00000680)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_RMSK                   0x7fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_PRE_DIV_BMSK           0x40000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_PRE_DIV_SHFT                 0x1e

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_POST_DIV_BMSK          0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_POST_DIV_SHFT                0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_SPARE_RSV_BMSK         0x1fe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_SPARE_RSV_SHFT               0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DIV_SEL_BMSK           0x001f0000
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DIV_SEL_SHFT                 0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DCCADJ_BMSK            0x0000fc00
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DCCADJ_SHFT                   0xa

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DCCENABLE_BMSK         0x00000200
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_DCCENABLE_SHFT                0x9

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_CPSEL_BMSK             0x00000180
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_CPSEL_SHFT                    0x7

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_LDOBIASSEL_BMSK        0x00000060
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_LDOBIASSEL_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_FREQRANGE_BMSK         0x0000001e
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_FREQRANGE_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_EN_DIV_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG0_EN_DIV_SHFT                   0x0

//// Register DDRCC_PHYDLL0_ANALOG_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ADDR(x)                (x+0x00000684)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_PHYS(x)                (x+0x00000684)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_RMSK                   0x0000003f
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_DTEST_SEL_BMSK  0x00000030
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_DTEST_SEL_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_ATEST_SEL_BMSK  0x0000000c
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_ATEST_SEL_SHFT         0x2

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_ATEST_ENABLE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_ATEST_ENABLE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_PH_DET_ENABLE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_ANALOG_CFG1_ANALOG_PH_DET_ENABLE_SHFT        0x0

//// Register DDRCC_PHYDLL0_PH_ERR_OVRD ////

#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_ADDR(x)                (x+0x00000688)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PHYS(x)                (x+0x00000688)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_RMSK                   0x000000f3
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_ERR_OVRD_BMSK       0x000000f0
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_ERR_OVRD_SHFT              0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_UPD_OVRD_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_UPD_OVRD_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_ERR_OVRD_EN_BMSK    0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL0_PH_ERR_OVRD_PH_ERR_OVRD_EN_SHFT           0x0

//// Register DDRCC_PHYDLL1_TOP_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_ADDR(x)                   (x+0x000006a0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_PHYS(x)                   (x+0x000006a0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_RMSK                      0x0fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_SHFT                               0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_IN(x)                     \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_OUT(x, val)               \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_PHY_CLK_DELAY_SEL_BMSK    0x0e000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_PHY_CLK_DELAY_SEL_SHFT          0x19

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_PHY_CLK_DELAY_ENABLE_BMSK 0x01000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_PHY_CLK_DELAY_ENABLE_SHFT       0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_MC_CLK_DELAY_SEL_BMSK     0x00e00000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_MC_CLK_DELAY_SEL_SHFT           0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_MC_CLK_DELAY_ENABLE_BMSK  0x00100000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_MC_CLK_DELAY_ENABLE_SHFT        0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_READY_CTL_BMSK        0x00080000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_READY_CTL_SHFT              0x13

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_READY_OVRD_BMSK       0x00040000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_READY_OVRD_SHFT             0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_CTL_BMSK         0x00020000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_CTL_SHFT               0x11

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_OVRD_BMSK        0x00010000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_OVRD_SHFT              0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_RESET_TIME_BMSK       0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_RESET_TIME_SHFT              0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_TIME_BMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_TOP_CFG0_DLL_LOCK_TIME_SHFT               0x0

//// Register DDRCC_PHYDLL1_FINE_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_ADDR(x)                  (x+0x000006a4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_PHYS(x)                  (x+0x000006a4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_RMSK                     0x3ff01fff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_BIST_MODE_BMSK           0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_BIST_MODE_SHFT                 0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_FINE_CTL_BMSK            0x1e000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_FINE_CTL_SHFT                  0x19

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_FINE_CTL_OVRD_BMSK       0x01000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_FINE_CTL_OVRD_SHFT             0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_CLK_STOP_CNTR_BMSK       0x00f00000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_CLK_STOP_CNTR_SHFT             0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_SAMPLE_BMSK              0x00001fe0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_SAMPLE_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_MODE_BMSK                0x0000001c
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_MODE_SHFT                       0x2

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_DIRECTION_BMSK           0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_DIRECTION_SHFT                  0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_SW_ENABLE_BMSK           0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG0_SW_ENABLE_SHFT                  0x0

//// Register DDRCC_PHYDLL1_FINE_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_ADDR(x)                  (x+0x000006a8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_PHYS(x)                  (x+0x000006a8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_DONE_TIMER_BMSK          0xff000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_DONE_TIMER_SHFT                0x18

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_COARSE_UPDT_DELAY_FINE_TIMER_BMSK 0x00ff0000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_COARSE_UPDT_DELAY_FINE_TIMER_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_TOLERANCE_BMSK           0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_TOLERANCE_SHFT                  0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_THRESHOLD_BMSK           0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG1_THRESHOLD_SHFT                  0x0

//// Register DDRCC_PHYDLL1_FINE_CFG2 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_ADDR(x)                  (x+0x000006ac)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_PHYS(x)                  (x+0x000006ac)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_SAMPLE_STREAM_OVRRIDE_BMSK 0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG2_SAMPLE_STREAM_OVRRIDE_SHFT        0x0

//// Register DDRCC_PHYDLL1_FINE_CFG3 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_ADDR(x)                  (x+0x000006b0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_PHYS(x)                  (x+0x000006b0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_RMSK                     0x003fffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_BMSK 0x00200000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SHFT       0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SEL_BMSK 0x00100000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_FINE_PH_CLK_CGC_EN_SEL_SHFT       0x14

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_BMSK 0x00080000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SHFT       0x13

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SEL_BMSK 0x00040000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_MC_PH_CLK_CGC_EN_SEL_SHFT       0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_BMSK 0x00020000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SHFT       0x11

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SEL_BMSK 0x00010000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_SW_OVRRIDE_PHY_PH_CLK_CGC_EN_SEL_SHFT       0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_FINE_MODE_RES_BMSK       0x0000ff00
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_FINE_MODE_RES_SHFT              0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_XO_CLK_TIMER_BMSK        0x000000ff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_CFG3_XO_CLK_TIMER_SHFT               0x0

//// Register DDRCC_PHYDLL1_FINE_STA0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_ADDR(x)                  (x+0x000006b4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_PHYS(x)                  (x+0x000006b4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_RMSK                     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_SHFT                              0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_DEBUG_BMSK               0xffe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_DEBUG_SHFT                     0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_LUT_IN_BMSK         0x001c0000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_LUT_IN_SHFT               0x12

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_NUMBER_OF_ONES_BMSK      0x0003fc00
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_NUMBER_OF_ONES_SHFT             0xa

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_DONE_BMSK           0x00000200
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_DONE_SHFT                  0x9

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_CTL_OUT_BMSK        0x000001e0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_CTL_OUT_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_FSM_STATE_BMSK      0x0000001f
#define HWIO_DDR_CC_DDRCC_PHYDLL1_FINE_STA0_FINE_FSM_STATE_SHFT             0x0

//// Register DDRCC_PHYDLL1_COARSE_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_ADDR(x)                (x+0x000006c0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_PHYS(x)                (x+0x000006c0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_RMSK                   0x7fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_INVERSE_CORRECTION_BMSK 0x40000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_INVERSE_CORRECTION_SHFT       0x1e

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_NEG_EDGE_DET_BMSK 0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_NEG_EDGE_DET_SHFT       0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_ODD_CTL_BMSK    0x1fe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_ODD_CTL_SHFT          0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_EVEN_CTL_BMSK   0x001fe000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_EVEN_CTL_SHFT          0xd

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_CTL_OVRD_BMSK   0x00001000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_CTL_OVRD_SHFT          0xc

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_CLK_GATING_CNTR_BMSK   0x00000ff0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_CLK_GATING_CNTR_SHFT          0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_SAMPLE_CNTR_BMSK       0x0000000e
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_SAMPLE_CNTR_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_PH_DET_EN_BMSK  0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG0_COARSE_PH_DET_EN_SHFT         0x0

//// Register DDRCC_PHYDLL1_COARSE_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_ADDR(x)                (x+0x000006c4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_PHYS(x)                (x+0x000006c4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_RMSK                   0x000001ff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_MEDIAN_ENABLE_BMSK     0x00000100
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_MEDIAN_ENABLE_SHFT            0x8

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_RESET_CTL_BMSK     0x00000080
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_RESET_CTL_SHFT            0x7

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_RESET_OVRD_BMSK    0x00000040
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_RESET_OVRD_SHFT           0x6

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_PH_MC_CLK_BMSK     0x00000020
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_PH_MC_CLK_SHFT            0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_PH_PHY_CLK_BMSK    0x00000010
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_DLL_PH_PHY_CLK_SHFT           0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_COARSE_LUT_INDEX_BMSK  0x0000000e
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_COARSE_LUT_INDEX_SHFT         0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_COARSE_LUT_INDEX_OVRD_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_CFG1_COARSE_LUT_INDEX_OVRD_SHFT        0x0

//// Register DDRCC_PHYDLL1_COARSE_STA0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_ADDR(x)                (x+0x000006c8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_PHYS(x)                (x+0x000006c8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_RMSK                   0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_DEBUG_STATUS_BMSK      0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA0_DEBUG_STATUS_SHFT             0x0

//// Register DDRCC_PHYDLL1_COARSE_STA1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_ADDR(x)                (x+0x000006cc)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_PHYS(x)                (x+0x000006cc)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_RMSK                   0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_DEBUG1_STATUS_BMSK     0xffffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_COARSE_STA1_DEBUG1_STATUS_SHFT            0x0

//// Register DDRCC_PHYDLL1_ANALOG_CFG0 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_ADDR(x)                (x+0x000006d0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_PHYS(x)                (x+0x000006d0)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_RMSK                   0x7fffffff
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_PRE_DIV_BMSK           0x40000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_PRE_DIV_SHFT                 0x1e

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_POST_DIV_BMSK          0x20000000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_POST_DIV_SHFT                0x1d

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_SPARE_RSV_BMSK         0x1fe00000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_SPARE_RSV_SHFT               0x15

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DIV_SEL_BMSK           0x001f0000
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DIV_SEL_SHFT                 0x10

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DCCADJ_BMSK            0x0000fc00
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DCCADJ_SHFT                   0xa

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DCCENABLE_BMSK         0x00000200
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_DCCENABLE_SHFT                0x9

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_CPSEL_BMSK             0x00000180
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_CPSEL_SHFT                    0x7

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_LDOBIASSEL_BMSK        0x00000060
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_LDOBIASSEL_SHFT               0x5

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_FREQRANGE_BMSK         0x0000001e
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_FREQRANGE_SHFT                0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_EN_DIV_BMSK            0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG0_EN_DIV_SHFT                   0x0

//// Register DDRCC_PHYDLL1_ANALOG_CFG1 ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ADDR(x)                (x+0x000006d4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_PHYS(x)                (x+0x000006d4)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_RMSK                   0x0000003f
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_DTEST_SEL_BMSK  0x00000030
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_DTEST_SEL_SHFT         0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_ATEST_SEL_BMSK  0x0000000c
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_ATEST_SEL_SHFT         0x2

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_ATEST_ENABLE_BMSK 0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_ATEST_ENABLE_SHFT        0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_PH_DET_ENABLE_BMSK 0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_ANALOG_CFG1_ANALOG_PH_DET_ENABLE_SHFT        0x0

//// Register DDRCC_PHYDLL1_PH_ERR_OVRD ////

#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_ADDR(x)                (x+0x000006d8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PHYS(x)                (x+0x000006d8)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_RMSK                   0x000000f3
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_SHFT                            0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_IN(x)                  \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_ADDR(x), HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_RMSK)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_OUT(x, val)            \
	out_dword( HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_ERR_OVRD_BMSK       0x000000f0
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_ERR_OVRD_SHFT              0x4

#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_UPD_OVRD_BMSK       0x00000002
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_UPD_OVRD_SHFT              0x1

#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_ERR_OVRD_EN_BMSK    0x00000001
#define HWIO_DDR_CC_DDRCC_PHYDLL1_PH_ERR_OVRD_PH_ERR_OVRD_EN_SHFT           0x0

//// Register DDRCC_PCCLL_ADDR_CFG ////

#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_ADDR(x)                     (x+0x000006e0)
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_PHYS(x)                     (x+0x000006e0)
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_RMSK                        0xffffffff
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_SHFT                                 0
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_LL_ADDR_1_BMSK              0xffff0000
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_LL_ADDR_1_SHFT                    0x10

#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_LL_ADDR_0_BMSK              0x0000ffff
#define HWIO_DDR_CC_DDRCC_PCCLL_ADDR_CFG_LL_ADDR_0_SHFT                     0x0

//// Register DDRCC_PCC_PC_CFG ////

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x)                         (x+0x000006e4)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_PHYS(x)                         (x+0x000006e4)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_RMSK                            0x0003ffff
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_PC_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_PC_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_PC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_BMSK          0x00020000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_SHFT                0x11

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_EN_BMSK       0x00010000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_EN_SHFT             0x10

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_CPR_SENSOR_BYPASS_BMSK          0x00008000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_CPR_SENSOR_BYPASS_SHFT                 0xf

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_PHY_CSR_CHAIN_BYPASS_BMSK       0x00004000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_PHY_CSR_CHAIN_BYPASS_SHFT              0xe

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_BMSK            0x00002000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_SHFT                   0xd

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_EN_BMSK         0x00001000
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PCC_XO_CLKON_EN_SHFT                0xc

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_CLK_EN_BMSK              0x00000800
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_CLK_EN_SHFT                     0xb

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_EN_BMSK                  0x00000400
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_CGC_EN_SHFT                         0xa

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_BMSK            0x00000200
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_SHFT                   0x9

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_EN_BMSK         0x00000100
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_ASYNC_RST_EN_SHFT                0x8

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_BMSK            0x00000080
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_SHFT                   0x7

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_EN_BMSK         0x00000040
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_FREEZE_IO_EN_SHFT                0x6

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_CLAMP_N_BMSK              0x00000020
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_CLAMP_N_SHFT                     0x5

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_CLAMP_N_EN_BMSK           0x00000010
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_CLAMP_N_EN_SHFT                  0x4

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_TYPE_BMSK             0x0000000c
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_TYPE_SHFT                    0x2

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_BMSK                  0x00000002
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_SHFT                         0x1

#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_EN_BMSK               0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_PC_CFG_SW_PC_REQ_EN_SHFT                      0x0

//// Register DDRCC_PCC_LL_CFG ////

#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_ADDR(x)                         (x+0x000006e8)
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_PHYS(x)                         (x+0x000006e8)
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_RMSK                            0x0000013f
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_LL_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_LL_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_LL_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_LL_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_LL_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_LL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_LL_IDX_RST_BMSK                 0x00000100
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_LL_IDX_RST_SHFT                        0x8

#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_LL_IDX_BMSK                     0x0000003f
#define HWIO_DDR_CC_DDRCC_PCC_LL_CFG_LL_IDX_SHFT                            0x0

//// Register DDRCC_PCC_MEM_CFG ////

#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_ADDR(x)                        (x+0x000006ec)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_PHYS(x)                        (x+0x000006ec)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_RMSK                           0x000011ff
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_MEM_IDX_RST_BMSK               0x00001000
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_MEM_IDX_RST_SHFT                      0xc

#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_MEM_IDX_BMSK                   0x000001ff
#define HWIO_DDR_CC_DDRCC_PCC_MEM_CFG_MEM_IDX_SHFT                          0x0

//// Register DDRCC_PCC_PC_STA ////

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x)                         (x+0x000006f0)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PHYS(x)                         (x+0x000006f0)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_RMSK                            0x00000ff7
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_PC_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_PC_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_PC_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_CBC_XO_CLK_ON_BMSK              0x00000800
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_CBC_XO_CLK_ON_SHFT                     0xb

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_PRE_CLAMP_N_BMSK             0x00000400
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_PRE_CLAMP_N_SHFT                    0xa

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_CLAMP_N_BMSK                 0x00000200
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_CLAMP_N_SHFT                        0x9

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FREEZE_IO_BMSK               0x00000100
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FREEZE_IO_SHFT                      0x8

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_STATE_BMSK               0x000000f0
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_STATE_SHFT                      0x4

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_BUSY_BMSK                0x00000004
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_FSM_BUSY_SHFT                       0x2

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ACK_BMSK                     0x00000002
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_ACK_SHFT                            0x1

#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_REQ_BMSK                     0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_PC_STA_PC_REQ_SHFT                            0x0

//// Register DDRCC_PCC_LL_STA ////

#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_ADDR(x)                         (x+0x000006f4)
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PHYS(x)                         (x+0x000006f4)
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_RMSK                            0xffff3f3f
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_SHFT                                     0
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_IN(x)                           \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_LL_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_LL_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_INM(x, mask)                    \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_LL_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_OUT(x, val)                     \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_LL_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_OUTM(x, mask, val)              \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_LL_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_LL_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_ADDR_RD_BMSK              0xffff0000
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_ADDR_RD_SHFT                    0x10

#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_INDEX_WR_BMSK             0x00003f00
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_INDEX_WR_SHFT                    0x8

#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_INDEX_RD_BMSK             0x0000003f
#define HWIO_DDR_CC_DDRCC_PCC_LL_STA_PC_LL_INDEX_RD_SHFT                    0x0

//// Register DDRCC_PCC_MEM_STA ////

#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_ADDR(x)                        (x+0x000006f8)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_PHYS(x)                        (x+0x000006f8)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_RMSK                           0x000001ff
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_MEM_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_MEM_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_MEM_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_MEM_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_MEM_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_MEM_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_MEM_INDEX_WR_BMSK              0x000001ff
#define HWIO_DDR_CC_DDRCC_PCC_MEM_STA_MEM_INDEX_WR_SHFT                     0x0

//// Register DDRCC_PCC_ERR_STA ////

#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_ADDR(x)                        (x+0x000006fc)
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_PHYS(x)                        (x+0x000006fc)
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_RMSK                           0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_SHFT                                    0
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_IN(x)                          \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_ERR_STA_ADDR(x), HWIO_DDR_CC_DDRCC_PCC_ERR_STA_RMSK)
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_CC_DDRCC_PCC_ERR_STA_ADDR(x), mask) 
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_OUT(x, val)                    \
	out_dword( HWIO_DDR_CC_DDRCC_PCC_ERR_STA_ADDR(x), val)
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_DDRCC_PCC_ERR_STA_ADDR(x), mask, val, HWIO_DDR_CC_DDRCC_PCC_ERR_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_LL_EMPTY_BMSK                  0x00000001
#define HWIO_DDR_CC_DDRCC_PCC_ERR_STA_LL_EMPTY_SHFT                         0x0


///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_PHY
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DDRPHY_TOP_HW_INFO ////

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ADDR(x)                      (x+0x00000000)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_PHYS(x)                      (x+0x00000000)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_RMSK                         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_MAJOR_REV_BMSK               0xff000000
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_MAJOR_REV_SHFT                     0x18

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_BRANCH_REV_BMSK              0x00ff0000
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_BRANCH_REV_SHFT                    0x10

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_MINOR_REV_BMSK               0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_MINOR_REV_SHFT                      0x8

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ECO_BMSK                     0x000000ff
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_INFO_ECO_SHFT                            0x0

//// Register DDRPHY_TOP_HW_VERSION ////

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_ADDR(x)                   (x+0x00000004)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_PHYS(x)                   (x+0x00000004)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_RMSK                      0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_MAJOR_BMSK                0xf0000000
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_MAJOR_SHFT                      0x1c

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_MINOR_BMSK                0x0fff0000
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_MINOR_SHFT                      0x10

#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_STEP_BMSK                 0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_HW_VERSION_STEP_SHFT                        0x0

//// Register DDRPHY_TOP_CORE_INFO ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_ADDR(x)                    (x+0x00000008)
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_PHYS(x)                    (x+0x00000008)
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_RMSK                       0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_CONFIGURATION_BMSK         0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CORE_INFO_CONFIGURATION_SHFT                0x0

//// Register DDRPHY_TOP_TEST_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_ADDR(x)                     (x+0x0000000c)
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PHYS(x)                     (x+0x0000000c)
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_RMSK                        0x1fffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL2_BMSK           0x10000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL2_SHFT                 0x1c

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_RX_LB_MODE_BMSK         0x08000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_RX_LB_MODE_SHFT               0x1b

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_TST_OE_MODE_BMSK        0x04000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_TST_OE_MODE_SHFT              0x1a

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_TST_IE_MODE_BMSK        0x02000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_PAD_TST_IE_MODE_SHFT              0x19

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SB_LB_DATA_SEL_BMSK         0x01000000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SB_LB_DATA_SEL_SHFT               0x18

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL1_BMSK           0x00fc0000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL1_SHFT                 0x12

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL0_BMSK           0x0003f000
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_TST_MUX_SEL0_SHFT                  0xc

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SPDM_EN_BMSK                0x00000800
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SPDM_EN_SHFT                       0xb

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SB_LB_MODE_BMSK             0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_SB_LB_MODE_SHFT                    0xa

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_EXT_LB_MODE_BMSK            0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_EXT_LB_MODE_SHFT                   0x9

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_INT_LB_MODE_BMSK            0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_INT_LB_MODE_SHFT                   0x8

#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_DEBUG_BUS_SEL_BMSK          0x000000ff
#define HWIO_DDR_PHY_DDRPHY_TOP_TEST_CFG_DEBUG_BUS_SEL_SHFT                 0x0

//// Register DDRPHY_TOP_CTRL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_ADDR(x)                   (x+0x00000010)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PHYS(x)                   (x+0x00000010)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_RMSK                      0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_OVRD_VAL_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_OVRD_VAL_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_OVRD_SEL_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_OVRD_SEL_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_TIME_BMSK 0x003fc000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_TIME_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDRPHY_LVDS_CLK_ENABLE_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_SEL_INV_AVG_CGC_OVRD_EN_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_SEL_INV_AVG_CGC_OVRD_EN_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_SEL_INV_AVG_CGC_OVRD_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_SEL_INV_AVG_CGC_OVRD_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_XO_CLK_ON_BMSK            0x00000400
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_XO_CLK_ON_SHFT                   0xa

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PH_CGC_EN_BMSK            0x00000200
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PH_CGC_EN_SHFT                   0x9

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PH_CGC_MODE_BMSK          0x00000100
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PH_CGC_MODE_SHFT                 0x8

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PAD_LP_EN_BMSK            0x00000080
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PAD_LP_EN_SHFT                   0x7

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_FPM_SW_LEGACY_MOD_BMSK    0x00000040
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_FPM_SW_LEGACY_MOD_SHFT           0x6

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_FPM_CSR_TBL_ENABLE_BMSK   0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_FPM_CSR_TBL_ENABLE_SHFT          0x5

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_FPM_ENABLE_BMSK           0x00000010
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_FPM_ENABLE_SHFT                  0x4

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PKG_CLK_MODE_BMSK         0x00000008
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_PKG_CLK_MODE_SHFT                0x3

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDR_X4_MODE_BMSK          0x00000004
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_DDR_X4_MODE_SHFT                 0x2

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_CSR_READ_DATA_PIPE_SEL_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_CSR_READ_DATA_PIPE_SEL_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_FREQ_RATIO_SRC_SEL_BMSK   0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_0_CFG_FREQ_RATIO_SRC_SEL_SHFT          0x0

//// Register DDRPHY_TOP_CTRL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ADDR(x)                   (x+0x00000014)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_PHYS(x)                   (x+0x00000014)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_RMSK                      0x0000000f
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_OE_POSTAMBLE_BMSK         0x0000000c
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_OE_POSTAMBLE_SHFT                0x2

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_OE_PREAMBLE_BMSK          0x00000003
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_1_CFG_OE_PREAMBLE_SHFT                 0x0

//// Register DDRPHY_TOP_CTRL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_ADDR(x)                   (x+0x00000018)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_PHYS(x)                   (x+0x00000018)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_RMSK                      0x0100ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_SW_SDR_MODE_EN_BMSK       0x01000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_SW_SDR_MODE_EN_SHFT             0x18

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_SW_SDR_MODE_BMSK          0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_2_CFG_SW_SDR_MODE_SHFT                 0x0

//// Register DDRPHY_TOP_CTRL_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_ADDR(x)                   (x+0x0000001c)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_PHYS(x)                   (x+0x0000001c)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_RMSK                      0x0700ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_INPKG_RX_SRC_SEL_BMSK     0x04000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_INPKG_RX_SRC_SEL_SHFT           0x1a

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_GPB_LR_SRC_SEL_BMSK       0x02000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_GPB_LR_SRC_SEL_SHFT             0x19

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_SW_ACTIVE_LOW_EN_BMSK     0x01000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_SW_ACTIVE_LOW_EN_SHFT           0x18

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_SW_ACTIVE_LOW_MODE_BMSK   0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_3_CFG_SW_ACTIVE_LOW_MODE_SHFT          0x0

//// Register DDRPHY_TOP_CTRL_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_ADDR(x)                   (x+0x00000020)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_PHYS(x)                   (x+0x00000020)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_RMSK                      0x0100ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_SW_ODDR_SDR_MODE_EN_BMSK  0x01000000
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_SW_ODDR_SDR_MODE_EN_SHFT        0x18

#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_SW_ODDR_SDR_MODE_BMSK     0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_CTRL_4_CFG_SW_ODDR_SDR_MODE_SHFT            0x0

//// Register DDRPHY_TOP_SELINV_CTRL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_ADDR(x)              (x+0x00000024)
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_PHYS(x)              (x+0x00000024)
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_RMSK                 0x00f7ffff
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_SEL_INV_VALID_DLY_CNT_BMSK 0x00e00000
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_SEL_INV_VALID_DLY_CNT_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_SEL_INV_VALID_BYPASS_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_SEL_INV_VALID_BYPASS_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_TRAINING_COUNTER_BYPASS_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_TRAINING_COUNTER_BYPASS_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_TRAINING_COUNTER_BMSK 0x0003ff00
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_TRAINING_COUNTER_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_PRE_TRAINING_COUNTER_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_TOP_SELINV_CTRL_CFG_PRE_TRAINING_COUNTER_SHFT        0x0

//// Register DDRPHY_TOP_STA_0 ////

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_ADDR(x)                        (x+0x00000028)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_PHYS(x)                        (x+0x00000028)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_RMSK                           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_SHFT                                    0
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IN(x)                          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_STA_0_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_STA_0_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_STA_0_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_OUT(x, val)                    \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_STA_0_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_STA_0_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_RFU_BMSK                       0xffffffc0
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_RFU_SHFT                              0x6

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_SEL_INV_VALID_STATUS_BMSK      0x00000020
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_SEL_INV_VALID_STATUS_SHFT             0x5

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_LEFT_ALL_ZERO_BMSK      0x00000010
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_LEFT_ALL_ZERO_SHFT             0x4

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_RIGHT_ALL_ZERO_BMSK     0x00000008
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_RIGHT_ALL_ZERO_SHFT            0x3

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_LEFT_ALL_ONE_BMSK       0x00000004
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_LEFT_ALL_ONE_SHFT              0x2

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_RIGHT_ALL_ONE_BMSK      0x00000002
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_IO_PAD_RIGHT_ALL_ONE_SHFT             0x1

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_SEL_INV_COUNTER_STATUS_BMSK    0x00000001
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_0_SEL_INV_COUNTER_STATUS_SHFT           0x0

//// Register DDRPHY_TOP_STA_1 ////

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_1_ADDR(x)                        (x+0x0000002c)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_1_PHYS(x)                        (x+0x0000002c)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_1_RMSK                           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_1_SHFT                                    0
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_1_IN(x)                          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_STA_1_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_STA_1_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_1_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_STA_1_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_1_OUT(x, val)                    \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_STA_1_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_1_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_STA_1_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_STA_1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_STA_1_RFU_BMSK                       0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_STA_1_RFU_SHFT                              0x0

//// Register DDRPHY_TOP_TESTBUS_CTRL ////

#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_ADDR(x)                 (x+0x00000030)
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_PHYS(x)                 (x+0x00000030)
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_RMSK                    0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_ADDR(x), HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_RMSK)
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_TEST_BUS_VAL_BMSK       0xffffffff
#define HWIO_DDR_PHY_DDRPHY_TOP_TESTBUS_CTRL_TEST_BUS_VAL_SHFT              0x0

//// Register DDRPHY_PAD_CNTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_ADDR(x)                   (x+0x00000040)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PHYS(x)                   (x+0x00000040)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_RMSK                      0xff733333
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_NCNT_BMSK                 0xf0000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_NCNT_SHFT                       0x1c

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PCNT_BMSK                 0x0f000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PCNT_SHFT                       0x18

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_JTAG_MODE_BMSK            0x00400000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_JTAG_MODE_SHFT                  0x16

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PBIAS_BMSK                0x00200000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PBIAS_SHFT                      0x15

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_LPDDR_BMSK                0x00100000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_LPDDR_SHFT                      0x14

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_N_DQS_BMSK           0x00030000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_N_DQS_SHFT                 0x10

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_DQS_BMSK             0x00003000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_DQS_SHFT                    0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_BMSK                 0x00000300
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PULL_SHFT                        0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PWR_DQS_BMSK              0x00000030
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PWR_DQS_SHFT                     0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PWR_BMSK                  0x00000003
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_0_CFG_PWR_SHFT                         0x0

//// Register DDRPHY_PAD_CNTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ADDR(x)                   (x+0x00000044)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_PHYS(x)                   (x+0x00000044)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_RMSK                      0x00007777
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODRV_DQS_BMSK             0x00007000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODRV_DQS_SHFT                    0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODRV_BMSK                 0x00000700
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODRV_SHFT                        0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODT_DQS_BMSK              0x00000070
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODT_DQS_SHFT                     0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODT_BMSK                  0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_1_CFG_ODT_SHFT                         0x0

//// Register DDRPHY_PAD_CNTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_ADDR(x)                   (x+0x00000048)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_PHYS(x)                   (x+0x00000048)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RMSK                      0x000000ff
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_LEFT_PCNT_5_4_BMSK        0x000000c0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_LEFT_PCNT_5_4_SHFT               0x6

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_LEFT_DRV_LEAK_BMSK        0x00000030
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_LEFT_DRV_LEAK_SHFT               0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RIGHT_PCNT_5_4_BMSK       0x0000000c
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RIGHT_PCNT_5_4_SHFT              0x2

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RIGHT_DRV_LEAK_BMSK       0x00000003
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_2_CFG_RIGHT_DRV_LEAK_SHFT              0x0

//// Register DDRPHY_PAD_CNTL_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_ADDR(x)                   (x+0x0000004c)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_PHYS(x)                   (x+0x0000004c)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_RMSK                      0x0fffffff
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_27_RFU_BMSK 0x08000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_27_RFU_SHFT       0x1b

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_26_RFU_BMSK 0x04000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_26_RFU_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_25_RFU_BMSK 0x02000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_25_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_24_RFU_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_24_RFU_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_23_RFU_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_23_RFU_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_22_RFU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_22_RFU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_21_RFU_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_21_RFU_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_20_RFU_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PAD_CNTL_BIT_20_RFU_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFA_EN_BMSK    0x00080000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFA_EN_SHFT          0x13

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFC_EN_BMSK    0x00040000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFC_EN_SHFT          0x12

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFB_EN_BMSK    0x00020000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_EXT_VREFB_EN_SHFT          0x11

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_JTAG_MODE_BMSK       0x00010000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_JTAG_MODE_SHFT             0x10

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_DFT_ALL_1_BMSK       0x00008000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_DFT_ALL_1_SHFT              0xf

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_DFT_ALL_0_BMSK       0x00004000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_DFT_ALL_0_SHFT              0xe

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_MP_MODE_BMSK         0x00002000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_MP_MODE_SHFT                0xd

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_HP_MODE_BMSK         0x00001000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_HP_MODE_SHFT                0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_VOH_BMSK             0x00000c00
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_VOH_SHFT                    0xa

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_HI_Z_BMSK            0x00000200
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_HI_Z_SHFT                   0x9

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_BIAS_CUR_DEC_BMSK    0x00000100
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_BIAS_CUR_DEC_SHFT           0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_BIAS_CUR_INC_BMSK    0x00000080
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_BIAS_CUR_INC_SHFT           0x7

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PULLUP_DQS_BMSK      0x00000070
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PULLUP_DQS_SHFT             0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PULLUP_DQ_BMSK       0x0000000e
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PULLUP_DQ_SHFT              0x1

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PBIAS_BMSK           0x00000001
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_3_CFG_LEFT_PBIAS_SHFT                  0x0

//// Register DDRPHY_PAD_CNTL_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_ADDR(x)                   (x+0x00000050)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_PHYS(x)                   (x+0x00000050)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RMSK                      0x0fffffff
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_27_RFU_BMSK 0x08000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_27_RFU_SHFT       0x1b

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_26_RFU_BMSK 0x04000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_26_RFU_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_25_RFU_BMSK 0x02000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_25_RFU_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_24_RFU_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_24_RFU_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_23_RFU_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_23_RFU_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_22_RFU_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_22_RFU_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_21_RFU_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_21_RFU_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_20_RFU_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PAD_CNTL_BIT_20_RFU_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFA_EN_BMSK   0x00080000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFA_EN_SHFT         0x13

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFC_EN_BMSK   0x00040000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFC_EN_SHFT         0x12

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFB_EN_BMSK   0x00020000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_EXT_VREFB_EN_SHFT         0x11

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_JTAG_MODE_BMSK      0x00010000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_JTAG_MODE_SHFT            0x10

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_DFT_ALL_1_BMSK      0x00008000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_DFT_ALL_1_SHFT             0xf

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_DFT_ALL_0_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_DFT_ALL_0_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_MP_MODE_BMSK        0x00002000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_MP_MODE_SHFT               0xd

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_HP_MODE_BMSK        0x00001000
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_HP_MODE_SHFT               0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_VOH_BMSK            0x00000c00
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_VOH_SHFT                   0xa

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_HI_Z_BMSK           0x00000200
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_HI_Z_SHFT                  0x9

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_BIAS_CUR_DEC_BMSK   0x00000100
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_BIAS_CUR_DEC_SHFT          0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_BIAS_CUR_INC_BMSK   0x00000080
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_BIAS_CUR_INC_SHFT          0x7

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PULLUP_DQS_BMSK     0x00000070
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PULLUP_DQS_SHFT            0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PULLUP_DQ_BMSK      0x0000000e
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PULLUP_DQ_SHFT             0x1

#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PBIAS_BMSK          0x00000001
#define HWIO_DDR_PHY_DDRPHY_PAD_CNTL_4_CFG_RIGHT_PBIAS_SHFT                 0x0

//// Register DDRPHY_PAD_DQ_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ADDR(x)                     (x+0x00000054)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_PHYS(x)                     (x+0x00000054)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_RMSK                        0x7ffff777
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ODT_EN_BMSK                 0x40000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_ODT_EN_SHFT                       0x1e

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_PADSIG_INT_EN_BMSK          0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_PADSIG_INT_EN_SHFT                0x14

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_REF_TRIM_BMSK               0x000f8000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_REF_TRIM_SHFT                      0xf

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_P_EMPH_BMSK                 0x00007000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_P_EMPH_SHFT                        0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_N_EMPH_BMSK                 0x00000700
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_N_EMPH_SHFT                        0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_P_DEL_BMSK                  0x00000070
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_P_DEL_SHFT                         0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_N_DEL_BMSK                  0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_0_CFG_N_DEL_SHFT                         0x0

//// Register DDRPHY_PAD_DQ_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_ADDR(x)                     (x+0x00000058)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_PHYS(x)                     (x+0x00000058)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_RMSK                        0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD3_RFU_BMSK            0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD3_RFU_SHFT                   0x9

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD2_RFU_BMSK            0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD2_RFU_SHFT                   0x6

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD1_RFU_BMSK            0x00000038
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD1_RFU_SHFT                   0x3

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD0_RFU_BMSK            0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_1_CFG_DQ_PAD0_RFU_SHFT                   0x0

//// Register DDRPHY_PAD_DQ_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_ADDR(x)                     (x+0x0000005c)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_PHYS(x)                     (x+0x0000005c)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_RMSK                        0x00000fff
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD7_RFU_BMSK            0x00000e00
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD7_RFU_SHFT                   0x9

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD6_RFU_BMSK            0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD6_RFU_SHFT                   0x6

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD5_RFU_BMSK            0x00000038
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD5_RFU_SHFT                   0x3

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD4_RFU_BMSK            0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_2_CFG_DQ_PAD4_RFU_SHFT                   0x0

//// Register DDRPHY_PAD_DQ_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_ADDR(x)                     (x+0x00000060)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_PHYS(x)                     (x+0x00000060)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_RMSK                        0x000001ff
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD10_RFU_BMSK           0x000001c0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD10_RFU_SHFT                  0x6

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD9_RFU_BMSK            0x00000038
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD9_RFU_SHFT                   0x3

#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD8_FRU_BMSK            0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQ_3_CFG_DQ_PAD8_FRU_SHFT                   0x0

//// Register DDRPHY_PAD_DQS_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ADDR(x)                    (x+0x00000064)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PHYS(x)                    (x+0x00000064)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_RMSK                       0x1f1f7777
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_DC_MON_DQS_BMSK            0x10000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_DC_MON_DQS_SHFT                  0x1c

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PAD_MON_EN_BMSK            0x08000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PAD_MON_EN_SHFT                  0x1b

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PADSIG_INT_EN_N_BMSK       0x04000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PADSIG_INT_EN_N_SHFT             0x1a

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ODT_EN_BMSK                0x02000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_ODT_EN_SHFT                      0x19

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PADSIG_INT_EN_BMSK         0x01000000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_PADSIG_INT_EN_SHFT               0x18

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_REF_TRIM_BMSK              0x001f0000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_REF_TRIM_SHFT                    0x10

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_P_EMPH_BMSK                0x00007000
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_P_EMPH_SHFT                       0xc

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_N_EMPH_BMSK                0x00000700
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_N_EMPH_SHFT                       0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_P_DEL_BMSK                 0x00000070
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_P_DEL_SHFT                        0x4

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_N_DEL_BMSK                 0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_0_CFG_N_DEL_SHFT                        0x0

//// Register DDRPHY_PAD_DQS_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_ADDR(x)                    (x+0x00000068)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_PHYS(x)                    (x+0x00000068)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_RMSK                       0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_DQS_PAD_RFU_BMSK           0x00000007
#define HWIO_DDR_PHY_DDRPHY_PAD_DQS_1_CFG_DQS_PAD_RFU_SHFT                  0x0

//// Register DDRPHY_PAD_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_ADDR(x)                     (x+0x0000006c)
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_PHYS(x)                     (x+0x0000006c)
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_RMSK                        0xffff0f1f
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_R1_BMSK        0xff000000
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_R1_SHFT              0x18

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_R0_BMSK        0x00ff0000
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_R0_SHFT              0x10

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_BIT_9_BMSK     0x00000800
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_BIT_9_SHFT            0xb

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_BIT_8_BMSK     0x00000400
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_PAD_RFU_BIT_8_SHFT            0xa

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_PADSIG_INT_EN_BMSK          0x00000200
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_PADSIG_INT_EN_SHFT                 0x9

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_EN_BMSK                0x00000100
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_EN_SHFT                       0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_TRIM_BMSK              0x0000001f
#define HWIO_DDR_PHY_DDRPHY_PAD_VREF_CFG_VREF_TRIM_SHFT                     0x0

//// Register DDRPHY_PAD_CAL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_ADDR(x)                      (x+0x00000070)
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_PHYS(x)                      (x+0x00000070)
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_RMSK                         0x0fffff01
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_CAL_PAD_RFU_BMSK             0x0fffff00
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_CAL_PAD_RFU_SHFT                    0x8

#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_PADSIG_INT_EN_BMSK           0x00000001
#define HWIO_DDR_PHY_DDRPHY_PAD_CAL_CFG_PADSIG_INT_EN_SHFT                  0x0

//// Register DDRPHY_IOCS_DQ_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_ADDR(x)                      (x+0x00000090)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PHYS(x)                      (x+0x00000090)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_RMSK                         0x9f1f9f9f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PNCNT_HW_LOAD_EN_BMSK        0x80000000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PNCNT_HW_LOAD_EN_SHFT              0x1f

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_SW_VAL_BMSK             0x1f000000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_SW_VAL_SHFT                   0x18

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_SW_VAL_BMSK             0x001f0000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_SW_VAL_SHFT                   0x10

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_OFFSET_SIGN_BMSK        0x00008000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_OFFSET_SIGN_SHFT               0xf

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_SW_OFFSET_BMSK          0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_NCNT_SW_OFFSET_SHFT                 0x8

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_OFFSET_SIGN_BMSK        0x00000080
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_OFFSET_SIGN_SHFT               0x7

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_SW_OFFSET_BMSK          0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_CFG_PCNT_SW_OFFSET_SHFT                 0x0

//// Register DDRPHY_IOCS_DQ_STA ////

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_ADDR(x)                      (x+0x00000094)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_PHYS(x)                      (x+0x00000094)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_RMSK                         0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IOCS_DQ_NCNT_BMSK            0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IOCS_DQ_NCNT_SHFT                   0x8

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IOCS_DQ_PCNT_BMSK            0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQ_STA_IOCS_DQ_PCNT_SHFT                   0x0

//// Register DDRPHY_IOCS_DQS_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_ADDR(x)                     (x+0x00000098)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_PHYS(x)                     (x+0x00000098)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_RMSK                        0x9f1f9f9f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PNCNT_HW_LOAD_EN_BMSK   0x80000000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PNCNT_HW_LOAD_EN_SHFT         0x1f

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_SW_VAL_BMSK        0x1f000000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_SW_VAL_SHFT              0x18

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_SW_VAL_BMSK        0x001f0000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_SW_VAL_SHFT              0x10

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_OFFSET_SIGN_BMSK   0x00008000
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_OFFSET_SIGN_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_SW_OFFSET_BMSK     0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_NCNT_SW_OFFSET_SHFT            0x8

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_OFFSET_SIGN_BMSK   0x00000080
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_OFFSET_SIGN_SHFT          0x7

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_SW_OFFSET_BMSK     0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_CFG_DQS_PCNT_SW_OFFSET_SHFT            0x0

//// Register DDRPHY_IOCS_DQS_STA ////

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_ADDR(x)                     (x+0x0000009c)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_PHYS(x)                     (x+0x0000009c)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_RMSK                        0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_SHFT                                 0
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IN(x)                       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_INM(x, mask)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_OUT(x, val)                 \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_OUTM(x, mask, val)          \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IOCS_DQS_NCNT_BMSK          0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IOCS_DQS_NCNT_SHFT                 0x8

#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IOCS_DQS_PCNT_BMSK          0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCS_DQS_STA_IOCS_DQS_PCNT_SHFT                 0x0

//// Register DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_ADDR(x)         (x+0x000000b0)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_PHYS(x)         (x+0x000000b0)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_RMSK            0x0000003f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_ACK_DLY_CTL_BMSK 0x0000003c
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_ACK_DLY_CTL_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_CTLR_COMP_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_CTLR_COMP_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_CTLR_AUTO_OFF_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_COMP_AUTO_OFF_CFG_IOCAL_CTLR_AUTO_OFF_SHFT        0x0

//// Register DDRPHY_IOCTLR_BYP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_ADDR(x)                   (x+0x000000b4)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_PHYS(x)                   (x+0x000000b4)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_RMSK                      0x00119f9f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_ENA_BMSK              0x00100000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_ENA_SHFT                    0x14

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_CAL_ENA_BMSK          0x00010000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_CAL_ENA_SHFT                0x10

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_N_ENA_BMSK            0x00008000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_N_ENA_SHFT                   0xf

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_NCNT_BMSK             0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_NCNT_SHFT                    0x8

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_P_ENA_BMSK            0x00000080
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_P_ENA_SHFT                   0x7

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_PCNT_BMSK             0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_BYP_CFG_BYP_PCNT_SHFT                    0x0

//// Register DDRPHY_IOCTLR_TIMERS_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_ADDR(x)                (x+0x000000b8)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_PHYS(x)                (x+0x000000b8)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_RMSK                   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_SLEEP_TIMER_PERIOD_BMSK 0xffff0000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_SLEEP_TIMER_PERIOD_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_FF_TIMER_PERIOD_BMSK   0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMERS_CFG_FF_TIMER_PERIOD_SHFT          0x0

//// Register DDRPHY_IOCTLR_PNCNT_INIT_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_ADDR(x)            (x+0x000000bc)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_PHYS(x)            (x+0x000000bc)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_RMSK               0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_NCNT_INIT_BMSK     0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_NCNT_INIT_SHFT            0x8

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_PCNT_INIT_BMSK     0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_PNCNT_INIT_CFG_PCNT_INIT_SHFT            0x0

//// Register DDRPHY_IOCTLR_CTRL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_ADDR(x)                  (x+0x000000c0)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PHYS(x)                  (x+0x000000c0)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_RMSK                     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_CAL_NOW_BMSK             0x80000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_CAL_NOW_SHFT                   0x1f

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IO_CAL_AUTO_BMSK         0x40000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IO_CAL_AUTO_SHFT               0x1e

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IO_CAL_FF_TIMER_EN_BMSK  0x20000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_IO_CAL_FF_TIMER_EN_SHFT        0x1d

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_SW_FFCLK_ON_BMSK         0x10000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_SW_FFCLK_ON_SHFT               0x1c

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_N_P_FIRST_BMSK           0x08000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_N_P_FIRST_SHFT                 0x1b

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PN_SEL_DATA_BMSK         0x04000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PN_SEL_DATA_SHFT               0x1a

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PN_SEL_CA_BMSK           0x02000000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PN_SEL_CA_SHFT                 0x19

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_MARGIN_LOAD_BMSK         0x01f00000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_MARGIN_LOAD_SHFT               0x14

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_CAL_USE_LAST_BMSK        0x00080000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_CAL_USE_LAST_SHFT              0x13

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_SAMPLE_POINT_BMSK        0x00070000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_SAMPLE_POINT_SHFT              0x10

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PWAIT_TIME_BMSK          0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_PWAIT_TIME_SHFT                 0x8

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_NWAIT_TIME_BMSK          0x000000ff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_CTRL_CFG_NWAIT_TIME_SHFT                 0x0

//// Register DDRPHY_IOCTLR_TOP_0_STA ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_ADDR(x)                 (x+0x000000c4)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_PHYS(x)                 (x+0x000000c4)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_RMSK                    0x000f1f1f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_HW_STALL_UPDATE_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_HW_STALL_UPDATE_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_NCAL_EN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_NCAL_EN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_PCAL_EN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_PCAL_EN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_CAL_EN_BMSK  0x00010000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_CAL_EN_SHFT        0x10

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_NCNT_BMSK    0x00001f00
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_NCNT_SHFT           0x8

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_PCNT_BMSK    0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_0_STA_IOCAL_CTLR_PCNT_SHFT           0x0

//// Register DDRPHY_IOCTLR_TOP_1_STA ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_ADDR(x)                 (x+0x000000c8)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_PHYS(x)                 (x+0x000000c8)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_RMSK                    0x00003fff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_INIT_IOCAL_DONE_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_INIT_IOCAL_DONE_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IOCAL_DONE_BMSK         0x00001000
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IOCAL_DONE_SHFT                0xc

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IOCAL_BUSY_BMSK         0x00000800
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_IOCAL_BUSY_SHFT                0xb

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_SYNC_COMP_BMSK          0x00000400
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_SYNC_COMP_SHFT                 0xa

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_NCNT_HOLD_BMSK          0x000003e0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_NCNT_HOLD_SHFT                 0x5

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_PCNT_HOLD_BMSK          0x0000001f
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TOP_1_STA_PCNT_HOLD_SHFT                 0x0

//// Register DDRPHY_IOCTLR_TIMER_STA ////

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_ADDR(x)                 (x+0x000000cc)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_PHYS(x)                 (x+0x000000cc)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_RMSK                    0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_IOCAL_CTLR_SLEEP_TIMER_STATUS_BMSK 0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_IOCTLR_TIMER_STA_IOCAL_CTLR_SLEEP_TIMER_STATUS_SHFT        0x0

//// Register DDRPHY_CMCDCWRLVL_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_ADDR(x)               (x+0x000000e0)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_PHYS(x)               (x+0x000000e0)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_RMSK                  0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_CTL_BMSK              0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_CTL_CFG_CTL_SHFT                     0x0

//// Register DDRPHY_CMCDCWRLVL_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_ADDR(x)              (x+0x000000e4)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_PHYS(x)              (x+0x000000e4)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_RMSK                 0x0000003f
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_LVDS_CLK_INV_CTRL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_LVDS_CLK_INV_CTRL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_WRLVL_CGC_LEGACY_MODE_CTRL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_MODE_BMSK            0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_MODE_CFG_MODE_SHFT                   0x0

//// Register DDRPHY_CMCDCWRLVL_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_ADDR(x)               (x+0x000000e8)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_PHYS(x)               (x+0x000000e8)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_RMSK                  0x03f0fff7
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_TMIN_MODE_BMSK        0x02000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_TMIN_MODE_SHFT              0x19

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_FPM_GFM_OVRD_BMSK     0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_FPM_GFM_OVRD_SHFT           0x18

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_LOAD_BMSK             0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_LOAD_SHFT                   0x17

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_GATE_BMSK             0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_GATE_SHFT                   0x16

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_EN_BMSK               0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_EN_SHFT                     0x15

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_TEST_EN_BMSK          0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_TEST_EN_SHFT                0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_DCC_CTL_BMSK          0x0000fff0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_DCC_CTL_SHFT                 0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_LP_EN_BMSK            0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_LP_EN_SHFT                   0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_HP_EN_BMSK            0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_HP_EN_SHFT                   0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_DLY_SEL_BMSK          0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_TOP_CFG_DLY_SEL_SHFT                 0x0

//// Register DDRPHY_CMCDCWRLVL_SYNC_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_ADDR(x)              (x+0x000000ec)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_PHYS(x)              (x+0x000000ec)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_RMSK                 0x000001ff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_EN_PULSE_CTL_BMSK 0x000001c0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_EN_PULSE_CTL_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_SYNC_TRIG_BMSK   0x00000020
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_SYNC_TRIG_SHFT          0x5

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_GATE_PULSE_CTL_BMSK 0x0000001c
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_GATE_PULSE_CTL_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_LOAD_DLY_CTL_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_CMCDCWRLVL_SYNC_CFG_CDC_LOAD_DLY_CTL_SHFT        0x0

//// Register DDRPHY_CMCDCWR_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_ADDR(x)                  (x+0x00000100)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_PHYS(x)                  (x+0x00000100)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_RMSK                     0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_CTL_BMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_CTL_CFG_CTL_SHFT                        0x0

//// Register DDRPHY_CMCDCWR_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_ADDR(x)                 (x+0x00000104)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_PHYS(x)                 (x+0x00000104)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_RMSK                    0x0000003f
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_RETIMER_CGC_BYPASS_MUX_SEL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_RETIMER_CGC_BYPASS_MUX_SEL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_RETIMER_CGC_BYPASS_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_RETIMER_CGC_BYPASS_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_MODE_BMSK               0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_MODE_CFG_MODE_SHFT                      0x0

//// Register DDRPHY_CMCDCWR_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ADDR(x)                  (x+0x00000108)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_PHYS(x)                  (x+0x00000108)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_RMSK                     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ODDR_TSTSE_SEL_BMSK      0x80000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ODDR_TSTSE_SEL_SHFT            0x1f

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_MON_SRC_SEL_BMSK     0x40000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_MON_SRC_SEL_SHFT           0x1e

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_BYP_TX_BMSK          0x20000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_BYP_TX_SHFT                0x1d

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_BYP_RX_BMSK          0x10000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_BYP_RX_SHFT                0x1c

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DUAL_CDC_EXT_STALL_BMSK  0x08000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DUAL_CDC_EXT_STALL_SHFT        0x1b

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DLY_SEL_CDC1_BMSK        0x04000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DLY_SEL_CDC1_SHFT              0x1a

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_TMIN_MODE_BMSK           0x02000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_TMIN_MODE_SHFT                 0x19

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_CGC_BYP_BMSK             0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_CGC_BYP_SHFT                   0x18

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_LOAD_BMSK                0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_LOAD_SHFT                      0x17

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_GATE_BMSK                0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_GATE_SHFT                      0x16

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_EN_BMSK                  0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_EN_SHFT                        0x15

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_TEST_EN_BMSK             0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_TEST_EN_SHFT                   0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ODDR_TST_DATA1_SEL_BMSK  0x00080000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ODDR_TST_DATA1_SEL_SHFT        0x13

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_PHY_REG_SEL_EN_BMSK      0x00040000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_PHY_REG_SEL_EN_SHFT            0x12

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_PHY_REG_SEL_BMSK         0x00020000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_PHY_REG_SEL_SHFT               0x11

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_SB_LB_MODE_BMSK          0x00010000
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_SB_LB_MODE_SHFT                0x10

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_CTL_BMSK             0x0000fff0
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DCC_CTL_SHFT                    0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ITECTRL_TST_CLK_EN_BMSK  0x00000008
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_ITECTRL_TST_CLK_EN_SHFT         0x3

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_LP_EN_BMSK               0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_LP_EN_SHFT                      0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_HP_EN_BMSK               0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_HP_EN_SHFT                      0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DLY_SEL_CDC0_BMSK        0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCWR_TOP_CFG_DLY_SEL_CDC0_SHFT               0x0

//// Register DDRPHY_CMCDCRD_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_ADDR(x)                  (x+0x00000120)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_PHYS(x)                  (x+0x00000120)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_RMSK                     0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_CTL_BMSK                 0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_CTL_CFG_CTL_SHFT                        0x0

//// Register DDRPHY_CMCDCRD_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_ADDR(x)                 (x+0x00000124)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_PHYS(x)                 (x+0x00000124)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_RMSK                    0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_MODE_BMSK               0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_MODE_CFG_MODE_SHFT                      0x0

//// Register DDRPHY_CMCDCRD_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_ADDR(x)                  (x+0x00000128)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_PHYS(x)                  (x+0x00000128)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_RMSK                     0x00f0fff7
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_LOAD_BMSK                0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_LOAD_SHFT                      0x17

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_GATE_BMSK                0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_GATE_SHFT                      0x16

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_EN_BMSK                  0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_EN_SHFT                        0x15

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_TEST_EN_BMSK             0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_TEST_EN_SHFT                   0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_DCC_CTL_BMSK             0x0000fff0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_DCC_CTL_SHFT                    0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_LP_EN_BMSK               0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_LP_EN_SHFT                      0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_HP_EN_BMSK               0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_HP_EN_SHFT                      0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_DLY_SEL_BMSK             0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCRD_TOP_CFG_DLY_SEL_SHFT                    0x0

//// Register DDRPHY_CMCDCRDT2_I0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_ADDR(x)             (x+0x00000140)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_PHYS(x)             (x+0x00000140)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_RMSK                0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_CTL_BMSK            0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_CTL_CFG_CTL_SHFT                   0x0

//// Register DDRPHY_CMCDCRDT2_I0_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_ADDR(x)            (x+0x00000144)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_PHYS(x)            (x+0x00000144)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_RMSK               0x0000007f
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_RD_FIFO_CLR_OVRD_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_RD_FIFO_CLR_OVRD_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_RD_FIFO_CGC_BYPASS_MUX_SEL_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_RD_FIFO_CGC_BYPASS_MUX_SEL_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_RD_FIFO_CGC_BYPASS_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_RD_FIFO_CGC_BYPASS_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_MODE_BMSK          0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_MODE_CFG_MODE_SHFT                 0x0

//// Register DDRPHY_CMCDCRDT2_I0_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_ADDR(x)             (x+0x00000148)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_PHYS(x)             (x+0x00000148)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_RMSK                0x01f0fff7
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_RCW_TYPE_EN_BMSK    0x01000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_RCW_TYPE_EN_SHFT          0x18

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_LOAD_BMSK           0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_LOAD_SHFT                 0x17

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_GATE_BMSK           0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_GATE_SHFT                 0x16

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_EN_BMSK             0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_EN_SHFT                   0x15

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_TEST_EN_BMSK        0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_TEST_EN_SHFT              0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_DCC_CTL_BMSK        0x0000fff0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_DCC_CTL_SHFT               0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_LP_EN_BMSK          0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_LP_EN_SHFT                 0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_HP_EN_BMSK          0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_HP_EN_SHFT                 0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_DLY_SEL_BMSK        0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCRDT2_I0_TOP_CFG_DLY_SEL_SHFT               0x0

//// Register DDRPHY_CMCDCRCW_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_ADDR(x)                 (x+0x00000158)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_PHYS(x)                 (x+0x00000158)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_RMSK                    0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_CTL_BMSK                0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_CTL_CFG_CTL_SHFT                       0x0

//// Register DDRPHY_CMCDCRCW_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_ADDR(x)                (x+0x0000015c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_PHYS(x)                (x+0x0000015c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_RMSK                   0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_MODE_BMSK              0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_MODE_CFG_MODE_SHFT                     0x0

//// Register DDRPHY_CMCDCRCW_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_ADDR(x)                 (x+0x00000160)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_PHYS(x)                 (x+0x00000160)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_RMSK                    0xfff03ff7
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LDO_CTL_BMSK            0xff000000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LDO_CTL_SHFT                  0x18

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LOAD_BMSK               0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LOAD_SHFT                     0x17

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_GATE_BMSK               0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_GATE_SHFT                     0x16

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_EN_BMSK                 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_EN_SHFT                       0x15

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_TEST_EN_BMSK            0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_TEST_EN_SHFT                  0x14

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_DCC_CTL_BMSK            0x00003ff0
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_DCC_CTL_SHFT                   0x4

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LP_EN_BMSK              0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_LP_EN_SHFT                     0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_HP_EN_BMSK              0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_HP_EN_SHFT                     0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_DLY_SEL_BMSK            0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCRCW_TOP_CFG_DLY_SEL_SHFT                   0x0

//// Register DDRPHY_CMCDCMSTR_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_ADDR(x)                (x+0x0000016c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_PHYS(x)                (x+0x0000016c)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_RMSK                   0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_CTL_BMSK               0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_CTL_CFG_CTL_SHFT                      0x0

//// Register DDRPHY_CMCDCMSTR_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_ADDR(x)                (x+0x00000170)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_PHYS(x)                (x+0x00000170)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_RMSK                   0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_SW_RST_BMSK            0x00000008
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_SW_RST_SHFT                   0x3

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_TEST_EN_BMSK           0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_TEST_EN_SHFT                  0x2

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_LP_EN_BMSK             0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_LP_EN_SHFT                    0x1

#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_HP_EN_BMSK             0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMCDCMSTR_TOP_CFG_HP_EN_SHFT                    0x0

//// Register DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_ADDR(x)  (x+0x00000178)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_PHYS(x)  (x+0x00000178)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RMSK     0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_TX0_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_PBIT_CTL_DQ_0_RXTX_CFG_RX0_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x0000017c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x0000017c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE0_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_ADDR(x)  (x+0x00000180)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_PHYS(x)  (x+0x00000180)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RMSK     0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_TX1_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_PBIT_CTL_DQ_1_RXTX_CFG_RX1_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x00000184)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x00000184)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE1_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_ADDR(x)  (x+0x0000018c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_PHYS(x)  (x+0x0000018c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RMSK     0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_TX2_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_PBIT_CTL_DQ_2_RXTX_CFG_RX2_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x00000190)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x00000190)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE2_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_ADDR(x)  (x+0x00000194)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_PHYS(x)  (x+0x00000194)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RMSK     0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_TX3_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_PBIT_CTL_DQ_3_RXTX_CFG_RX3_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x00000198)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x00000198)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE3_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_ADDR(x)  (x+0x0000019c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_PHYS(x)  (x+0x0000019c)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RMSK     0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_TX4_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_PBIT_CTL_DQ_4_RXTX_CFG_RX4_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001a0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001a0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE4_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_ADDR(x)  (x+0x000001a4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_PHYS(x)  (x+0x000001a4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RMSK     0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_TX5_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_PBIT_CTL_DQ_5_RXTX_CFG_RX5_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001a8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001a8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE5_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_ADDR(x)  (x+0x000001ac)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_PHYS(x)  (x+0x000001ac)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RMSK     0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_TX6_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_PBIT_CTL_DQ_6_RXTX_CFG_RX6_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001b0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001b0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE6_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_ADDR(x)  (x+0x000001b4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_PHYS(x)  (x+0x000001b4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RMSK     0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_TX7_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_PBIT_CTL_DQ_7_RXTX_CFG_RX7_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001b8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001b8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE7_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_ADDR(x)  (x+0x000001bc)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_PHYS(x)  (x+0x000001bc)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RMSK     0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_TX8_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_PBIT_CTL_DQ_8_RXTX_CFG_RX8_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001c0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001c0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE8_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_ADDR(x)  (x+0x000001c4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_PHYS(x)  (x+0x000001c4)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RMSK     0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_SHFT              0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_IN(x)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_CTL_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_TX9_CTL_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_CTL_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_PBIT_CTL_DQ_9_RXTX_CFG_RX9_CTL_SHFT        0x0

//// Register DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_ADDR(x)       (x+0x000001c8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_PHYS(x)       (x+0x000001c8)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_RMSK          0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE9_DQ_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_ADDR(x)       (x+0x000001cc)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_PHYS(x)       (x+0x000001cc)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RMSK          0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_SHFT                   0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_IN(x)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_INM(x, mask)  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_OUT(x, val)   \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_EN_BMSK    0x00800000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_EN_SHFT          0x17

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_EN_BMSK    0x00400000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_EN_SHFT          0x16

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_CTL_SEL_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_CTL_SEL_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_CTL_SEL_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_CTL_SEL_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_CTL_BMSK   0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_TX_CTL_SHFT          0xa

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_CTL_BMSK   0x000003ff
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_PBIT_CTL_DQS_CFG_RX_CTL_SHFT          0x0

//// Register DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_ADDR(x)     (x+0x000001d0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_PHYS(x)     (x+0x000001d0)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_RMSK        0x00001f1f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_SHFT                 0
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_IN(x)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_INM(x, mask) \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_OUT(x, val) \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_VREF_TRIM_R1_BMSK 0x00001f00
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_VREF_TRIM_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_VREF_TRIM_R0_BMSK 0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMSLICE10_DQS_LOCAL_VREF_CFG_VREF_TRIM_R0_SHFT        0x0

//// Register DDRPHY_CMLDO_TOP_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_ADDR(x)                    (x+0x000001f0)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_PHYS(x)                    (x+0x000001f0)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_RMSK                       0x000007ff
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_VBPN_EN_BMSK               0x00000400
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_VBPN_EN_SHFT                      0xa

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_VBPN_MON_CTL_BMSK          0x00000380
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_VBPN_MON_CTL_SHFT                 0x7

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_CTL_BMSK               0x00000078
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_CTL_SHFT                      0x3

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_TEST_EN_BMSK               0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_TEST_EN_SHFT                      0x2

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_BYPASS_BMSK            0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_BYPASS_SHFT                   0x1

#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_EN_BMSK                0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMLDO_TOP_CFG_LDO_EN_SHFT                       0x0

//// Register DDRPHY_CMLDO_STATUS_STA ////

#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_ADDR(x)                 (x+0x000001f4)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_PHYS(x)                 (x+0x000001f4)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_RMSK                    0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_STATUS_BMSK             0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMLDO_STATUS_STA_STATUS_SHFT                    0x0

//// Register DDRPHY_CMIO_PAD_OE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_ADDR(x)                  (x+0x00000200)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_PHYS(x)                  (x+0x00000200)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_RMSK                     0x003fffff
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_CA_PAD_OE_OVR_DQ_BMSK 0x003ff000
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_CA_PAD_OE_OVR_DQ_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_CA_PAD_OE_OVR_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_CA_PAD_OE_OVR_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_PAD_ENABLE_OE_DQ_BMSK 0x000007fe
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_PAD_ENABLE_OE_DQ_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_PAD_ENABLE_OE_DQS_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_OE_CFG_SW_PAD_ENABLE_OE_DQS_SHFT        0x0

//// Register DDRPHY_CMIO_PAD_IE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_ADDR(x)                  (x+0x00000204)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_PHYS(x)                  (x+0x00000204)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_RMSK                     0x000007ff
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_ENABLE_IE_DQ_BMSK 0x000007fe
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_ENABLE_IE_DQ_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_ENABLE_IE_DQS_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_IE_CFG_SW_PAD_ENABLE_IE_DQS_SHFT        0x0

//// Register DDRPHY_CMIO_PAD_MODE_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_ADDR(x)                (x+0x00000208)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_PHYS(x)                (x+0x00000208)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_RMSK                   0x003fffff
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_CA_PAD_OE_OVR_MODE_DQ_BMSK 0x003ff000
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_CA_PAD_OE_OVR_MODE_DQ_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_CA_PAD_OE_OVR_MODE_DQS_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_CA_PAD_OE_OVR_MODE_DQS_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_PAD_MODE_DQ_BMSK    0x000007fe
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_PAD_MODE_DQ_SHFT           0x1

#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_PAD_MODE_DQS_BMSK   0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMIO_PAD_MODE_CFG_SW_PAD_MODE_DQS_SHFT          0x0

//// Register DDRPHY_CMIO_TOP_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ADDR(x)                   (x+0x0000020c)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_PHYS(x)                   (x+0x0000020c)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_RMSK                      0x0000001f
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_DCC_BYP_BMSK              0x00000010
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_DCC_BYP_SHFT                     0x4

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_CDC_TEST_MODE_BMSK        0x00000008
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_CDC_TEST_MODE_SHFT               0x3

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_IE_BMSK               0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_IE_SHFT                      0x2

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_OE_BMSK               0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_OE_SHFT                      0x1

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_MODE_BMSK             0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_0_CFG_SMT_MODE_SHFT                    0x0

//// Register DDRPHY_CMIO_TOP_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ADDR(x)                   (x+0x00000214)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_PHYS(x)                   (x+0x00000214)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_RMSK                      0x0000007f
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ITE_SEL_INV_AVG_STB_CNT_BMSK 0x00000070
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ITE_SEL_INV_AVG_STB_CNT_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ITE_SEL_INV_AVG_CNT_RST_BMSK 0x00000008
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ITE_SEL_INV_AVG_CNT_RST_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ITE_SEL_INV_AVG_OVRD_VAL_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ITE_SEL_INV_AVG_OVRD_VAL_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ITE_SEL_INV_AVG_OVRD_EN_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ITE_SEL_INV_AVG_OVRD_EN_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ITE_SEL_INV_AVG_BYPASS_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMIO_TOP_3_CFG_ITE_SEL_INV_AVG_BYPASS_SHFT        0x0

//// Register DDRPHY_CMSBLB_P0_STA ////

#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_ADDR(x)                    (x+0x00000230)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_PHYS(x)                    (x+0x00000230)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_RMSK                       0x000fffff
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_SBLB_P0_DATA_BMSK          0x000fffff
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P0_STA_SBLB_P0_DATA_SHFT                 0x0

//// Register DDRPHY_CMSBLB_P1_STA ////

#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_ADDR(x)                    (x+0x00000234)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_PHYS(x)                    (x+0x00000234)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_RMSK                       0x000fffff
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_SBLB_P1_DATA_BMSK          0x000fffff
#define HWIO_DDR_PHY_DDRPHY_CMSBLB_P1_STA_SBLB_P1_DATA_SHFT                 0x0

//// Register DDRPHY_CMHUB_TOP_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_ADDR(x)                  (x+0x00000240)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_PHYS(x)                  (x+0x00000240)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RMSK                     0x0001ffff
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_LEGACY_MODE_BMSK         0x00010000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_LEGACY_MODE_SHFT               0x10

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_LEGACY_MODE_BYPASS_BMSK  0x00008000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_LEGACY_MODE_BYPASS_SHFT         0xf

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_TRIG_WRLVL_LATCH_BMSK    0x00004000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_TRIG_WRLVL_LATCH_SHFT           0xe

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_PULSE_EN_BMSK        0x00002000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_PULSE_EN_SHFT               0xd

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_PULSE_SEND_BMSK      0x00001000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_PULSE_SEND_SHFT             0xc

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_DISABLE_PHY_BYPASS_BMSK  0x00000800
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_DISABLE_PHY_BYPASS_SHFT         0xb

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_DISABLE_PHY_BMSK         0x00000400
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_DISABLE_PHY_SHFT                0xa

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_TRAFFIC_CGC_EN_BMSK      0x00000200
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_TRAFFIC_CGC_EN_SHFT             0x9

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_TRAFFIC_PULSE_EXT_BMSK   0x000001c0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_TRAFFIC_PULSE_EXT_SHFT          0x6

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CSR_RCW_RESET_BMSK       0x00000020
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CSR_RCW_RESET_SHFT              0x5

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_PBIT_RANK_SRC_SEL_BMSK   0x00000010
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_PBIT_RANK_SRC_SEL_SHFT          0x4

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CA_TRAINING_MODE_BMSK    0x00000008
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_CA_TRAINING_MODE_SHFT           0x3

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_WR_DP_SRC_SEL_BMSK       0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_WR_DP_SRC_SEL_SHFT              0x2

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_TRAINING_EN_BMSK     0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_TRAINING_EN_SHFT            0x1

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_SW_EN_BMSK           0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_0_CFG_RCW_SW_EN_SHFT                  0x0

//// Register DDRPHY_CMHUB_TOP_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_ADDR(x)                  (x+0x00000244)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_PHYS(x)                  (x+0x00000244)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_RMSK                     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_RETMR_R1_BMSK        0xc0000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_RETMR_R1_SHFT              0x1e

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_HALF_CYCLE_R1_BMSK   0x20000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_HALF_CYCLE_R1_SHFT         0x1d

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_FULL_CYCLE_R1_BMSK   0x1c000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_FULL_CYCLE_R1_SHFT         0x1a

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_RETMR_R1_BMSK         0x00c00000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_RETMR_R1_SHFT               0x16

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_HALF_CYCLE_R1_BMSK    0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_HALF_CYCLE_R1_SHFT          0x15

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_FULL_CYCLE_R1_BMSK    0x001c0000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_FULL_CYCLE_R1_SHFT          0x12

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_RETMR_R0_BMSK        0x0000c000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_RETMR_R0_SHFT               0xe

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_HALF_CYCLE_R0_BMSK   0x00002000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_HALF_CYCLE_R0_SHFT          0xd

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_FULL_CYCLE_R0_BMSK   0x00001c00
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_FULL_CYCLE_R0_SHFT          0xa

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_RETMR_R0_BMSK         0x000000c0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_RETMR_R0_SHFT                0x6

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_HALF_CYCLE_R0_BMSK    0x00000020
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_HALF_CYCLE_R0_SHFT           0x5

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_FULL_CYCLE_R0_BMSK    0x0000001c
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_FULL_CYCLE_R0_SHFT           0x2

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_1_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_CMHUB_TOP_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_ADDR(x)                  (x+0x00000248)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_PHYS(x)                  (x+0x00000248)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RMSK                     0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_RETMR_R0_BMSK  0x00060000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_RETMR_R0_SHFT        0x11

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_FULL_CYCLE_R0_BMSK 0x0000e000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_FULL_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00001800
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_RETMR_R1_BMSK  0x00000600
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_RETMR_R1_SHFT         0x9

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_FULL_CYCLE_R1_BMSK 0x000000e0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_FULL_CYCLE_R1_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_PREAMBLE_MASK_BMSK       0x00000004
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_PREAMBLE_MASK_SHFT              0x2

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_LPDDR4_MODE_BMSK         0x00000002
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_LPDDR4_MODE_SHFT                0x1

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RCW_COARSE_CTL_BMSK      0x00000001
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_2_CFG_RCW_COARSE_CTL_SHFT             0x0

//// Register DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_ADDR(x)         (x+0x0000024c)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_PHYS(x)         (x+0x0000024c)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_RETMR_R1_BMSK 0xc0000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_RETMR_R1_SHFT       0x1e

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_HALF_CYCLE_R1_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_HALF_CYCLE_R1_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_FULL_CYCLE_R1_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_FULL_CYCLE_R1_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_RETMR_R1_BMSK 0x00c00000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_RETMR_R1_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_HALF_CYCLE_R1_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_HALF_CYCLE_R1_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_FULL_CYCLE_R1_BMSK 0x001c0000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_FULL_CYCLE_R1_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_RETMR_R0_BMSK 0x0000c000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_RETMR_R0_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_HALF_CYCLE_R0_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_HALF_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_FULL_CYCLE_R0_BMSK 0x00001c00
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_FULL_CYCLE_R0_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_EN_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_RETMR_R0_BMSK 0x000000c0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_RETMR_R0_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_HALF_CYCLE_R0_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_HALF_CYCLE_R0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_FULL_CYCLE_R0_BMSK 0x0000001c
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_FULL_CYCLE_R0_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_CMHUB_TOP_RD_RANK_EN_CFG_RD_RANK_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_CMHUB_STAT_0_STA ////

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_ADDR(x)                 (x+0x00000250)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_PHYS(x)                 (x+0x00000250)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RMSK                    0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RCW_RD_PTR_STAT_BMSK    0x000000f0
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RCW_RD_PTR_STAT_SHFT           0x4

#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RCW_WR_PTR_STAT_BMSK    0x0000000f
#define HWIO_DDR_PHY_DDRPHY_CMHUB_STAT_0_STA_RCW_WR_PTR_STAT_SHFT           0x0

//// Register DDRPHY_DCC_TOP_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_ADDR(x)                    (x+0x00000260)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_PHYS(x)                    (x+0x00000260)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_RMSK                       0x7fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_OR_IO_DEBUG_BUS_SEL_BMSK 0x40000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_OR_IO_DEBUG_BUS_SEL_SHFT       0x1e

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_MODE_BMSK               0x20000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_MODE_SHFT                     0x1d

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_CNTRL_START_BMSK        0x10000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_IO_CNTRL_START_SHFT              0x1c

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_MAN_ADJ_BMSK            0x0ffc0000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_MAN_ADJ_SHFT                  0x12

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_WAIT_TIME_BMSK          0x00030000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_WAIT_TIME_SHFT                0x10

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_DIV_REF_BMSK            0x0000fffc
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_DIV_REF_SHFT                   0x2

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_MODE_BMSK               0x00000002
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_MODE_SHFT                      0x1

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_CNTRL_START_BMSK        0x00000001
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_0_CFG_CM_CNTRL_START_SHFT               0x0

//// Register DDRPHY_DCC_TOP_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_ADDR(x)                    (x+0x00000264)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_PHYS(x)                    (x+0x00000264)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_RMSK                       0x1fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_CM_DIRECTION_BMSK          0x10000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_CM_DIRECTION_SHFT                0x1c

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_DIRECTION_BMSK          0x08000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_DIRECTION_SHFT                0x1b

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_DEBUG_BUS_EN_BMSK          0x04000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_DEBUG_BUS_EN_SHFT                0x1a

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_MAN_ADJ_BMSK            0x03ff0000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_MAN_ADJ_SHFT                  0x10

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_WAIT_TIME_BMSK          0x0000c000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_WAIT_TIME_SHFT                 0xe

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_DIV_REF_BMSK            0x00003fff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_1_CFG_IO_DIV_REF_SHFT                   0x0

//// Register DDRPHY_DCC_TOP_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_ADDR(x)                    (x+0x00000268)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_PHYS(x)                    (x+0x00000268)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_RMSK                       0x1fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_PER_DQ_LAT_EN_BMSK  0x10000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_PER_DQ_LAT_EN_SHFT        0x1c

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_PER_DQS_LAT_EN_BMSK 0x08000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_PER_DQS_LAT_EN_SHFT       0x1b

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SRC_SEL_OVRD_VAL_BMSK 0x04000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SRC_SEL_OVRD_VAL_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SRC_SEL_OVRD_EN_BMSK 0x02000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SRC_SEL_OVRD_EN_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SW_OVRD_ACK_IN_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_SW_OVRD_ACK_IN_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_SEL_INCLK_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_SEL_INCLK_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_DCC_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_DCC_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_BMSK    0x00200000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_MON_SW_OVRD_SHFT          0x15

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_SEL_INCLK_BMSK 0x00100000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_SEL_INCLK_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_DCC_EN_BMSK 0x00080000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_DCC_EN_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_BMSK    0x00040000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_MON_SW_OVRD_SHFT          0x12

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_RFU_BMSK            0x0003f000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_RFU_SHFT                   0xc

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_RFU_BMSK            0x00000fc0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_RFU_SHFT                   0x6

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_CDC_TST_EN_BMSK     0x00000020
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_IO_DCC_CDC_TST_EN_SHFT            0x5

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_CDC_TST_EN_BMSK     0x00000010
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_CDC_TST_EN_SHFT            0x4

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_CTL_BMSK            0x0000000f
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_2_CFG_CM_DCC_CTL_SHFT                   0x0

//// Register DDRPHY_DCC_TOP_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_ADDR(x)                    (x+0x0000026c)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_PHYS(x)                    (x+0x0000026c)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_RMSK                       0x7fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_PER_DCC_ACK_RECEIVE_EN_BMSK 0x40000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_PER_DCC_ACK_RECEIVE_EN_SHFT       0x1e

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_PER_DCC_ACK_RECEIVE_EN_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_PER_DCC_ACK_RECEIVE_EN_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_PER_DCC_REQ_SEND_EN_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_PER_DCC_REQ_SEND_EN_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_PER_DCC_REQ_SEND_EN_BMSK 0x08000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_PER_DCC_REQ_SEND_EN_SHFT       0x1b

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_SW_TKOVR_MODE_BMSK  0x04000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_DCC_SW_TKOVR_MODE_SHFT        0x1a

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_SW_TKOVR_MODE_BMSK  0x02000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_SW_TKOVR_MODE_SHFT        0x19

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CTLR_WR_CDC_LATCH_EN_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CTLR_WR_CDC_LATCH_EN_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CTLR_WRLVL_CDC_LATCH_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CTLR_WRLVL_CDC_LATCH_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CDC_TST_CLK_SEL_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_DCC_CDC_TST_CLK_SEL_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_ADJ_DQ_SW_OVRD_VAL_BMSK 0x003ff000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_ADJ_DQ_SW_OVRD_VAL_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_ADJ_DQ_SW_OVRD_BMSK     0x00000800
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_IO_ADJ_DQ_SW_OVRD_SHFT            0xb

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_ADJ_DQ_SW_OVRD_VAL_BMSK 0x000007fe
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_ADJ_DQ_SW_OVRD_VAL_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_ADJ_DQ_SW_OVRD_BMSK     0x00000001
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_3_CFG_CM_ADJ_DQ_SW_OVRD_SHFT            0x0

//// Register DDRPHY_DCC_TOP_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_ADDR(x)                    (x+0x00000270)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_PHYS(x)                    (x+0x00000270)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_RMSK                       0x03ffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SEL_BMSK 0x02000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SEL_SHFT       0x19

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SEL_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SEL_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_SW_OVRRD_UPDT_INT_CLK_CGC_EN_BMSK 0x00800000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SHFT       0x17

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_SW_OVRRD_UPDT_INT_CLK_CGC_EN_BMSK 0x00400000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_SW_OVRRD_UPDT_INT_CLK_CGC_EN_SHFT       0x16

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_CTLR_PER_DCC_TIMER_BMSK 0x003ffffc
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_CTLR_PER_DCC_TIMER_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_CTLR_PER_DCC_ADJ_EN_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_IO_CTLR_PER_DCC_ADJ_EN_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_CTLR_PER_DCC_ADJ_EN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_4_CFG_CM_CTLR_PER_DCC_ADJ_EN_SHFT        0x0

//// Register DDRPHY_DCC_TOP_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_ADDR(x)                    (x+0x00000274)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_PHYS(x)                    (x+0x00000274)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_RMSK                       0x00ffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQ_OFFSET_MAGNITUDE_BMSK 0x00f80000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQ_OFFSET_MAGNITUDE_SHFT       0x13

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQ_OFFSET_SIGN_BMSK 0x00040000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQ_OFFSET_SIGN_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQS_OFFSET_MAGNITUDE_BMSK 0x0003e000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQS_OFFSET_MAGNITUDE_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQS_OFFSET_SIGN_BMSK 0x00001000
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_IO_DCC_DQS_OFFSET_SIGN_SHFT        0xc

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQ_OFFSET_MAGNITUDE_BMSK 0x00000f80
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQ_OFFSET_MAGNITUDE_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQ_OFFSET_SIGN_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQ_OFFSET_SIGN_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQS_OFFSET_MAGNITUDE_BMSK 0x0000003e
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQS_OFFSET_MAGNITUDE_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQS_OFFSET_SIGN_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_DCC_TOP_5_CFG_CM_DCC_DQS_OFFSET_SIGN_SHFT        0x0

//// Register DDRPHY_DCC_STATUS_0_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_ADDR(x)                 (x+0x00000278)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_PHYS(x)                 (x+0x00000278)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_RMSK                    0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_PER_DCC_ADJ_READY_BMSK 0x00000200
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_PER_DCC_ADJ_READY_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_PER_DCC_ADJ_READY_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_PER_DCC_ADJ_READY_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_OVRFLOW_STATUS_BMSK 0x00000080
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_OVRFLOW_STATUS_SHFT        0x7

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_OVRFLOW_STATUS_BMSK 0x00000040
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_OVRFLOW_STATUS_SHFT        0x6

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_MAX_ADJ_BMSK     0x00000020
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_MAX_ADJ_SHFT            0x5

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_MAX_ADJ_BMSK     0x00000010
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_MAX_ADJ_SHFT            0x4

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_IN_PROGRESS_BMSK 0x00000008
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_IN_PROGRESS_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_IN_PROGRESS_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_IN_PROGRESS_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_DONE_BMSK        0x00000002
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_IO_DCC_DONE_SHFT               0x1

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_DONE_BMSK        0x00000001
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_0_STA_CM_DCC_DONE_SHFT               0x0

//// Register DDRPHY_DCC_STATUS_1_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_ADDR(x)                 (x+0x0000027c)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_PHYS(x)                 (x+0x0000027c)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_RMSK                    0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_IO_DCC_PER_DONE_BMSK    0x80000000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_IO_DCC_PER_DONE_SHFT          0x1f

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_PER_DONE_BMSK    0x40000000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_PER_DONE_SHFT          0x1e

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_IO_DCC_CDC_TST_DONE_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_IO_DCC_CDC_TST_DONE_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_IO_DCC_CDC_TST_CNT_VAL_BMSK 0x1fff8000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_IO_DCC_CDC_TST_CNT_VAL_SHFT        0xf

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_CDC_TST_DONE_BMSK 0x00004000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_CDC_TST_DONE_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_CDC_TST_CNT_VAL_BMSK 0x00003fff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_1_STA_CM_DCC_CDC_TST_CNT_VAL_SHFT        0x0

//// Register DDRPHY_DCC_STATUS_2_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_ADDR(x)                 (x+0x00000280)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_PHYS(x)                 (x+0x00000280)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_RMSK                    0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_CM_DCC_DEBUG_BUS_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_2_STA_CM_DCC_DEBUG_BUS_SHFT          0x0

//// Register DDRPHY_DCC_STATUS_3_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_ADDR(x)                 (x+0x00000284)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_PHYS(x)                 (x+0x00000284)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_RMSK                    0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_IO_DCC_DEBUG_BUS_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_3_STA_IO_DCC_DEBUG_BUS_SHFT          0x0

//// Register DDRPHY_DCC_STATUS_4_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_ADDR(x)                 (x+0x00000288)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_PHYS(x)                 (x+0x00000288)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_RMSK                    0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IO_DCC_DQ_ADJ_STATUS_BMSK 0x3ff00000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IO_DCC_DQ_ADJ_STATUS_SHFT       0x14

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IO_DCC_DQS_ADJ_STATUS_BMSK 0x000ffc00
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_IO_DCC_DQS_ADJ_STATUS_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_CM_DCC_DQS_ADJ_STATUS_BMSK 0x000003ff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_4_STA_CM_DCC_DQS_ADJ_STATUS_SHFT        0x0

//// Register DDRPHY_DCC_STATUS_5_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_ADDR(x)                 (x+0x0000028c)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_PHYS(x)                 (x+0x0000028c)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_RMSK                    0x0fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_CM_DCC_OSC_COUNT_SEL_INVCLK_BMSK 0x0fffc000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_CM_DCC_OSC_COUNT_SEL_INVCLK_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_CM_DCC_OSC_COUNT_SEL_INVCLK_N_BMSK 0x00003fff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_5_STA_CM_DCC_OSC_COUNT_SEL_INVCLK_N_SHFT        0x0

//// Register DDRPHY_DCC_STATUS_6_STA ////

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_ADDR(x)                 (x+0x00000290)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_PHYS(x)                 (x+0x00000290)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_RMSK                    0x0fffffff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_IO_DCC_OSC_COUNT_SEL_INVCLK_BMSK 0x0fffc000
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_IO_DCC_OSC_COUNT_SEL_INVCLK_SHFT        0xe

#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_IO_DCC_OSC_COUNT_SEL_INVCLK_N_BMSK 0x00003fff
#define HWIO_DDR_PHY_DDRPHY_DCC_STATUS_6_STA_IO_DCC_OSC_COUNT_SEL_INVCLK_N_SHFT        0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_ADDR(x)             (x+0x00000300)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_PHYS(x)             (x+0x00000300)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_0_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_ADDR(x)             (x+0x00000304)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_PHYS(x)             (x+0x00000304)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_1_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_ADDR(x)             (x+0x00000308)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_PHYS(x)             (x+0x00000308)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_2_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_ADDR(x)             (x+0x0000030c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_PHYS(x)             (x+0x0000030c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_3_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_ADDR(x)             (x+0x00000310)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_PHYS(x)             (x+0x00000310)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_4_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_ADDR(x)             (x+0x00000314)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_PHYS(x)             (x+0x00000314)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_5_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_ADDR(x)             (x+0x00000318)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_PHYS(x)             (x+0x00000318)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_6_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_7_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_ADDR(x)             (x+0x0000031c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_PHYS(x)             (x+0x0000031c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_7_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_8_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_ADDR(x)             (x+0x00000320)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_PHYS(x)             (x+0x00000320)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_8_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_9_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_ADDR(x)             (x+0x00000324)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_PHYS(x)             (x+0x00000324)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_RMSK                0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_T_BMSK    0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_T_SHFT           0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_BMSK      0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_STALL_SHFT             0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_CSR_WR_BMSK     0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_CSR_WR_SHFT            0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_DEP_BMSK        0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_DEP_SHFT               0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_WT_BMSK         0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_9_CFG_FEA_WT_SHFT                0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_10_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_ADDR(x)            (x+0x00000328)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_PHYS(x)            (x+0x00000328)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_10_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_11_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_ADDR(x)            (x+0x0000032c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_PHYS(x)            (x+0x0000032c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_11_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_12_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_ADDR(x)            (x+0x00000330)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_PHYS(x)            (x+0x00000330)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_12_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_13_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_ADDR(x)            (x+0x00000334)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_PHYS(x)            (x+0x00000334)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_13_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_14_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_ADDR(x)            (x+0x00000338)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_PHYS(x)            (x+0x00000338)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_14_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_15_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_ADDR(x)            (x+0x0000033c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_PHYS(x)            (x+0x0000033c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_15_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_16_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_ADDR(x)            (x+0x00000340)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_PHYS(x)            (x+0x00000340)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_16_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_17_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_ADDR(x)            (x+0x00000344)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_PHYS(x)            (x+0x00000344)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_17_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_18_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_ADDR(x)            (x+0x00000348)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_PHYS(x)            (x+0x00000348)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_18_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_19_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_ADDR(x)            (x+0x0000034c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_PHYS(x)            (x+0x0000034c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_19_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_20_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_ADDR(x)            (x+0x00000350)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_PHYS(x)            (x+0x00000350)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_20_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_21_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_ADDR(x)            (x+0x00000354)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_PHYS(x)            (x+0x00000354)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_21_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_22_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_ADDR(x)            (x+0x00000358)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_PHYS(x)            (x+0x00000358)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_22_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_23_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_ADDR(x)            (x+0x0000035c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_PHYS(x)            (x+0x0000035c)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_23_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_24_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_ADDR(x)            (x+0x00000360)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_PHYS(x)            (x+0x00000360)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_24_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_25_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_ADDR(x)            (x+0x00000364)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_PHYS(x)            (x+0x00000364)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_25_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR(x)         (x+0x00000368)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_PHYS(x)         (x+0x00000368)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_PWRS_0_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_LO_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR(x)         (x+0x0000036c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_PHYS(x)         (x+0x0000036c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_PWRS_0_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_ADDR(x)         (x+0x00000370)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_PHYS(x)         (x+0x00000370)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_PWRS_1_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_LO_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_ADDR(x)         (x+0x00000374)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_PHYS(x)         (x+0x00000374)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_PWRS_1_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR(x)         (x+0x00000378)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_PHYS(x)         (x+0x00000378)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_PWRS_0_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_LO_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR(x)         (x+0x0000037c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_PHYS(x)         (x+0x0000037c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_PWRS_0_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_ADDR(x)         (x+0x00000380)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_PHYS(x)         (x+0x00000380)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_PWRS_1_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_LO_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_ADDR(x)         (x+0x00000384)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_PHYS(x)         (x+0x00000384)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_PWRS_1_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR(x)         (x+0x00000388)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_PHYS(x)         (x+0x00000388)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_PWRS_0_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_LO_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR(x)         (x+0x0000038c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_PHYS(x)         (x+0x0000038c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_PWRS_0_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_ADDR(x)         (x+0x00000390)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_PHYS(x)         (x+0x00000390)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_PWRS_1_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_LO_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_ADDR(x)         (x+0x00000394)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_PHYS(x)         (x+0x00000394)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_PWRS_1_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR(x)         (x+0x0000039c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_PHYS(x)         (x+0x0000039c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_PWRS_0_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_LO_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR(x)         (x+0x000003a0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_PHYS(x)         (x+0x000003a0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_PWRS_0_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_ADDR(x)         (x+0x000003a4)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_PHYS(x)         (x+0x000003a4)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_PWRS_1_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_LO_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_ADDR(x)         (x+0x000003a8)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_PHYS(x)         (x+0x000003a8)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_PWRS_1_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR(x)         (x+0x000003ac)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_PHYS(x)         (x+0x000003ac)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_PWRS_0_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_LO_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR(x)         (x+0x000003b0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_PHYS(x)         (x+0x000003b0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_PWRS_0_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_ADDR(x)         (x+0x000003b4)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_PHYS(x)         (x+0x000003b4)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_PWRS_1_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_LO_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_ADDR(x)         (x+0x000003b8)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_PHYS(x)         (x+0x000003b8)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_PWRS_1_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR(x)         (x+0x000003bc)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_PHYS(x)         (x+0x000003bc)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_PWRS_0_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_LO_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR(x)         (x+0x000003c0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_PHYS(x)         (x+0x000003c0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_PWRS_0_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_ADDR(x)         (x+0x000003c4)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_PHYS(x)         (x+0x000003c4)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_PWRS_1_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_LO_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_ADDR(x)         (x+0x000003c8)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_PHYS(x)         (x+0x000003c8)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_PWRS_1_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_LUT0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_ADDR(x)                (x+0x000003cc)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_PHYS(x)                (x+0x000003cc)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_RMSK                   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS3_BMSK 0xff000000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS3_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS2_BMSK 0x00ff0000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS2_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS1_BMSK 0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS0_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT0_CFG_MIN_TRGT_PER_PRFS0_SHFT        0x0

//// Register DDRPHY_FPM_PRFS_LUT1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_ADDR(x)                (x+0x000003d0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_PHYS(x)                (x+0x000003d0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_RMSK                   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS7_BMSK 0xff000000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS7_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS6_BMSK 0x00ff0000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS6_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS5_BMSK 0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS5_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS4_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_LUT1_CFG_MIN_TRGT_PER_PRFS4_SHFT        0x0

//// Register DDRPHY_FPM_CNTRL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_ADDR(x)                    (x+0x000003d4)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_PHYS(x)                    (x+0x000003d4)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_RMSK                       0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_PERIOD_16_12_BMSK   0x3e000000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_PERIOD_16_12_SHFT         0x19

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_CDC_TRIG_BMSK              0x01000000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_CDC_TRIG_SHFT                    0x18

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_PERIOD_SW_HNDSHK_BMSK  0x00800000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_PERIOD_SW_HNDSHK_SHFT        0x17

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_MUX_SEL_BMSK    0x00400000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_MUX_SEL_SHFT          0x16

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_COMP_BMSK       0x00200000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_COMP_SHFT             0x15

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_LP_WKUP_BMSK        0x001e0000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_LP_WKUP_SHFT              0x11

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_LP_REQ_BMSK         0x00010000
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_LP_REQ_SHFT               0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_PERIOD_BMSK         0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_PERIOD_SHFT                0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_PERIOD_11_8_BMSK    0x000000f0
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_PERIOD_11_8_SHFT           0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_INIT_START_BMSK     0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_INIT_START_SHFT            0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_HNDSHK_BMSK         0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_SW_HNDSHK_SHFT                0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_BMSK            0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_BYPASS_SHFT                   0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_WT_CALC_EN_BMSK        0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_CNTRL_CFG_FPM_WT_CALC_EN_SHFT               0x0

//// Register DDRPHY_FPM_RD_BYPASS_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_ADDR(x)                (x+0x000003d8)
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_PHYS(x)                (x+0x000003d8)
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_RMSK                   0x00000003
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_MUX_SEL_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_MUX_SEL_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_RD_BYPASS_CFG_FPM_CM_CSR_RD_BYPASS_SHFT        0x0

//// Register DDRPHY_FPM_TOP_STA ////

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_ADDR(x)                      (x+0x000003dc)
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_PHYS(x)                      (x+0x000003dc)
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_RMSK                         0xfff77fff
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CDC_GATE_EN_LOAD_FSM_ST_BMSK 0xf0000000
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CDC_GATE_EN_LOAD_FSM_ST_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CSR_RD_WR_FSM_ST_BMSK    0x0f000000
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CSR_RD_WR_FSM_ST_SHFT          0x18

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CSR_FSM_ST_BMSK          0x00f00000
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_CSR_FSM_ST_SHFT                0x14

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_WT_CALC_FSM_ST_BMSK      0x00070000
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_WT_CALC_FSM_ST_SHFT            0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_LP_FSM_ST_BMSK           0x00007000
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_LP_FSM_ST_SHFT                  0xc

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_FSW_OUT_OF_RANGE_ST_BMSK 0x00000800
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_FSW_OUT_OF_RANGE_ST_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_FSW_FSM_ST_BMSK          0x00000700
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_FSW_FSM_ST_SHFT                 0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_WKUP_FSM_ST_BMSK         0x000000f0
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_WKUP_FSM_ST_SHFT                0x4

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_LP_ACK_BMSK           0x00000008
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_LP_ACK_SHFT                  0x3

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_LP_REQ_BMSK           0x00000004
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_LP_REQ_SHFT                  0x2

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_INIT_COMP_BMSK        0x00000002
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_INIT_COMP_SHFT               0x1

#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_INIT_START_BMSK       0x00000001
#define HWIO_DDR_PHY_DDRPHY_FPM_TOP_STA_FPM_SW_INIT_START_SHFT              0x0

//// Register DDRPHY_CMRX_CONFIG_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_ADDR(x)                  (x+0x000003e0)
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_PHYS(x)                  (x+0x000003e0)
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_RMSK                     0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_CONFIG_BMSK              0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_CONFIG_CFG_CONFIG_SHFT                     0x0

//// Register DDRPHY_CMRX_USER_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_ADDR(x)                    (x+0x000003e4)
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_PHYS(x)                    (x+0x000003e4)
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RMSK                       0x000f07ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_PKG_EN_BMSK             0x00080000
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_PKG_EN_SHFT                   0x13

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_SELCAP_BMSK             0x00070000
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_SELCAP_SHFT                   0x10

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_BYPASS_BMSK             0x00000400
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_BYPASS_SHFT                    0xa

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_DCC_MSK_BMSK            0x00000200
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_DCC_MSK_SHFT                   0x9

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_ANA_PU_BMSK             0x00000100
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_ANA_PU_SHFT                    0x8

#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_USER_BMSK               0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_USER_CFG_RX_USER_SHFT                      0x0

//// Register DDRPHY_CMRX_TEST_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_ADDR(x)                    (x+0x000003e8)
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_PHYS(x)                    (x+0x000003e8)
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_RMSK                       0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_TEST_BMSK                  0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_TEST_CFG_TEST_SHFT                         0x0

//// Register DDRPHY_CMRX_STATUS_STA ////

#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_ADDR(x)                  (x+0x000003ec)
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_PHYS(x)                  (x+0x000003ec)
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_RMSK                     0x000001ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_CLK_VALID_BMSK           0x00000100
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_CLK_VALID_SHFT                  0x8

#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_STATUS_BMSK              0x000000ff
#define HWIO_DDR_PHY_DDRPHY_CMRX_STATUS_STA_STATUS_SHFT                     0x0

//// Register DDRPHY_BIST_USR_DAT_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_ADDR(x)               (x+0x000003f0)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_PHYS(x)               (x+0x000003f0)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_BIST_USR_DAT_1_BMSK   0xffff0000
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_BIST_USR_DAT_1_SHFT         0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_BIST_USR_DAT_0_BMSK   0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_0_CFG_BIST_USR_DAT_0_SHFT          0x0

//// Register DDRPHY_BIST_USR_DAT_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_ADDR(x)               (x+0x000003f4)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_PHYS(x)               (x+0x000003f4)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_BIST_USR_DAT_1_BMSK   0xffff0000
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_BIST_USR_DAT_1_SHFT         0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_BIST_USR_DAT_0_BMSK   0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_2_CFG_BIST_USR_DAT_0_SHFT          0x0

//// Register DDRPHY_BIST_USR_DAT_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_ADDR(x)               (x+0x000003f8)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_PHYS(x)               (x+0x000003f8)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_BIST_USR_DAT_1_BMSK   0xffff0000
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_BIST_USR_DAT_1_SHFT         0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_BIST_USR_DAT_0_BMSK   0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_4_CFG_BIST_USR_DAT_0_SHFT          0x0

//// Register DDRPHY_BIST_USR_DAT_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_ADDR(x)               (x+0x000003fc)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_PHYS(x)               (x+0x000003fc)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_BIST_USR_DAT_1_BMSK   0xffff0000
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_BIST_USR_DAT_1_SHFT         0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_BIST_USR_DAT_0_BMSK   0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_6_CFG_BIST_USR_DAT_0_SHFT          0x0

//// Register DDRPHY_BIST_USR_DAT_8_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_ADDR(x)               (x+0x00000400)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_PHYS(x)               (x+0x00000400)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_BIST_USR_DAT_1_BMSK   0xffff0000
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_BIST_USR_DAT_1_SHFT         0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_BIST_USR_DAT_0_BMSK   0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_8_CFG_BIST_USR_DAT_0_SHFT          0x0

//// Register DDRPHY_BIST_USR_DAT_10_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_ADDR(x)              (x+0x00000404)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_PHYS(x)              (x+0x00000404)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_BIST_USR_DAT_1_BMSK  0xffff0000
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_BIST_USR_DAT_1_SHFT        0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_BIST_USR_DAT_0_BMSK  0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_10_CFG_BIST_USR_DAT_0_SHFT         0x0

//// Register DDRPHY_BIST_USR_DAT_12_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_ADDR(x)              (x+0x00000408)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_PHYS(x)              (x+0x00000408)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_BIST_USR_DAT_1_BMSK  0xffff0000
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_BIST_USR_DAT_1_SHFT        0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_BIST_USR_DAT_0_BMSK  0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_12_CFG_BIST_USR_DAT_0_SHFT         0x0

//// Register DDRPHY_BIST_USR_DAT_14_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_ADDR(x)              (x+0x0000040c)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_PHYS(x)              (x+0x0000040c)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_BIST_USR_DAT_1_BMSK  0xffff0000
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_BIST_USR_DAT_1_SHFT        0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_BIST_USR_DAT_0_BMSK  0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_BIST_USR_DAT_14_CFG_BIST_USR_DAT_0_SHFT         0x0

//// Register DDRPHY_BIST_PTRN_CNT_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_ADDR(x)             (x+0x00000410)
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_PHYS(x)             (x+0x00000410)
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_BIST_PTRN_CNT_LO_BMSK 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_LO_CFG_BIST_PTRN_CNT_LO_SHFT        0x0

//// Register DDRPHY_BIST_PTRN_CNT_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_ADDR(x)             (x+0x00000414)
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_PHYS(x)             (x+0x00000414)
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_RFU_CFG_BMSK   0xc0000000
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_RFU_CFG_SHFT         0x1e

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_BISC_BURST32_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_BISC_BURST32_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_CGC_BYPASS_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_CGC_BYPASS_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_SDR_MODE_BMSK  0x08000000
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_SDR_MODE_SHFT        0x1b

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_PRBS31_BMSK    0x04000000
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_PRBS31_SHFT          0x1a

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_PRBS7_BMSK     0x02000000
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_PRBS7_SHFT           0x19

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_INT_LPBCK_EN_BMSK 0x01000000
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_INT_LPBCK_EN_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_INJ_ERR_BMSK   0x00800000
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_INJ_ERR_SHFT         0x17

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_STRT_BMSK      0x00400000
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_STRT_SHFT            0x16

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_MOD_BMSK       0x003f0000
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_MOD_SHFT             0x10

#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_PTRN_CNT_HI_BMSK 0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PTRN_CNT_HI_CFG_BIST_PTRN_CNT_HI_SHFT        0x0

//// Register DDRPHY_BIST_PRBS_SEED_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_ADDR(x)               (x+0x00000418)
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_PHYS(x)               (x+0x00000418)
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_BIST_PRBS_SEED_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PRBS_SEED_CFG_BIST_PRBS_SEED_SHFT          0x0

//// Register DDRPHY_BIST_ERR_MASK_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_ADDR(x)                (x+0x0000041c)
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_PHYS(x)                (x+0x0000041c)
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_RMSK                   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_BIST_ERR_MASK_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_ERR_MASK_CFG_BIST_ERR_MASK_SHFT            0x0

//// Register DDRPHY_BIST_MISR_ISIG_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_ADDR(x)               (x+0x00000420)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_PHYS(x)               (x+0x00000420)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_BIST_MISR_ISIG_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_ISIG_CFG_BIST_MISR_ISIG_SHFT          0x0

//// Register DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA ////

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_ADDR(x)        (x+0x00000424)
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_PHYS(x)        (x+0x00000424)
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_RMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_BIST_ERR_CNT_BMSK 0xfffffff0
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_BIST_ERR_CNT_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_BIST_FSM_STATE_BMSK 0x0000000c
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_BIST_FSM_STATE_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_BIST_COMP_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_BIST_COMP_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_BIST_FAIL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_FAIL_CMP_ERR_CNT_STA_BIST_FAIL_SHFT        0x0

//// Register DDRPHY_BIST_MISR_OSIG_STA ////

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_ADDR(x)               (x+0x00000428)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_PHYS(x)               (x+0x00000428)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_BIST_MISR_OSIG_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_MISR_OSIG_STA_BIST_MISR_OSIG_SHFT          0x0

//// Register DDRPHY_BIST_PERBIT_ERR_P0_STA ////

#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_ADDR(x)           (x+0x0000042c)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_PHYS(x)           (x+0x0000042c)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_RMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_BIST_PERBIT_ERR_BMSK 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P0_STA_BIST_PERBIT_ERR_SHFT        0x0

//// Register DDRPHY_BIST_PERBIT_ERR_P1_STA ////

#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_ADDR(x)           (x+0x00000430)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_PHYS(x)           (x+0x00000430)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_RMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_BIST_PERBIT_ERR_BMSK 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BIST_PERBIT_ERR_P1_STA_BIST_PERBIT_ERR_SHFT        0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_26_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_ADDR(x)            (x+0x00000434)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_PHYS(x)            (x+0x00000434)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_26_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_FEA_WT_DEP_27_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_ADDR(x)            (x+0x00000438)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_PHYS(x)            (x+0x00000438)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_RMSK               0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_FEA_STALL_T_BMSK   0x00078000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_FEA_STALL_T_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_FEA_STALL_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_FEA_STALL_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_FEA_CSR_WR_BMSK    0x00002000
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_FEA_CSR_WR_SHFT           0xd

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_FEA_DEP_BMSK       0x00001f00
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_FEA_DEP_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_FEA_WT_BMSK        0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_FEA_WT_DEP_27_CFG_FEA_WT_SHFT               0x0

//// Register DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR(x)         (x+0x0000043c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_PHYS(x)         (x+0x0000043c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_PWRS_0_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_LO_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR(x)         (x+0x00000440)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_PHYS(x)         (x+0x00000440)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_PWRS_0_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_ADDR(x)         (x+0x00000444)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_PHYS(x)         (x+0x00000444)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_PWRS_1_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_LO_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_ADDR(x)         (x+0x00000448)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_PHYS(x)         (x+0x00000448)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_PWRS_1_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR(x)         (x+0x0000044c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_PHYS(x)         (x+0x0000044c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_PWRS_0_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_LO_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR(x)         (x+0x00000450)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_PHYS(x)         (x+0x00000450)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_PWRS_0_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI_CFG_PWRS_0_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_ADDR(x)         (x+0x00000458)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_PHYS(x)         (x+0x00000458)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_RMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_PWRS_1_BMSK     0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_LO_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_ADDR(x)         (x+0x0000045c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_PHYS(x)         (x+0x0000045c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_RMSK            0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_SHFT                     0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_IN(x)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_INM(x, mask)    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_OUT(x, val)     \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_PWRS_1_BMSK     0x01ffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI_CFG_PWRS_1_SHFT            0x0

//// Register DDRPHY_CDCEXT_WRLVL_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_ADDR(x)           (x+0x00000460)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_PHYS(x)           (x+0x00000460)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_RMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_CTL_BMSK          0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_0_CTL_CFG_CTL_SHFT                 0x0

//// Register DDRPHY_CDCEXT_WRLVL_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_ADDR(x)           (x+0x00000464)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_PHYS(x)           (x+0x00000464)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_RMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_CTL_BMSK          0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_1_CTL_CFG_CTL_SHFT                 0x0

//// Register DDRPHY_CDCEXT_WRLVL_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_ADDR(x)           (x+0x00000468)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_PHYS(x)           (x+0x00000468)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_RMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_CTL_BMSK          0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_2_CTL_CFG_CTL_SHFT                 0x0

//// Register DDRPHY_CDCEXT_WRLVL_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_ADDR(x)           (x+0x0000046c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_PHYS(x)           (x+0x0000046c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_RMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_CTL_BMSK          0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_3_CTL_CFG_CTL_SHFT                 0x0

//// Register DDRPHY_CDCEXT_WRLVL_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_ADDR(x)           (x+0x00000470)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_PHYS(x)           (x+0x00000470)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_RMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_CTL_BMSK          0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_4_CTL_CFG_CTL_SHFT                 0x0

//// Register DDRPHY_CDCEXT_WRLVL_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_ADDR(x)           (x+0x00000474)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_PHYS(x)           (x+0x00000474)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_RMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_CTL_BMSK          0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_5_CTL_CFG_CTL_SHFT                 0x0

//// Register DDRPHY_CDCEXT_WRLVL_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_ADDR(x)           (x+0x00000478)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_PHYS(x)           (x+0x00000478)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_RMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_CTL_BMSK          0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_6_CTL_CFG_CTL_SHFT                 0x0

//// Register DDRPHY_CDCEXT_WRLVL_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_ADDR(x)           (x+0x0000047c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_PHYS(x)           (x+0x0000047c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_RMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_CTL_BMSK          0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WRLVL_7_CTL_CFG_CTL_SHFT                 0x0

//// Register DDRPHY_CDCEXT_WR_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_ADDR(x)              (x+0x00000480)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_PHYS(x)              (x+0x00000480)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_0_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_WR_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_ADDR(x)              (x+0x00000484)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_PHYS(x)              (x+0x00000484)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_1_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_WR_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_ADDR(x)              (x+0x00000488)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_PHYS(x)              (x+0x00000488)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_2_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_WR_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_ADDR(x)              (x+0x0000048c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_PHYS(x)              (x+0x0000048c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_3_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_WR_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_ADDR(x)              (x+0x00000490)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_PHYS(x)              (x+0x00000490)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_4_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_WR_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_ADDR(x)              (x+0x00000494)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_PHYS(x)              (x+0x00000494)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_5_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_WR_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_ADDR(x)              (x+0x00000498)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_PHYS(x)              (x+0x00000498)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_6_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_WR_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_ADDR(x)              (x+0x0000049c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_PHYS(x)              (x+0x0000049c)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_WR_7_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_RD_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_ADDR(x)              (x+0x000004a4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_PHYS(x)              (x+0x000004a4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_0_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_RD_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_ADDR(x)              (x+0x000004a8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_PHYS(x)              (x+0x000004a8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_1_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_RD_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_ADDR(x)              (x+0x000004ac)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_PHYS(x)              (x+0x000004ac)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_2_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_RD_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_ADDR(x)              (x+0x000004b0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_PHYS(x)              (x+0x000004b0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_3_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_RD_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_ADDR(x)              (x+0x000004b4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_PHYS(x)              (x+0x000004b4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_4_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_RD_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_ADDR(x)              (x+0x000004b8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_PHYS(x)              (x+0x000004b8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_5_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_RD_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_ADDR(x)              (x+0x000004bc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_PHYS(x)              (x+0x000004bc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_6_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_RD_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_ADDR(x)              (x+0x000004c0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_PHYS(x)              (x+0x000004c0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_CTL_BMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RD_7_CTL_CFG_CTL_SHFT                    0x0

//// Register DDRPHY_CDCEXT_RCW_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_ADDR(x)             (x+0x000004c4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_PHYS(x)             (x+0x000004c4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_CTL_BMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_0_CTL_CFG_CTL_SHFT                   0x0

//// Register DDRPHY_CDCEXT_RCW_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_ADDR(x)             (x+0x000004c8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_PHYS(x)             (x+0x000004c8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_CTL_BMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_1_CTL_CFG_CTL_SHFT                   0x0

//// Register DDRPHY_CDCEXT_RCW_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_ADDR(x)             (x+0x000004cc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_PHYS(x)             (x+0x000004cc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_CTL_BMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_2_CTL_CFG_CTL_SHFT                   0x0

//// Register DDRPHY_CDCEXT_RCW_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_ADDR(x)             (x+0x000004d0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_PHYS(x)             (x+0x000004d0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_CTL_BMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_3_CTL_CFG_CTL_SHFT                   0x0

//// Register DDRPHY_CDCEXT_RCW_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_ADDR(x)             (x+0x000004d4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_PHYS(x)             (x+0x000004d4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_CTL_BMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_4_CTL_CFG_CTL_SHFT                   0x0

//// Register DDRPHY_CDCEXT_RCW_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_ADDR(x)             (x+0x000004d8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_PHYS(x)             (x+0x000004d8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_CTL_BMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_5_CTL_CFG_CTL_SHFT                   0x0

//// Register DDRPHY_CDCEXT_RCW_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_ADDR(x)             (x+0x000004dc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_PHYS(x)             (x+0x000004dc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_CTL_BMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_6_CTL_CFG_CTL_SHFT                   0x0

//// Register DDRPHY_CDCEXT_RCW_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_ADDR(x)             (x+0x000004e0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_PHYS(x)             (x+0x000004e0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_CTL_BMSK            0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RCW_7_CTL_CFG_CTL_SHFT                   0x0

//// Register DDRPHY_CDCEXT_RDT2_0_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_ADDR(x)            (x+0x000004e4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_PHYS(x)            (x+0x000004e4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_0_CTL_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_CDCEXT_RDT2_1_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_ADDR(x)            (x+0x000004e8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_PHYS(x)            (x+0x000004e8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_1_CTL_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_CDCEXT_RDT2_2_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_ADDR(x)            (x+0x000004ec)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_PHYS(x)            (x+0x000004ec)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_2_CTL_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_CDCEXT_RDT2_3_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_ADDR(x)            (x+0x000004f0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_PHYS(x)            (x+0x000004f0)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_3_CTL_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_CDCEXT_RDT2_4_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_ADDR(x)            (x+0x000004f4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_PHYS(x)            (x+0x000004f4)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_4_CTL_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_CDCEXT_RDT2_5_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_ADDR(x)            (x+0x000004f8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_PHYS(x)            (x+0x000004f8)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_5_CTL_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_CDCEXT_RDT2_6_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_ADDR(x)            (x+0x000004fc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_PHYS(x)            (x+0x000004fc)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_6_CTL_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_CDCEXT_RDT2_7_CTL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_ADDR(x)            (x+0x00000500)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_PHYS(x)            (x+0x00000500)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_CDCEXT_RDT2_7_CTL_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_WRLVLEXT_CTL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_ADDR(x)               (x+0x00000504)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_PHYS(x)               (x+0x00000504)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_RETMR_R1_BMSK     0xc0000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_RETMR_R1_SHFT           0x1e

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_HALF_CYCLE_R1_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_FULL_CYCLE_R1_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_FULL_CYCLE_R1_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_RETMR_R1_BMSK      0x00c00000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_RETMR_R1_SHFT            0x16

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_HALF_CYCLE_R1_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_FULL_CYCLE_R1_BMSK 0x001c0000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_FULL_CYCLE_R1_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_RETMR_R0_BMSK     0x0000c000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_RETMR_R0_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_HALF_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_FULL_CYCLE_R0_BMSK 0x00001c00
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_FULL_CYCLE_R0_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_RETMR_R0_BMSK      0x000000c0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_RETMR_R0_SHFT             0x6

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_HALF_CYCLE_R0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_FULL_CYCLE_R0_BMSK 0x0000001c
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_FULL_CYCLE_R0_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_0_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_ADDR(x)               (x+0x00000508)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_PHYS(x)               (x+0x00000508)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_RETMR_R1_BMSK     0xc0000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_RETMR_R1_SHFT           0x1e

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_HALF_CYCLE_R1_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_FULL_CYCLE_R1_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_FULL_CYCLE_R1_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_RETMR_R1_BMSK      0x00c00000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_RETMR_R1_SHFT            0x16

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_HALF_CYCLE_R1_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_FULL_CYCLE_R1_BMSK 0x001c0000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_FULL_CYCLE_R1_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_RETMR_R0_BMSK     0x0000c000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_RETMR_R0_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_HALF_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_FULL_CYCLE_R0_BMSK 0x00001c00
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_FULL_CYCLE_R0_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_RETMR_R0_BMSK      0x000000c0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_RETMR_R0_SHFT             0x6

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_HALF_CYCLE_R0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_FULL_CYCLE_R0_BMSK 0x0000001c
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_FULL_CYCLE_R0_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_1_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_ADDR(x)               (x+0x0000050c)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_PHYS(x)               (x+0x0000050c)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_RETMR_R1_BMSK     0xc0000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_RETMR_R1_SHFT           0x1e

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_HALF_CYCLE_R1_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_FULL_CYCLE_R1_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_FULL_CYCLE_R1_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_RETMR_R1_BMSK      0x00c00000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_RETMR_R1_SHFT            0x16

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_HALF_CYCLE_R1_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_FULL_CYCLE_R1_BMSK 0x001c0000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_FULL_CYCLE_R1_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_RETMR_R0_BMSK     0x0000c000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_RETMR_R0_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_HALF_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_FULL_CYCLE_R0_BMSK 0x00001c00
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_FULL_CYCLE_R0_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_RETMR_R0_BMSK      0x000000c0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_RETMR_R0_SHFT             0x6

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_HALF_CYCLE_R0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_FULL_CYCLE_R0_BMSK 0x0000001c
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_FULL_CYCLE_R0_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_2_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_ADDR(x)               (x+0x00000510)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_PHYS(x)               (x+0x00000510)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_RETMR_R1_BMSK     0xc0000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_RETMR_R1_SHFT           0x1e

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_HALF_CYCLE_R1_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_FULL_CYCLE_R1_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_FULL_CYCLE_R1_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_RETMR_R1_BMSK      0x00c00000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_RETMR_R1_SHFT            0x16

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_HALF_CYCLE_R1_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_FULL_CYCLE_R1_BMSK 0x001c0000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_FULL_CYCLE_R1_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_RETMR_R0_BMSK     0x0000c000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_RETMR_R0_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_HALF_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_FULL_CYCLE_R0_BMSK 0x00001c00
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_FULL_CYCLE_R0_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_RETMR_R0_BMSK      0x000000c0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_RETMR_R0_SHFT             0x6

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_HALF_CYCLE_R0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_FULL_CYCLE_R0_BMSK 0x0000001c
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_FULL_CYCLE_R0_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_3_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_ADDR(x)               (x+0x00000514)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_PHYS(x)               (x+0x00000514)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_RETMR_R1_BMSK     0xc0000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_RETMR_R1_SHFT           0x1e

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_HALF_CYCLE_R1_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_FULL_CYCLE_R1_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_FULL_CYCLE_R1_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_RETMR_R1_BMSK      0x00c00000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_RETMR_R1_SHFT            0x16

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_HALF_CYCLE_R1_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_FULL_CYCLE_R1_BMSK 0x001c0000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_FULL_CYCLE_R1_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_RETMR_R0_BMSK     0x0000c000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_RETMR_R0_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_HALF_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_FULL_CYCLE_R0_BMSK 0x00001c00
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_FULL_CYCLE_R0_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_RETMR_R0_BMSK      0x000000c0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_RETMR_R0_SHFT             0x6

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_HALF_CYCLE_R0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_FULL_CYCLE_R0_BMSK 0x0000001c
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_FULL_CYCLE_R0_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_4_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_ADDR(x)               (x+0x00000518)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_PHYS(x)               (x+0x00000518)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_RETMR_R1_BMSK     0xc0000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_RETMR_R1_SHFT           0x1e

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_HALF_CYCLE_R1_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_FULL_CYCLE_R1_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_FULL_CYCLE_R1_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_RETMR_R1_BMSK      0x00c00000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_RETMR_R1_SHFT            0x16

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_HALF_CYCLE_R1_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_FULL_CYCLE_R1_BMSK 0x001c0000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_FULL_CYCLE_R1_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_RETMR_R0_BMSK     0x0000c000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_RETMR_R0_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_HALF_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_FULL_CYCLE_R0_BMSK 0x00001c00
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_FULL_CYCLE_R0_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_RETMR_R0_BMSK      0x000000c0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_RETMR_R0_SHFT             0x6

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_HALF_CYCLE_R0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_FULL_CYCLE_R0_BMSK 0x0000001c
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_FULL_CYCLE_R0_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_5_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_ADDR(x)               (x+0x0000051c)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_PHYS(x)               (x+0x0000051c)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_RETMR_R1_BMSK     0xc0000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_RETMR_R1_SHFT           0x1e

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_HALF_CYCLE_R1_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_FULL_CYCLE_R1_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_FULL_CYCLE_R1_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_RETMR_R1_BMSK      0x00c00000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_RETMR_R1_SHFT            0x16

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_HALF_CYCLE_R1_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_FULL_CYCLE_R1_BMSK 0x001c0000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_FULL_CYCLE_R1_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_RETMR_R0_BMSK     0x0000c000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_RETMR_R0_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_HALF_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_FULL_CYCLE_R0_BMSK 0x00001c00
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_FULL_CYCLE_R0_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_RETMR_R0_BMSK      0x000000c0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_RETMR_R0_SHFT             0x6

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_HALF_CYCLE_R0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_FULL_CYCLE_R0_BMSK 0x0000001c
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_FULL_CYCLE_R0_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_6_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_WRLVLEXT_CTL_7_CFG ////

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_ADDR(x)               (x+0x00000520)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_PHYS(x)               (x+0x00000520)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_RETMR_R1_BMSK     0xc0000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_RETMR_R1_SHFT           0x1e

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_HALF_CYCLE_R1_BMSK 0x20000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_HALF_CYCLE_R1_SHFT       0x1d

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_FULL_CYCLE_R1_BMSK 0x1c000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_FULL_CYCLE_R1_SHFT       0x1a

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_STRUCT_HALF_CYCLE_R1_BMSK 0x03000000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_STRUCT_HALF_CYCLE_R1_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_RETMR_R1_BMSK      0x00c00000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_RETMR_R1_SHFT            0x16

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_HALF_CYCLE_R1_BMSK 0x00200000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_HALF_CYCLE_R1_SHFT       0x15

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_FULL_CYCLE_R1_BMSK 0x001c0000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_FULL_CYCLE_R1_SHFT       0x12

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_STRUCT_HALF_CYCLE_R1_BMSK 0x00030000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_STRUCT_HALF_CYCLE_R1_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_RETMR_R0_BMSK     0x0000c000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_RETMR_R0_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_HALF_CYCLE_R0_BMSK 0x00002000
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_HALF_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_FULL_CYCLE_R0_BMSK 0x00001c00
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_FULL_CYCLE_R0_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_STRUCT_HALF_CYCLE_R0_BMSK 0x00000300
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQS_STRUCT_HALF_CYCLE_R0_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_RETMR_R0_BMSK      0x000000c0
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_RETMR_R0_SHFT             0x6

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_HALF_CYCLE_R0_BMSK 0x00000020
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_HALF_CYCLE_R0_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_FULL_CYCLE_R0_BMSK 0x0000001c
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_FULL_CYCLE_R0_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_STRUCT_HALF_CYCLE_R0_BMSK 0x00000003
#define HWIO_DDR_PHY_DDRPHY_WRLVLEXT_CTL_7_CFG_DQ_STRUCT_HALF_CYCLE_R0_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_ADDR(x)           (x+0x00000524)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_PHYS(x)           (x+0x00000524)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RMSK              0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_RETMR_R0_BMSK 0x00060000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_RETMR_R0_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_FULL_CYCLE_R0_BMSK 0x0000e000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_FULL_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00001800
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_RETMR_R1_BMSK 0x00000600
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_RETMR_R1_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_FULL_CYCLE_R1_BMSK 0x000000e0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_FULL_CYCLE_R1_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_LPDDR4_MODE_BMSK  0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_LPDDR4_MODE_SHFT         0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_0_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_ADDR(x)           (x+0x00000528)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_PHYS(x)           (x+0x00000528)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RMSK              0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_RETMR_R0_BMSK 0x00060000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_RETMR_R0_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_FULL_CYCLE_R0_BMSK 0x0000e000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_FULL_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00001800
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_RETMR_R1_BMSK 0x00000600
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_RETMR_R1_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_FULL_CYCLE_R1_BMSK 0x000000e0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_FULL_CYCLE_R1_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_LPDDR4_MODE_BMSK  0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_LPDDR4_MODE_SHFT         0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_1_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_ADDR(x)           (x+0x0000052c)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_PHYS(x)           (x+0x0000052c)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RMSK              0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_RETMR_R0_BMSK 0x00060000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_RETMR_R0_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_FULL_CYCLE_R0_BMSK 0x0000e000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_FULL_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00001800
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_RETMR_R1_BMSK 0x00000600
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_RETMR_R1_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_FULL_CYCLE_R1_BMSK 0x000000e0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_FULL_CYCLE_R1_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_LPDDR4_MODE_BMSK  0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_LPDDR4_MODE_SHFT         0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_2_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_3_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_ADDR(x)           (x+0x00000530)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_PHYS(x)           (x+0x00000530)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RMSK              0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_RETMR_R0_BMSK 0x00060000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_RETMR_R0_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_FULL_CYCLE_R0_BMSK 0x0000e000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_FULL_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00001800
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_RETMR_R1_BMSK 0x00000600
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_RETMR_R1_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_FULL_CYCLE_R1_BMSK 0x000000e0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_FULL_CYCLE_R1_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_LPDDR4_MODE_BMSK  0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_LPDDR4_MODE_SHFT         0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_3_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_4_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_ADDR(x)           (x+0x00000534)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_PHYS(x)           (x+0x00000534)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RMSK              0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_RETMR_R0_BMSK 0x00060000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_RETMR_R0_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_FULL_CYCLE_R0_BMSK 0x0000e000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_FULL_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00001800
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_RETMR_R1_BMSK 0x00000600
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_RETMR_R1_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_FULL_CYCLE_R1_BMSK 0x000000e0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_FULL_CYCLE_R1_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_LPDDR4_MODE_BMSK  0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_LPDDR4_MODE_SHFT         0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_4_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_5_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_ADDR(x)           (x+0x00000538)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_PHYS(x)           (x+0x00000538)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RMSK              0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_RETMR_R0_BMSK 0x00060000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_RETMR_R0_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_FULL_CYCLE_R0_BMSK 0x0000e000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_FULL_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00001800
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_RETMR_R1_BMSK 0x00000600
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_RETMR_R1_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_FULL_CYCLE_R1_BMSK 0x000000e0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_FULL_CYCLE_R1_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_LPDDR4_MODE_BMSK  0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_LPDDR4_MODE_SHFT         0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_5_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_6_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_ADDR(x)           (x+0x0000053c)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_PHYS(x)           (x+0x0000053c)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RMSK              0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_RETMR_R0_BMSK 0x00060000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_RETMR_R0_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_FULL_CYCLE_R0_BMSK 0x0000e000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_FULL_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00001800
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_RETMR_R1_BMSK 0x00000600
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_RETMR_R1_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_FULL_CYCLE_R1_BMSK 0x000000e0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_FULL_CYCLE_R1_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_LPDDR4_MODE_BMSK  0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_LPDDR4_MODE_SHFT         0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_6_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_RCWPREAMBEXT_TOP_7_CFG ////

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_ADDR(x)           (x+0x00000540)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_PHYS(x)           (x+0x00000540)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RMSK              0x0007ffff
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_RETMR_R0_BMSK 0x00060000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_RETMR_R0_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_HALF_CYCLE_R0_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_HALF_CYCLE_R0_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_FULL_CYCLE_R0_BMSK 0x0000e000
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_FULL_CYCLE_R0_SHFT        0xd

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_BMSK 0x00001800
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R0_SHFT        0xb

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_RETMR_R1_BMSK 0x00000600
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_RETMR_R1_SHFT        0x9

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_HALF_CYCLE_R1_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_HALF_CYCLE_R1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_FULL_CYCLE_R1_BMSK 0x000000e0
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_FULL_CYCLE_R1_SHFT        0x5

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_BMSK 0x00000018
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RD_EN_IST_STRUCT_HALF_CYCLE_R1_SHFT        0x3

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_PREAMBLE_MASK_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_PREAMBLE_MASK_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_LPDDR4_MODE_BMSK  0x00000002
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_LPDDR4_MODE_SHFT         0x1

#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RCW_COARSE_CTL_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_RCWPREAMBEXT_TOP_7_CFG_RCW_COARSE_CTL_SHFT        0x0

//// Register DDRPHY_BISC_DQS2DQ_OFFSET_STA ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_ADDR(x)           (x+0x00000550)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_PHYS(x)           (x+0x00000550)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_RMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_DQS2DQ_ERROR_OFFSET_BMSK 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_OFFSET_STA_DQS2DQ_ERROR_OFFSET_SHFT        0x0

//// Register DDRPHY_BISC_DQS2DQ_0_MIN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_ADDR(x)            (x+0x00000554)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_PHYS(x)            (x+0x00000554)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MIN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_1_MIN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_ADDR(x)            (x+0x00000558)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_PHYS(x)            (x+0x00000558)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MIN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_2_MIN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_ADDR(x)            (x+0x0000055c)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_PHYS(x)            (x+0x0000055c)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MIN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_3_MIN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_ADDR(x)            (x+0x00000560)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_PHYS(x)            (x+0x00000560)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MIN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_4_MIN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_ADDR(x)            (x+0x00000564)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_PHYS(x)            (x+0x00000564)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MIN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_5_MIN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_ADDR(x)            (x+0x00000568)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_PHYS(x)            (x+0x00000568)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MIN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_6_MIN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_ADDR(x)            (x+0x0000056c)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_PHYS(x)            (x+0x0000056c)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MIN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_7_MIN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_ADDR(x)            (x+0x00000570)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_PHYS(x)            (x+0x00000570)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MIN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_0_MAX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_ADDR(x)            (x+0x00000574)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_PHYS(x)            (x+0x00000574)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_MAX_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_1_MAX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_ADDR(x)            (x+0x00000578)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_PHYS(x)            (x+0x00000578)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_MAX_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_2_MAX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_ADDR(x)            (x+0x0000057c)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_PHYS(x)            (x+0x0000057c)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_MAX_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_3_MAX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_ADDR(x)            (x+0x00000580)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_PHYS(x)            (x+0x00000580)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_MAX_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_4_MAX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_ADDR(x)            (x+0x00000584)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_PHYS(x)            (x+0x00000584)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_4_MAX_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_5_MAX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_ADDR(x)            (x+0x00000588)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_PHYS(x)            (x+0x00000588)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_5_MAX_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_6_MAX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_ADDR(x)            (x+0x0000058c)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_PHYS(x)            (x+0x0000058c)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_6_MAX_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_7_MAX_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_ADDR(x)            (x+0x00000590)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_PHYS(x)            (x+0x00000590)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_7_MAX_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_0_CEN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_ADDR(x)            (x+0x00000594)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_PHYS(x)            (x+0x00000594)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_0_CEN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_1_CEN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_ADDR(x)            (x+0x00000598)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_PHYS(x)            (x+0x00000598)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_1_CEN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_2_CEN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_ADDR(x)            (x+0x0000059c)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_PHYS(x)            (x+0x0000059c)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_2_CEN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_3_CEN_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_ADDR(x)            (x+0x000005a0)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_PHYS(x)            (x+0x000005a0)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_3_CEN_CFG_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_MIN_STA ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_ADDR(x)              (x+0x000005a4)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_PHYS(x)              (x+0x000005a4)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_MIN_CDC_VALUE_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MIN_STA_MIN_CDC_VALUE_SHFT          0x0

//// Register DDRPHY_BISC_DQS2DQ_MAX_STA ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_ADDR(x)              (x+0x000005a8)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_PHYS(x)              (x+0x000005a8)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_RMSK                 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_SHFT                          0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_IN(x)                \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_INM(x, mask)         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_OUT(x, val)          \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_OUTM(x, mask, val)   \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_MAX_CDC_VALUE_BMSK   0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MAX_STA_MAX_CDC_VALUE_SHFT          0x0

//// Register DDRPHY_BISC_DQS2DQ_MINMAX_MC ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_ADDR(x)            (x+0x000005ac)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_PHYS(x)            (x+0x000005ac)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_RMSK               0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_CTL_BMSK           0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_MINMAX_MC_CTL_SHFT                  0x0

//// Register DDRPHY_BISC_DQS2DQ_CEN_MC ////

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_ADDR(x)               (x+0x000005b0)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_PHYS(x)               (x+0x000005b0)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_RMSK                  0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_SHFT                           0
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_IN(x)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_OUT(x, val)           \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_CTL_BMSK              0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_DQS2DQ_CEN_MC_CTL_SHFT                     0x0

//// Register DDRPHY_BISC_TRAINING_STA ////

#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_ADDR(x)                (x+0x000005b4)
#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_PHYS(x)                (x+0x000005b4)
#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_RMSK                   0x0001ffff
#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_SHFT                            0
#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_IN(x)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_INM(x, mask)           \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_OUT(x, val)            \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_OUTM(x, mask, val)     \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_RCW_MONITOR_BMSK       0x00010000
#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_RCW_MONITOR_SHFT             0x10

#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_TRAINING_STATUS_BMSK   0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_BISC_TRAINING_STA_TRAINING_STATUS_SHFT          0x0

//// Register DDRPHY_BISC_CDC_MIN_STA ////

#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_ADDR(x)                 (x+0x000005b8)
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_PHYS(x)                 (x+0x000005b8)
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_RMSK                    0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_CDC_MIN_PASSING_R0R1_BMSK 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MIN_STA_CDC_MIN_PASSING_R0R1_SHFT        0x0

//// Register DDRPHY_BISC_CDC_MAX_STA ////

#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_ADDR(x)                 (x+0x000005bc)
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_PHYS(x)                 (x+0x000005bc)
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_RMSK                    0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_CDC_MAX_PASSING_R0R1_BMSK 0xffffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_CDC_MAX_STA_CDC_MAX_PASSING_R0R1_SHFT        0x0

//// Register DDRPHY_BISC_MIN_MAX_STA ////

#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_ADDR(x)                 (x+0x000005c0)
#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_PHYS(x)                 (x+0x000005c0)
#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_RMSK                    0x00000007
#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_BISC_MIN_MAX_BOTH_FAIL_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_BISC_MIN_MAX_BOTH_FAIL_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_BISC_MAX_EYE_FAIL_BMSK  0x00000002
#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_BISC_MAX_EYE_FAIL_SHFT         0x1

#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_BISC_MIN_EYE_FAIL_BMSK  0x00000001
#define HWIO_DDR_PHY_DDRPHY_BISC_MIN_MAX_STA_BISC_MIN_EYE_FAIL_SHFT         0x0

//// Register DDRPHY_BISC_CTRL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_ADDR(x)                    (x+0x000005c4)
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_PHYS(x)                    (x+0x000005c4)
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_RMSK                       0x3fffffff
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_SHFT                                0
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_IN(x)                      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_OUT(x, val)                \
	out_dword( HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_BISC_CLK_EN_BMSK           0x20000000
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_BISC_CLK_EN_SHFT                 0x1d

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_DISABLE_POST_TRAIN_CDC_BMSK 0x10000000
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_DISABLE_POST_TRAIN_CDC_SHFT       0x1c

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_MC_CENTRIC_UPD_BMSK        0x08000000
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_MC_CENTRIC_UPD_SHFT              0x1b

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_MC_CENTRIC_TRAIN_BMSK      0x04000000
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_MC_CENTRIC_TRAIN_SHFT            0x1a

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_LOAD_REF_CDC_VAL_BMSK      0x02000000
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_LOAD_REF_CDC_VAL_SHFT            0x19

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_CDC_UPD_SRC_SEL_BMSK       0x01000000
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_CDC_UPD_SRC_SEL_SHFT             0x18

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_WREN_PULSE_EXTENTION_BMSK  0x00e00000
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_WREN_PULSE_EXTENTION_SHFT        0x15

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_PERIODIC_TR_ABORT_BMSK     0x00100000
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_PERIODIC_TR_ABORT_SHFT           0x14

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_FINE_CNT_INCR_OFFSET_BMSK  0x000f8000
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_FINE_CNT_INCR_OFFSET_SHFT         0xf

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_COARSE_CNT_INCR_OFFSET_BMSK 0x00007c00
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_COARSE_CNT_INCR_OFFSET_SHFT        0xa

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_BISC_DISABLE_BMSK          0x00000200
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_BISC_DISABLE_SHFT                 0x9

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_RANK_ID_BMSK               0x00000100
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_RANK_ID_SHFT                      0x8

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_SEQ_EPISODES_BMSK          0x000000f8
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_SEQ_EPISODES_SHFT                 0x3

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_DQS2DQ_PERIODIC_TRAINING_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_DQS2DQ_PERIODIC_TRAINING_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_START_WITH_MAX_BMSK        0x00000002
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_START_WITH_MAX_SHFT               0x1

#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_START_WITH_MIN_BMSK        0x00000001
#define HWIO_DDR_PHY_DDRPHY_BISC_CTRL_CFG_START_WITH_MIN_SHFT               0x0

//// Register DDRPHY_BIST_WRLVL_CTRL_0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_ADDR(x)            (x+0x000005c8)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_PHYS(x)            (x+0x000005c8)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_RMSK               0x00000007
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_SHFT                        0
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_IN(x)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_INM(x, mask)       \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_OUT(x, val)        \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_PULSE_RATIO_2_BMSK 0x00000004
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_PULSE_RATIO_2_SHFT        0x2

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_PULSE_WIDTH_BMSK 0x00000002
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_PULSE_WIDTH_SHFT        0x1

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_TRAINING_MODE_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_CTRL_0_CFG_WRLVL_TRAINING_MODE_SHFT        0x0

//// Register DDRPHY_BIST_WRLVL_TRIGGER_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_ADDR(x)           (x+0x000005cc)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_PHYS(x)           (x+0x000005cc)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_RMSK              0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_SHFT                       0
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_IN(x)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_OUT(x, val)       \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_WRLVL_PULSE_SEND_BMSK 0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_WRLVL_TRIGGER_CFG_WRLVL_PULSE_SEND_SHFT        0x0

//// Register DDRPHY_UPDATE_INTF_CFG ////

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_ADDR(x)                  (x+0x000005d0)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_PHYS(x)                  (x+0x000005d0)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_RMSK                     0x0003ffff
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_CGC_BYPASS_MUX_IN_BMSK 0x00020000
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_CGC_BYPASS_MUX_IN_SHFT       0x11

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_CGC_BYPASS_MUX_SEL_BMSK 0x00010000
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_UPDATE_CGC_BYPASS_MUX_SEL_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_STATUS_CGC_ENABLE_BMSK   0x00008000
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_STATUS_CGC_ENABLE_SHFT          0xf

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_CLEAR_STATUS_BMSK        0x00004000
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_CLEAR_STATUS_SHFT               0xe

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_MSTR_PHY_BMSK            0x00002000
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_MSTR_PHY_SHFT                   0xd

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_USE_CSR_TYP_BMSK         0x00001000
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_USE_CSR_TYP_SHFT                0xc

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_PHY_ACK_BMSK             0x00000800
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_PHY_ACK_SHFT                    0xb

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_PHY_REQ_BMSK             0x00000400
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_PHY_REQ_SHFT                    0xa

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_MC_ACK_BMSK              0x00000200
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_MC_ACK_SHFT                     0x9

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_MC_REQ_BMSK              0x00000100
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_MC_REQ_SHFT                     0x8

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_PHY_CTRL_UPD_TYP_BMSK    0x000000f0
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_PHY_CTRL_UPD_TYP_SHFT           0x4

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_MC_CTRL_UPD_TYP_BMSK     0x0000000f
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_CFG_MC_CTRL_UPD_TYP_SHFT            0x0

//// Register DDRPHY_UPDATE_INTF_TYP_MSK_CFG ////

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_ADDR(x)          (x+0x000005d4)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_PHYS(x)          (x+0x000005d4)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_RMSK             0xffffffff
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_SHFT                      0
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_IN(x)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_INM(x, mask)     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_OUT(x, val)      \
	out_dword( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_MC_PHY_TYP_MSK_BMSK 0xffff0000
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_MC_PHY_TYP_MSK_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_PHY_MC_TYP_MSK_BMSK 0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_TYP_MSK_CFG_PHY_MC_TYP_MSK_SHFT        0x0

//// Register DDRPHY_UPDATE_INTF_STA ////

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ADDR(x)                  (x+0x000005d8)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_PHYS(x)                  (x+0x000005d8)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_RMSK                     0x000000ff
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_SHFT                              0
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_IN(x)                    \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_OUT(x, val)              \
	out_dword( HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_PHYUPD_TYPE_BMSK         0x000000f0
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_PHYUPD_TYPE_SHFT                0x4

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_PHY_CTRLUPD_ACK_BMSK     0x00000008
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_PHY_CTRLUPD_ACK_SHFT            0x3

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_MC_CTRLUPD_REQ_BMSK      0x00000004
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_MC_CTRLUPD_REQ_SHFT             0x2

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_MC_PHYUPD_ACK_BMSK       0x00000002
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_MC_PHYUPD_ACK_SHFT              0x1

#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_PHY_PHYUPD_REQ_BMSK      0x00000001
#define HWIO_DDR_PHY_DDRPHY_UPDATE_INTF_STA_PHY_PHYUPD_REQ_SHFT             0x0

//// Register DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR(x)        (x+0x000005dc)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_PHYS(x)        (x+0x000005dc)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_PWRS_0_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_0_HI2_CFG_PWRS_0_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_ADDR(x)        (x+0x000005e0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_PHYS(x)        (x+0x000005e0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_PWRS_1_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_0_PWRS_1_HI2_CFG_PWRS_1_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR(x)        (x+0x000005e4)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_PHYS(x)        (x+0x000005e4)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_PWRS_0_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_0_HI2_CFG_PWRS_0_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_ADDR(x)        (x+0x000005e8)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_PHYS(x)        (x+0x000005e8)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_PWRS_1_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_1_PWRS_1_HI2_CFG_PWRS_1_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR(x)        (x+0x000005ec)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_PHYS(x)        (x+0x000005ec)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_PWRS_0_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_0_HI2_CFG_PWRS_0_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_ADDR(x)        (x+0x000005f0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_PHYS(x)        (x+0x000005f0)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_PWRS_1_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_2_PWRS_1_HI2_CFG_PWRS_1_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR(x)        (x+0x000005f4)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_PHYS(x)        (x+0x000005f4)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_PWRS_0_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_0_HI2_CFG_PWRS_0_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_ADDR(x)        (x+0x000005f8)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_PHYS(x)        (x+0x000005f8)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_PWRS_1_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_3_PWRS_1_HI2_CFG_PWRS_1_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR(x)        (x+0x000005fc)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_PHYS(x)        (x+0x000005fc)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_PWRS_0_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_0_HI2_CFG_PWRS_0_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_ADDR(x)        (x+0x00000600)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_PHYS(x)        (x+0x00000600)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_PWRS_1_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_4_PWRS_1_HI2_CFG_PWRS_1_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR(x)        (x+0x00000604)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_PHYS(x)        (x+0x00000604)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_PWRS_0_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_0_HI2_CFG_PWRS_0_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_ADDR(x)        (x+0x00000608)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_PHYS(x)        (x+0x00000608)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_PWRS_1_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_5_PWRS_1_HI2_CFG_PWRS_1_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR(x)        (x+0x0000060c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_PHYS(x)        (x+0x0000060c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_PWRS_0_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_0_HI2_CFG_PWRS_0_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_ADDR(x)        (x+0x00000610)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_PHYS(x)        (x+0x00000610)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_PWRS_1_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_6_PWRS_1_HI2_CFG_PWRS_1_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR(x)        (x+0x00000614)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_PHYS(x)        (x+0x00000614)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_PWRS_0_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_0_HI2_CFG_PWRS_0_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_ADDR(x)        (x+0x00000618)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_PHYS(x)        (x+0x00000618)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_RMSK           0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_SHFT                    0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_IN(x)          \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_INM(x, mask)   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_OUT(x, val)    \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_PWRS_1_BMSK    0x00000fff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_7_PWRS_1_HI2_CFG_PWRS_1_SHFT           0x0

//// Register DDRPHY_FPM_PRFS_HI_LUT0_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_ADDR(x)             (x+0x0000061c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_PHYS(x)             (x+0x0000061c)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS3_BMSK 0xff000000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS3_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS2_BMSK 0x00ff0000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS2_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS1_BMSK 0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS1_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS0_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT0_CFG_MIN_TRGT_PER_HI_PRFS0_SHFT        0x0

//// Register DDRPHY_FPM_PRFS_HI_LUT1_CFG ////

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_ADDR(x)             (x+0x00000620)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_PHYS(x)             (x+0x00000620)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_RMSK                0xffffffff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_SHFT                         0
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_IN(x)               \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_INM(x, mask)        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_OUT(x, val)         \
	out_dword( HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_OUTM(x, mask, val)  \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS7_BMSK 0xff000000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS7_SHFT       0x18

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS6_BMSK 0x00ff0000
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS6_SHFT       0x10

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS5_BMSK 0x0000ff00
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS5_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS4_BMSK 0x000000ff
#define HWIO_DDR_PHY_DDRPHY_FPM_PRFS_HI_LUT1_CFG_MIN_TRGT_PER_HI_PRFS4_SHFT        0x0

//// Register DDRPHY_PCCLL_ADDR_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_ADDR(x)                   (x+0x00000630)
#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_PHYS(x)                   (x+0x00000630)
#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_RMSK                      0xffffffff
#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_SHFT                               0
#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_IN(x)                     \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_OUT(x, val)               \
	out_dword( HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_LL_ADDR_1_BMSK            0xffff0000
#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_LL_ADDR_1_SHFT                  0x10

#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_LL_ADDR_0_BMSK            0x0000ffff
#define HWIO_DDR_PHY_DDRPHY_PCCLL_ADDR_CFG_LL_ADDR_0_SHFT                   0x0

//// Register DDRPHY_PCC_PC_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_ADDR(x)                       (x+0x00000634)
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_PHYS(x)                       (x+0x00000634)
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_RMSK                          0x0003ffff
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SHFT                                   0
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_IN(x)                         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_OUT(x, val)                   \
	out_dword( HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_BMSK        0x00020000
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_SHFT              0x11

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_EN_BMSK     0x00010000
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_PRE_CLAMP_N_EN_SHFT           0x10

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_CPR_SENSOR_BYPASS_BMSK        0x00008000
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_CPR_SENSOR_BYPASS_SHFT               0xf

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_PHY_CSR_CHAIN_BYPASS_BMSK     0x00004000
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_PHY_CSR_CHAIN_BYPASS_SHFT            0xe

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PCC_XO_CLKON_BMSK          0x00002000
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PCC_XO_CLKON_SHFT                 0xd

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PCC_XO_CLKON_EN_BMSK       0x00001000
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PCC_XO_CLKON_EN_SHFT              0xc

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_CGC_CLK_EN_BMSK            0x00000800
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_CGC_CLK_EN_SHFT                   0xb

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_CGC_EN_BMSK                0x00000400
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_CGC_EN_SHFT                       0xa

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_ASYNC_RST_BMSK          0x00000200
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_ASYNC_RST_SHFT                 0x9

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_ASYNC_RST_EN_BMSK       0x00000100
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_ASYNC_RST_EN_SHFT              0x8

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_FREEZE_IO_BMSK          0x00000080
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_FREEZE_IO_SHFT                 0x7

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_FREEZE_IO_EN_BMSK       0x00000040
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_FREEZE_IO_EN_SHFT              0x6

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_CLAMP_N_BMSK            0x00000020
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_CLAMP_N_SHFT                   0x5

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_CLAMP_N_EN_BMSK         0x00000010
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_CLAMP_N_EN_SHFT                0x4

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_REQ_TYPE_BMSK           0x0000000c
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_REQ_TYPE_SHFT                  0x2

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_REQ_BMSK                0x00000002
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_REQ_SHFT                       0x1

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_REQ_EN_BMSK             0x00000001
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_CFG_SW_PC_REQ_EN_SHFT                    0x0

//// Register DDRPHY_PCC_LL_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_ADDR(x)                       (x+0x00000638)
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_PHYS(x)                       (x+0x00000638)
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_RMSK                          0x0000013f
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_SHFT                                   0
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_IN(x)                         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_OUT(x, val)                   \
	out_dword( HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_LL_IDX_RST_BMSK               0x00000100
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_LL_IDX_RST_SHFT                      0x8

#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_LL_IDX_BMSK                   0x0000003f
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_CFG_LL_IDX_SHFT                          0x0

//// Register DDRPHY_PCC_MEM_CFG ////

#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_ADDR(x)                      (x+0x0000063c)
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_PHYS(x)                      (x+0x0000063c)
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_RMSK                         0x000011ff
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_MEM_IDX_RST_BMSK             0x00001000
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_MEM_IDX_RST_SHFT                    0xc

#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_MEM_IDX_BMSK                 0x000001ff
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_CFG_MEM_IDX_SHFT                        0x0

//// Register DDRPHY_PCC_PC_STA ////

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_ADDR(x)                       (x+0x00000640)
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PHYS(x)                       (x+0x00000640)
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_RMSK                          0x00001ff7
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_SHFT                                   0
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_IN(x)                         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_OUT(x, val)                   \
	out_dword( HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_CBC_SLEEP_CLK_ON_BMSK         0x00001000
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_CBC_SLEEP_CLK_ON_SHFT                0xc

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_CBC_XO_CLK_ON_BMSK            0x00000800
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_CBC_XO_CLK_ON_SHFT                   0xb

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_PRE_CLAMP_N_BMSK           0x00000400
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_PRE_CLAMP_N_SHFT                  0xa

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_CLAMP_N_BMSK               0x00000200
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_CLAMP_N_SHFT                      0x9

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_FREEZE_IO_BMSK             0x00000100
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_FREEZE_IO_SHFT                    0x8

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_FSM_STATE_BMSK             0x000000f0
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_FSM_STATE_SHFT                    0x4

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_FSM_BUSY_BMSK              0x00000004
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_FSM_BUSY_SHFT                     0x2

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_ACK_BMSK                   0x00000002
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_ACK_SHFT                          0x1

#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_REQ_BMSK                   0x00000001
#define HWIO_DDR_PHY_DDRPHY_PCC_PC_STA_PC_REQ_SHFT                          0x0

//// Register DDRPHY_PCC_LL_STA ////

#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_ADDR(x)                       (x+0x00000644)
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_PHYS(x)                       (x+0x00000644)
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_RMSK                          0xffff3f3f
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_SHFT                                   0
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_IN(x)                         \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_OUT(x, val)                   \
	out_dword( HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_PC_LL_ADDR_RD_BMSK            0xffff0000
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_PC_LL_ADDR_RD_SHFT                  0x10

#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_PC_LL_INDEX_WR_BMSK           0x00003f00
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_PC_LL_INDEX_WR_SHFT                  0x8

#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_PC_LL_INDEX_RD_BMSK           0x0000003f
#define HWIO_DDR_PHY_DDRPHY_PCC_LL_STA_PC_LL_INDEX_RD_SHFT                  0x0

//// Register DDRPHY_PCC_MEM_STA ////

#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_ADDR(x)                      (x+0x00000648)
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_PHYS(x)                      (x+0x00000648)
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_RMSK                         0x000001ff
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_MEM_INDEX_WR_BMSK            0x000001ff
#define HWIO_DDR_PHY_DDRPHY_PCC_MEM_STA_MEM_INDEX_WR_SHFT                   0x0

//// Register DDRPHY_PCC_ERR_STA ////

#define HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_ADDR(x)                      (x+0x0000064c)
#define HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_PHYS(x)                      (x+0x0000064c)
#define HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_RMSK                         0x00000001
#define HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_SHFT                                  0
#define HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_IN(x)                        \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_ADDR(x), HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_RMSK)
#define HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_INM(x, mask)                 \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_OUT(x, val)                  \
	out_dword( HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_OUTM(x, mask, val)           \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_LL_EMPTY_BMSK                0x00000001
#define HWIO_DDR_PHY_DDRPHY_PCC_ERR_STA_LL_EMPTY_SHFT                       0x0

//// Register DDRPHY_BIST_TOP_CGC_CFG ////

#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_ADDR(x)                 (x+0x00000650)
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_PHYS(x)                 (x+0x00000650)
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_RMSK                    0x00000111
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_SHFT                             0
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_IN(x)                   \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_ADDR(x), HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_RMSK)
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_ADDR(x), mask) 
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_OUT(x, val)             \
	out_dword( HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_ADDR(x), val)
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_ADDR(x), mask, val, HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_BIST_TOP_CGC_BYPASS_MUX_IN_BMSK 0x00000100
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_BIST_TOP_CGC_BYPASS_MUX_IN_SHFT        0x8

#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_BIST_TOP_CGC_BYPASS_MUX_SEL_BMSK 0x00000010
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_BIST_TOP_CGC_BYPASS_MUX_SEL_SHFT        0x4

#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_BIST_TOP_CGC_EN_BMSK    0x00000001
#define HWIO_DDR_PHY_DDRPHY_BIST_TOP_CGC_CFG_BIST_TOP_CGC_EN_SHFT           0x0



///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_SS_REGS
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register HW_VERSION ////

#define HWIO_DDR_SS_REGS_HW_VERSION_ADDR(x)                          (x+0x00000000)
#define HWIO_DDR_SS_REGS_HW_VERSION_PHYS(x)                          (x+0x00000000)
#define HWIO_DDR_SS_REGS_HW_VERSION_RMSK                             0xffffffff
#define HWIO_DDR_SS_REGS_HW_VERSION_SHFT                                      0
#define HWIO_DDR_SS_REGS_HW_VERSION_IN(x)                            \
	in_dword_masked ( HWIO_DDR_SS_REGS_HW_VERSION_ADDR(x), HWIO_DDR_SS_REGS_HW_VERSION_RMSK)
#define HWIO_DDR_SS_REGS_HW_VERSION_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_HW_VERSION_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_HW_VERSION_OUT(x, val)                      \
	out_dword( HWIO_DDR_SS_REGS_HW_VERSION_ADDR(x), val)
#define HWIO_DDR_SS_REGS_HW_VERSION_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_HW_VERSION_ADDR(x), mask, val, HWIO_DDR_SS_REGS_HW_VERSION_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_HW_VERSION_MAJOR_BMSK                       0xff000000
#define HWIO_DDR_SS_REGS_HW_VERSION_MAJOR_SHFT                             0x18

#define HWIO_DDR_SS_REGS_HW_VERSION_MAJOR1_BMSK                      0x00ff0000
#define HWIO_DDR_SS_REGS_HW_VERSION_MAJOR1_SHFT                            0x10

#define HWIO_DDR_SS_REGS_HW_VERSION_MINOR_BMSK                       0x0000ff00
#define HWIO_DDR_SS_REGS_HW_VERSION_MINOR_SHFT                              0x8

#define HWIO_DDR_SS_REGS_HW_VERSION_STEP_BMSK                        0x000000ff
#define HWIO_DDR_SS_REGS_HW_VERSION_STEP_SHFT                               0x0

//// Register RESET_CTRL ////

#define HWIO_DDR_SS_REGS_RESET_CTRL_ADDR(x)                          (x+0x00000004)
#define HWIO_DDR_SS_REGS_RESET_CTRL_PHYS(x)                          (x+0x00000004)
#define HWIO_DDR_SS_REGS_RESET_CTRL_RMSK                             0x00000003
#define HWIO_DDR_SS_REGS_RESET_CTRL_SHFT                                      0
#define HWIO_DDR_SS_REGS_RESET_CTRL_IN(x)                            \
	in_dword_masked ( HWIO_DDR_SS_REGS_RESET_CTRL_ADDR(x), HWIO_DDR_SS_REGS_RESET_CTRL_RMSK)
#define HWIO_DDR_SS_REGS_RESET_CTRL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_RESET_CTRL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_RESET_CTRL_OUT(x, val)                      \
	out_dword( HWIO_DDR_SS_REGS_RESET_CTRL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_RESET_CTRL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_RESET_CTRL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_RESET_CTRL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_SEL_BMSK                   0x00000002
#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_SEL_SHFT                          0x1
#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_SEL_SELECT_DDRSS_RESET_FVAL       0x0u
#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_SEL_SELECT_BIMC_RESET_FVAL       0x1u

#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_MASK_BMSK                  0x00000001
#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_MASK_SHFT                         0x0
#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_MASK_UNMASK_RESET_FVAL           0x0u
#define HWIO_DDR_SS_REGS_RESET_CTRL_RESET_MASK_MASK_RESET_FVAL             0x1u

//// Register RESET_CMD ////

#define HWIO_DDR_SS_REGS_RESET_CMD_ADDR(x)                           (x+0x00000008)
#define HWIO_DDR_SS_REGS_RESET_CMD_PHYS(x)                           (x+0x00000008)
#define HWIO_DDR_SS_REGS_RESET_CMD_RMSK                              0x00000001
#define HWIO_DDR_SS_REGS_RESET_CMD_SHFT                                       0
#define HWIO_DDR_SS_REGS_RESET_CMD_IN(x)                             \
	in_dword_masked ( HWIO_DDR_SS_REGS_RESET_CMD_ADDR(x), HWIO_DDR_SS_REGS_RESET_CMD_RMSK)
#define HWIO_DDR_SS_REGS_RESET_CMD_INM(x, mask)                      \
	in_dword_masked ( HWIO_DDR_SS_REGS_RESET_CMD_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_RESET_CMD_OUT(x, val)                       \
	out_dword( HWIO_DDR_SS_REGS_RESET_CMD_ADDR(x), val)
#define HWIO_DDR_SS_REGS_RESET_CMD_OUTM(x, mask, val)                \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_RESET_CMD_ADDR(x), mask, val, HWIO_DDR_SS_REGS_RESET_CMD_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_RESET_CMD_RESET_N_BMSK                      0x00000001
#define HWIO_DDR_SS_REGS_RESET_CMD_RESET_N_SHFT                             0x0
#define HWIO_DDR_SS_REGS_RESET_CMD_RESET_N_RESET_ENABLED_FVAL              0x0u
#define HWIO_DDR_SS_REGS_RESET_CMD_RESET_N_RESET_DISABLED_FVAL             0x1u

//// Register DDRPHY_SEL ////

#define HWIO_DDR_SS_REGS_DDRPHY_SEL_ADDR(x)                          (x+0x0000000c)
#define HWIO_DDR_SS_REGS_DDRPHY_SEL_PHYS(x)                          (x+0x0000000c)
#define HWIO_DDR_SS_REGS_DDRPHY_SEL_RMSK                             0x0000001f
#define HWIO_DDR_SS_REGS_DDRPHY_SEL_SHFT                                      0
#define HWIO_DDR_SS_REGS_DDRPHY_SEL_IN(x)                            \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRPHY_SEL_ADDR(x), HWIO_DDR_SS_REGS_DDRPHY_SEL_RMSK)
#define HWIO_DDR_SS_REGS_DDRPHY_SEL_INM(x, mask)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRPHY_SEL_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRPHY_SEL_OUT(x, val)                      \
	out_dword( HWIO_DDR_SS_REGS_DDRPHY_SEL_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRPHY_SEL_OUTM(x, mask, val)               \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRPHY_SEL_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRPHY_SEL_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRPHY_SEL_TGU_INTR_SEL_BMSK                0x00000010
#define HWIO_DDR_SS_REGS_DDRPHY_SEL_TGU_INTR_SEL_SHFT                       0x4

#define HWIO_DDR_SS_REGS_DDRPHY_SEL_CH_SEL_BMSK                      0x00000008
#define HWIO_DDR_SS_REGS_DDRPHY_SEL_CH_SEL_SHFT                             0x3

#define HWIO_DDR_SS_REGS_DDRPHY_SEL_PHY_SEL_BMSK                     0x00000007
#define HWIO_DDR_SS_REGS_DDRPHY_SEL_PHY_SEL_SHFT                            0x0

//// Register DDRCC_DEBUG_REG0 ////

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_ADDR(x)                    (x+0x00000010)
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_PHYS(x)                    (x+0x00000010)
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_RMSK                       0x000fffff
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_SHFT                                0
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_IN(x)                      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_ADDR(x), HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_RMSK)
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_OUT(x, val)                \
	out_dword( HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_DDRCC_ACK_BMSK             0x000f0000
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_DDRCC_ACK_SHFT                   0x10

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_BIMC_ACK_CH1_BMSK          0x0000f000
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_BIMC_ACK_CH1_SHFT                 0xc

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_BIMC_ACK_CH0_BMSK          0x00000f00
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_BIMC_ACK_CH0_SHFT                 0x8

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_MCCC_REQ_CH1_BMSK          0x000000f0
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_MCCC_REQ_CH1_SHFT                 0x4

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_MCCC_REQ_CH0_BMSK          0x0000000f
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG0_MCCC_REQ_CH0_SHFT                 0x0

//// Register DDRCC_DEBUG_REG1 ////

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_ADDR(x)                    (x+0x00000014)
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_PHYS(x)                    (x+0x00000014)
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_RMSK                       0xffffffff
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_SHFT                                0
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_IN(x)                      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_ADDR(x), HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_RMSK)
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INM(x, mask)               \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_OUT(x, val)                \
	out_dword( HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_OUTM(x, mask, val)         \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_RFU_BMSK                   0xffffe000
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_RFU_SHFT                          0xd

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_DQ1_CH1_BMSK      0x00001000
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_DQ1_CH1_SHFT             0xc

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_DQ0_CH1_BMSK      0x00000800
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_DQ0_CH1_SHFT             0xb

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_CA_CH1_BMSK       0x00000400
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_CA_CH1_SHFT              0xa

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_DQ1_CH0_BMSK      0x00000200
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_DQ1_CH0_SHFT             0x9

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_DQ0_CH0_BMSK      0x00000100
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_DQ0_CH0_SHFT             0x8

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_CA_CH0_BMSK       0x00000080
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_TRIG_COM_CA_CH0_SHFT              0x7

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_DQ1_CH1_BMSK      0x00000040
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_DQ1_CH1_SHFT             0x6

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_DQ0_CH1_BMSK      0x00000020
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_DQ0_CH1_SHFT             0x5

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_CA_CH1_BMSK       0x00000010
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_CA_CH1_SHFT              0x4

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_DQ1_CH0_BMSK      0x00000008
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_DQ1_CH0_SHFT             0x3

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_DQ0_CH0_BMSK      0x00000004
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_DQ0_CH0_SHFT             0x2

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_CA_CH0_BMSK       0x00000002
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_COM_CA_CH0_SHFT              0x1

#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_START_DDRCC_BMSK      0x00000001
#define HWIO_DDR_SS_REGS_DDRCC_DEBUG_REG1_INIT_START_DDRCC_SHFT             0x0

//// Register DDRSS_HS_CFG0 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_ADDR(x)                       (x+0x00000020)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_PHYS(x)                       (x+0x00000020)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_RMSK                          0x0000ff01
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_SHFT                                   0
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_IN(x)                         \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_OUT(x, val)                   \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_HS_CNTL_BMSK                  0x0000ff00
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_HS_CNTL_SHFT                         0x8

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_SW_HS_BROADCAST_MODE_BMSK     0x00000001
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG0_SW_HS_BROADCAST_MODE_SHFT            0x0

//// Register DDRSS_HS_CFG1 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_ADDR(x)                       (x+0x00000024)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_PHYS(x)                       (x+0x00000024)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_RMSK                          0xffffffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SHFT                                   0
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_IN(x)                         \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_OUT(x, val)                   \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_BMSK   0x80000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_SHFT         0x1f

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ1_HS_ENR_OVR_BMSK 0x40000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ1_HS_ENR_OVR_SHFT       0x1e

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ0_HS_ENR_OVR_BMSK 0x20000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ0_HS_ENR_OVR_SHFT       0x1d

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_CA_HS_ENR_OVR_BMSK  0x10000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_CA_HS_ENR_OVR_SHFT        0x1c

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ1_HS_ENR_OVR_BMSK 0x08000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ1_HS_ENR_OVR_SHFT       0x1b

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ0_HS_ENR_OVR_BMSK 0x04000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ0_HS_ENR_OVR_SHFT       0x1a

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_CA_HS_ENR_OVR_BMSK  0x02000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_CA_HS_ENR_OVR_SHFT        0x19

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_CC_HS_ENR_OVR_BMSK         0x01000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_CC_HS_ENR_OVR_SHFT               0x18

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_SEL_BMSK 0x00800000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_GDSC_HS_ENR_ACK_OVR_SEL_SHFT       0x17

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ1_HS_ENR_OVR_SEL_BMSK 0x00400000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ1_HS_ENR_OVR_SEL_SHFT       0x16

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ0_HS_ENR_OVR_SEL_BMSK 0x00200000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ0_HS_ENR_OVR_SEL_SHFT       0x15

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_CA_HS_ENR_OVR_SEL_BMSK 0x00100000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_CA_HS_ENR_OVR_SEL_SHFT       0x14

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ1_HS_ENR_OVR_SEL_BMSK 0x00080000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ1_HS_ENR_OVR_SEL_SHFT       0x13

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ0_HS_ENR_OVR_SEL_BMSK 0x00040000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ0_HS_ENR_OVR_SEL_SHFT       0x12

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_CA_HS_ENR_OVR_SEL_BMSK 0x00020000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_CA_HS_ENR_OVR_SEL_SHFT       0x11

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_CC_HS_ENR_OVR_SEL_BMSK     0x00010000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_CC_HS_ENR_OVR_SEL_SHFT           0x10

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_BMSK   0x00008000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_SHFT          0xf

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ1_HS_ENF_OVR_BMSK 0x00004000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ1_HS_ENF_OVR_SHFT        0xe

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ0_HS_ENF_OVR_BMSK 0x00002000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ0_HS_ENF_OVR_SHFT        0xd

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_CA_HS_ENF_OVR_BMSK  0x00001000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_CA_HS_ENF_OVR_SHFT         0xc

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ1_HS_ENF_OVR_BMSK 0x00000800
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ1_HS_ENF_OVR_SHFT        0xb

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ0_HS_ENF_OVR_BMSK 0x00000400
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ0_HS_ENF_OVR_SHFT        0xa

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_CA_HS_ENF_OVR_BMSK  0x00000200
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_CA_HS_ENF_OVR_SHFT         0x9

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_CC_HS_ENF_OVR_BMSK         0x00000100
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_CC_HS_ENF_OVR_SHFT                0x8

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_SEL_BMSK 0x00000080
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_GDSC_HS_ENF_ACK_OVR_SEL_SHFT        0x7

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ1_HS_ENF_OVR_SEL_BMSK 0x00000040
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ1_HS_ENF_OVR_SEL_SHFT        0x6

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ0_HS_ENF_OVR_SEL_BMSK 0x00000020
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_DQ0_HS_ENF_OVR_SEL_SHFT        0x5

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_CA_HS_ENF_OVR_SEL_BMSK 0x00000010
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH1_CA_HS_ENF_OVR_SEL_SHFT        0x4

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ1_HS_ENF_OVR_SEL_BMSK 0x00000008
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ1_HS_ENF_OVR_SEL_SHFT        0x3

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ0_HS_ENF_OVR_SEL_BMSK 0x00000004
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_DQ0_HS_ENF_OVR_SEL_SHFT        0x2

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_CA_HS_ENF_OVR_SEL_BMSK 0x00000002
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_PHYCH0_CA_HS_ENF_OVR_SEL_SHFT        0x1

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_CC_HS_ENF_OVR_SEL_BMSK     0x00000001
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG1_SW_CC_HS_ENF_OVR_SEL_SHFT            0x0

//// Register DDRSS_HS_CFG2 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_ADDR(x)                       (x+0x00000028)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_PHYS(x)                       (x+0x00000028)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_RMSK                          0x00007f7f
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SHFT                                   0
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_IN(x)                         \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_INM(x, mask)                  \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_OUT(x, val)                   \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_OUTM(x, mask, val)            \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_DQ1_CH1_BMSK     0x00004000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_DQ1_CH1_SHFT            0xe

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_DQ0_CH1_BMSK     0x00002000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_DQ0_CH1_SHFT            0xd

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_CA_CH1_BMSK      0x00001000
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_CA_CH1_SHFT             0xc

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_DQ1_CH0_BMSK     0x00000800
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_DQ1_CH0_SHFT            0xb

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_DQ0_CH0_BMSK     0x00000400
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_DQ0_CH0_SHFT            0xa

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_CA_CH0_BMSK      0x00000200
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_CA_CH0_SHFT             0x9

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_CC_CH0_BMSK      0x00000100
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENR_EN_CC_CH0_SHFT             0x8

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_DQ1_CH1_BMSK     0x00000040
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_DQ1_CH1_SHFT            0x6

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_DQ0_CH1_BMSK     0x00000020
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_DQ0_CH1_SHFT            0x5

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_CA_CH1_BMSK      0x00000010
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_CA_CH1_SHFT             0x4

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_DQ1_CH0_BMSK     0x00000008
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_DQ1_CH0_SHFT            0x3

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_DQ0_CH0_BMSK     0x00000004
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_DQ0_CH0_SHFT            0x2

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_CA_CH0_BMSK      0x00000002
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_CA_CH0_SHFT             0x1

#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_CC_CH0_BMSK      0x00000001
#define HWIO_DDR_SS_REGS_DDRSS_HS_CFG2_SW_HS_ENF_EN_CC_CH0_SHFT             0x0

//// Register DDRSS_HS_STA ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_ADDR(x)                        (x+0x0000002c)
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYS(x)                        (x+0x0000002c)
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_RMSK                           0x0000ffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_SHFT                                    0
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_IN(x)                          \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_STA_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_STA_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_INM(x, mask)                   \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_STA_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_OUT(x, val)                    \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_STA_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_OUTM(x, mask, val)             \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_STA_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_STA_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_GDSC_HS_ENR_ACK_BMSK           0x00008000
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_GDSC_HS_ENR_ACK_SHFT                  0xf

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_DQ1_HS_ENR_ACK_BMSK     0x00004000
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_DQ1_HS_ENR_ACK_SHFT            0xe

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_DQ0_HS_ENR_ACK_BMSK     0x00002000
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_DQ0_HS_ENR_ACK_SHFT            0xd

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_CA_HS_ENR_ACK_BMSK      0x00001000
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_CA_HS_ENR_ACK_SHFT             0xc

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_DQ1_HS_ENR_ACK_BMSK     0x00000800
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_DQ1_HS_ENR_ACK_SHFT            0xb

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_DQ0_HS_ENR_ACK_BMSK     0x00000400
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_DQ0_HS_ENR_ACK_SHFT            0xa

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_CA_HS_ENR_ACK_BMSK      0x00000200
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_CA_HS_ENR_ACK_SHFT             0x9

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_CC_HS_ENR_ACK_BMSK             0x00000100
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_CC_HS_ENR_ACK_SHFT                    0x8

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_GDSC_HS_ENF_ACK_BMSK           0x00000080
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_GDSC_HS_ENF_ACK_SHFT                  0x7

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_DQ1_HS_ENF_ACK_BMSK     0x00000040
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_DQ1_HS_ENF_ACK_SHFT            0x6

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_DQ0_HS_ENF_ACK_BMSK     0x00000020
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_DQ0_HS_ENF_ACK_SHFT            0x5

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_CA_HS_ENF_ACK_BMSK      0x00000010
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH1_CA_HS_ENF_ACK_SHFT             0x4

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_DQ1_HS_ENF_ACK_BMSK     0x00000008
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_DQ1_HS_ENF_ACK_SHFT            0x3

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_DQ0_HS_ENF_ACK_BMSK     0x00000004
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_DQ0_HS_ENF_ACK_SHFT            0x2

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_CA_HS_ENF_ACK_BMSK      0x00000002
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_PHYCH0_CA_HS_ENF_ACK_SHFT             0x1

#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_CC_HS_ENF_ACK_BMSK             0x00000001
#define HWIO_DDR_SS_REGS_DDRSS_HS_STA_CC_HS_ENF_ACK_SHFT                    0x0

//// Register DDRSS_HS_SPARE_IN ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_ADDR(x)                   (x+0x00000030)
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYS(x)                   (x+0x00000030)
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_RMSK                      0xffffffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_SHFT                               0
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_IN(x)                     \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_INM(x, mask)              \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_OUT(x, val)               \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_OUTM(x, mask, val)        \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH1_DQ1_GPB_OUT_BMSK   0xf0000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH1_DQ1_GPB_OUT_SHFT         0x1c

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH1_DQ0_GPB_OUT_BMSK   0x0f000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH1_DQ0_GPB_OUT_SHFT         0x18

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH1_CA_GPB_OUT_BMSK    0x00f00000
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH1_CA_GPB_OUT_SHFT          0x14

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH1_CC_GPB_OUT_BMSK    0x000f0000
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH1_CC_GPB_OUT_SHFT          0x10

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH0_DQ1_GPB_OUT_BMSK   0x0000f000
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH0_DQ1_GPB_OUT_SHFT          0xc

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH0_DQ0_GPB_OUT_BMSK   0x00000f00
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH0_DQ0_GPB_OUT_SHFT          0x8

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH0_CA_GPB_OUT_BMSK    0x000000f0
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH0_CA_GPB_OUT_SHFT           0x4

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH0_CC_GPB_OUT_BMSK    0x0000000f
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_IN_PHYCH0_CC_GPB_OUT_SHFT           0x0

//// Register DDRSS_HS_SPARE_OUT ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_ADDR(x)                  (x+0x00000034)
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYS(x)                  (x+0x00000034)
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_RMSK                     0xffffffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_SHFT                              0
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_IN(x)                    \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_OUT(x, val)              \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH1_DQ1_GPB_IN_BMSK   0xf0000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH1_DQ1_GPB_IN_SHFT         0x1c

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH1_DQ0_GPB_IN_BMSK   0x0f000000
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH1_DQ0_GPB_IN_SHFT         0x18

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH1_CA_GPB_IN_BMSK    0x00f00000
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH1_CA_GPB_IN_SHFT          0x14

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH1_CC_GPB_IN_BMSK    0x000f0000
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH1_CC_GPB_IN_SHFT          0x10

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH0_DQ1_GPB_IN_BMSK   0x0000f000
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH0_DQ1_GPB_IN_SHFT          0xc

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH0_DQ0_GPB_IN_BMSK   0x00000f00
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH0_DQ0_GPB_IN_SHFT          0x8

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH0_CA_GPB_IN_BMSK    0x000000f0
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH0_CA_GPB_IN_SHFT           0x4

#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH0_CC_GPB_IN_BMSK    0x0000000f
#define HWIO_DDR_SS_REGS_DDRSS_HS_SPARE_OUT_PHYCH0_CC_GPB_IN_SHFT           0x0

//// Register DDRSS_HS_DFT_ENF_XOR_STA0 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_ADDR(x)           (x+0x00000040)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_PHYS(x)           (x+0x00000040)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_HS_ENF_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA0_HS_ENF_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENR_XOR_STA0 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_ADDR(x)           (x+0x00000044)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_PHYS(x)           (x+0x00000044)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_HS_ENR_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA0_HS_ENR_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENF_XOR_STA1 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_ADDR(x)           (x+0x00000048)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_PHYS(x)           (x+0x00000048)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_RMSK              0x00003fff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_HS_ENF_XOR_BMSK   0x00003fff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA1_HS_ENF_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENR_XOR_STA1 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_ADDR(x)           (x+0x0000004c)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_PHYS(x)           (x+0x0000004c)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_RMSK              0x00003fff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_HS_ENR_XOR_BMSK   0x00003fff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA1_HS_ENR_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENF_XOR_STA2 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_ADDR(x)           (x+0x00000050)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_PHYS(x)           (x+0x00000050)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_HS_ENF_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA2_HS_ENF_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENR_XOR_STA2 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_ADDR(x)           (x+0x00000054)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_PHYS(x)           (x+0x00000054)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_HS_ENR_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA2_HS_ENR_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENF_XOR_STA3 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_ADDR(x)           (x+0x00000058)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_PHYS(x)           (x+0x00000058)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_HS_ENF_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA3_HS_ENF_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENR_XOR_STA3 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_ADDR(x)           (x+0x0000005c)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_PHYS(x)           (x+0x0000005c)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_HS_ENR_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA3_HS_ENR_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENF_XOR_STA4 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_ADDR(x)           (x+0x00000060)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_PHYS(x)           (x+0x00000060)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_HS_ENF_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA4_HS_ENF_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENR_XOR_STA4 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_ADDR(x)           (x+0x00000064)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_PHYS(x)           (x+0x00000064)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_HS_ENR_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA4_HS_ENR_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENF_XOR_STA5 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_ADDR(x)           (x+0x00000068)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_PHYS(x)           (x+0x00000068)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_RMSK              0x00003fff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_HS_ENF_XOR_BMSK   0x00003fff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA5_HS_ENF_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENR_XOR_STA5 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_ADDR(x)           (x+0x0000006c)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_PHYS(x)           (x+0x0000006c)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_RMSK              0x00003fff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_HS_ENR_XOR_BMSK   0x00003fff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA5_HS_ENR_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENF_XOR_STA6 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_ADDR(x)           (x+0x00000070)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_PHYS(x)           (x+0x00000070)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_HS_ENF_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA6_HS_ENF_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENR_XOR_STA6 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_ADDR(x)           (x+0x00000074)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_PHYS(x)           (x+0x00000074)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_HS_ENR_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA6_HS_ENR_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENF_XOR_STA7 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_ADDR(x)           (x+0x0000007c)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_PHYS(x)           (x+0x0000007c)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_HS_ENF_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENF_XOR_STA7_HS_ENF_XOR_SHFT          0x0

//// Register DDRSS_HS_DFT_ENR_XOR_STA7 ////

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_ADDR(x)           (x+0x00000080)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_PHYS(x)           (x+0x00000080)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_RMSK              0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_SHFT                       0
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_IN(x)             \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_ADDR(x), HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_RMSK)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_INM(x, mask)      \
	in_dword_masked ( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_ADDR(x), mask) 
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_OUT(x, val)       \
	out_dword( HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_ADDR(x), val)
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_OUTM(x, mask, val) \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_ADDR(x), mask, val, HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_HS_ENR_XOR_BMSK   0x003fffff
#define HWIO_DDR_SS_REGS_DDRSS_HS_DFT_ENR_XOR_STA7_HS_ENR_XOR_SHFT          0x0

///////////////////////////////////////////////////////////////////////////////////////////////
// Register Data for Block DDR_CC_MCCC
///////////////////////////////////////////////////////////////////////////////////////////////

//// Register DDRCC_MCCC_TOP_CFG ////

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_ADDR(x)                  (x+0x00000090)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_PHYS(x)                  (x+0x00000090)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_RMSK                     0xffffffff
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_SHFT                              0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_IN(x)                    \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_ADDR(x), HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_RMSK)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_INM(x, mask)             \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_ADDR(x), mask) 
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_OUT(x, val)              \
	out_dword( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_ADDR(x), val)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_OUTM(x, mask, val)       \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_ADDR(x), mask, val, HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_ABORT_ST_BMSK       0xf0000000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_ABORT_ST_SHFT             0x1c

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_NEW_FREQ_ST_BMSK    0x0f000000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_NEW_FREQ_ST_SHFT          0x18

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_TX_OE_ST_BMSK       0x00f00000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_TX_OE_ST_SHFT             0x14

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_RX_VALID_ST_BMSK    0x000f0000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_RX_VALID_ST_SHFT          0x10

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_PRE_CDIV_ARES_ST_BMSK 0x0000f000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_PRE_CDIV_ARES_ST_SHFT        0xc

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_DEASSERT_ST_BMSK 0x00000f00
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_DEASSERT_ST_SHFT        0x8

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_ST_BMSK  0x000000f0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_START_ST_SHFT         0x4

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_CDIV_STATE_MODE_BMSK 0x00000008
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_CDIV_STATE_MODE_SHFT        0x3

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_BYPASS_BMSK         0x00000004
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_BYPASS_SHFT                0x2

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_PLL_SELECT_BMSK 0x00000002
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_INIT_PLL_SELECT_SHFT        0x1

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_LEGACY_CLK_MODE_BMSK 0x00000001
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG_MCCC_LEGACY_CLK_MODE_SHFT        0x0

//// Register DDRCC_MCCC_TOP_STATUS ////

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_ADDR(x)               (x+0x00000094)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_PHYS(x)               (x+0x00000094)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_RMSK                  0x007fffff
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_SHFT                           0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_IN(x)                 \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_ADDR(x), HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_RMSK)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_INM(x, mask)          \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_ADDR(x), mask) 
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_OUT(x, val)           \
	out_dword( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_ADDR(x), val)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_OUTM(x, mask, val)    \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_ADDR(x), mask, val, HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_PLL_SELECT_BMSK 0x00400000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_PLL_SELECT_SHFT       0x16

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_NEW_FREQ_ST_BMSK 0x00200000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_NEW_FREQ_ST_SHFT       0x15

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_CDIV_ARES_ST_BMSK 0x00100000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_CDIV_ARES_ST_SHFT       0x14

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_INIT_START_DEASSERT_ST_BMSK 0x00080000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_INIT_START_DEASSERT_ST_SHFT       0x13

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_RX_VALID_ST_BMSK 0x00040000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_RX_VALID_ST_SHFT       0x12

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_TX_OE_ST_BMSK 0x00020000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_TX_OE_ST_SHFT       0x11

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_INIT_START_ST_BMSK 0x00010000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_INIT_START_ST_SHFT       0x10

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_FREQ_SW_STATE_ACK_BMSK 0x0000f000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_FREQ_SW_STATE_ACK_SHFT        0xc

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_MC_QFI_FREQ_SW_STATE_BIN_BMSK 0x00000f00
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_MC_QFI_FREQ_SW_STATE_BIN_SHFT        0x8

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_PREV_LOCAL_STATE_GRAY_BMSK 0x000000f0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_PREV_LOCAL_STATE_GRAY_SHFT        0x4

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_LOCAL_STATE_GRAY_BMSK 0x0000000f
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_STATUS_MCCC_STATUS_LOCAL_STATE_GRAY_SHFT        0x0

//// Register DDRCC_MCCC_TOP_CFG1 ////

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_ADDR(x)                 (x+0x00000098)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_PHYS(x)                 (x+0x00000098)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_RMSK                    0xf000f1f7
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_SHFT                             0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_ADDR(x), HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_RMSK)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_ADDR(x), mask) 
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_ADDR(x), val)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_ADDR(x), mask, val, HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_RFU_BMSK                0xf0000000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_RFU_SHFT                      0x1c

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_VAL_BMSK  0x0000f000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_VAL_SHFT         0xc

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_BMSK      0x00000100
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_ACK_OVRD_SHFT             0x8

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_VAL_BMSK  0x000000f0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_VAL_SHFT         0x4

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_BMSK      0x00000004
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_REQ_OVRD_SHFT             0x2

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_BMSK 0x00000002
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_VAL_SHFT        0x1

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_BMSK 0x00000001
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG1_MCCC_PLL_FREEZE_OVRD_SHFT        0x0

//// Register DDRCC_MCCC_TOP_CFG2 ////

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_ADDR(x)                 (x+0x0000009c)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_PHYS(x)                 (x+0x0000009c)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_RMSK                    0xffffffff
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_SHFT                             0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_ADDR(x), HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_RMSK)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_ADDR(x), mask) 
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_ADDR(x), val)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_ADDR(x), mask, val, HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_MCCC_FPM_PERIOD_BMSK    0xffffffff
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG2_MCCC_FPM_PERIOD_SHFT           0x0

//// Register DDRCC_MCCC_TOP_CFG3 ////

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_ADDR(x)                 (x+0x000000a0)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_PHYS(x)                 (x+0x000000a0)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_RMSK                    0x0000fff3
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_SHFT                             0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_IN(x)                   \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_ADDR(x), HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_RMSK)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_INM(x, mask)            \
	in_dword_masked ( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_ADDR(x), mask) 
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_OUT(x, val)             \
	out_dword( HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_ADDR(x), val)
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_OUTM(x, mask, val)      \
	do {\
		HWIO_INTLOCK(); \
		out_dword_masked_ns(HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_ADDR(x), mask, val, HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_IN(x)); \
		HWIO_INTFREE();\
	} while (0) 

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE8_DELAY_CNTR_BMSK 0x0000f000
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE8_DELAY_CNTR_SHFT        0xc

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE7_DELAY_CNTR_BMSK 0x00000f00
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE7_DELAY_CNTR_SHFT        0x8

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE6_DELAY_CNTR_BMSK 0x000000f0
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_STATE6_DELAY_CNTR_SHFT        0x4

#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_FREQ_RATIO_BMSK    0x00000003
#define HWIO_DDR_CC_MCCC_DDRCC_MCCC_TOP_CFG3_MCCC_FREQ_RATIO_SHFT           0x0

#endif

