// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _ConvLayer_1_HH_
#define _ConvLayer_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Conv8.h"
#include "CNN_Core_uitofp_3qcK.h"
#include "CNN_Core_fptrunc_rcU.h"
#include "CNN_Core_fpext_32sc4.h"
#include "CNN_Core_fexp_32ntde.h"
#include "CNN_Core_dadd_64nudo.h"
#include "CNN_Core_ddiv_64nvdy.h"
#include "ConvLayer_1_convlkbM.h"
#include "ConvLayer_1_convllbW.h"
#include "ConvLayer_1_convlncg.h"
#include "ConvLayer_1_p_temocq.h"
#include "ConvLayer_1_p_outpcA.h"

namespace ap_rtl {

struct ConvLayer_1 : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > input_0_val_V_address0;
    sc_out< sc_logic > input_0_val_V_ce0;
    sc_in< sc_lv<24> > input_0_val_V_q0;
    sc_out< sc_lv<12> > convlayer_output_val_V_address0;
    sc_out< sc_logic > convlayer_output_val_V_ce0;
    sc_out< sc_logic > convlayer_output_val_V_we0;
    sc_out< sc_lv<32> > convlayer_output_val_V_d0;
    sc_out< sc_lv<3> > convlayer_output_rows_address0;
    sc_out< sc_logic > convlayer_output_rows_ce0;
    sc_out< sc_logic > convlayer_output_rows_we0;
    sc_out< sc_lv<6> > convlayer_output_rows_d0;
    sc_out< sc_lv<3> > convlayer_output_cols_address0;
    sc_out< sc_logic > convlayer_output_cols_ce0;
    sc_out< sc_logic > convlayer_output_cols_we0;
    sc_out< sc_lv<6> > convlayer_output_cols_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<64> > ap_var_for_const2;


    // Module declarations
    ConvLayer_1(sc_module_name name);
    SC_HAS_PROCESS(ConvLayer_1);

    ~ConvLayer_1();

    sc_trace_file* mVcdFile;

    ConvLayer_1_convlkbM* convlayer1_k_val_V_U;
    ConvLayer_1_convllbW* convlayer1_k_rows_U;
    ConvLayer_1_convllbW* convlayer1_k_cols_U;
    ConvLayer_1_convlncg* convlayer1_b_V_U;
    ConvLayer_1_p_temocq* p_temp_val_V_U;
    ConvLayer_1_p_outpcA* p_output_val_V_U;
    Conv8* grp_Conv8_fu_555;
    CNN_Core_uitofp_3qcK<1,2,32,32>* CNN_Core_uitofp_3qcK_U80;
    CNN_Core_fptrunc_rcU<1,1,64,32>* CNN_Core_fptrunc_rcU_U81;
    CNN_Core_fpext_32sc4<1,1,32,64>* CNN_Core_fpext_32sc4_U82;
    CNN_Core_fpext_32sc4<1,1,32,64>* CNN_Core_fpext_32sc4_U83;
    CNN_Core_fexp_32ntde<1,5,32,32,32>* CNN_Core_fexp_32ntde_U84;
    CNN_Core_dadd_64nudo<1,4,64,64,64>* CNN_Core_dadd_64nudo_U85;
    CNN_Core_ddiv_64nvdy<1,15,64,64,64>* CNN_Core_ddiv_64nvdy_U86;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > convlayer1_k_val_V_address0;
    sc_signal< sc_logic > convlayer1_k_val_V_ce0;
    sc_signal< sc_lv<18> > convlayer1_k_val_V_q0;
    sc_signal< sc_lv<3> > convlayer1_k_rows_address0;
    sc_signal< sc_logic > convlayer1_k_rows_ce0;
    sc_signal< sc_lv<3> > convlayer1_k_rows_q0;
    sc_signal< sc_lv<3> > convlayer1_k_cols_address0;
    sc_signal< sc_logic > convlayer1_k_cols_ce0;
    sc_signal< sc_lv<3> > convlayer1_k_cols_q0;
    sc_signal< sc_lv<3> > convlayer1_b_V_address0;
    sc_signal< sc_logic > convlayer1_b_V_ce0;
    sc_signal< sc_lv<18> > convlayer1_b_V_q0;
    sc_signal< sc_lv<3> > j_0_i6_reg_476;
    sc_signal< sc_lv<5> > j_0_i8_reg_499;
    sc_signal< sc_lv<5> > j_0_i5_reg_521;
    sc_signal< sc_lv<5> > j_0_i7_reg_543;
    sc_signal< sc_lv<3> > i_2_fu_621_p2;
    sc_signal< sc_lv<3> > i_2_reg_2013;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > exitcond7_fu_627_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > i_5_fu_633_p2;
    sc_signal< sc_lv<5> > i_5_reg_2022;
    sc_signal< sc_lv<11> > tmp_96_fu_663_p2;
    sc_signal< sc_lv<11> > tmp_96_reg_2027;
    sc_signal< sc_lv<64> > tmp_s_fu_669_p1;
    sc_signal< sc_lv<64> > tmp_s_reg_2032;
    sc_signal< sc_lv<5> > j_fu_681_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<6> > tmp_81_fu_717_p2;
    sc_signal< sc_lv<6> > tmp_81_reg_2057;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<10> > tmp_98_cast_fu_753_p1;
    sc_signal< sc_lv<10> > tmp_98_cast_reg_2062;
    sc_signal< sc_lv<3> > convlayer1_k_rows_lo_reg_2067;
    sc_signal< sc_lv<3> > convlayer1_k_cols_lo_reg_2072;
    sc_signal< sc_lv<1> > exitcond1_fu_757_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > i_s_fu_762_p2;
    sc_signal< sc_lv<3> > i_s_reg_2081;
    sc_signal< sc_lv<9> > tmp_99_fu_793_p2;
    sc_signal< sc_lv<9> > tmp_99_reg_2086;
    sc_signal< sc_lv<1> > exitcond_fu_899_p2;
    sc_signal< sc_lv<1> > exitcond_reg_2216;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<3> > j_1_fu_904_p2;
    sc_signal< sc_lv<3> > j_1_reg_2220;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > exitcond8_i_fu_1053_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<5> > i_1_fu_1059_p2;
    sc_signal< sc_lv<5> > i_1_reg_2234;
    sc_signal< sc_lv<11> > tmp_103_fu_1089_p2;
    sc_signal< sc_lv<11> > tmp_103_reg_2239;
    sc_signal< sc_lv<1> > exitcond_i_fu_1095_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_2249;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state13_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<5> > j_s_fu_1101_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<10> > p_output_val_V_addr_1_reg_2263;
    sc_signal< sc_lv<33> > tmp_70_fu_1129_p1;
    sc_signal< sc_lv<33> > tmp_70_reg_2269;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<32> > tmp_67_fu_1133_p1;
    sc_signal< sc_lv<32> > tmp_67_reg_2274;
    sc_signal< sc_lv<1> > exitcond2_i_fu_1137_p2;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<5> > i_3_fu_1143_p2;
    sc_signal< sc_lv<5> > i_3_reg_2283;
    sc_signal< sc_lv<11> > tmp_107_fu_1173_p2;
    sc_signal< sc_lv<11> > tmp_107_reg_2288;
    sc_signal< sc_lv<1> > exitcond_i2_fu_1179_p2;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state18_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state20_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state21_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state22_pp3_stage0_iter4;
    sc_signal< bool > ap_block_state23_pp3_stage0_iter5;
    sc_signal< bool > ap_block_state24_pp3_stage0_iter6;
    sc_signal< bool > ap_block_state25_pp3_stage0_iter7;
    sc_signal< bool > ap_block_state26_pp3_stage0_iter8;
    sc_signal< bool > ap_block_state27_pp3_stage0_iter9;
    sc_signal< bool > ap_block_state28_pp3_stage0_iter10;
    sc_signal< bool > ap_block_state29_pp3_stage0_iter11;
    sc_signal< bool > ap_block_state30_pp3_stage0_iter12;
    sc_signal< bool > ap_block_state31_pp3_stage0_iter13;
    sc_signal< bool > ap_block_state32_pp3_stage0_iter14;
    sc_signal< bool > ap_block_state33_pp3_stage0_iter15;
    sc_signal< bool > ap_block_state34_pp3_stage0_iter16;
    sc_signal< bool > ap_block_state35_pp3_stage0_iter17;
    sc_signal< bool > ap_block_state36_pp3_stage0_iter18;
    sc_signal< bool > ap_block_state37_pp3_stage0_iter19;
    sc_signal< bool > ap_block_state38_pp3_stage0_iter20;
    sc_signal< bool > ap_block_state39_pp3_stage0_iter21;
    sc_signal< bool > ap_block_state40_pp3_stage0_iter22;
    sc_signal< bool > ap_block_state41_pp3_stage0_iter23;
    sc_signal< bool > ap_block_state42_pp3_stage0_iter24;
    sc_signal< bool > ap_block_state43_pp3_stage0_iter25;
    sc_signal< bool > ap_block_state44_pp3_stage0_iter26;
    sc_signal< bool > ap_block_state45_pp3_stage0_iter27;
    sc_signal< bool > ap_block_state46_pp3_stage0_iter28;
    sc_signal< bool > ap_block_state47_pp3_stage0_iter29;
    sc_signal< bool > ap_block_state48_pp3_stage0_iter30;
    sc_signal< bool > ap_block_state49_pp3_stage0_iter31;
    sc_signal< bool > ap_block_state50_pp3_stage0_iter32;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter16_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter17_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter18_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter19_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter20_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter21_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter22_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter23_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter24_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter25_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter26_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter27_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter28_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter29_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter30_reg;
    sc_signal< sc_lv<1> > exitcond_i2_reg_2293_pp3_iter31_reg;
    sc_signal< sc_lv<5> > j_3_fu_1185_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter1_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter2_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter3_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter4_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter5_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter6_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter7_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter8_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter9_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter10_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter11_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter12_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter13_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter14_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter15_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter16_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter17_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter18_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter19_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter20_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter21_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter22_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter23_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter24_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter25_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter26_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter27_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter28_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter29_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter30_reg;
    sc_signal< sc_lv<10> > p_output_val_V_addr_2_reg_2302_pp3_iter31_reg;
    sc_signal< sc_lv<1> > tmp_79_fu_1219_p2;
    sc_signal< sc_lv<1> > tmp_79_reg_2308;
    sc_signal< sc_lv<1> > tmp_79_reg_2308_pp3_iter2_reg;
    sc_signal< sc_lv<1> > tmp_79_reg_2308_pp3_iter3_reg;
    sc_signal< sc_lv<1> > tmp_79_reg_2308_pp3_iter4_reg;
    sc_signal< sc_lv<1> > is_neg_fu_1225_p3;
    sc_signal< sc_lv<1> > is_neg_reg_2313;
    sc_signal< sc_lv<1> > is_neg_reg_2313_pp3_iter2_reg;
    sc_signal< sc_lv<1> > is_neg_reg_2313_pp3_iter3_reg;
    sc_signal< sc_lv<1> > is_neg_reg_2313_pp3_iter4_reg;
    sc_signal< sc_lv<32> > p_Val2_38_fu_1239_p3;
    sc_signal< sc_lv<32> > p_Val2_38_reg_2318;
    sc_signal< sc_lv<33> > p_Val2_40_cast_fu_1247_p1;
    sc_signal< sc_lv<33> > p_Val2_40_cast_reg_2323;
    sc_signal< sc_lv<32> > num_zeros_fu_1277_p1;
    sc_signal< sc_lv<32> > num_zeros_reg_2329;
    sc_signal< sc_lv<32> > msb_idx_fu_1281_p2;
    sc_signal< sc_lv<32> > msb_idx_reg_2334;
    sc_signal< sc_lv<32> > msb_idx_reg_2334_pp3_iter3_reg;
    sc_signal< sc_lv<32> > msb_idx_reg_2334_pp3_iter4_reg;
    sc_signal< sc_lv<32> > tmp32_V_5_fu_1397_p3;
    sc_signal< sc_lv<32> > tmp32_V_5_reg_2339;
    sc_signal< sc_lv<32> > tmp32_V_8_fu_1405_p1;
    sc_signal< sc_lv<32> > tmp32_V_8_reg_2344;
    sc_signal< sc_lv<8> > p_Result_s_197_reg_2349;
    sc_signal< sc_lv<32> > x_assign_fu_1469_p3;
    sc_signal< sc_lv<32> > x_assign_reg_2354;
    sc_signal< sc_lv<32> > grp_fu_600_p2;
    sc_signal< sc_lv<32> > tmp_i_i_reg_2359;
    sc_signal< sc_lv<64> > tmp_88_fu_593_p1;
    sc_signal< sc_lv<64> > tmp_88_reg_2364;
    sc_signal< sc_lv<64> > grp_fu_605_p2;
    sc_signal< sc_lv<64> > tmp_89_reg_2369;
    sc_signal< sc_lv<64> > grp_fu_610_p2;
    sc_signal< sc_lv<64> > tmp_90_reg_2374;
    sc_signal< sc_lv<1> > isneg_reg_2379;
    sc_signal< sc_lv<52> > tmp_145_fu_1506_p1;
    sc_signal< sc_lv<52> > tmp_145_reg_2385;
    sc_signal< sc_lv<1> > tmp_93_fu_1510_p2;
    sc_signal< sc_lv<1> > tmp_93_reg_2390;
    sc_signal< sc_lv<1> > tmp_116_fu_1522_p2;
    sc_signal< sc_lv<1> > tmp_116_reg_2396;
    sc_signal< sc_lv<12> > tmp_117_fu_1528_p2;
    sc_signal< sc_lv<12> > tmp_117_reg_2403;
    sc_signal< sc_lv<12> > tmp_122_fu_1534_p2;
    sc_signal< sc_lv<12> > tmp_122_reg_2408;
    sc_signal< sc_lv<1> > tmp_123_fu_1540_p2;
    sc_signal< sc_lv<1> > tmp_123_reg_2413;
    sc_signal< sc_lv<1> > exitcond5_fu_1743_p2;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<5> > i_4_fu_1749_p2;
    sc_signal< sc_lv<5> > i_4_reg_2423;
    sc_signal< sc_lv<13> > tmp_111_fu_1784_p2;
    sc_signal< sc_lv<13> > tmp_111_reg_2428;
    sc_signal< sc_lv<11> > tmp_114_fu_1814_p2;
    sc_signal< sc_lv<11> > tmp_114_reg_2433;
    sc_signal< sc_lv<1> > exitcond4_fu_1820_p2;
    sc_signal< sc_lv<1> > exitcond4_reg_2438;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state53_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state54_pp4_stage0_iter1;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<5> > j_2_fu_1826_p2;
    sc_signal< sc_lv<5> > j_2_reg_2442;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state13;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state18;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter32;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state53;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<10> > p_temp_val_V_address0;
    sc_signal< sc_logic > p_temp_val_V_ce0;
    sc_signal< sc_logic > p_temp_val_V_we0;
    sc_signal< sc_lv<32> > p_temp_val_V_q0;
    sc_signal< sc_lv<10> > p_output_val_V_address0;
    sc_signal< sc_logic > p_output_val_V_ce0;
    sc_signal< sc_logic > p_output_val_V_we0;
    sc_signal< sc_lv<32> > p_output_val_V_d0;
    sc_signal< sc_lv<32> > p_output_val_V_q0;
    sc_signal< sc_lv<10> > p_output_val_V_address1;
    sc_signal< sc_logic > p_output_val_V_ce1;
    sc_signal< sc_logic > p_output_val_V_we1;
    sc_signal< sc_lv<32> > p_output_val_V_d1;
    sc_signal< sc_lv<32> > p_output_val_V_q1;
    sc_signal< sc_logic > grp_Conv8_fu_555_ap_start;
    sc_signal< sc_logic > grp_Conv8_fu_555_ap_done;
    sc_signal< sc_logic > grp_Conv8_fu_555_ap_idle;
    sc_signal< sc_logic > grp_Conv8_fu_555_ap_ready;
    sc_signal< sc_lv<10> > grp_Conv8_fu_555_src_0_val_V_address0;
    sc_signal< sc_logic > grp_Conv8_fu_555_src_0_val_V_ce0;
    sc_signal< sc_lv<10> > grp_Conv8_fu_555_dst_val_V_address0;
    sc_signal< sc_logic > grp_Conv8_fu_555_dst_val_V_ce0;
    sc_signal< sc_logic > grp_Conv8_fu_555_dst_val_V_we0;
    sc_signal< sc_lv<32> > grp_Conv8_fu_555_dst_val_V_d0;
    sc_signal< sc_lv<3> > i_reg_430;
    sc_signal< sc_lv<5> > i_0_i_reg_442;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > exitcond3_fu_615_p2;
    sc_signal< sc_lv<5> > j_0_i_reg_453;
    sc_signal< sc_lv<1> > exitcond6_fu_675_p2;
    sc_signal< sc_lv<3> > i_0_i6_reg_464;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<3> > ap_phi_mux_j_0_i6_phi_fu_480_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<5> > i_0_i8_reg_488;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<5> > i_0_i5_reg_510;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_lv<5> > i_0_i7_reg_532;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_lv<5> > ap_phi_mux_j_0_i7_phi_fu_547_p4;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_logic > grp_Conv8_fu_555_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_105_cast_fu_696_p1;
    sc_signal< sc_lv<64> > tmp_109_cast_fu_919_p1;
    sc_signal< sc_lv<64> > tmp_113_cast_fu_1116_p1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > tmp_121_cast_fu_1200_p1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<64> > tmp_136_cast_fu_1841_p1;
    sc_signal< sc_lv<64> > tmp_135_cast_fu_1855_p1;
    sc_signal< sc_lv<32> > p_kernel_val_V_0_0_s_fu_178;
    sc_signal< sc_lv<32> > p_kernel_val_4_V_0_s_fu_924_p1;
    sc_signal< sc_lv<32> > p_kernel_val_V_0_1_s_fu_182;
    sc_signal< sc_lv<32> > p_kernel_val_V_0_2_s_fu_186;
    sc_signal< sc_lv<32> > p_kernel_val_V_0_3_s_fu_190;
    sc_signal< sc_lv<32> > p_kernel_val_V_0_4_s_fu_194;
    sc_signal< sc_lv<32> > p_kernel_val_V_1_0_s_fu_198;
    sc_signal< sc_lv<32> > p_kernel_val_V_1_1_s_fu_202;
    sc_signal< sc_lv<32> > p_kernel_val_V_1_2_s_fu_206;
    sc_signal< sc_lv<32> > p_kernel_val_V_1_3_s_fu_210;
    sc_signal< sc_lv<32> > p_kernel_val_V_1_4_s_fu_214;
    sc_signal< sc_lv<32> > p_kernel_val_V_2_0_s_fu_218;
    sc_signal< sc_lv<32> > p_kernel_val_V_2_1_s_fu_222;
    sc_signal< sc_lv<32> > p_kernel_val_V_2_2_s_fu_226;
    sc_signal< sc_lv<32> > p_kernel_val_V_2_3_s_fu_230;
    sc_signal< sc_lv<32> > p_kernel_val_V_2_4_s_fu_234;
    sc_signal< sc_lv<32> > p_kernel_val_V_3_0_s_fu_238;
    sc_signal< sc_lv<32> > p_kernel_val_V_3_1_s_fu_242;
    sc_signal< sc_lv<32> > p_kernel_val_V_3_2_s_fu_246;
    sc_signal< sc_lv<32> > p_kernel_val_V_3_3_s_fu_250;
    sc_signal< sc_lv<32> > p_kernel_val_V_3_4_s_fu_254;
    sc_signal< sc_lv<32> > p_kernel_val_V_4_0_s_fu_258;
    sc_signal< sc_lv<32> > p_kernel_val_V_4_1_s_fu_262;
    sc_signal< sc_lv<32> > p_kernel_val_V_4_2_s_fu_266;
    sc_signal< sc_lv<32> > p_kernel_val_V_4_3_s_fu_270;
    sc_signal< sc_lv<32> > p_kernel_val_V_4_4_s_fu_274;
    sc_signal< sc_lv<32> > newSel6_fu_1734_p3;
    sc_signal< sc_lv<32> > res_fu_590_p1;
    sc_signal< sc_lv<10> > tmp_94_fu_639_p3;
    sc_signal< sc_lv<8> > tmp_95_fu_651_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_647_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_659_p1;
    sc_signal< sc_lv<11> > tmp_69_cast_fu_687_p1;
    sc_signal< sc_lv<11> > tmp_100_fu_691_p2;
    sc_signal< sc_lv<5> > tmp_77_fu_705_p3;
    sc_signal< sc_lv<6> > tmp_cast_fu_701_p1;
    sc_signal< sc_lv<6> > p_shl4_cast_fu_713_p1;
    sc_signal< sc_lv<8> > tmp_82_fu_723_p3;
    sc_signal< sc_lv<6> > tmp_84_fu_735_p3;
    sc_signal< sc_lv<9> > p_shl2_cast_fu_731_p1;
    sc_signal< sc_lv<9> > p_shl3_cast_fu_743_p1;
    sc_signal< sc_lv<9> > tmp_86_fu_747_p2;
    sc_signal< sc_lv<6> > tmp_66_cast_fu_768_p1;
    sc_signal< sc_lv<6> > tmp_97_fu_772_p2;
    sc_signal< sc_lv<8> > tmp_98_fu_781_p3;
    sc_signal< sc_lv<9> > p_shl5_cast_fu_789_p1;
    sc_signal< sc_lv<9> > tmp_102_cast_fu_777_p1;
    sc_signal< sc_lv<9> > tmp_72_cast_fu_910_p1;
    sc_signal< sc_lv<9> > tmp_104_fu_914_p2;
    sc_signal< sc_lv<10> > tmp_101_fu_1065_p3;
    sc_signal< sc_lv<8> > tmp_102_fu_1077_p3;
    sc_signal< sc_lv<11> > p_shl6_cast_fu_1073_p1;
    sc_signal< sc_lv<11> > p_shl7_cast_fu_1085_p1;
    sc_signal< sc_lv<11> > tmp_74_cast_fu_1107_p1;
    sc_signal< sc_lv<11> > tmp_108_fu_1111_p2;
    sc_signal< sc_lv<18> > tmp_70_fu_1129_p0;
    sc_signal< sc_lv<18> > tmp_67_fu_1133_p0;
    sc_signal< sc_lv<10> > tmp_105_fu_1149_p3;
    sc_signal< sc_lv<8> > tmp_106_fu_1161_p3;
    sc_signal< sc_lv<11> > p_shl8_cast_fu_1157_p1;
    sc_signal< sc_lv<11> > p_shl9_cast_fu_1169_p1;
    sc_signal< sc_lv<11> > tmp_77_cast_fu_1191_p1;
    sc_signal< sc_lv<11> > tmp_115_fu_1195_p2;
    sc_signal< sc_lv<32> > tmp_78_fu_1205_p0;
    sc_signal< sc_lv<33> > tmp_78_fu_1205_p1;
    sc_signal< sc_lv<32> > p_Val2_38_cast_fu_1214_p1;
    sc_signal< sc_lv<33> > p_Val2_34_fu_1209_p2;
    sc_signal< sc_lv<32> > p_Val2_38_cast_fu_1214_p2;
    sc_signal< sc_lv<32> > tmp_176_cast_fu_1233_p2;
    sc_signal< sc_lv<33> > p_Result_s_fu_1251_p4;
    sc_signal< sc_lv<64> > p_Result_2_fu_1261_p3;
    sc_signal< sc_lv<64> > tmp_80_fu_1269_p3;
    sc_signal< sc_lv<1> > tmp_119_fu_1290_p3;
    sc_signal< sc_lv<31> > tmp_118_fu_1286_p1;
    sc_signal< sc_lv<31> > msb_idx_1_fu_1298_p3;
    sc_signal< sc_lv<26> > tmp_120_fu_1306_p4;
    sc_signal< sc_lv<31> > tmp_83_fu_1322_p2;
    sc_signal< sc_lv<32> > tmp_181_cast_fu_1328_p1;
    sc_signal< sc_lv<6> > tmp_121_fu_1337_p1;
    sc_signal< sc_lv<1> > tmp_126_fu_1341_p2;
    sc_signal< sc_lv<33> > tmp_131_fu_1353_p4;
    sc_signal< sc_lv<6> > tmp_134_fu_1362_p2;
    sc_signal< sc_lv<6> > tmp_128_fu_1347_p2;
    sc_signal< sc_lv<6> > tmp_138_fu_1375_p3;
    sc_signal< sc_lv<33> > tmp_137_fu_1368_p3;
    sc_signal< sc_lv<33> > tmp_139_fu_1383_p1;
    sc_signal< sc_lv<33> > tmp_140_fu_1387_p2;
    sc_signal< sc_lv<1> > icmp_fu_1316_p2;
    sc_signal< sc_lv<32> > tmp32_V_4_fu_1332_p2;
    sc_signal< sc_lv<32> > tmp32_V_fu_1393_p1;
    sc_signal< sc_lv<32> > grp_fu_587_p1;
    sc_signal< sc_lv<1> > tmp_85_fu_1419_p2;
    sc_signal< sc_lv<8> > tmp_142_fu_1424_p1;
    sc_signal< sc_lv<8> > tmp24_cast_cast_fu_1427_p3;
    sc_signal< sc_lv<8> > p_Repl2_3_trunc_fu_1435_p2;
    sc_signal< sc_lv<9> > tmp_87_fu_1441_p3;
    sc_signal< sc_lv<32> > p_Result_3_fu_1448_p5;
    sc_signal< sc_lv<32> > p_Result_12_op_fu_1459_p2;
    sc_signal< sc_lv<32> > tmp_68_fu_1465_p1;
    sc_signal< sc_lv<64> > d_assign_fu_596_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_1476_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_1492_p4;
    sc_signal< sc_lv<63> > tmp_143_fu_1480_p1;
    sc_signal< sc_lv<12> > tmp_91_fu_1502_p1;
    sc_signal< sc_lv<12> > F2_fu_1516_p2;
    sc_signal< sc_lv<53> > tmp_92_fu_1546_p3;
    sc_signal< sc_lv<54> > p_Result_4_fu_1553_p1;
    sc_signal< sc_lv<54> > man_V_1_fu_1557_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_1570_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_1563_p3;
    sc_signal< sc_lv<7> > tmp_147_fu_1589_p4;
    sc_signal< sc_lv<32> > sh_amt_cast_fu_1575_p1;
    sc_signal< sc_lv<54> > tmp_125_fu_1605_p1;
    sc_signal< sc_lv<54> > tmp_127_fu_1609_p2;
    sc_signal< sc_lv<32> > tmp_146_fu_1579_p1;
    sc_signal< sc_lv<1> > sel_tmp1_fu_1632_p2;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_fu_1642_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_1646_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_1652_p2;
    sc_signal< sc_lv<1> > tmp_124_fu_1583_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_1663_p2;
    sc_signal< sc_lv<1> > sel_tmp21_demorgan_fu_1675_p2;
    sc_signal< sc_lv<1> > icmp6_fu_1599_p2;
    sc_signal< sc_lv<1> > sel_tmp3_fu_1680_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_1686_p2;
    sc_signal< sc_lv<32> > tmp_129_fu_1626_p2;
    sc_signal< sc_lv<32> > this_assign_fu_1619_p3;
    sc_signal< sc_lv<1> > sel_tmp9_fu_1669_p2;
    sc_signal< sc_lv<1> > sel_tmp8_fu_1657_p2;
    sc_signal< sc_lv<32> > tmp_148_fu_1615_p1;
    sc_signal< sc_lv<1> > sel_tmp2_fu_1637_p2;
    sc_signal< sc_lv<1> > or_cond_fu_1700_p2;
    sc_signal< sc_lv<32> > newSel_fu_1692_p3;
    sc_signal< sc_lv<32> > newSel4_fu_1706_p3;
    sc_signal< sc_lv<1> > or_cond3_fu_1714_p2;
    sc_signal< sc_lv<1> > or_cond4_fu_1728_p2;
    sc_signal< sc_lv<32> > newSel5_fu_1720_p3;
    sc_signal< sc_lv<10> > tmp_75_cast_fu_1755_p1;
    sc_signal< sc_lv<10> > tmp_109_fu_1759_p2;
    sc_signal< sc_lv<8> > tmp_110_fu_1764_p1;
    sc_signal< sc_lv<13> > p_shl12_cast_fu_1768_p3;
    sc_signal< sc_lv<13> > p_shl13_cast_fu_1776_p3;
    sc_signal< sc_lv<10> > tmp_112_fu_1790_p3;
    sc_signal< sc_lv<8> > tmp_113_fu_1802_p3;
    sc_signal< sc_lv<11> > p_shl10_cast_fu_1798_p1;
    sc_signal< sc_lv<11> > p_shl11_cast_fu_1810_p1;
    sc_signal< sc_lv<11> > tmp_134_cast1_fu_1832_p1;
    sc_signal< sc_lv<11> > tmp_133_fu_1836_p2;
    sc_signal< sc_lv<13> > tmp_134_cast_fu_1846_p1;
    sc_signal< sc_lv<13> > tmp_132_fu_1850_p2;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_state2;
    static const sc_lv<20> ap_ST_fsm_state3;
    static const sc_lv<20> ap_ST_fsm_state4;
    static const sc_lv<20> ap_ST_fsm_state5;
    static const sc_lv<20> ap_ST_fsm_state6;
    static const sc_lv<20> ap_ST_fsm_state7;
    static const sc_lv<20> ap_ST_fsm_pp1_stage0;
    static const sc_lv<20> ap_ST_fsm_state10;
    static const sc_lv<20> ap_ST_fsm_state11;
    static const sc_lv<20> ap_ST_fsm_state12;
    static const sc_lv<20> ap_ST_fsm_pp2_stage0;
    static const sc_lv<20> ap_ST_fsm_state15;
    static const sc_lv<20> ap_ST_fsm_state16;
    static const sc_lv<20> ap_ST_fsm_state17;
    static const sc_lv<20> ap_ST_fsm_pp3_stage0;
    static const sc_lv<20> ap_ST_fsm_state51;
    static const sc_lv<20> ap_ST_fsm_state52;
    static const sc_lv<20> ap_ST_fsm_pp4_stage0;
    static const sc_lv<20> ap_ST_fsm_state55;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<64> ap_const_lv64_3FF0000000000000;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<33> ap_const_lv33_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<31> ap_const_lv31_7FFFFFFF;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<26> ap_const_lv26_0;
    static const sc_lv<31> ap_const_lv31_1F;
    static const sc_lv<6> ap_const_lv6_21;
    static const sc_lv<6> ap_const_lv6_3F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<8> ap_const_lv8_9E;
    static const sc_lv<8> ap_const_lv8_70;
    static const sc_lv<8> ap_const_lv8_6F;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_10;
    static const sc_lv<12> ap_const_lv12_FF0;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_1516_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_state13_pp2_stage0_iter0();
    void thread_ap_block_state14_pp2_stage0_iter1();
    void thread_ap_block_state18_pp3_stage0_iter0();
    void thread_ap_block_state19_pp3_stage0_iter1();
    void thread_ap_block_state20_pp3_stage0_iter2();
    void thread_ap_block_state21_pp3_stage0_iter3();
    void thread_ap_block_state22_pp3_stage0_iter4();
    void thread_ap_block_state23_pp3_stage0_iter5();
    void thread_ap_block_state24_pp3_stage0_iter6();
    void thread_ap_block_state25_pp3_stage0_iter7();
    void thread_ap_block_state26_pp3_stage0_iter8();
    void thread_ap_block_state27_pp3_stage0_iter9();
    void thread_ap_block_state28_pp3_stage0_iter10();
    void thread_ap_block_state29_pp3_stage0_iter11();
    void thread_ap_block_state30_pp3_stage0_iter12();
    void thread_ap_block_state31_pp3_stage0_iter13();
    void thread_ap_block_state32_pp3_stage0_iter14();
    void thread_ap_block_state33_pp3_stage0_iter15();
    void thread_ap_block_state34_pp3_stage0_iter16();
    void thread_ap_block_state35_pp3_stage0_iter17();
    void thread_ap_block_state36_pp3_stage0_iter18();
    void thread_ap_block_state37_pp3_stage0_iter19();
    void thread_ap_block_state38_pp3_stage0_iter20();
    void thread_ap_block_state39_pp3_stage0_iter21();
    void thread_ap_block_state40_pp3_stage0_iter22();
    void thread_ap_block_state41_pp3_stage0_iter23();
    void thread_ap_block_state42_pp3_stage0_iter24();
    void thread_ap_block_state43_pp3_stage0_iter25();
    void thread_ap_block_state44_pp3_stage0_iter26();
    void thread_ap_block_state45_pp3_stage0_iter27();
    void thread_ap_block_state46_pp3_stage0_iter28();
    void thread_ap_block_state47_pp3_stage0_iter29();
    void thread_ap_block_state48_pp3_stage0_iter30();
    void thread_ap_block_state49_pp3_stage0_iter31();
    void thread_ap_block_state50_pp3_stage0_iter32();
    void thread_ap_block_state53_pp4_stage0_iter0();
    void thread_ap_block_state54_pp4_stage0_iter1();
    void thread_ap_block_state8_pp1_stage0_iter0();
    void thread_ap_block_state9_pp1_stage0_iter1();
    void thread_ap_condition_pp1_exit_iter0_state8();
    void thread_ap_condition_pp2_exit_iter0_state13();
    void thread_ap_condition_pp3_exit_iter0_state18();
    void thread_ap_condition_pp4_exit_iter0_state53();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_j_0_i6_phi_fu_480_p4();
    void thread_ap_phi_mux_j_0_i7_phi_fu_547_p4();
    void thread_ap_ready();
    void thread_convlayer1_b_V_address0();
    void thread_convlayer1_b_V_ce0();
    void thread_convlayer1_k_cols_address0();
    void thread_convlayer1_k_cols_ce0();
    void thread_convlayer1_k_rows_address0();
    void thread_convlayer1_k_rows_ce0();
    void thread_convlayer1_k_val_V_address0();
    void thread_convlayer1_k_val_V_ce0();
    void thread_convlayer_output_cols_address0();
    void thread_convlayer_output_cols_ce0();
    void thread_convlayer_output_cols_d0();
    void thread_convlayer_output_cols_we0();
    void thread_convlayer_output_rows_address0();
    void thread_convlayer_output_rows_ce0();
    void thread_convlayer_output_rows_d0();
    void thread_convlayer_output_rows_we0();
    void thread_convlayer_output_val_V_address0();
    void thread_convlayer_output_val_V_ce0();
    void thread_convlayer_output_val_V_d0();
    void thread_convlayer_output_val_V_we0();
    void thread_exitcond1_fu_757_p2();
    void thread_exitcond2_i_fu_1137_p2();
    void thread_exitcond3_fu_615_p2();
    void thread_exitcond4_fu_1820_p2();
    void thread_exitcond5_fu_1743_p2();
    void thread_exitcond6_fu_675_p2();
    void thread_exitcond7_fu_627_p2();
    void thread_exitcond8_i_fu_1053_p2();
    void thread_exitcond_fu_899_p2();
    void thread_exitcond_i2_fu_1179_p2();
    void thread_exitcond_i_fu_1095_p2();
    void thread_exp_tmp_V_fu_1492_p4();
    void thread_grp_Conv8_fu_555_ap_start();
    void thread_i_1_fu_1059_p2();
    void thread_i_2_fu_621_p2();
    void thread_i_3_fu_1143_p2();
    void thread_i_4_fu_1749_p2();
    void thread_i_5_fu_633_p2();
    void thread_i_s_fu_762_p2();
    void thread_icmp6_fu_1599_p2();
    void thread_icmp_fu_1316_p2();
    void thread_input_0_val_V_address0();
    void thread_input_0_val_V_ce0();
    void thread_ireg_V_fu_1476_p1();
    void thread_is_neg_fu_1225_p3();
    void thread_j_1_fu_904_p2();
    void thread_j_2_fu_1826_p2();
    void thread_j_3_fu_1185_p2();
    void thread_j_fu_681_p2();
    void thread_j_s_fu_1101_p2();
    void thread_man_V_1_fu_1557_p2();
    void thread_man_V_2_fu_1563_p3();
    void thread_msb_idx_1_fu_1298_p3();
    void thread_msb_idx_fu_1281_p2();
    void thread_newSel4_fu_1706_p3();
    void thread_newSel5_fu_1720_p3();
    void thread_newSel6_fu_1734_p3();
    void thread_newSel_fu_1692_p3();
    void thread_num_zeros_fu_1277_p1();
    void thread_or_cond3_fu_1714_p2();
    void thread_or_cond4_fu_1728_p2();
    void thread_or_cond_fu_1700_p2();
    void thread_p_Repl2_3_trunc_fu_1435_p2();
    void thread_p_Result_12_op_fu_1459_p2();
    void thread_p_Result_2_fu_1261_p3();
    void thread_p_Result_3_fu_1448_p5();
    void thread_p_Result_4_fu_1553_p1();
    void thread_p_Result_s_fu_1251_p4();
    void thread_p_Val2_34_fu_1209_p2();
    void thread_p_Val2_38_cast_fu_1214_p1();
    void thread_p_Val2_38_cast_fu_1214_p2();
    void thread_p_Val2_38_fu_1239_p3();
    void thread_p_Val2_40_cast_fu_1247_p1();
    void thread_p_kernel_val_4_V_0_s_fu_924_p1();
    void thread_p_output_val_V_address0();
    void thread_p_output_val_V_address1();
    void thread_p_output_val_V_ce0();
    void thread_p_output_val_V_ce1();
    void thread_p_output_val_V_d0();
    void thread_p_output_val_V_d1();
    void thread_p_output_val_V_we0();
    void thread_p_output_val_V_we1();
    void thread_p_shl10_cast_fu_1798_p1();
    void thread_p_shl11_cast_fu_1810_p1();
    void thread_p_shl12_cast_fu_1768_p3();
    void thread_p_shl13_cast_fu_1776_p3();
    void thread_p_shl1_cast_fu_659_p1();
    void thread_p_shl2_cast_fu_731_p1();
    void thread_p_shl3_cast_fu_743_p1();
    void thread_p_shl4_cast_fu_713_p1();
    void thread_p_shl5_cast_fu_789_p1();
    void thread_p_shl6_cast_fu_1073_p1();
    void thread_p_shl7_cast_fu_1085_p1();
    void thread_p_shl8_cast_fu_1157_p1();
    void thread_p_shl9_cast_fu_1169_p1();
    void thread_p_shl_cast_fu_647_p1();
    void thread_p_temp_val_V_address0();
    void thread_p_temp_val_V_ce0();
    void thread_p_temp_val_V_we0();
    void thread_sel_tmp1_fu_1632_p2();
    void thread_sel_tmp21_demorgan_fu_1675_p2();
    void thread_sel_tmp2_fu_1637_p2();
    void thread_sel_tmp3_fu_1680_p2();
    void thread_sel_tmp4_fu_1686_p2();
    void thread_sel_tmp6_demorgan_fu_1642_p2();
    void thread_sel_tmp6_fu_1646_p2();
    void thread_sel_tmp7_fu_1652_p2();
    void thread_sel_tmp8_fu_1657_p2();
    void thread_sel_tmp9_fu_1669_p2();
    void thread_sel_tmp_fu_1663_p2();
    void thread_sh_amt_cast_fu_1575_p1();
    void thread_sh_amt_fu_1570_p3();
    void thread_this_assign_fu_1619_p3();
    void thread_tmp24_cast_cast_fu_1427_p3();
    void thread_tmp32_V_4_fu_1332_p2();
    void thread_tmp32_V_5_fu_1397_p3();
    void thread_tmp32_V_8_fu_1405_p1();
    void thread_tmp32_V_fu_1393_p1();
    void thread_tmp_100_fu_691_p2();
    void thread_tmp_101_fu_1065_p3();
    void thread_tmp_102_cast_fu_777_p1();
    void thread_tmp_102_fu_1077_p3();
    void thread_tmp_103_fu_1089_p2();
    void thread_tmp_104_fu_914_p2();
    void thread_tmp_105_cast_fu_696_p1();
    void thread_tmp_105_fu_1149_p3();
    void thread_tmp_106_fu_1161_p3();
    void thread_tmp_107_fu_1173_p2();
    void thread_tmp_108_fu_1111_p2();
    void thread_tmp_109_cast_fu_919_p1();
    void thread_tmp_109_fu_1759_p2();
    void thread_tmp_110_fu_1764_p1();
    void thread_tmp_111_fu_1784_p2();
    void thread_tmp_112_fu_1790_p3();
    void thread_tmp_113_cast_fu_1116_p1();
    void thread_tmp_113_fu_1802_p3();
    void thread_tmp_114_fu_1814_p2();
    void thread_tmp_115_fu_1195_p2();
    void thread_tmp_116_fu_1522_p2();
    void thread_tmp_117_fu_1528_p2();
    void thread_tmp_118_fu_1286_p1();
    void thread_tmp_119_fu_1290_p3();
    void thread_tmp_120_fu_1306_p4();
    void thread_tmp_121_cast_fu_1200_p1();
    void thread_tmp_121_fu_1337_p1();
    void thread_tmp_122_fu_1534_p2();
    void thread_tmp_123_fu_1540_p2();
    void thread_tmp_124_fu_1583_p2();
    void thread_tmp_125_fu_1605_p1();
    void thread_tmp_126_fu_1341_p2();
    void thread_tmp_127_fu_1609_p2();
    void thread_tmp_128_fu_1347_p2();
    void thread_tmp_129_fu_1626_p2();
    void thread_tmp_131_fu_1353_p4();
    void thread_tmp_132_fu_1850_p2();
    void thread_tmp_133_fu_1836_p2();
    void thread_tmp_134_cast1_fu_1832_p1();
    void thread_tmp_134_cast_fu_1846_p1();
    void thread_tmp_134_fu_1362_p2();
    void thread_tmp_135_cast_fu_1855_p1();
    void thread_tmp_136_cast_fu_1841_p1();
    void thread_tmp_137_fu_1368_p3();
    void thread_tmp_138_fu_1375_p3();
    void thread_tmp_139_fu_1383_p1();
    void thread_tmp_140_fu_1387_p2();
    void thread_tmp_142_fu_1424_p1();
    void thread_tmp_143_fu_1480_p1();
    void thread_tmp_145_fu_1506_p1();
    void thread_tmp_146_fu_1579_p1();
    void thread_tmp_147_fu_1589_p4();
    void thread_tmp_148_fu_1615_p1();
    void thread_tmp_176_cast_fu_1233_p2();
    void thread_tmp_181_cast_fu_1328_p1();
    void thread_tmp_66_cast_fu_768_p1();
    void thread_tmp_67_fu_1133_p0();
    void thread_tmp_67_fu_1133_p1();
    void thread_tmp_68_fu_1465_p1();
    void thread_tmp_69_cast_fu_687_p1();
    void thread_tmp_70_fu_1129_p0();
    void thread_tmp_70_fu_1129_p1();
    void thread_tmp_72_cast_fu_910_p1();
    void thread_tmp_74_cast_fu_1107_p1();
    void thread_tmp_75_cast_fu_1755_p1();
    void thread_tmp_77_cast_fu_1191_p1();
    void thread_tmp_77_fu_705_p3();
    void thread_tmp_78_fu_1205_p0();
    void thread_tmp_78_fu_1205_p1();
    void thread_tmp_79_fu_1219_p2();
    void thread_tmp_80_fu_1269_p3();
    void thread_tmp_81_fu_717_p2();
    void thread_tmp_82_fu_723_p3();
    void thread_tmp_83_fu_1322_p2();
    void thread_tmp_84_fu_735_p3();
    void thread_tmp_85_fu_1419_p2();
    void thread_tmp_86_fu_747_p2();
    void thread_tmp_87_fu_1441_p3();
    void thread_tmp_91_fu_1502_p1();
    void thread_tmp_92_fu_1546_p3();
    void thread_tmp_93_fu_1510_p2();
    void thread_tmp_94_fu_639_p3();
    void thread_tmp_95_fu_651_p3();
    void thread_tmp_96_fu_663_p2();
    void thread_tmp_97_fu_772_p2();
    void thread_tmp_98_cast_fu_753_p1();
    void thread_tmp_98_fu_781_p3();
    void thread_tmp_99_fu_793_p2();
    void thread_tmp_cast_fu_701_p1();
    void thread_tmp_s_fu_669_p1();
    void thread_x_assign_fu_1469_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
