#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x1426041e0 .scope module, "testbench" "testbench" 2 23;
 .timescale 0 0;
v0x142614eb0_0 .var "a", 0 0;
v0x142614f40_0 .var "b", 0 0;
v0x142614fd0_0 .var "c", 0 0;
v0x142615080_0 .var "d", 0 0;
v0x142615130_0 .net "f0", 0 0, v0x1426046e0_0;  1 drivers
v0x142615200_0 .net "f1", 0 0, v0x142614790_0;  1 drivers
v0x142615290_0 .net "f2", 0 0, v0x142614830_0;  1 drivers
v0x142615340_0 .net "f4", 0 0, v0x1426148c0_0;  1 drivers
v0x1426153f0_0 .net "f5", 0 0, v0x142614960_0;  1 drivers
v0x142615520_0 .net "f7", 0 0, v0x142614a40_0;  1 drivers
v0x1426155b0_0 .var "i", 4 0;
S_0x142604360 .scope module, "bb8" "Breadboard" 2 34, 2 2 0, S_0x1426041e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
    .port_info 3 /INPUT 1 "z";
    .port_info 4 /OUTPUT 1 "r0";
    .port_info 5 /OUTPUT 1 "r1";
    .port_info 6 /OUTPUT 1 "r2";
    .port_info 7 /OUTPUT 1 "r4";
    .port_info 8 /OUTPUT 1 "r5";
    .port_info 9 /OUTPUT 1 "r7";
v0x1426046e0_0 .var "r0", 0 0;
v0x142614790_0 .var "r1", 0 0;
v0x142614830_0 .var "r2", 0 0;
v0x1426148c0_0 .var "r4", 0 0;
v0x142614960_0 .var "r5", 0 0;
v0x142614a40_0 .var "r7", 0 0;
v0x142614ae0_0 .net "w", 0 0, v0x142614eb0_0;  1 drivers
v0x142614b80_0 .net "x", 0 0, v0x142614f40_0;  1 drivers
v0x142614c20_0 .net "y", 0 0, v0x142614fd0_0;  1 drivers
v0x142614d30_0 .net "z", 0 0, v0x142615080_0;  1 drivers
E_0x142604660/0 .event edge, v0x142614a40_0, v0x142614960_0, v0x1426148c0_0, v0x142614830_0;
E_0x142604660/1 .event edge, v0x142614790_0, v0x1426046e0_0, v0x142614d30_0, v0x142614c20_0;
E_0x142604660/2 .event edge, v0x142614b80_0, v0x142614ae0_0;
E_0x142604660 .event/or E_0x142604660/0, E_0x142604660/1, E_0x142604660/2;
    .scope S_0x142604360;
T_0 ;
    %wait E_0x142604660;
    %load/vec4 v0x142614ae0_0;
    %load/vec4 v0x142614d30_0;
    %and;
    %load/vec4 v0x142614ae0_0;
    %load/vec4 v0x142614c20_0;
    %and;
    %or;
    %load/vec4 v0x142614b80_0;
    %load/vec4 v0x142614c20_0;
    %inv;
    %and;
    %load/vec4 v0x142614d30_0;
    %and;
    %or;
    %load/vec4 v0x142614ae0_0;
    %inv;
    %load/vec4 v0x142614b80_0;
    %inv;
    %and;
    %load/vec4 v0x142614c20_0;
    %inv;
    %and;
    %load/vec4 v0x142614d30_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x1426046e0_0, 0, 1;
    %load/vec4 v0x142614b80_0;
    %inv;
    %load/vec4 v0x142614d30_0;
    %and;
    %load/vec4 v0x142614c20_0;
    %inv;
    %load/vec4 v0x142614d30_0;
    %and;
    %or;
    %load/vec4 v0x142614c20_0;
    %inv;
    %load/vec4 v0x142614ae0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x142614790_0, 0, 1;
    %load/vec4 v0x142614c20_0;
    %load/vec4 v0x142614ae0_0;
    %inv;
    %or;
    %load/vec4 v0x142614b80_0;
    %load/vec4 v0x142614c20_0;
    %or;
    %load/vec4 v0x142614d30_0;
    %or;
    %and;
    %load/vec4 v0x142614b80_0;
    %inv;
    %load/vec4 v0x142614d30_0;
    %inv;
    %or;
    %and;
    %load/vec4 v0x142614b80_0;
    %load/vec4 v0x142614d30_0;
    %or;
    %load/vec4 v0x142614ae0_0;
    %inv;
    %or;
    %and;
    %load/vec4 v0x142614ae0_0;
    %load/vec4 v0x142614c20_0;
    %inv;
    %or;
    %load/vec4 v0x142614d30_0;
    %inv;
    %or;
    %and;
    %load/vec4 v0x142614ae0_0;
    %load/vec4 v0x142614b80_0;
    %inv;
    %or;
    %load/vec4 v0x142614c20_0;
    %inv;
    %or;
    %and;
    %store/vec4 v0x142614830_0, 0, 1;
    %load/vec4 v0x142614ae0_0;
    %load/vec4 v0x142614c20_0;
    %inv;
    %and;
    %load/vec4 v0x142614ae0_0;
    %load/vec4 v0x142614d30_0;
    %and;
    %load/vec4 v0x142614b80_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x142614b80_0;
    %inv;
    %load/vec4 v0x142614c20_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x1426148c0_0, 0, 1;
    %load/vec4 v0x142614b80_0;
    %load/vec4 v0x142614ae0_0;
    %load/vec4 v0x142614d30_0;
    %or;
    %and;
    %load/vec4 v0x142614c20_0;
    %load/vec4 v0x142614d30_0;
    %inv;
    %or;
    %and;
    %store/vec4 v0x142614960_0, 0, 1;
    %load/vec4 v0x142614b80_0;
    %load/vec4 v0x142614d30_0;
    %or;
    %load/vec4 v0x142614c20_0;
    %load/vec4 v0x142614d30_0;
    %or;
    %and;
    %load/vec4 v0x142614ae0_0;
    %inv;
    %load/vec4 v0x142614b80_0;
    %inv;
    %or;
    %and;
    %load/vec4 v0x142614c20_0;
    %inv;
    %load/vec4 v0x142614d30_0;
    %inv;
    %or;
    %and;
    %store/vec4 v0x142614a40_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1426041e0;
T_1 ;
    %vpi_call 2 37 "$display", "| ## | A | B | C | D | F0 | F1 | F2 | F4 | F5 | F7 | F | F |" {0 0 0};
    %vpi_call 2 38 "$display", "|====+===+===+===+===+====+====+====+====+====+====+====+====+" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1426155b0_0, 0, 5;
T_1.0 ;
    %load/vec4 v0x1426155b0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x1426155b0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %div;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %store/vec4 v0x142614eb0_0, 0, 1;
    %load/vec4 v0x1426155b0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %store/vec4 v0x142614f40_0, 0, 1;
    %load/vec4 v0x1426155b0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %div;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %store/vec4 v0x142614fd0_0, 0, 1;
    %load/vec4 v0x1426155b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %pushi/vec4 2, 0, 32;
    %mod;
    %pad/u 1;
    %store/vec4 v0x142615080_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 48 "$display", "|%4d|%3d|%3d|%3d|%3d| %3d| %3d| %3d| %3d| %3d| %3d|", v0x1426155b0_0, v0x142614eb0_0, v0x142614f40_0, v0x142614fd0_0, v0x142615080_0, v0x142615130_0, v0x142615200_0, v0x142615290_0, v0x142615340_0, v0x1426153f0_0, v0x142615520_0 {0 0 0};
    %load/vec4 v0x1426155b0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 50 "$write", "|----+---+---+---+---+----+----+----+----+----+----+----+----+\012" {0 0 0};
T_1.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1426155b0_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v0x1426155b0_0, 0, 5;
    %jmp T_1.0;
T_1.1 ;
    %delay 20, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "part1_test.v";
