{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691146444802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691146444806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 04 18:54:04 2023 " "Processing started: Fri Aug 04 18:54:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691146444806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691146444806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lvds -c lvds " "Command: quartus_map --read_settings_files=on --write_settings_files=off lvds -c lvds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691146444806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691146445035 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691146445035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/lvds_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx " "Found entity 1: lvds_tx" {  } { { "ip/lvds_tx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_tx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691146452166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691146452166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/testbench/lvds_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/testbench/lvds_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_tx_tb " "Found entity 1: lvds_tx_tb" {  } { { "../testbench/lvds_tx_tb.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/testbench/lvds_tx_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691146452167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691146452167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/06_lvds_tx/rtl/lvds_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/06_lvds_tx/rtl/lvds_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_test " "Found entity 1: lvds_test" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691146452168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691146452168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/lvds_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_rx " "Found entity 1: lvds_rx" {  } { { "ip/lvds_rx.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/prj/ip/lvds_rx.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691146452170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691146452170 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "rx_outclock lvds_test.v(10) " "Verilog HDL Module Declaration error at lvds_test.v(10): top module port \"rx_outclock\" is not found in the port list" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 10 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1691146452171 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "rx_in lvds_test.v(30) " "Verilog HDL Module Declaration error at lvds_test.v(30): top module port \"rx_in\" is not found in the port list" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 30 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1691146452171 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "rx_inclock lvds_test.v(31) " "Verilog HDL Module Declaration error at lvds_test.v(31): top module port \"rx_inclock\" is not found in the port list" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 31 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1691146452171 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "rx_out lvds_test.v(32) " "Verilog HDL Module Declaration error at lvds_test.v(32): top module port \"rx_out\" is not found in the port list" {  } { { "../rtl/lvds_test.v" "" { Text "H:/FPGA/cyclone source/06_lvds_tx/rtl/lvds_test.v" 32 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1691146452171 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691146452205 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 04 18:54:12 2023 " "Processing ended: Fri Aug 04 18:54:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691146452205 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691146452205 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691146452205 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691146452205 ""}
