
SmartBin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011d2c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001024  08011f00  08011f00  00012f00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012f24  08012f24  0001449c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012f24  08012f24  00013f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012f2c  08012f2c  0001449c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012f2c  08012f2c  00013f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012f30  08012f30  00013f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000049c  20000000  08012f34  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d40  2000049c  080133d0  0001449c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200041dc  080133d0  000151dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001449c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f8f8  00000000  00000000  000144cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fd1  00000000  00000000  00033dc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001af8  00000000  00000000  00037d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000153f  00000000  00000000  00039890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000283a8  00000000  00000000  0003adcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020f7a  00000000  00000000  00063177  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6ee7  00000000  00000000  000840f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016afd8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008688  00000000  00000000  0016b01c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001736a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000049c 	.word	0x2000049c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08011ee4 	.word	0x08011ee4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200004a0 	.word	0x200004a0
 800020c:	08011ee4 	.word	0x08011ee4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b988 	b.w	8000f50 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9d08      	ldr	r5, [sp, #32]
 8000c5e:	468e      	mov	lr, r1
 8000c60:	4604      	mov	r4, r0
 8000c62:	4688      	mov	r8, r1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d14a      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	4617      	mov	r7, r2
 8000c6c:	d962      	bls.n	8000d34 <__udivmoddi4+0xdc>
 8000c6e:	fab2 f682 	clz	r6, r2
 8000c72:	b14e      	cbz	r6, 8000c88 <__udivmoddi4+0x30>
 8000c74:	f1c6 0320 	rsb	r3, r6, #32
 8000c78:	fa01 f806 	lsl.w	r8, r1, r6
 8000c7c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	ea43 0808 	orr.w	r8, r3, r8
 8000c86:	40b4      	lsls	r4, r6
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	fa1f fc87 	uxth.w	ip, r7
 8000c90:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c94:	0c23      	lsrs	r3, r4, #16
 8000c96:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c9a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9e:	fb01 f20c 	mul.w	r2, r1, ip
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d909      	bls.n	8000cba <__udivmoddi4+0x62>
 8000ca6:	18fb      	adds	r3, r7, r3
 8000ca8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cac:	f080 80ea 	bcs.w	8000e84 <__udivmoddi4+0x22c>
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f240 80e7 	bls.w	8000e84 <__udivmoddi4+0x22c>
 8000cb6:	3902      	subs	r1, #2
 8000cb8:	443b      	add	r3, r7
 8000cba:	1a9a      	subs	r2, r3, r2
 8000cbc:	b2a3      	uxth	r3, r4
 8000cbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cce:	459c      	cmp	ip, r3
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0x8e>
 8000cd2:	18fb      	adds	r3, r7, r3
 8000cd4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cd8:	f080 80d6 	bcs.w	8000e88 <__udivmoddi4+0x230>
 8000cdc:	459c      	cmp	ip, r3
 8000cde:	f240 80d3 	bls.w	8000e88 <__udivmoddi4+0x230>
 8000ce2:	443b      	add	r3, r7
 8000ce4:	3802      	subs	r0, #2
 8000ce6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cea:	eba3 030c 	sub.w	r3, r3, ip
 8000cee:	2100      	movs	r1, #0
 8000cf0:	b11d      	cbz	r5, 8000cfa <__udivmoddi4+0xa2>
 8000cf2:	40f3      	lsrs	r3, r6
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d905      	bls.n	8000d0e <__udivmoddi4+0xb6>
 8000d02:	b10d      	cbz	r5, 8000d08 <__udivmoddi4+0xb0>
 8000d04:	e9c5 0100 	strd	r0, r1, [r5]
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4608      	mov	r0, r1
 8000d0c:	e7f5      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d0e:	fab3 f183 	clz	r1, r3
 8000d12:	2900      	cmp	r1, #0
 8000d14:	d146      	bne.n	8000da4 <__udivmoddi4+0x14c>
 8000d16:	4573      	cmp	r3, lr
 8000d18:	d302      	bcc.n	8000d20 <__udivmoddi4+0xc8>
 8000d1a:	4282      	cmp	r2, r0
 8000d1c:	f200 8105 	bhi.w	8000f2a <__udivmoddi4+0x2d2>
 8000d20:	1a84      	subs	r4, r0, r2
 8000d22:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d26:	2001      	movs	r0, #1
 8000d28:	4690      	mov	r8, r2
 8000d2a:	2d00      	cmp	r5, #0
 8000d2c:	d0e5      	beq.n	8000cfa <__udivmoddi4+0xa2>
 8000d2e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d32:	e7e2      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000d34:	2a00      	cmp	r2, #0
 8000d36:	f000 8090 	beq.w	8000e5a <__udivmoddi4+0x202>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	f040 80a4 	bne.w	8000e8c <__udivmoddi4+0x234>
 8000d44:	1a8a      	subs	r2, r1, r2
 8000d46:	0c03      	lsrs	r3, r0, #16
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	b280      	uxth	r0, r0
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	2101      	movs	r1, #1
 8000d52:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d56:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d907      	bls.n	8000d76 <__udivmoddi4+0x11e>
 8000d66:	18fb      	adds	r3, r7, r3
 8000d68:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x11c>
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	f200 80e0 	bhi.w	8000f34 <__udivmoddi4+0x2dc>
 8000d74:	46c4      	mov	ip, r8
 8000d76:	1a9b      	subs	r3, r3, r2
 8000d78:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d7c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d80:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d84:	fb02 f404 	mul.w	r4, r2, r4
 8000d88:	429c      	cmp	r4, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x144>
 8000d8c:	18fb      	adds	r3, r7, r3
 8000d8e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x142>
 8000d94:	429c      	cmp	r4, r3
 8000d96:	f200 80ca 	bhi.w	8000f2e <__udivmoddi4+0x2d6>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	1b1b      	subs	r3, r3, r4
 8000d9e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000da2:	e7a5      	b.n	8000cf0 <__udivmoddi4+0x98>
 8000da4:	f1c1 0620 	rsb	r6, r1, #32
 8000da8:	408b      	lsls	r3, r1
 8000daa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dae:	431f      	orrs	r7, r3
 8000db0:	fa0e f401 	lsl.w	r4, lr, r1
 8000db4:	fa20 f306 	lsr.w	r3, r0, r6
 8000db8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dbc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000dc0:	4323      	orrs	r3, r4
 8000dc2:	fa00 f801 	lsl.w	r8, r0, r1
 8000dc6:	fa1f fc87 	uxth.w	ip, r7
 8000dca:	fbbe f0f9 	udiv	r0, lr, r9
 8000dce:	0c1c      	lsrs	r4, r3, #16
 8000dd0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dd4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dd8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	fa02 f201 	lsl.w	r2, r2, r1
 8000de2:	d909      	bls.n	8000df8 <__udivmoddi4+0x1a0>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dea:	f080 809c 	bcs.w	8000f26 <__udivmoddi4+0x2ce>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f240 8099 	bls.w	8000f26 <__udivmoddi4+0x2ce>
 8000df4:	3802      	subs	r0, #2
 8000df6:	443c      	add	r4, r7
 8000df8:	eba4 040e 	sub.w	r4, r4, lr
 8000dfc:	fa1f fe83 	uxth.w	lr, r3
 8000e00:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e04:	fb09 4413 	mls	r4, r9, r3, r4
 8000e08:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e0c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x1ce>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e1a:	f080 8082 	bcs.w	8000f22 <__udivmoddi4+0x2ca>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	d97f      	bls.n	8000f22 <__udivmoddi4+0x2ca>
 8000e22:	3b02      	subs	r3, #2
 8000e24:	443c      	add	r4, r7
 8000e26:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e2a:	eba4 040c 	sub.w	r4, r4, ip
 8000e2e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e32:	4564      	cmp	r4, ip
 8000e34:	4673      	mov	r3, lr
 8000e36:	46e1      	mov	r9, ip
 8000e38:	d362      	bcc.n	8000f00 <__udivmoddi4+0x2a8>
 8000e3a:	d05f      	beq.n	8000efc <__udivmoddi4+0x2a4>
 8000e3c:	b15d      	cbz	r5, 8000e56 <__udivmoddi4+0x1fe>
 8000e3e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e42:	eb64 0409 	sbc.w	r4, r4, r9
 8000e46:	fa04 f606 	lsl.w	r6, r4, r6
 8000e4a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e4e:	431e      	orrs	r6, r3
 8000e50:	40cc      	lsrs	r4, r1
 8000e52:	e9c5 6400 	strd	r6, r4, [r5]
 8000e56:	2100      	movs	r1, #0
 8000e58:	e74f      	b.n	8000cfa <__udivmoddi4+0xa2>
 8000e5a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e5e:	0c01      	lsrs	r1, r0, #16
 8000e60:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e64:	b280      	uxth	r0, r0
 8000e66:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4638      	mov	r0, r7
 8000e6e:	463c      	mov	r4, r7
 8000e70:	46b8      	mov	r8, r7
 8000e72:	46be      	mov	lr, r7
 8000e74:	2620      	movs	r6, #32
 8000e76:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e7a:	eba2 0208 	sub.w	r2, r2, r8
 8000e7e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e82:	e766      	b.n	8000d52 <__udivmoddi4+0xfa>
 8000e84:	4601      	mov	r1, r0
 8000e86:	e718      	b.n	8000cba <__udivmoddi4+0x62>
 8000e88:	4610      	mov	r0, r2
 8000e8a:	e72c      	b.n	8000ce6 <__udivmoddi4+0x8e>
 8000e8c:	f1c6 0220 	rsb	r2, r6, #32
 8000e90:	fa2e f302 	lsr.w	r3, lr, r2
 8000e94:	40b7      	lsls	r7, r6
 8000e96:	40b1      	lsls	r1, r6
 8000e98:	fa20 f202 	lsr.w	r2, r0, r2
 8000e9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ea0:	430a      	orrs	r2, r1
 8000ea2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ea6:	b2bc      	uxth	r4, r7
 8000ea8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb08 f904 	mul.w	r9, r8, r4
 8000eb6:	40b0      	lsls	r0, r6
 8000eb8:	4589      	cmp	r9, r1
 8000eba:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ebe:	b280      	uxth	r0, r0
 8000ec0:	d93e      	bls.n	8000f40 <__udivmoddi4+0x2e8>
 8000ec2:	1879      	adds	r1, r7, r1
 8000ec4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ec8:	d201      	bcs.n	8000ece <__udivmoddi4+0x276>
 8000eca:	4589      	cmp	r9, r1
 8000ecc:	d81f      	bhi.n	8000f0e <__udivmoddi4+0x2b6>
 8000ece:	eba1 0109 	sub.w	r1, r1, r9
 8000ed2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ed6:	fb09 f804 	mul.w	r8, r9, r4
 8000eda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee4:	4542      	cmp	r2, r8
 8000ee6:	d229      	bcs.n	8000f3c <__udivmoddi4+0x2e4>
 8000ee8:	18ba      	adds	r2, r7, r2
 8000eea:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eee:	d2c4      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef0:	4542      	cmp	r2, r8
 8000ef2:	d2c2      	bcs.n	8000e7a <__udivmoddi4+0x222>
 8000ef4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ef8:	443a      	add	r2, r7
 8000efa:	e7be      	b.n	8000e7a <__udivmoddi4+0x222>
 8000efc:	45f0      	cmp	r8, lr
 8000efe:	d29d      	bcs.n	8000e3c <__udivmoddi4+0x1e4>
 8000f00:	ebbe 0302 	subs.w	r3, lr, r2
 8000f04:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f08:	3801      	subs	r0, #1
 8000f0a:	46e1      	mov	r9, ip
 8000f0c:	e796      	b.n	8000e3c <__udivmoddi4+0x1e4>
 8000f0e:	eba7 0909 	sub.w	r9, r7, r9
 8000f12:	4449      	add	r1, r9
 8000f14:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f18:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1c:	fb09 f804 	mul.w	r8, r9, r4
 8000f20:	e7db      	b.n	8000eda <__udivmoddi4+0x282>
 8000f22:	4673      	mov	r3, lr
 8000f24:	e77f      	b.n	8000e26 <__udivmoddi4+0x1ce>
 8000f26:	4650      	mov	r0, sl
 8000f28:	e766      	b.n	8000df8 <__udivmoddi4+0x1a0>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	e6fd      	b.n	8000d2a <__udivmoddi4+0xd2>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3a02      	subs	r2, #2
 8000f32:	e733      	b.n	8000d9c <__udivmoddi4+0x144>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	443b      	add	r3, r7
 8000f3a:	e71c      	b.n	8000d76 <__udivmoddi4+0x11e>
 8000f3c:	4649      	mov	r1, r9
 8000f3e:	e79c      	b.n	8000e7a <__udivmoddi4+0x222>
 8000f40:	eba1 0109 	sub.w	r1, r1, r9
 8000f44:	46c4      	mov	ip, r8
 8000f46:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4a:	fb09 f804 	mul.w	r8, r9, r4
 8000f4e:	e7c4      	b.n	8000eda <__udivmoddi4+0x282>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <SX1272Init>:
/*
 * Radio driver functions implementation
 */

void SX1272Init( RadioEvents_t *events )
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    RadioEvents = events;
 8000f5c:	4a22      	ldr	r2, [pc, #136]	@ (8000fe8 <SX1272Init+0x94>)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	6013      	str	r3, [r2, #0]

    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, SX1272OnTimeoutIrq );
 8000f62:	4922      	ldr	r1, [pc, #136]	@ (8000fec <SX1272Init+0x98>)
 8000f64:	4822      	ldr	r0, [pc, #136]	@ (8000ff0 <SX1272Init+0x9c>)
 8000f66:	f001 fe55 	bl	8002c14 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1272OnTimeoutIrq );
 8000f6a:	4920      	ldr	r1, [pc, #128]	@ (8000fec <SX1272Init+0x98>)
 8000f6c:	4821      	ldr	r0, [pc, #132]	@ (8000ff4 <SX1272Init+0xa0>)
 8000f6e:	f001 fe51 	bl	8002c14 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1272OnTimeoutIrq );
 8000f72:	491e      	ldr	r1, [pc, #120]	@ (8000fec <SX1272Init+0x98>)
 8000f74:	4820      	ldr	r0, [pc, #128]	@ (8000ff8 <SX1272Init+0xa4>)
 8000f76:	f001 fe4d 	bl	8002c14 <TimerInit>

    SX1272Reset( );
 8000f7a:	f001 fc57 	bl	800282c <SX1272Reset>

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 8000f7e:	2000      	movs	r0, #0
 8000f80:	f001 f8c3 	bl	800210a <SX1272SetOpMode>

    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8000f84:	2300      	movs	r3, #0
 8000f86:	73fb      	strb	r3, [r7, #15]
 8000f88:	e020      	b.n	8000fcc <SX1272Init+0x78>
    {
        SX1272SetModem( RadioRegsInit[i].Modem );
 8000f8a:	7bfa      	ldrb	r2, [r7, #15]
 8000f8c:	491b      	ldr	r1, [pc, #108]	@ (8000ffc <SX1272Init+0xa8>)
 8000f8e:	4613      	mov	r3, r2
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	4413      	add	r3, r2
 8000f94:	440b      	add	r3, r1
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f001 f8df 	bl	800215c <SX1272SetModem>
        SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8000f9e:	7bfa      	ldrb	r2, [r7, #15]
 8000fa0:	4916      	ldr	r1, [pc, #88]	@ (8000ffc <SX1272Init+0xa8>)
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	4413      	add	r3, r2
 8000fa8:	440b      	add	r3, r1
 8000faa:	3301      	adds	r3, #1
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	7bfa      	ldrb	r2, [r7, #15]
 8000fb2:	4912      	ldr	r1, [pc, #72]	@ (8000ffc <SX1272Init+0xa8>)
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	4413      	add	r3, r2
 8000fba:	440b      	add	r3, r1
 8000fbc:	3302      	adds	r3, #2
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	f001 f91f 	bl	8002204 <SX1272Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8000fc6:	7bfb      	ldrb	r3, [r7, #15]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	73fb      	strb	r3, [r7, #15]
 8000fcc:	7bfb      	ldrb	r3, [r7, #15]
 8000fce:	2b10      	cmp	r3, #16
 8000fd0:	d9db      	bls.n	8000f8a <SX1272Init+0x36>
    }

    SX1272SetModem( MODEM_FSK );
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f001 f8c2 	bl	800215c <SX1272SetModem>

    SX1272.Settings.State = RF_IDLE;
 8000fd8:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <SX1272Init+0xac>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	701a      	strb	r2, [r3, #0]
}
 8000fde:	bf00      	nop
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	200004b8 	.word	0x200004b8
 8000fec:	080023f1 	.word	0x080023f1
 8000ff0:	20000628 	.word	0x20000628
 8000ff4:	2000063c 	.word	0x2000063c
 8000ff8:	20000650 	.word	0x20000650
 8000ffc:	080129b0 	.word	0x080129b0
 8001000:	200005bc 	.word	0x200005bc

08001004 <SX1272GetStatus>:

RadioState_t SX1272GetStatus( void )
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
    return SX1272.Settings.State;
 8001008:	4b03      	ldr	r3, [pc, #12]	@ (8001018 <SX1272GetStatus+0x14>)
 800100a:	781b      	ldrb	r3, [r3, #0]
}
 800100c:	4618      	mov	r0, r3
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	200005bc 	.word	0x200005bc
 800101c:	00000000 	.word	0x00000000

08001020 <SX1272SetChannel>:

void SX1272SetChannel( uint32_t freq )
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    SX1272.Settings.Channel = freq;
 8001028:	4a17      	ldr	r2, [pc, #92]	@ (8001088 <SX1272SetChannel+0x68>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6053      	str	r3, [r2, #4]
    freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff fa88 	bl	8000544 <__aeabi_ui2d>
 8001034:	a312      	add	r3, pc, #72	@ (adr r3, 8001080 <SX1272SetChannel+0x60>)
 8001036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103a:	f7ff fc27 	bl	800088c <__aeabi_ddiv>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	4610      	mov	r0, r2
 8001044:	4619      	mov	r1, r3
 8001046:	f7ff fdcf 	bl	8000be8 <__aeabi_d2uiz>
 800104a:	4603      	mov	r3, r0
 800104c:	607b      	str	r3, [r7, #4]
    SX1272Write( REG_FRFMSB, ( uint8_t )( ( freq >> 16 ) & 0xFF ) );
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	0c1b      	lsrs	r3, r3, #16
 8001052:	b2db      	uxtb	r3, r3
 8001054:	4619      	mov	r1, r3
 8001056:	2006      	movs	r0, #6
 8001058:	f001 f8d4 	bl	8002204 <SX1272Write>
    SX1272Write( REG_FRFMID, ( uint8_t )( ( freq >> 8 ) & 0xFF ) );
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	0a1b      	lsrs	r3, r3, #8
 8001060:	b2db      	uxtb	r3, r3
 8001062:	4619      	mov	r1, r3
 8001064:	2007      	movs	r0, #7
 8001066:	f001 f8cd 	bl	8002204 <SX1272Write>
    SX1272Write( REG_FRFLSB, ( uint8_t )( freq & 0xFF ) );
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	b2db      	uxtb	r3, r3
 800106e:	4619      	mov	r1, r3
 8001070:	2008      	movs	r0, #8
 8001072:	f001 f8c7 	bl	8002204 <SX1272Write>
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	00000000 	.word	0x00000000
 8001084:	404e8480 	.word	0x404e8480
 8001088:	200005bc 	.word	0x200005bc

0800108c <SX1272Random>:
    SX1272SetSleep( );
    return status;
}

uint32_t SX1272Random( void )
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
    uint8_t i;
    uint32_t rnd = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	603b      	str	r3, [r7, #0]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    SX1272SetModem( MODEM_LORA );
 8001096:	2001      	movs	r0, #1
 8001098:	f001 f860 	bl	800215c <SX1272SetModem>

    // Disable LoRa modem interrupts
    SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800109c:	21ff      	movs	r1, #255	@ 0xff
 800109e:	2011      	movs	r0, #17
 80010a0:	f001 f8b0 	bl	8002204 <SX1272Write>
                  RFLR_IRQFLAGS_CADDONE |
                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                  RFLR_IRQFLAGS_CADDETECTED );

    // Set radio in continuous reception
    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 80010a4:	2005      	movs	r0, #5
 80010a6:	f001 f830 	bl	800210a <SX1272SetOpMode>

    for( i = 0; i < 32; i++ )
 80010aa:	2300      	movs	r3, #0
 80010ac:	71fb      	strb	r3, [r7, #7]
 80010ae:	e011      	b.n	80010d4 <SX1272Random+0x48>
    {
        HAL_Delay( 1 );
 80010b0:	2001      	movs	r0, #1
 80010b2:	f004 fc35 	bl	8005920 <HAL_Delay>
        // Unfiltered RSSI value reading. Only takes the LSB value
        rnd |= ( ( uint32_t )SX1272Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 80010b6:	202c      	movs	r0, #44	@ 0x2c
 80010b8:	f001 f8b6 	bl	8002228 <SX1272Read>
 80010bc:	4603      	mov	r3, r0
 80010be:	f003 0201 	and.w	r2, r3, #1
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	683a      	ldr	r2, [r7, #0]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 32; i++ )
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	3301      	adds	r3, #1
 80010d2:	71fb      	strb	r3, [r7, #7]
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	2b1f      	cmp	r3, #31
 80010d8:	d9ea      	bls.n	80010b0 <SX1272Random+0x24>
    }

    SX1272SetSleep( );
 80010da:	f000 fe0d 	bl	8001cf8 <SX1272SetSleep>

    return rnd;
 80010de:	683b      	ldr	r3, [r7, #0]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 80010f0:	2300      	movs	r3, #0
 80010f2:	73fb      	strb	r3, [r7, #15]
 80010f4:	e017      	b.n	8001126 <GetFskBandwidthRegValue+0x3e>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	4a10      	ldr	r2, [pc, #64]	@ (800113c <GetFskBandwidthRegValue+0x54>)
 80010fa:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	429a      	cmp	r2, r3
 8001102:	d30d      	bcc.n	8001120 <GetFskBandwidthRegValue+0x38>
 8001104:	7bfb      	ldrb	r3, [r7, #15]
 8001106:	3301      	adds	r3, #1
 8001108:	4a0c      	ldr	r2, [pc, #48]	@ (800113c <GetFskBandwidthRegValue+0x54>)
 800110a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	429a      	cmp	r2, r3
 8001112:	d205      	bcs.n	8001120 <GetFskBandwidthRegValue+0x38>
        {
            return FskBandwidths[i].RegValue;
 8001114:	7bfb      	ldrb	r3, [r7, #15]
 8001116:	4a09      	ldr	r2, [pc, #36]	@ (800113c <GetFskBandwidthRegValue+0x54>)
 8001118:	00db      	lsls	r3, r3, #3
 800111a:	4413      	add	r3, r2
 800111c:	791b      	ldrb	r3, [r3, #4]
 800111e:	e007      	b.n	8001130 <GetFskBandwidthRegValue+0x48>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8001120:	7bfb      	ldrb	r3, [r7, #15]
 8001122:	3301      	adds	r3, #1
 8001124:	73fb      	strb	r3, [r7, #15]
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	2b14      	cmp	r3, #20
 800112a:	d9e4      	bls.n	80010f6 <GetFskBandwidthRegValue+0xe>
        }
    }
    // ERROR: Value not found
    while( 1 );
 800112c:	bf00      	nop
 800112e:	e7fd      	b.n	800112c <GetFskBandwidthRegValue+0x44>
}
 8001130:	4618      	mov	r0, r3
 8001132:	3714      	adds	r7, #20
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	080129e4 	.word	0x080129e4

08001140 <SX1272SetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 8001140:	b5b0      	push	{r4, r5, r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	60b9      	str	r1, [r7, #8]
 8001148:	607a      	str	r2, [r7, #4]
 800114a:	461a      	mov	r2, r3
 800114c:	4603      	mov	r3, r0
 800114e:	73fb      	strb	r3, [r7, #15]
 8001150:	4613      	mov	r3, r2
 8001152:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	4618      	mov	r0, r3
 8001158:	f001 f800 	bl	800215c <SX1272SetModem>

    switch( modem )
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d003      	beq.n	800116a <SX1272SetRxConfig+0x2a>
 8001162:	2b01      	cmp	r3, #1
 8001164:	f000 80cb 	beq.w	80012fe <SX1272SetRxConfig+0x1be>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 8001168:	e1c7      	b.n	80014fa <SX1272SetRxConfig+0x3ba>
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 800116a:	4a8f      	ldr	r2, [pc, #572]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	6113      	str	r3, [r2, #16]
            SX1272.Settings.Fsk.Datarate = datarate;
 8001170:	4a8d      	ldr	r2, [pc, #564]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6193      	str	r3, [r2, #24]
            SX1272.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 8001176:	4a8c      	ldr	r2, [pc, #560]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001178:	6a3b      	ldr	r3, [r7, #32]
 800117a:	6153      	str	r3, [r2, #20]
            SX1272.Settings.Fsk.FixLen = fixLen;
 800117c:	4a8a      	ldr	r2, [pc, #552]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 800117e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001182:	7793      	strb	r3, [r2, #30]
            SX1272.Settings.Fsk.PayloadLen = payloadLen;
 8001184:	4a88      	ldr	r2, [pc, #544]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001186:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800118a:	77d3      	strb	r3, [r2, #31]
            SX1272.Settings.Fsk.CrcOn = crcOn;
 800118c:	4a86      	ldr	r2, [pc, #536]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 800118e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001192:	f882 3020 	strb.w	r3, [r2, #32]
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 8001196:	4a84      	ldr	r2, [pc, #528]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001198:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800119c:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
            SX1272.Settings.Fsk.RxContinuous = rxContinuous;
 80011a0:	4a81      	ldr	r2, [pc, #516]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 80011a2:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80011a6:	f882 3022 	strb.w	r3, [r2, #34]	@ 0x22
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 80011aa:	4a7f      	ldr	r2, [pc, #508]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 80011ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80011ae:	8393      	strh	r3, [r2, #28]
            SX1272.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 80011b0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff f9d6 	bl	8000564 <__aeabi_i2d>
 80011b8:	4604      	mov	r4, r0
 80011ba:	460d      	mov	r5, r1
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff f9c1 	bl	8000544 <__aeabi_ui2d>
 80011c2:	4602      	mov	r2, r0
 80011c4:	460b      	mov	r3, r1
 80011c6:	f04f 0000 	mov.w	r0, #0
 80011ca:	4978      	ldr	r1, [pc, #480]	@ (80013ac <SX1272SetRxConfig+0x26c>)
 80011cc:	f7ff fb5e 	bl	800088c <__aeabi_ddiv>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4610      	mov	r0, r2
 80011d6:	4619      	mov	r1, r3
 80011d8:	f04f 0200 	mov.w	r2, #0
 80011dc:	4b74      	ldr	r3, [pc, #464]	@ (80013b0 <SX1272SetRxConfig+0x270>)
 80011de:	f7ff fa2b 	bl	8000638 <__aeabi_dmul>
 80011e2:	4602      	mov	r2, r0
 80011e4:	460b      	mov	r3, r1
 80011e6:	4620      	mov	r0, r4
 80011e8:	4629      	mov	r1, r5
 80011ea:	f7ff fa25 	bl	8000638 <__aeabi_dmul>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	4610      	mov	r0, r2
 80011f4:	4619      	mov	r1, r3
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	4b6e      	ldr	r3, [pc, #440]	@ (80013b4 <SX1272SetRxConfig+0x274>)
 80011fc:	f7ff fa1c 	bl	8000638 <__aeabi_dmul>
 8001200:	4602      	mov	r2, r0
 8001202:	460b      	mov	r3, r1
 8001204:	4610      	mov	r0, r2
 8001206:	4619      	mov	r1, r3
 8001208:	f7ff fcee 	bl	8000be8 <__aeabi_d2uiz>
 800120c:	4603      	mov	r3, r0
 800120e:	4a66      	ldr	r2, [pc, #408]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001210:	6293      	str	r3, [r2, #40]	@ 0x28
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff f996 	bl	8000544 <__aeabi_ui2d>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	a160      	add	r1, pc, #384	@ (adr r1, 80013a0 <SX1272SetRxConfig+0x260>)
 800121e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001222:	f7ff fb33 	bl	800088c <__aeabi_ddiv>
 8001226:	4602      	mov	r2, r0
 8001228:	460b      	mov	r3, r1
 800122a:	4610      	mov	r0, r2
 800122c:	4619      	mov	r1, r3
 800122e:	f7ff fcdb 	bl	8000be8 <__aeabi_d2uiz>
 8001232:	4603      	mov	r3, r0
 8001234:	b29b      	uxth	r3, r3
 8001236:	607b      	str	r3, [r7, #4]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	0a1b      	lsrs	r3, r3, #8
 800123c:	b2db      	uxtb	r3, r3
 800123e:	4619      	mov	r1, r3
 8001240:	2002      	movs	r0, #2
 8001242:	f000 ffdf 	bl	8002204 <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	b2db      	uxtb	r3, r3
 800124a:	4619      	mov	r1, r3
 800124c:	2003      	movs	r0, #3
 800124e:	f000 ffd9 	bl	8002204 <SX1272Write>
            SX1272Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8001252:	68b8      	ldr	r0, [r7, #8]
 8001254:	f7ff ff48 	bl	80010e8 <GetFskBandwidthRegValue>
 8001258:	4603      	mov	r3, r0
 800125a:	4619      	mov	r1, r3
 800125c:	2012      	movs	r0, #18
 800125e:	f000 ffd1 	bl	8002204 <SX1272Write>
            SX1272Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 8001262:	6a38      	ldr	r0, [r7, #32]
 8001264:	f7ff ff40 	bl	80010e8 <GetFskBandwidthRegValue>
 8001268:	4603      	mov	r3, r0
 800126a:	4619      	mov	r1, r3
 800126c:	2013      	movs	r0, #19
 800126e:	f000 ffc9 	bl	8002204 <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8001272:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001274:	0a1b      	lsrs	r3, r3, #8
 8001276:	b29b      	uxth	r3, r3
 8001278:	b2db      	uxtb	r3, r3
 800127a:	4619      	mov	r1, r3
 800127c:	2025      	movs	r0, #37	@ 0x25
 800127e:	f000 ffc1 	bl	8002204 <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8001282:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001284:	b2db      	uxtb	r3, r3
 8001286:	4619      	mov	r1, r3
 8001288:	2026      	movs	r0, #38	@ 0x26
 800128a:	f000 ffbb 	bl	8002204 <SX1272Write>
            if( fixLen == 1 )
 800128e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001292:	2b00      	cmp	r3, #0
 8001294:	d006      	beq.n	80012a4 <SX1272SetRxConfig+0x164>
                SX1272Write( REG_PAYLOADLENGTH, payloadLen );
 8001296:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800129a:	4619      	mov	r1, r3
 800129c:	2032      	movs	r0, #50	@ 0x32
 800129e:	f000 ffb1 	bl	8002204 <SX1272Write>
 80012a2:	e003      	b.n	80012ac <SX1272SetRxConfig+0x16c>
                SX1272Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 80012a4:	21ff      	movs	r1, #255	@ 0xff
 80012a6:	2032      	movs	r0, #50	@ 0x32
 80012a8:	f000 ffac 	bl	8002204 <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 80012ac:	2030      	movs	r0, #48	@ 0x30
 80012ae:	f000 ffbb 	bl	8002228 <SX1272Read>
 80012b2:	4603      	mov	r3, r0
 80012b4:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 80012b6:	f003 036f 	and.w	r3, r3, #111	@ 0x6f
 80012ba:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80012bc:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012c0:	2a00      	cmp	r2, #0
 80012c2:	d001      	beq.n	80012c8 <SX1272SetRxConfig+0x188>
 80012c4:	2200      	movs	r2, #0
 80012c6:	e001      	b.n	80012cc <SX1272SetRxConfig+0x18c>
 80012c8:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 80012cc:	4313      	orrs	r3, r2
 80012ce:	b25a      	sxtb	r2, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 80012d0:	f997 3034 	ldrsb.w	r3, [r7, #52]	@ 0x34
 80012d4:	011b      	lsls	r3, r3, #4
 80012d6:	b25b      	sxtb	r3, r3
 80012d8:	4313      	orrs	r3, r2
 80012da:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	4619      	mov	r1, r3
 80012e0:	2030      	movs	r0, #48	@ 0x30
 80012e2:	f000 ff8f 	bl	8002204 <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 80012e6:	2031      	movs	r0, #49	@ 0x31
 80012e8:	f000 ff9e 	bl	8002228 <SX1272Read>
 80012ec:	4603      	mov	r3, r0
 80012ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	4619      	mov	r1, r3
 80012f6:	2031      	movs	r0, #49	@ 0x31
 80012f8:	f000 ff84 	bl	8002204 <SX1272Write>
        break;
 80012fc:	e0fd      	b.n	80014fa <SX1272SetRxConfig+0x3ba>
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 80012fe:	4a2a      	ldr	r2, [pc, #168]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	6413      	str	r3, [r2, #64]	@ 0x40
            SX1272.Settings.LoRa.Datarate = datarate;
 8001304:	4a28      	ldr	r2, [pc, #160]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6453      	str	r3, [r2, #68]	@ 0x44
            SX1272.Settings.LoRa.Coderate = coderate;
 800130a:	4a27      	ldr	r2, [pc, #156]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 800130c:	7bbb      	ldrb	r3, [r7, #14]
 800130e:	f882 3049 	strb.w	r3, [r2, #73]	@ 0x49
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 8001312:	4a25      	ldr	r2, [pc, #148]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001314:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001316:	f8a2 304a 	strh.w	r3, [r2, #74]	@ 0x4a
            SX1272.Settings.LoRa.FixLen = fixLen;
 800131a:	4a23      	ldr	r2, [pc, #140]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 800131c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001320:	f882 304c 	strb.w	r3, [r2, #76]	@ 0x4c
            SX1272.Settings.LoRa.PayloadLen = payloadLen;
 8001324:	4a20      	ldr	r2, [pc, #128]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001326:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800132a:	f882 304d 	strb.w	r3, [r2, #77]	@ 0x4d
            SX1272.Settings.LoRa.CrcOn = crcOn;
 800132e:	4a1e      	ldr	r2, [pc, #120]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001330:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001334:	f882 304e 	strb.w	r3, [r2, #78]	@ 0x4e
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 8001338:	4a1b      	ldr	r2, [pc, #108]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 800133a:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800133e:	f882 304f 	strb.w	r3, [r2, #79]	@ 0x4f
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 8001342:	4a19      	ldr	r2, [pc, #100]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001344:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001348:	f882 3050 	strb.w	r3, [r2, #80]	@ 0x50
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 800134c:	4a16      	ldr	r2, [pc, #88]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 800134e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001352:	f882 3051 	strb.w	r3, [r2, #81]	@ 0x51
            SX1272.Settings.LoRa.RxContinuous = rxContinuous;
 8001356:	4a14      	ldr	r2, [pc, #80]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001358:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800135c:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( datarate > 12 )
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2b0c      	cmp	r3, #12
 8001364:	d902      	bls.n	800136c <SX1272SetRxConfig+0x22c>
                datarate = 12;
 8001366:	230c      	movs	r3, #12
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	e004      	b.n	8001376 <SX1272SetRxConfig+0x236>
            else if( datarate < 6 )
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2b05      	cmp	r3, #5
 8001370:	d801      	bhi.n	8001376 <SX1272SetRxConfig+0x236>
                datarate = 6;
 8001372:	2306      	movs	r3, #6
 8001374:	607b      	str	r3, [r7, #4]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d105      	bne.n	8001388 <SX1272SetRxConfig+0x248>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b0b      	cmp	r3, #11
 8001380:	d008      	beq.n	8001394 <SX1272SetRxConfig+0x254>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2b0c      	cmp	r3, #12
 8001386:	d005      	beq.n	8001394 <SX1272SetRxConfig+0x254>
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	2b01      	cmp	r3, #1
 800138c:	d114      	bne.n	80013b8 <SX1272SetRxConfig+0x278>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2b0c      	cmp	r3, #12
 8001392:	d111      	bne.n	80013b8 <SX1272SetRxConfig+0x278>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 8001394:	4b04      	ldr	r3, [pc, #16]	@ (80013a8 <SX1272SetRxConfig+0x268>)
 8001396:	2201      	movs	r2, #1
 8001398:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
 800139c:	e010      	b.n	80013c0 <SX1272SetRxConfig+0x280>
 800139e:	bf00      	nop
 80013a0:	00000000 	.word	0x00000000
 80013a4:	417e8480 	.word	0x417e8480
 80013a8:	200005bc 	.word	0x200005bc
 80013ac:	3ff00000 	.word	0x3ff00000
 80013b0:	40200000 	.word	0x40200000
 80013b4:	408f4000 	.word	0x408f4000
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 80013b8:	4b52      	ldr	r3, [pc, #328]	@ (8001504 <SX1272SetRxConfig+0x3c4>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 80013c0:	201d      	movs	r0, #29
 80013c2:	f000 ff31 	bl	8002228 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	019b      	lsls	r3, r3, #6
 80013cc:	b2da      	uxtb	r2, r3
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
 80013d0:	00db      	lsls	r3, r3, #3
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	4313      	orrs	r3, r2
 80013d6:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80013d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 80013e0:	4313      	orrs	r3, r2
 80013e2:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80013e4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	4313      	orrs	r3, r2
 80013ee:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 80013f0:	4a44      	ldr	r2, [pc, #272]	@ (8001504 <SX1272SetRxConfig+0x3c4>)
 80013f2:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80013f6:	4313      	orrs	r3, r2
 80013f8:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 80013fa:	4619      	mov	r1, r3
 80013fc:	201d      	movs	r0, #29
 80013fe:	f000 ff01 	bl	8002204 <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 8001402:	201e      	movs	r0, #30
 8001404:	f000 ff10 	bl	8002228 <SX1272Read>
 8001408:	4603      	mov	r3, r0
                           RFLR_MODEMCONFIG2_SF_MASK &
 800140a:	f003 030c 	and.w	r3, r3, #12
 800140e:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) |
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	b2db      	uxtb	r3, r3
 8001414:	011b      	lsls	r3, r3, #4
 8001416:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 8001418:	4313      	orrs	r3, r2
 800141a:	b2da      	uxtb	r2, r3
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 800141c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800141e:	0a1b      	lsrs	r3, r3, #8
 8001420:	b29b      	uxth	r3, r3
 8001422:	b2db      	uxtb	r3, r3
 8001424:	f003 0303 	and.w	r3, r3, #3
 8001428:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 800142a:	4313      	orrs	r3, r2
 800142c:	b2db      	uxtb	r3, r3
 800142e:	4619      	mov	r1, r3
 8001430:	201e      	movs	r0, #30
 8001432:	f000 fee7 	bl	8002204 <SX1272Write>
            SX1272Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8001436:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001438:	b2db      	uxtb	r3, r3
 800143a:	4619      	mov	r1, r3
 800143c:	201f      	movs	r0, #31
 800143e:	f000 fee1 	bl	8002204 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8001442:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001444:	0a1b      	lsrs	r3, r3, #8
 8001446:	b29b      	uxth	r3, r3
 8001448:	b2db      	uxtb	r3, r3
 800144a:	4619      	mov	r1, r3
 800144c:	2020      	movs	r0, #32
 800144e:	f000 fed9 	bl	8002204 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8001452:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001454:	b2db      	uxtb	r3, r3
 8001456:	4619      	mov	r1, r3
 8001458:	2021      	movs	r0, #33	@ 0x21
 800145a:	f000 fed3 	bl	8002204 <SX1272Write>
            if( fixLen == 1 )
 800145e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001462:	2b00      	cmp	r3, #0
 8001464:	d005      	beq.n	8001472 <SX1272SetRxConfig+0x332>
                SX1272Write( REG_LR_PAYLOADLENGTH, payloadLen );
 8001466:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800146a:	4619      	mov	r1, r3
 800146c:	2022      	movs	r0, #34	@ 0x22
 800146e:	f000 fec9 	bl	8002204 <SX1272Write>
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8001472:	4b24      	ldr	r3, [pc, #144]	@ (8001504 <SX1272SetRxConfig+0x3c4>)
 8001474:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8001478:	2b00      	cmp	r3, #0
 800147a:	d011      	beq.n	80014a0 <SX1272SetRxConfig+0x360>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 800147c:	204b      	movs	r0, #75	@ 0x4b
 800147e:	f000 fed3 	bl	8002228 <SX1272Read>
 8001482:	4603      	mov	r3, r0
 8001484:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001488:	b2db      	uxtb	r3, r3
 800148a:	4619      	mov	r1, r3
 800148c:	204b      	movs	r0, #75	@ 0x4b
 800148e:	f000 feb9 	bl	8002204 <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8001492:	4b1c      	ldr	r3, [pc, #112]	@ (8001504 <SX1272SetRxConfig+0x3c4>)
 8001494:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001498:	4619      	mov	r1, r3
 800149a:	2024      	movs	r0, #36	@ 0x24
 800149c:	f000 feb2 	bl	8002204 <SX1272Write>
            if( datarate == 6 )
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2b06      	cmp	r3, #6
 80014a4:	d114      	bne.n	80014d0 <SX1272SetRxConfig+0x390>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 80014a6:	2031      	movs	r0, #49	@ 0x31
 80014a8:	f000 febe 	bl	8002228 <SX1272Read>
 80014ac:	4603      	mov	r3, r0
 80014ae:	b25b      	sxtb	r3, r3
 80014b0:	f023 0307 	bic.w	r3, r3, #7
 80014b4:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80014b6:	f043 0305 	orr.w	r3, r3, #5
 80014ba:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	4619      	mov	r1, r3
 80014c0:	2031      	movs	r0, #49	@ 0x31
 80014c2:	f000 fe9f 	bl	8002204 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 80014c6:	210c      	movs	r1, #12
 80014c8:	2037      	movs	r0, #55	@ 0x37
 80014ca:	f000 fe9b 	bl	8002204 <SX1272Write>
        break;
 80014ce:	e013      	b.n	80014f8 <SX1272SetRxConfig+0x3b8>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 80014d0:	2031      	movs	r0, #49	@ 0x31
 80014d2:	f000 fea9 	bl	8002228 <SX1272Read>
 80014d6:	4603      	mov	r3, r0
 80014d8:	b25b      	sxtb	r3, r3
 80014da:	f023 0307 	bic.w	r3, r3, #7
 80014de:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 80014e0:	f043 0303 	orr.w	r3, r3, #3
 80014e4:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	4619      	mov	r1, r3
 80014ea:	2031      	movs	r0, #49	@ 0x31
 80014ec:	f000 fe8a 	bl	8002204 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 80014f0:	210a      	movs	r1, #10
 80014f2:	2037      	movs	r0, #55	@ 0x37
 80014f4:	f000 fe86 	bl	8002204 <SX1272Write>
        break;
 80014f8:	bf00      	nop
}
 80014fa:	bf00      	nop
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bdb0      	pop	{r4, r5, r7, pc}
 8001502:	bf00      	nop
 8001504:	200005bc 	.word	0x200005bc

08001508 <SX1272SetTxConfig>:
void SX1272SetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	60ba      	str	r2, [r7, #8]
 8001510:	607b      	str	r3, [r7, #4]
 8001512:	4603      	mov	r3, r0
 8001514:	73fb      	strb	r3, [r7, #15]
 8001516:	460b      	mov	r3, r1
 8001518:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 800151a:	7bfb      	ldrb	r3, [r7, #15]
 800151c:	4618      	mov	r0, r3
 800151e:	f000 fe1d 	bl	800215c <SX1272SetModem>

    SX1272SetRfTxPower( power );
 8001522:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001526:	4618      	mov	r0, r3
 8001528:	f001 f9b4 	bl	8002894 <SX1272SetRfTxPower>

    switch( modem )
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d003      	beq.n	800153a <SX1272SetTxConfig+0x32>
 8001532:	2b01      	cmp	r3, #1
 8001534:	f000 8096 	beq.w	8001664 <SX1272SetTxConfig+0x15c>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 8001538:	e175      	b.n	8001826 <SX1272SetTxConfig+0x31e>
            SX1272.Settings.Fsk.Power = power;
 800153a:	4aaf      	ldr	r2, [pc, #700]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 800153c:	7bbb      	ldrb	r3, [r7, #14]
 800153e:	7213      	strb	r3, [r2, #8]
            SX1272.Settings.Fsk.Fdev = fdev;
 8001540:	4aad      	ldr	r2, [pc, #692]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	60d3      	str	r3, [r2, #12]
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 8001546:	4aac      	ldr	r2, [pc, #688]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6113      	str	r3, [r2, #16]
            SX1272.Settings.Fsk.Datarate = datarate;
 800154c:	4aaa      	ldr	r2, [pc, #680]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 800154e:	69bb      	ldr	r3, [r7, #24]
 8001550:	6193      	str	r3, [r2, #24]
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 8001552:	4aa9      	ldr	r2, [pc, #676]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001554:	8c3b      	ldrh	r3, [r7, #32]
 8001556:	8393      	strh	r3, [r2, #28]
            SX1272.Settings.Fsk.FixLen = fixLen;
 8001558:	4aa7      	ldr	r2, [pc, #668]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 800155a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800155e:	7793      	strb	r3, [r2, #30]
            SX1272.Settings.Fsk.CrcOn = crcOn;
 8001560:	4aa5      	ldr	r2, [pc, #660]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001562:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001566:	f882 3020 	strb.w	r3, [r2, #32]
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 800156a:	4aa3      	ldr	r2, [pc, #652]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 800156c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001570:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
            SX1272.Settings.Fsk.TxTimeout = timeout;
 8001574:	4aa0      	ldr	r2, [pc, #640]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001578:	6253      	str	r3, [r2, #36]	@ 0x24
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 800157a:	68b8      	ldr	r0, [r7, #8]
 800157c:	f7fe ffe2 	bl	8000544 <__aeabi_ui2d>
 8001580:	a399      	add	r3, pc, #612	@ (adr r3, 80017e8 <SX1272SetTxConfig+0x2e0>)
 8001582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001586:	f7ff f981 	bl	800088c <__aeabi_ddiv>
 800158a:	4602      	mov	r2, r0
 800158c:	460b      	mov	r3, r1
 800158e:	4610      	mov	r0, r2
 8001590:	4619      	mov	r1, r3
 8001592:	f7ff fb29 	bl	8000be8 <__aeabi_d2uiz>
 8001596:	4603      	mov	r3, r0
 8001598:	b29b      	uxth	r3, r3
 800159a:	60bb      	str	r3, [r7, #8]
            SX1272Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	0a1b      	lsrs	r3, r3, #8
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	4619      	mov	r1, r3
 80015a4:	2004      	movs	r0, #4
 80015a6:	f000 fe2d 	bl	8002204 <SX1272Write>
            SX1272Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 80015aa:	68bb      	ldr	r3, [r7, #8]
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	4619      	mov	r1, r3
 80015b0:	2005      	movs	r0, #5
 80015b2:	f000 fe27 	bl	8002204 <SX1272Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 80015b6:	69b8      	ldr	r0, [r7, #24]
 80015b8:	f7fe ffc4 	bl	8000544 <__aeabi_ui2d>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	a18b      	add	r1, pc, #556	@ (adr r1, 80017f0 <SX1272SetTxConfig+0x2e8>)
 80015c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015c6:	f7ff f961 	bl	800088c <__aeabi_ddiv>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	4610      	mov	r0, r2
 80015d0:	4619      	mov	r1, r3
 80015d2:	f7ff fb09 	bl	8000be8 <__aeabi_d2uiz>
 80015d6:	4603      	mov	r3, r0
 80015d8:	b29b      	uxth	r3, r3
 80015da:	61bb      	str	r3, [r7, #24]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	0a1b      	lsrs	r3, r3, #8
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	4619      	mov	r1, r3
 80015e4:	2002      	movs	r0, #2
 80015e6:	f000 fe0d 	bl	8002204 <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	4619      	mov	r1, r3
 80015f0:	2003      	movs	r0, #3
 80015f2:	f000 fe07 	bl	8002204 <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 80015f6:	8c3b      	ldrh	r3, [r7, #32]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	4619      	mov	r1, r3
 8001600:	2025      	movs	r0, #37	@ 0x25
 8001602:	f000 fdff 	bl	8002204 <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8001606:	8c3b      	ldrh	r3, [r7, #32]
 8001608:	b2db      	uxtb	r3, r3
 800160a:	4619      	mov	r1, r3
 800160c:	2026      	movs	r0, #38	@ 0x26
 800160e:	f000 fdf9 	bl	8002204 <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 8001612:	2030      	movs	r0, #48	@ 0x30
 8001614:	f000 fe08 	bl	8002228 <SX1272Read>
 8001618:	4603      	mov	r3, r0
 800161a:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 800161c:	f003 036f 	and.w	r3, r3, #111	@ 0x6f
 8001620:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8001622:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001626:	2a00      	cmp	r2, #0
 8001628:	d001      	beq.n	800162e <SX1272SetTxConfig+0x126>
 800162a:	2200      	movs	r2, #0
 800162c:	e001      	b.n	8001632 <SX1272SetTxConfig+0x12a>
 800162e:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8001632:	4313      	orrs	r3, r2
 8001634:	b25a      	sxtb	r2, r3
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8001636:	f997 3028 	ldrsb.w	r3, [r7, #40]	@ 0x28
 800163a:	011b      	lsls	r3, r3, #4
 800163c:	b25b      	sxtb	r3, r3
 800163e:	4313      	orrs	r3, r2
 8001640:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 8001642:	b2db      	uxtb	r3, r3
 8001644:	4619      	mov	r1, r3
 8001646:	2030      	movs	r0, #48	@ 0x30
 8001648:	f000 fddc 	bl	8002204 <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 800164c:	2031      	movs	r0, #49	@ 0x31
 800164e:	f000 fdeb 	bl	8002228 <SX1272Read>
 8001652:	4603      	mov	r3, r0
 8001654:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001658:	b2db      	uxtb	r3, r3
 800165a:	4619      	mov	r1, r3
 800165c:	2031      	movs	r0, #49	@ 0x31
 800165e:	f000 fdd1 	bl	8002204 <SX1272Write>
        break;
 8001662:	e0e0      	b.n	8001826 <SX1272SetTxConfig+0x31e>
            SX1272.Settings.LoRa.Power = power;
 8001664:	4a64      	ldr	r2, [pc, #400]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001666:	7bbb      	ldrb	r3, [r7, #14]
 8001668:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 800166c:	4a62      	ldr	r2, [pc, #392]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6413      	str	r3, [r2, #64]	@ 0x40
            SX1272.Settings.LoRa.Datarate = datarate;
 8001672:	4a61      	ldr	r2, [pc, #388]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	6453      	str	r3, [r2, #68]	@ 0x44
            SX1272.Settings.LoRa.Coderate = coderate;
 8001678:	4a5f      	ldr	r2, [pc, #380]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 800167a:	7f3b      	ldrb	r3, [r7, #28]
 800167c:	f882 3049 	strb.w	r3, [r2, #73]	@ 0x49
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 8001680:	4a5d      	ldr	r2, [pc, #372]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001682:	8c3b      	ldrh	r3, [r7, #32]
 8001684:	f8a2 304a 	strh.w	r3, [r2, #74]	@ 0x4a
            SX1272.Settings.LoRa.FixLen = fixLen;
 8001688:	4a5b      	ldr	r2, [pc, #364]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 800168a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800168e:	f882 304c 	strb.w	r3, [r2, #76]	@ 0x4c
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 8001692:	4a59      	ldr	r2, [pc, #356]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001694:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001698:	f882 304f 	strb.w	r3, [r2, #79]	@ 0x4f
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 800169c:	4a56      	ldr	r2, [pc, #344]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 800169e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016a2:	f882 3050 	strb.w	r3, [r2, #80]	@ 0x50
            SX1272.Settings.LoRa.CrcOn = crcOn;
 80016a6:	4a54      	ldr	r2, [pc, #336]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 80016a8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80016ac:	f882 304e 	strb.w	r3, [r2, #78]	@ 0x4e
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 80016b0:	4a51      	ldr	r2, [pc, #324]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 80016b2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80016b6:	f882 3051 	strb.w	r3, [r2, #81]	@ 0x51
            SX1272.Settings.LoRa.TxTimeout = timeout;
 80016ba:	4a4f      	ldr	r2, [pc, #316]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 80016bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016be:	6553      	str	r3, [r2, #84]	@ 0x54
            if( datarate > 12 )
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	2b0c      	cmp	r3, #12
 80016c4:	d902      	bls.n	80016cc <SX1272SetTxConfig+0x1c4>
                datarate = 12;
 80016c6:	230c      	movs	r3, #12
 80016c8:	61bb      	str	r3, [r7, #24]
 80016ca:	e004      	b.n	80016d6 <SX1272SetTxConfig+0x1ce>
            else if( datarate < 6 )
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	2b05      	cmp	r3, #5
 80016d0:	d801      	bhi.n	80016d6 <SX1272SetTxConfig+0x1ce>
                datarate = 6;
 80016d2:	2306      	movs	r3, #6
 80016d4:	61bb      	str	r3, [r7, #24]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d105      	bne.n	80016e8 <SX1272SetTxConfig+0x1e0>
 80016dc:	69bb      	ldr	r3, [r7, #24]
 80016de:	2b0b      	cmp	r3, #11
 80016e0:	d008      	beq.n	80016f4 <SX1272SetTxConfig+0x1ec>
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	2b0c      	cmp	r3, #12
 80016e6:	d005      	beq.n	80016f4 <SX1272SetTxConfig+0x1ec>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d107      	bne.n	80016fe <SX1272SetTxConfig+0x1f6>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	2b0c      	cmp	r3, #12
 80016f2:	d104      	bne.n	80016fe <SX1272SetTxConfig+0x1f6>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 80016f4:	4b40      	ldr	r3, [pc, #256]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
 80016fc:	e003      	b.n	8001706 <SX1272SetTxConfig+0x1fe>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 80016fe:	4b3e      	ldr	r3, [pc, #248]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001700:	2200      	movs	r2, #0
 8001702:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8001706:	4b3c      	ldr	r3, [pc, #240]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001708:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 800170c:	2b00      	cmp	r3, #0
 800170e:	d011      	beq.n	8001734 <SX1272SetTxConfig+0x22c>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8001710:	204b      	movs	r0, #75	@ 0x4b
 8001712:	f000 fd89 	bl	8002228 <SX1272Read>
 8001716:	4603      	mov	r3, r0
 8001718:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800171c:	b2db      	uxtb	r3, r3
 800171e:	4619      	mov	r1, r3
 8001720:	204b      	movs	r0, #75	@ 0x4b
 8001722:	f000 fd6f 	bl	8002204 <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8001726:	4b34      	ldr	r3, [pc, #208]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001728:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800172c:	4619      	mov	r1, r3
 800172e:	2024      	movs	r0, #36	@ 0x24
 8001730:	f000 fd68 	bl	8002204 <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8001734:	201d      	movs	r0, #29
 8001736:	f000 fd77 	bl	8002228 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	019b      	lsls	r3, r3, #6
 8001740:	b2da      	uxtb	r2, r3
 8001742:	7f3b      	ldrb	r3, [r7, #28]
 8001744:	00db      	lsls	r3, r3, #3
 8001746:	b2db      	uxtb	r3, r3
 8001748:	4313      	orrs	r3, r2
 800174a:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 800174c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8001754:	4313      	orrs	r3, r2
 8001756:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8001758:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	b2db      	uxtb	r3, r3
 8001760:	4313      	orrs	r3, r2
 8001762:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 8001764:	4a24      	ldr	r2, [pc, #144]	@ (80017f8 <SX1272SetTxConfig+0x2f0>)
 8001766:	f892 2048 	ldrb.w	r2, [r2, #72]	@ 0x48
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 800176a:	4313      	orrs	r3, r2
 800176c:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 800176e:	4619      	mov	r1, r3
 8001770:	201d      	movs	r0, #29
 8001772:	f000 fd47 	bl	8002204 <SX1272Write>
                        ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 8001776:	201e      	movs	r0, #30
 8001778:	f000 fd56 	bl	8002228 <SX1272Read>
 800177c:	4603      	mov	r3, r0
 800177e:	f003 030f 	and.w	r3, r3, #15
 8001782:	b2da      	uxtb	r2, r3
                          ( datarate << 4 ) );
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	b2db      	uxtb	r3, r3
 8001788:	011b      	lsls	r3, r3, #4
 800178a:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 800178c:	4313      	orrs	r3, r2
 800178e:	b2db      	uxtb	r3, r3
 8001790:	4619      	mov	r1, r3
 8001792:	201e      	movs	r0, #30
 8001794:	f000 fd36 	bl	8002204 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8001798:	8c3b      	ldrh	r3, [r7, #32]
 800179a:	0a1b      	lsrs	r3, r3, #8
 800179c:	b29b      	uxth	r3, r3
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	4619      	mov	r1, r3
 80017a2:	2020      	movs	r0, #32
 80017a4:	f000 fd2e 	bl	8002204 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 80017a8:	8c3b      	ldrh	r3, [r7, #32]
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	4619      	mov	r1, r3
 80017ae:	2021      	movs	r0, #33	@ 0x21
 80017b0:	f000 fd28 	bl	8002204 <SX1272Write>
            if( datarate == 6 )
 80017b4:	69bb      	ldr	r3, [r7, #24]
 80017b6:	2b06      	cmp	r3, #6
 80017b8:	d120      	bne.n	80017fc <SX1272SetTxConfig+0x2f4>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 80017ba:	2031      	movs	r0, #49	@ 0x31
 80017bc:	f000 fd34 	bl	8002228 <SX1272Read>
 80017c0:	4603      	mov	r3, r0
 80017c2:	b25b      	sxtb	r3, r3
 80017c4:	f023 0307 	bic.w	r3, r3, #7
 80017c8:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80017ca:	f043 0305 	orr.w	r3, r3, #5
 80017ce:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	4619      	mov	r1, r3
 80017d4:	2031      	movs	r0, #49	@ 0x31
 80017d6:	f000 fd15 	bl	8002204 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 80017da:	210c      	movs	r1, #12
 80017dc:	2037      	movs	r0, #55	@ 0x37
 80017de:	f000 fd11 	bl	8002204 <SX1272Write>
        break;
 80017e2:	e01f      	b.n	8001824 <SX1272SetTxConfig+0x31c>
 80017e4:	f3af 8000 	nop.w
 80017e8:	00000000 	.word	0x00000000
 80017ec:	404e8480 	.word	0x404e8480
 80017f0:	00000000 	.word	0x00000000
 80017f4:	417e8480 	.word	0x417e8480
 80017f8:	200005bc 	.word	0x200005bc
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 80017fc:	2031      	movs	r0, #49	@ 0x31
 80017fe:	f000 fd13 	bl	8002228 <SX1272Read>
 8001802:	4603      	mov	r3, r0
 8001804:	b25b      	sxtb	r3, r3
 8001806:	f023 0307 	bic.w	r3, r3, #7
 800180a:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 800180c:	f043 0303 	orr.w	r3, r3, #3
 8001810:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8001812:	b2db      	uxtb	r3, r3
 8001814:	4619      	mov	r1, r3
 8001816:	2031      	movs	r0, #49	@ 0x31
 8001818:	f000 fcf4 	bl	8002204 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 800181c:	210a      	movs	r1, #10
 800181e:	2037      	movs	r0, #55	@ 0x37
 8001820:	f000 fcf0 	bl	8002204 <SX1272Write>
        break;
 8001824:	bf00      	nop
}
 8001826:	bf00      	nop
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop

08001830 <SX1272GetTimeOnAir>:

uint32_t SX1272GetTimeOnAir( RadioModems_t modem, uint8_t pktLen )
{
 8001830:	b5b0      	push	{r4, r5, r7, lr}
 8001832:	b094      	sub	sp, #80	@ 0x50
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	460a      	mov	r2, r1
 800183a:	71fb      	strb	r3, [r7, #7]
 800183c:	4613      	mov	r3, r2
 800183e:	71bb      	strb	r3, [r7, #6]
    uint32_t airTime = 0;
 8001840:	2300      	movs	r3, #0
 8001842:	64fb      	str	r3, [r7, #76]	@ 0x4c

    switch( modem )
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d003      	beq.n	8001852 <SX1272GetTimeOnAir+0x22>
 800184a:	2b01      	cmp	r3, #1
 800184c:	f000 808f 	beq.w	800196e <SX1272GetTimeOnAir+0x13e>
 8001850:	e198      	b.n	8001b84 <SX1272GetTimeOnAir+0x354>
    {
    case MODEM_FSK:
        {
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 8001852:	4ba5      	ldr	r3, [pc, #660]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 8001854:	8b9b      	ldrh	r3, [r3, #28]
 8001856:	461c      	mov	r4, r3
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8001858:	2027      	movs	r0, #39	@ 0x27
 800185a:	f000 fce5 	bl	8002228 <SX1272Read>
 800185e:	4603      	mov	r3, r0
 8001860:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001864:	3301      	adds	r3, #1
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 8001866:	4423      	add	r3, r4
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8001868:	4618      	mov	r0, r3
 800186a:	f7fe fe7b 	bl	8000564 <__aeabi_i2d>
 800186e:	4602      	mov	r2, r0
 8001870:	460b      	mov	r3, r1
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8001872:	499d      	ldr	r1, [pc, #628]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 8001874:	7f89      	ldrb	r1, [r1, #30]
 8001876:	2900      	cmp	r1, #0
 8001878:	d004      	beq.n	8001884 <SX1272GetTimeOnAir+0x54>
 800187a:	f04f 0000 	mov.w	r0, #0
 800187e:	f04f 0100 	mov.w	r1, #0
 8001882:	e002      	b.n	800188a <SX1272GetTimeOnAir+0x5a>
 8001884:	f04f 0000 	mov.w	r0, #0
 8001888:	4998      	ldr	r1, [pc, #608]	@ (8001aec <SX1272GetTimeOnAir+0x2bc>)
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 800188a:	f7fe fd1f 	bl	80002cc <__adddf3>
 800188e:	4602      	mov	r2, r0
 8001890:	460b      	mov	r3, r1
 8001892:	4614      	mov	r4, r2
 8001894:	461d      	mov	r5, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8001896:	2030      	movs	r0, #48	@ 0x30
 8001898:	f000 fcc6 	bl	8002228 <SX1272Read>
 800189c:	4603      	mov	r3, r0
 800189e:	f023 03f9 	bic.w	r3, r3, #249	@ 0xf9
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d003      	beq.n	80018ae <SX1272GetTimeOnAir+0x7e>
 80018a6:	f04f 0000 	mov.w	r0, #0
 80018aa:	4990      	ldr	r1, [pc, #576]	@ (8001aec <SX1272GetTimeOnAir+0x2bc>)
 80018ac:	e003      	b.n	80018b6 <SX1272GetTimeOnAir+0x86>
 80018ae:	f04f 0000 	mov.w	r0, #0
 80018b2:	f04f 0100 	mov.w	r1, #0
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 80018b6:	4622      	mov	r2, r4
 80018b8:	462b      	mov	r3, r5
 80018ba:	f7fe fd07 	bl	80002cc <__adddf3>
 80018be:	4602      	mov	r2, r0
 80018c0:	460b      	mov	r3, r1
 80018c2:	4614      	mov	r4, r2
 80018c4:	461d      	mov	r5, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 80018c6:	79bb      	ldrb	r3, [r7, #6]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe4b 	bl	8000564 <__aeabi_i2d>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4620      	mov	r0, r4
 80018d4:	4629      	mov	r1, r5
 80018d6:	f7fe fcf9 	bl	80002cc <__adddf3>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4614      	mov	r4, r2
 80018e0:	461d      	mov	r5, r3
                                     pktLen +
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 80018e2:	4b81      	ldr	r3, [pc, #516]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 80018e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d004      	beq.n	80018f6 <SX1272GetTimeOnAir+0xc6>
 80018ec:	f04f 0000 	mov.w	r0, #0
 80018f0:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80018f4:	e003      	b.n	80018fe <SX1272GetTimeOnAir+0xce>
 80018f6:	f04f 0000 	mov.w	r0, #0
 80018fa:	f04f 0100 	mov.w	r1, #0
                                     pktLen +
 80018fe:	4622      	mov	r2, r4
 8001900:	462b      	mov	r3, r5
 8001902:	f7fe fce3 	bl	80002cc <__adddf3>
 8001906:	4602      	mov	r2, r0
 8001908:	460b      	mov	r3, r1
 800190a:	4610      	mov	r0, r2
 800190c:	4619      	mov	r1, r3
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 800190e:	f04f 0200 	mov.w	r2, #0
 8001912:	4b77      	ldr	r3, [pc, #476]	@ (8001af0 <SX1272GetTimeOnAir+0x2c0>)
 8001914:	f7fe fe90 	bl	8000638 <__aeabi_dmul>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	4614      	mov	r4, r2
 800191e:	461d      	mov	r5, r3
                                     SX1272.Settings.Fsk.Datarate ) * 1000 );
 8001920:	4b71      	ldr	r3, [pc, #452]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 8001922:	699b      	ldr	r3, [r3, #24]
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8001924:	4618      	mov	r0, r3
 8001926:	f7fe fe0d 	bl	8000544 <__aeabi_ui2d>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	4620      	mov	r0, r4
 8001930:	4629      	mov	r1, r5
 8001932:	f7fe ffab 	bl	800088c <__aeabi_ddiv>
 8001936:	4602      	mov	r2, r0
 8001938:	460b      	mov	r3, r1
 800193a:	4610      	mov	r0, r2
 800193c:	4619      	mov	r1, r3
            airTime = round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	4b6c      	ldr	r3, [pc, #432]	@ (8001af4 <SX1272GetTimeOnAir+0x2c4>)
 8001944:	f7fe fe78 	bl	8000638 <__aeabi_dmul>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	ec43 2b17 	vmov	d7, r2, r3
 8001950:	eeb0 0a47 	vmov.f32	s0, s14
 8001954:	eef0 0a67 	vmov.f32	s1, s15
 8001958:	f010 fa7e 	bl	8011e58 <round>
 800195c:	ec53 2b10 	vmov	r2, r3, d0
 8001960:	4610      	mov	r0, r2
 8001962:	4619      	mov	r1, r3
 8001964:	f7ff f940 	bl	8000be8 <__aeabi_d2uiz>
 8001968:	4603      	mov	r3, r0
 800196a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
        break;
 800196c:	e10a      	b.n	8001b84 <SX1272GetTimeOnAir+0x354>
    case MODEM_LORA:
        {
            double bw = 0.0;
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	f04f 0300 	mov.w	r3, #0
 8001976:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
            switch( SX1272.Settings.LoRa.Bandwidth )
 800197a:	4b5b      	ldr	r3, [pc, #364]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	2b02      	cmp	r3, #2
 8001980:	d012      	beq.n	80019a8 <SX1272GetTimeOnAir+0x178>
 8001982:	2b02      	cmp	r3, #2
 8001984:	d816      	bhi.n	80019b4 <SX1272GetTimeOnAir+0x184>
 8001986:	2b00      	cmp	r3, #0
 8001988:	d002      	beq.n	8001990 <SX1272GetTimeOnAir+0x160>
 800198a:	2b01      	cmp	r3, #1
 800198c:	d006      	beq.n	800199c <SX1272GetTimeOnAir+0x16c>
 800198e:	e011      	b.n	80019b4 <SX1272GetTimeOnAir+0x184>
            {
            case 0: // 125 kHz
                bw = 125000;
 8001990:	a34f      	add	r3, pc, #316	@ (adr r3, 8001ad0 <SX1272GetTimeOnAir+0x2a0>)
 8001992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001996:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
                break;
 800199a:	e00b      	b.n	80019b4 <SX1272GetTimeOnAir+0x184>
            case 1: // 250 kHz
                bw = 250000;
 800199c:	a34e      	add	r3, pc, #312	@ (adr r3, 8001ad8 <SX1272GetTimeOnAir+0x2a8>)
 800199e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a2:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
                break;
 80019a6:	e005      	b.n	80019b4 <SX1272GetTimeOnAir+0x184>
            case 2: // 500 kHz
                bw = 500000;
 80019a8:	a34d      	add	r3, pc, #308	@ (adr r3, 8001ae0 <SX1272GetTimeOnAir+0x2b0>)
 80019aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ae:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
                break;
 80019b2:	bf00      	nop
            }

            // Symbol rate : time for one symbol (secs)
            double rs = bw / ( 1 << SX1272.Settings.LoRa.Datarate );
 80019b4:	4b4c      	ldr	r3, [pc, #304]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 80019b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019b8:	2201      	movs	r2, #1
 80019ba:	fa02 f303 	lsl.w	r3, r2, r3
 80019be:	4618      	mov	r0, r3
 80019c0:	f7fe fdd0 	bl	8000564 <__aeabi_i2d>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 80019cc:	f7fe ff5e 	bl	800088c <__aeabi_ddiv>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
            double ts = 1 / rs;
 80019d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80019dc:	f04f 0000 	mov.w	r0, #0
 80019e0:	4942      	ldr	r1, [pc, #264]	@ (8001aec <SX1272GetTimeOnAir+0x2bc>)
 80019e2:	f7fe ff53 	bl	800088c <__aeabi_ddiv>
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
            // time of preamble
            double tPreamble = ( SX1272.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 80019ee:	4b3e      	ldr	r3, [pc, #248]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 80019f0:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fdb5 	bl	8000564 <__aeabi_i2d>
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	4b3e      	ldr	r3, [pc, #248]	@ (8001af8 <SX1272GetTimeOnAir+0x2c8>)
 8001a00:	f7fe fc64 	bl	80002cc <__adddf3>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001a0c:	f7fe fe14 	bl	8000638 <__aeabi_dmul>
 8001a10:	4602      	mov	r2, r0
 8001a12:	460b      	mov	r3, r1
 8001a14:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8001a18:	79bb      	ldrb	r3, [r7, #6]
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4b32      	ldr	r3, [pc, #200]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 8001a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	1ad3      	subs	r3, r2, r3
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 8001a26:	4a30      	ldr	r2, [pc, #192]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 8001a28:	f892 204e 	ldrb.w	r2, [r2, #78]	@ 0x4e
 8001a2c:	0112      	lsls	r2, r2, #4
 8001a2e:	441a      	add	r2, r3
                                 ( SX1272.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 8001a30:	4b2d      	ldr	r3, [pc, #180]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 8001a32:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <SX1272GetTimeOnAir+0x20e>
 8001a3a:	2314      	movs	r3, #20
 8001a3c:	e000      	b.n	8001a40 <SX1272GetTimeOnAir+0x210>
 8001a3e:	2300      	movs	r3, #0
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	331c      	adds	r3, #28
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd7d 	bl	8000544 <__aeabi_ui2d>
 8001a4a:	4604      	mov	r4, r0
 8001a4c:	460d      	mov	r5, r1
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 8001a4e:	4b26      	ldr	r3, [pc, #152]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 8001a50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8001a52:	4b25      	ldr	r3, [pc, #148]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 8001a54:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <SX1272GetTimeOnAir+0x230>
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	e000      	b.n	8001a62 <SX1272GetTimeOnAir+0x232>
 8001a60:	2300      	movs	r3, #0
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7fe fd6c 	bl	8000544 <__aeabi_ui2d>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8001a70:	4620      	mov	r0, r4
 8001a72:	4629      	mov	r1, r5
 8001a74:	f7fe ff0a 	bl	800088c <__aeabi_ddiv>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	ec43 2b17 	vmov	d7, r2, r3
 8001a80:	eeb0 0a47 	vmov.f32	s0, s14
 8001a84:	eef0 0a67 	vmov.f32	s1, s15
 8001a88:	f010 f8ee 	bl	8011c68 <ceil>
 8001a8c:	ec55 4b10 	vmov	r4, r5, d0
                                 ( SX1272.Settings.LoRa.Coderate + 4 );
 8001a90:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <SX1272GetTimeOnAir+0x2b8>)
 8001a92:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8001a96:	3304      	adds	r3, #4
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7fe fd63 	bl	8000564 <__aeabi_i2d>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	4629      	mov	r1, r5
 8001aa6:	f7fe fdc7 	bl	8000638 <__aeabi_dmul>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	460b      	mov	r3, r1
 8001aae:	e9c7 2308 	strd	r2, r3, [r7, #32]
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	f04f 0300 	mov.w	r3, #0
 8001aba:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001abe:	f7ff f84b 	bl	8000b58 <__aeabi_dcmpgt>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d019      	beq.n	8001afc <SX1272GetTimeOnAir+0x2cc>
 8001ac8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001acc:	e01a      	b.n	8001b04 <SX1272GetTimeOnAir+0x2d4>
 8001ace:	bf00      	nop
 8001ad0:	00000000 	.word	0x00000000
 8001ad4:	40fe8480 	.word	0x40fe8480
 8001ad8:	00000000 	.word	0x00000000
 8001adc:	410e8480 	.word	0x410e8480
 8001ae0:	00000000 	.word	0x00000000
 8001ae4:	411e8480 	.word	0x411e8480
 8001ae8:	200005bc 	.word	0x200005bc
 8001aec:	3ff00000 	.word	0x3ff00000
 8001af0:	40200000 	.word	0x40200000
 8001af4:	408f4000 	.word	0x408f4000
 8001af8:	40110000 	.word	0x40110000
 8001afc:	f04f 0000 	mov.w	r0, #0
 8001b00:	f04f 0100 	mov.w	r1, #0
 8001b04:	f04f 0200 	mov.w	r2, #0
 8001b08:	4b23      	ldr	r3, [pc, #140]	@ (8001b98 <SX1272GetTimeOnAir+0x368>)
 8001b0a:	f7fe fbdf 	bl	80002cc <__adddf3>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	460b      	mov	r3, r1
 8001b12:	e9c7 2306 	strd	r2, r3, [r7, #24]
            double tPayload = nPayload * ts;
 8001b16:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001b1a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b1e:	f7fe fd8b 	bl	8000638 <__aeabi_dmul>
 8001b22:	4602      	mov	r2, r0
 8001b24:	460b      	mov	r3, r1
 8001b26:	e9c7 2304 	strd	r2, r3, [r7, #16]
            // Time on air
            double tOnAir = tPreamble + tPayload;
 8001b2a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001b2e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001b32:	f7fe fbcb 	bl	80002cc <__adddf3>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	e9c7 2302 	strd	r2, r3, [r7, #8]
            // return ms secs
            airTime = floor( tOnAir * 1000 + 0.999 );
 8001b3e:	f04f 0200 	mov.w	r2, #0
 8001b42:	4b16      	ldr	r3, [pc, #88]	@ (8001b9c <SX1272GetTimeOnAir+0x36c>)
 8001b44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001b48:	f7fe fd76 	bl	8000638 <__aeabi_dmul>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	a30e      	add	r3, pc, #56	@ (adr r3, 8001b90 <SX1272GetTimeOnAir+0x360>)
 8001b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5a:	f7fe fbb7 	bl	80002cc <__adddf3>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	ec43 2b17 	vmov	d7, r2, r3
 8001b66:	eeb0 0a47 	vmov.f32	s0, s14
 8001b6a:	eef0 0a67 	vmov.f32	s1, s15
 8001b6e:	f010 f8f7 	bl	8011d60 <floor>
 8001b72:	ec53 2b10 	vmov	r2, r3, d0
 8001b76:	4610      	mov	r0, r2
 8001b78:	4619      	mov	r1, r3
 8001b7a:	f7ff f835 	bl	8000be8 <__aeabi_d2uiz>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
        break;
 8001b82:	bf00      	nop
    }
    return airTime;
 8001b84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3750      	adds	r7, #80	@ 0x50
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	d916872b 	.word	0xd916872b
 8001b94:	3feff7ce 	.word	0x3feff7ce
 8001b98:	40200000 	.word	0x40200000
 8001b9c:	408f4000 	.word	0x408f4000

08001ba0 <SX1272Send>:

void SX1272Send( uint8_t *buffer, uint8_t size )
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	460b      	mov	r3, r1
 8001baa:	70fb      	strb	r3, [r7, #3]
    uint32_t txTimeout = 0;
 8001bac:	2300      	movs	r3, #0
 8001bae:	60fb      	str	r3, [r7, #12]

    switch( SX1272.Settings.Modem )
 8001bb0:	4b4f      	ldr	r3, [pc, #316]	@ (8001cf0 <SX1272Send+0x150>)
 8001bb2:	785b      	ldrb	r3, [r3, #1]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d002      	beq.n	8001bbe <SX1272Send+0x1e>
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d042      	beq.n	8001c42 <SX1272Send+0xa2>
 8001bbc:	e091      	b.n	8001ce2 <SX1272Send+0x142>
    {
    case MODEM_FSK:
        {
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8001bbe:	4b4c      	ldr	r3, [pc, #304]	@ (8001cf0 <SX1272Send+0x150>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	871a      	strh	r2, [r3, #56]	@ 0x38
            SX1272.Settings.FskPacketHandler.Size = size;
 8001bc4:	78fb      	ldrb	r3, [r7, #3]
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	4b49      	ldr	r3, [pc, #292]	@ (8001cf0 <SX1272Send+0x150>)
 8001bca:	86da      	strh	r2, [r3, #54]	@ 0x36

            if( SX1272.Settings.Fsk.FixLen == false )
 8001bcc:	4b48      	ldr	r3, [pc, #288]	@ (8001cf0 <SX1272Send+0x150>)
 8001bce:	7f9b      	ldrb	r3, [r3, #30]
 8001bd0:	f083 0301 	eor.w	r3, r3, #1
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d005      	beq.n	8001be6 <SX1272Send+0x46>
            {
                SX1272WriteFifo( ( uint8_t* )&size, 1 );
 8001bda:	1cfb      	adds	r3, r7, #3
 8001bdc:	2101      	movs	r1, #1
 8001bde:	4618      	mov	r0, r3
 8001be0:	f000 fb94 	bl	800230c <SX1272WriteFifo>
 8001be4:	e004      	b.n	8001bf0 <SX1272Send+0x50>
            }
            else
            {
                SX1272Write( REG_PAYLOADLENGTH, size );
 8001be6:	78fb      	ldrb	r3, [r7, #3]
 8001be8:	4619      	mov	r1, r3
 8001bea:	2032      	movs	r0, #50	@ 0x32
 8001bec:	f000 fb0a 	bl	8002204 <SX1272Write>
            }

            if( ( size > 0 ) && ( size <= 64 ) )
 8001bf0:	78fb      	ldrb	r3, [r7, #3]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d007      	beq.n	8001c06 <SX1272Send+0x66>
 8001bf6:	78fb      	ldrb	r3, [r7, #3]
 8001bf8:	2b40      	cmp	r3, #64	@ 0x40
 8001bfa:	d804      	bhi.n	8001c06 <SX1272Send+0x66>
            {
                SX1272.Settings.FskPacketHandler.ChunkSize = size;
 8001bfc:	78fa      	ldrb	r2, [r7, #3]
 8001bfe:	4b3c      	ldr	r3, [pc, #240]	@ (8001cf0 <SX1272Send+0x150>)
 8001c00:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
 8001c04:	e009      	b.n	8001c1a <SX1272Send+0x7a>
            }
            else
            {
                memcpy1( RxTxBuffer, buffer, size );
 8001c06:	78fb      	ldrb	r3, [r7, #3]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	6879      	ldr	r1, [r7, #4]
 8001c0c:	4839      	ldr	r0, [pc, #228]	@ (8001cf4 <SX1272Send+0x154>)
 8001c0e:	f001 f8af 	bl	8002d70 <memcpy1>
                SX1272.Settings.FskPacketHandler.ChunkSize = 32;
 8001c12:	4b37      	ldr	r3, [pc, #220]	@ (8001cf0 <SX1272Send+0x150>)
 8001c14:	2220      	movs	r2, #32
 8001c16:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
            }

            // Write payload buffer
            SX1272WriteFifo( buffer, SX1272.Settings.FskPacketHandler.ChunkSize );
 8001c1a:	4b35      	ldr	r3, [pc, #212]	@ (8001cf0 <SX1272Send+0x150>)
 8001c1c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001c20:	4619      	mov	r1, r3
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f000 fb72 	bl	800230c <SX1272WriteFifo>
            SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8001c28:	4b31      	ldr	r3, [pc, #196]	@ (8001cf0 <SX1272Send+0x150>)
 8001c2a:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8001c2c:	4a30      	ldr	r2, [pc, #192]	@ (8001cf0 <SX1272Send+0x150>)
 8001c2e:	f892 203b 	ldrb.w	r2, [r2, #59]	@ 0x3b
 8001c32:	4413      	add	r3, r2
 8001c34:	b29a      	uxth	r2, r3
 8001c36:	4b2e      	ldr	r3, [pc, #184]	@ (8001cf0 <SX1272Send+0x150>)
 8001c38:	871a      	strh	r2, [r3, #56]	@ 0x38
            txTimeout = SX1272.Settings.Fsk.TxTimeout;
 8001c3a:	4b2d      	ldr	r3, [pc, #180]	@ (8001cf0 <SX1272Send+0x150>)
 8001c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001c40:	e04f      	b.n	8001ce2 <SX1272Send+0x142>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8001c42:	4b2b      	ldr	r3, [pc, #172]	@ (8001cf0 <SX1272Send+0x150>)
 8001c44:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d00f      	beq.n	8001c6c <SX1272Send+0xcc>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8001c4c:	2033      	movs	r0, #51	@ 0x33
 8001c4e:	f000 faeb 	bl	8002228 <SX1272Read>
 8001c52:	4603      	mov	r3, r0
 8001c54:	f023 0341 	bic.w	r3, r3, #65	@ 0x41
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	2033      	movs	r0, #51	@ 0x33
 8001c5e:	f000 fad1 	bl	8002204 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8001c62:	2119      	movs	r1, #25
 8001c64:	203b      	movs	r0, #59	@ 0x3b
 8001c66:	f000 facd 	bl	8002204 <SX1272Write>
 8001c6a:	e013      	b.n	8001c94 <SX1272Send+0xf4>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8001c6c:	2033      	movs	r0, #51	@ 0x33
 8001c6e:	f000 fadb 	bl	8002228 <SX1272Read>
 8001c72:	4603      	mov	r3, r0
 8001c74:	b25b      	sxtb	r3, r3
 8001c76:	f023 0341 	bic.w	r3, r3, #65	@ 0x41
 8001c7a:	b25b      	sxtb	r3, r3
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	b25b      	sxtb	r3, r3
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	4619      	mov	r1, r3
 8001c86:	2033      	movs	r0, #51	@ 0x33
 8001c88:	f000 fabc 	bl	8002204 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8001c8c:	211d      	movs	r1, #29
 8001c8e:	203b      	movs	r0, #59	@ 0x3b
 8001c90:	f000 fab8 	bl	8002204 <SX1272Write>
            }

            SX1272.Settings.LoRaPacketHandler.Size = size;
 8001c94:	78fa      	ldrb	r2, [r7, #3]
 8001c96:	4b16      	ldr	r3, [pc, #88]	@ (8001cf0 <SX1272Send+0x150>)
 8001c98:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

            // Initializes the payload size
            SX1272Write( REG_LR_PAYLOADLENGTH, size );
 8001c9c:	78fb      	ldrb	r3, [r7, #3]
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	2022      	movs	r0, #34	@ 0x22
 8001ca2:	f000 faaf 	bl	8002204 <SX1272Write>

            // Full buffer used for Tx
            SX1272Write( REG_LR_FIFOTXBASEADDR, 0 );
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	200e      	movs	r0, #14
 8001caa:	f000 faab 	bl	8002204 <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 8001cae:	2100      	movs	r1, #0
 8001cb0:	200d      	movs	r0, #13
 8001cb2:	f000 faa7 	bl	8002204 <SX1272Write>

            // FIFO operations can not take place in Sleep mode
            if( ( SX1272Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	f000 fab6 	bl	8002228 <SX1272Read>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d104      	bne.n	8001cd0 <SX1272Send+0x130>
            {
                SX1272SetStby( );
 8001cc6:	f000 f831 	bl	8001d2c <SX1272SetStby>
                HAL_Delay( 1 );
 8001cca:	2001      	movs	r0, #1
 8001ccc:	f003 fe28 	bl	8005920 <HAL_Delay>
            }
            // Write payload buffer
            SX1272WriteFifo( buffer, size );
 8001cd0:	78fb      	ldrb	r3, [r7, #3]
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f000 fb19 	bl	800230c <SX1272WriteFifo>
            txTimeout = SX1272.Settings.LoRa.TxTimeout;
 8001cda:	4b05      	ldr	r3, [pc, #20]	@ (8001cf0 <SX1272Send+0x150>)
 8001cdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cde:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001ce0:	bf00      	nop
    }

    SX1272SetTx( txTimeout );
 8001ce2:	68f8      	ldr	r0, [r7, #12]
 8001ce4:	f000 f91a 	bl	8001f1c <SX1272SetTx>
}
 8001ce8:	bf00      	nop
 8001cea:	3710      	adds	r7, #16
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	200005bc 	.word	0x200005bc
 8001cf4:	200004bc 	.word	0x200004bc

08001cf8 <SX1272SetSleep>:

void SX1272SetSleep( void )
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8001cfc:	4808      	ldr	r0, [pc, #32]	@ (8001d20 <SX1272SetSleep+0x28>)
 8001cfe:	f000 ffdd 	bl	8002cbc <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8001d02:	4808      	ldr	r0, [pc, #32]	@ (8001d24 <SX1272SetSleep+0x2c>)
 8001d04:	f000 ffda 	bl	8002cbc <TimerStop>

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 8001d08:	2000      	movs	r0, #0
 8001d0a:	f000 f9fe 	bl	800210a <SX1272SetOpMode>

    // Disable TCXO radio is in SLEEP mode
    SX1272SetBoardTcxo( false );
 8001d0e:	2000      	movs	r0, #0
 8001d10:	f000 fd78 	bl	8002804 <SX1272SetBoardTcxo>

    SX1272.Settings.State = RF_IDLE;
 8001d14:	4b04      	ldr	r3, [pc, #16]	@ (8001d28 <SX1272SetSleep+0x30>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	701a      	strb	r2, [r3, #0]
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	2000063c 	.word	0x2000063c
 8001d24:	20000628 	.word	0x20000628
 8001d28:	200005bc 	.word	0x200005bc

08001d2c <SX1272SetStby>:

void SX1272SetStby( void )
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8001d30:	4806      	ldr	r0, [pc, #24]	@ (8001d4c <SX1272SetStby+0x20>)
 8001d32:	f000 ffc3 	bl	8002cbc <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8001d36:	4806      	ldr	r0, [pc, #24]	@ (8001d50 <SX1272SetStby+0x24>)
 8001d38:	f000 ffc0 	bl	8002cbc <TimerStop>

    SX1272SetOpMode( RF_OPMODE_STANDBY );
 8001d3c:	2001      	movs	r0, #1
 8001d3e:	f000 f9e4 	bl	800210a <SX1272SetOpMode>
    SX1272.Settings.State = RF_IDLE;
 8001d42:	4b04      	ldr	r3, [pc, #16]	@ (8001d54 <SX1272SetStby+0x28>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	701a      	strb	r2, [r3, #0]
}
 8001d48:	bf00      	nop
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	2000063c 	.word	0x2000063c
 8001d50:	20000628 	.word	0x20000628
 8001d54:	200005bc 	.word	0x200005bc

08001d58 <SX1272SetRx>:

void SX1272SetRx( uint32_t timeout )
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
    bool rxContinuous = false;
 8001d60:	2300      	movs	r3, #0
 8001d62:	73fb      	strb	r3, [r7, #15]
    TimerStop( &TxTimeoutTimer );
 8001d64:	4868      	ldr	r0, [pc, #416]	@ (8001f08 <SX1272SetRx+0x1b0>)
 8001d66:	f000 ffa9 	bl	8002cbc <TimerStop>

    switch( SX1272.Settings.Modem )
 8001d6a:	4b68      	ldr	r3, [pc, #416]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001d6c:	785b      	ldrb	r3, [r3, #1]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d002      	beq.n	8001d78 <SX1272SetRx+0x20>
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d03c      	beq.n	8001df0 <SX1272SetRx+0x98>
 8001d76:	e095      	b.n	8001ea4 <SX1272SetRx+0x14c>
    {
    case MODEM_FSK:
        {
            rxContinuous = SX1272.Settings.Fsk.RxContinuous;
 8001d78:	4b64      	ldr	r3, [pc, #400]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001d7a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001d7e:	73fb      	strb	r3, [r7, #15]
            // DIO1=FifoLevel
            // DIO2=SyncAddr
            // DIO3=FifoEmpty
            // DIO4=Preamble
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001d80:	2040      	movs	r0, #64	@ 0x40
 8001d82:	f000 fa51 	bl	8002228 <SX1272Read>
 8001d86:	4603      	mov	r3, r0
 8001d88:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_00 |
 8001d90:	f043 030c 	orr.w	r3, r3, #12
 8001d94:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	4619      	mov	r1, r3
 8001d9a:	2040      	movs	r0, #64	@ 0x40
 8001d9c:	f000 fa32 	bl	8002204 <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO2_11 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8001da0:	2041      	movs	r0, #65	@ 0x41
 8001da2:	f000 fa41 	bl	8002228 <SX1272Read>
 8001da6:	4603      	mov	r3, r0
 8001da8:	f063 033e 	orn	r3, r3, #62	@ 0x3e
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	4619      	mov	r1, r3
 8001db0:	2041      	movs	r0, #65	@ 0x41
 8001db2:	f000 fa27 	bl	8002204 <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) |
                                                                            RF_DIOMAPPING2_DIO4_11 |
                                                                            RF_DIOMAPPING2_MAP_PREAMBLEDETECT );

            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 8001db6:	2035      	movs	r0, #53	@ 0x35
 8001db8:	f000 fa36 	bl	8002228 <SX1272Read>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001dc2:	b2da      	uxtb	r2, r3
 8001dc4:	4b51      	ldr	r3, [pc, #324]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001dc6:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

            SX1272Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8001dca:	211e      	movs	r1, #30
 8001dcc:	200d      	movs	r0, #13
 8001dce:	f000 fa19 	bl	8002204 <SX1272Write>

            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 8001dd2:	4b4e      	ldr	r3, [pc, #312]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8001dda:	4b4c      	ldr	r3, [pc, #304]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8001de2:	4b4a      	ldr	r3, [pc, #296]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	871a      	strh	r2, [r3, #56]	@ 0x38
            SX1272.Settings.FskPacketHandler.Size = 0;
 8001de8:	4b48      	ldr	r3, [pc, #288]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	86da      	strh	r2, [r3, #54]	@ 0x36
        }
        break;
 8001dee:	e059      	b.n	8001ea4 <SX1272SetRx+0x14c>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8001df0:	4b46      	ldr	r3, [pc, #280]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001df2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d00f      	beq.n	8001e1a <SX1272SetRx+0xc2>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8001dfa:	2033      	movs	r0, #51	@ 0x33
 8001dfc:	f000 fa14 	bl	8002228 <SX1272Read>
 8001e00:	4603      	mov	r3, r0
 8001e02:	f043 0341 	orr.w	r3, r3, #65	@ 0x41
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	4619      	mov	r1, r3
 8001e0a:	2033      	movs	r0, #51	@ 0x33
 8001e0c:	f000 f9fa 	bl	8002204 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8001e10:	2119      	movs	r1, #25
 8001e12:	203b      	movs	r0, #59	@ 0x3b
 8001e14:	f000 f9f6 	bl	8002204 <SX1272Write>
 8001e18:	e013      	b.n	8001e42 <SX1272SetRx+0xea>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8001e1a:	2033      	movs	r0, #51	@ 0x33
 8001e1c:	f000 fa04 	bl	8002228 <SX1272Read>
 8001e20:	4603      	mov	r3, r0
 8001e22:	b25b      	sxtb	r3, r3
 8001e24:	f023 0341 	bic.w	r3, r3, #65	@ 0x41
 8001e28:	b25b      	sxtb	r3, r3
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	b25b      	sxtb	r3, r3
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	4619      	mov	r1, r3
 8001e34:	2033      	movs	r0, #51	@ 0x33
 8001e36:	f000 f9e5 	bl	8002204 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8001e3a:	211d      	movs	r1, #29
 8001e3c:	203b      	movs	r0, #59	@ 0x3b
 8001e3e:	f000 f9e1 	bl	8002204 <SX1272Write>
            }

            rxContinuous = SX1272.Settings.LoRa.RxContinuous;
 8001e42:	4b32      	ldr	r3, [pc, #200]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001e44:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8001e48:	73fb      	strb	r3, [r7, #15]

            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8001e4a:	4b30      	ldr	r3, [pc, #192]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001e4c:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d00f      	beq.n	8001e74 <SX1272SetRx+0x11c>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8001e54:	211d      	movs	r1, #29
 8001e56:	2011      	movs	r0, #17
 8001e58:	f000 f9d4 	bl	8002204 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 8001e5c:	2040      	movs	r0, #64	@ 0x40
 8001e5e:	f000 f9e3 	bl	8002228 <SX1272Read>
 8001e62:	4603      	mov	r3, r0
 8001e64:	f003 0333 	and.w	r3, r3, #51	@ 0x33
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	2040      	movs	r0, #64	@ 0x40
 8001e6e:	f000 f9c9 	bl	8002204 <SX1272Write>
 8001e72:	e00e      	b.n	8001e92 <SX1272SetRx+0x13a>
            }
            else
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8001e74:	211f      	movs	r1, #31
 8001e76:	2011      	movs	r0, #17
 8001e78:	f000 f9c4 	bl	8002204 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 8001e7c:	2040      	movs	r0, #64	@ 0x40
 8001e7e:	f000 f9d3 	bl	8002228 <SX1272Read>
 8001e82:	4603      	mov	r3, r0
 8001e84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	2040      	movs	r0, #64	@ 0x40
 8001e8e:	f000 f9b9 	bl	8002204 <SX1272Write>
            }
            SX1272Write( REG_LR_FIFORXBASEADDR, 0 );
 8001e92:	2100      	movs	r1, #0
 8001e94:	200f      	movs	r0, #15
 8001e96:	f000 f9b5 	bl	8002204 <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	200d      	movs	r0, #13
 8001e9e:	f000 f9b1 	bl	8002204 <SX1272Write>
        }
        break;
 8001ea2:	bf00      	nop
    }

    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 8001ea4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	4819      	ldr	r0, [pc, #100]	@ (8001f10 <SX1272SetRx+0x1b8>)
 8001eac:	f00d ff3a 	bl	800fd24 <memset>

    SX1272.Settings.State = RF_RX_RUNNING;
 8001eb0:	4b16      	ldr	r3, [pc, #88]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	701a      	strb	r2, [r3, #0]
    if( timeout != 0 )
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d006      	beq.n	8001eca <SX1272SetRx+0x172>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8001ebc:	6879      	ldr	r1, [r7, #4]
 8001ebe:	4815      	ldr	r0, [pc, #84]	@ (8001f14 <SX1272SetRx+0x1bc>)
 8001ec0:	f000 ff0e 	bl	8002ce0 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8001ec4:	4813      	ldr	r0, [pc, #76]	@ (8001f14 <SX1272SetRx+0x1bc>)
 8001ec6:	f000 febf 	bl	8002c48 <TimerStart>
    }

    if( SX1272.Settings.Modem == MODEM_FSK )
 8001eca:	4b10      	ldr	r3, [pc, #64]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001ecc:	785b      	ldrb	r3, [r3, #1]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d10c      	bne.n	8001eec <SX1272SetRx+0x194>
    {
        SX1272SetOpMode( RF_OPMODE_RECEIVER );
 8001ed2:	2005      	movs	r0, #5
 8001ed4:	f000 f919 	bl	800210a <SX1272SetOpMode>

        TimerSetValue( &RxTimeoutSyncWord, SX1272.Settings.Fsk.RxSingleTimeout );
 8001ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f0c <SX1272SetRx+0x1b4>)
 8001eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001edc:	4619      	mov	r1, r3
 8001ede:	480e      	ldr	r0, [pc, #56]	@ (8001f18 <SX1272SetRx+0x1c0>)
 8001ee0:	f000 fefe 	bl	8002ce0 <TimerSetValue>
        TimerStart( &RxTimeoutSyncWord );
 8001ee4:	480c      	ldr	r0, [pc, #48]	@ (8001f18 <SX1272SetRx+0x1c0>)
 8001ee6:	f000 feaf 	bl	8002c48 <TimerStart>
        else
        {
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
        }
    }
}
 8001eea:	e009      	b.n	8001f00 <SX1272SetRx+0x1a8>
        if( rxContinuous == true )
 8001eec:	7bfb      	ldrb	r3, [r7, #15]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d003      	beq.n	8001efa <SX1272SetRx+0x1a2>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER );
 8001ef2:	2005      	movs	r0, #5
 8001ef4:	f000 f909 	bl	800210a <SX1272SetOpMode>
}
 8001ef8:	e002      	b.n	8001f00 <SX1272SetRx+0x1a8>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8001efa:	2006      	movs	r0, #6
 8001efc:	f000 f905 	bl	800210a <SX1272SetOpMode>
}
 8001f00:	bf00      	nop
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20000628 	.word	0x20000628
 8001f0c:	200005bc 	.word	0x200005bc
 8001f10:	200004bc 	.word	0x200004bc
 8001f14:	2000063c 	.word	0x2000063c
 8001f18:	20000650 	.word	0x20000650

08001f1c <SX1272SetTx>:

void SX1272SetTx( uint32_t timeout )
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
    TimerStop( &RxTimeoutTimer );
 8001f24:	4837      	ldr	r0, [pc, #220]	@ (8002004 <SX1272SetTx+0xe8>)
 8001f26:	f000 fec9 	bl	8002cbc <TimerStop>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	4836      	ldr	r0, [pc, #216]	@ (8002008 <SX1272SetTx+0xec>)
 8001f2e:	f000 fed7 	bl	8002ce0 <TimerSetValue>

    switch( SX1272.Settings.Modem )
 8001f32:	4b36      	ldr	r3, [pc, #216]	@ (800200c <SX1272SetTx+0xf0>)
 8001f34:	785b      	ldrb	r3, [r3, #1]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d002      	beq.n	8001f40 <SX1272SetTx+0x24>
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d026      	beq.n	8001f8c <SX1272SetTx+0x70>
 8001f3e:	e054      	b.n	8001fea <SX1272SetTx+0xce>
            // DIO1=FifoEmpty
            // DIO2=FifoFull
            // DIO3=FifoEmpty
            // DIO4=LowBat
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001f40:	2040      	movs	r0, #64	@ 0x40
 8001f42:	f000 f971 	bl	8002228 <SX1272Read>
 8001f46:	4603      	mov	r3, r0
 8001f48:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 8001f4a:	f003 0303 	and.w	r3, r3, #3
 8001f4e:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
 8001f50:	f043 0310 	orr.w	r3, r3, #16
 8001f54:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	4619      	mov	r1, r3
 8001f5a:	2040      	movs	r0, #64	@ 0x40
 8001f5c:	f000 f952 	bl	8002204 <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO1_01 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8001f60:	2041      	movs	r0, #65	@ 0x41
 8001f62:	f000 f961 	bl	8002228 <SX1272Read>
 8001f66:	4603      	mov	r3, r0
 8001f68:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	4619      	mov	r1, r3
 8001f70:	2041      	movs	r0, #65	@ 0x41
 8001f72:	f000 f947 	bl	8002204 <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) );
            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 8001f76:	2035      	movs	r0, #53	@ 0x35
 8001f78:	f000 f956 	bl	8002228 <SX1272Read>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f82:	b2da      	uxtb	r2, r3
 8001f84:	4b21      	ldr	r3, [pc, #132]	@ (800200c <SX1272SetTx+0xf0>)
 8001f86:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        }
        break;
 8001f8a:	e02e      	b.n	8001fea <SX1272SetTx+0xce>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8001f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <SX1272SetTx+0xf0>)
 8001f8e:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d014      	beq.n	8001fc0 <SX1272SetTx+0xa4>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8001f96:	21f5      	movs	r1, #245	@ 0xf5
 8001f98:	2011      	movs	r0, #17
 8001f9a:	f000 f933 	bl	8002204 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=TxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8001f9e:	2040      	movs	r0, #64	@ 0x40
 8001fa0:	f000 f942 	bl	8002228 <SX1272Read>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	b25b      	sxtb	r3, r3
 8001fa8:	f003 0333 	and.w	r3, r3, #51	@ 0x33
 8001fac:	b25b      	sxtb	r3, r3
 8001fae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fb2:	b25b      	sxtb	r3, r3
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	2040      	movs	r0, #64	@ 0x40
 8001fba:	f000 f923 	bl	8002204 <SX1272Write>

                // DIO0=TxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
            }
        }
        break;
 8001fbe:	e013      	b.n	8001fe8 <SX1272SetTx+0xcc>
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8001fc0:	21f7      	movs	r1, #247	@ 0xf7
 8001fc2:	2011      	movs	r0, #17
 8001fc4:	f000 f91e 	bl	8002204 <SX1272Write>
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8001fc8:	2040      	movs	r0, #64	@ 0x40
 8001fca:	f000 f92d 	bl	8002228 <SX1272Read>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	b25b      	sxtb	r3, r3
 8001fd2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001fd6:	b25b      	sxtb	r3, r3
 8001fd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fdc:	b25b      	sxtb	r3, r3
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	2040      	movs	r0, #64	@ 0x40
 8001fe4:	f000 f90e 	bl	8002204 <SX1272Write>
        break;
 8001fe8:	bf00      	nop
    }

    SX1272.Settings.State = RF_TX_RUNNING;
 8001fea:	4b08      	ldr	r3, [pc, #32]	@ (800200c <SX1272SetTx+0xf0>)
 8001fec:	2202      	movs	r2, #2
 8001fee:	701a      	strb	r2, [r3, #0]
    TimerStart( &TxTimeoutTimer );
 8001ff0:	4805      	ldr	r0, [pc, #20]	@ (8002008 <SX1272SetTx+0xec>)
 8001ff2:	f000 fe29 	bl	8002c48 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 8001ff6:	2003      	movs	r0, #3
 8001ff8:	f000 f887 	bl	800210a <SX1272SetOpMode>
}
 8001ffc:	bf00      	nop
 8001ffe:	3708      	adds	r7, #8
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	2000063c 	.word	0x2000063c
 8002008:	20000628 	.word	0x20000628
 800200c:	200005bc 	.word	0x200005bc

08002010 <SX1272SetTxContinuousWave>:

void SX1272SetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08e      	sub	sp, #56	@ 0x38
 8002014:	af0a      	add	r7, sp, #40	@ 0x28
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	460b      	mov	r3, r1
 800201a:	70fb      	strb	r3, [r7, #3]
 800201c:	4613      	mov	r3, r2
 800201e:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )( time * 1000 );
 8002020:	883b      	ldrh	r3, [r7, #0]
 8002022:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002026:	fb02 f303 	mul.w	r3, r2, r3
 800202a:	60fb      	str	r3, [r7, #12]

    SX1272SetChannel( freq );
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7fe fff7 	bl	8001020 <SX1272SetChannel>

    SX1272SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 8002032:	f997 1003 	ldrsb.w	r1, [r7, #3]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	9308      	str	r3, [sp, #32]
 800203a:	2300      	movs	r3, #0
 800203c:	9307      	str	r3, [sp, #28]
 800203e:	2300      	movs	r3, #0
 8002040:	9306      	str	r3, [sp, #24]
 8002042:	2300      	movs	r3, #0
 8002044:	9305      	str	r3, [sp, #20]
 8002046:	2300      	movs	r3, #0
 8002048:	9304      	str	r3, [sp, #16]
 800204a:	2300      	movs	r3, #0
 800204c:	9303      	str	r3, [sp, #12]
 800204e:	2305      	movs	r3, #5
 8002050:	9302      	str	r3, [sp, #8]
 8002052:	2300      	movs	r3, #0
 8002054:	9301      	str	r3, [sp, #4]
 8002056:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	2300      	movs	r3, #0
 800205e:	2200      	movs	r2, #0
 8002060:	2000      	movs	r0, #0
 8002062:	f7ff fa51 	bl	8001508 <SX1272SetTxConfig>

    SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8002066:	2031      	movs	r0, #49	@ 0x31
 8002068:	f000 f8de 	bl	8002228 <SX1272Read>
 800206c:	4603      	mov	r3, r0
 800206e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002072:	b2db      	uxtb	r3, r3
 8002074:	4619      	mov	r1, r3
 8002076:	2031      	movs	r0, #49	@ 0x31
 8002078:	f000 f8c4 	bl	8002204 <SX1272Write>
    // Disable radio interrupts
    SX1272Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 800207c:	21f0      	movs	r1, #240	@ 0xf0
 800207e:	2040      	movs	r0, #64	@ 0x40
 8002080:	f000 f8c0 	bl	8002204 <SX1272Write>
    SX1272Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8002084:	21a0      	movs	r1, #160	@ 0xa0
 8002086:	2041      	movs	r0, #65	@ 0x41
 8002088:	f000 f8bc 	bl	8002204 <SX1272Write>

    TimerSetValue( &TxTimeoutTimer, timeout );
 800208c:	68f9      	ldr	r1, [r7, #12]
 800208e:	4808      	ldr	r0, [pc, #32]	@ (80020b0 <SX1272SetTxContinuousWave+0xa0>)
 8002090:	f000 fe26 	bl	8002ce0 <TimerSetValue>

    SX1272.Settings.State = RF_TX_RUNNING;
 8002094:	4b07      	ldr	r3, [pc, #28]	@ (80020b4 <SX1272SetTxContinuousWave+0xa4>)
 8002096:	2202      	movs	r2, #2
 8002098:	701a      	strb	r2, [r3, #0]
    TimerStart( &TxTimeoutTimer );
 800209a:	4805      	ldr	r0, [pc, #20]	@ (80020b0 <SX1272SetTxContinuousWave+0xa0>)
 800209c:	f000 fdd4 	bl	8002c48 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 80020a0:	2003      	movs	r0, #3
 80020a2:	f000 f832 	bl	800210a <SX1272SetOpMode>
}
 80020a6:	bf00      	nop
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000628 	.word	0x20000628
 80020b4:	200005bc 	.word	0x200005bc

080020b8 <SX1272ReadRssi>:

int16_t SX1272ReadRssi( RadioModems_t modem )
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
    int16_t rssi = 0;
 80020c2:	2300      	movs	r3, #0
 80020c4:	81fb      	strh	r3, [r7, #14]

    switch( modem )
 80020c6:	79fb      	ldrb	r3, [r7, #7]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d002      	beq.n	80020d2 <SX1272ReadRssi+0x1a>
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d00a      	beq.n	80020e6 <SX1272ReadRssi+0x2e>
 80020d0:	e011      	b.n	80020f6 <SX1272ReadRssi+0x3e>
    {
    case MODEM_FSK:
        rssi = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 80020d2:	2011      	movs	r0, #17
 80020d4:	f000 f8a8 	bl	8002228 <SX1272Read>
 80020d8:	4603      	mov	r3, r0
 80020da:	085b      	lsrs	r3, r3, #1
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	425b      	negs	r3, r3
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	81fb      	strh	r3, [r7, #14]
        break;
 80020e4:	e00b      	b.n	80020fe <SX1272ReadRssi+0x46>
    case MODEM_LORA:
        rssi = RSSI_OFFSET + SX1272Read( REG_LR_RSSIVALUE );
 80020e6:	201b      	movs	r0, #27
 80020e8:	f000 f89e 	bl	8002228 <SX1272Read>
 80020ec:	4603      	mov	r3, r0
 80020ee:	3b8b      	subs	r3, #139	@ 0x8b
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	81fb      	strh	r3, [r7, #14]
        break;
 80020f4:	e003      	b.n	80020fe <SX1272ReadRssi+0x46>
    default:
        rssi = -1;
 80020f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020fa:	81fb      	strh	r3, [r7, #14]
        break;
 80020fc:	bf00      	nop
    }
    return rssi;
 80020fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002102:	4618      	mov	r0, r3
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <SX1272SetOpMode>:

void SX1272SetOpMode( uint8_t opMode )
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b082      	sub	sp, #8
 800210e:	af00      	add	r7, sp, #0
 8002110:	4603      	mov	r3, r0
 8002112:	71fb      	strb	r3, [r7, #7]
    if( opMode == RF_OPMODE_SLEEP )
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d103      	bne.n	8002122 <SX1272SetOpMode+0x18>
    {
        SX1272SetAntSwLowPower( true );
 800211a:	2001      	movs	r0, #1
 800211c:	f000 fc68 	bl	80029f0 <SX1272SetAntSwLowPower>
 8002120:	e006      	b.n	8002130 <SX1272SetOpMode+0x26>
    }
    else
    {
        // Enable TCXO if operating mode different from SLEEP.
        SX1272SetAntSwLowPower( false );
 8002122:	2000      	movs	r0, #0
 8002124:	f000 fc64 	bl	80029f0 <SX1272SetAntSwLowPower>
        SX1272SetAntSw( opMode );
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	4618      	mov	r0, r3
 800212c:	f000 fccc 	bl	8002ac8 <SX1272SetAntSw>
    }
    SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8002130:	2001      	movs	r0, #1
 8002132:	f000 f879 	bl	8002228 <SX1272Read>
 8002136:	4603      	mov	r3, r0
 8002138:	b25b      	sxtb	r3, r3
 800213a:	f023 0307 	bic.w	r3, r3, #7
 800213e:	b25a      	sxtb	r2, r3
 8002140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002144:	4313      	orrs	r3, r2
 8002146:	b25b      	sxtb	r3, r3
 8002148:	b2db      	uxtb	r3, r3
 800214a:	4619      	mov	r1, r3
 800214c:	2001      	movs	r0, #1
 800214e:	f000 f859 	bl	8002204 <SX1272Write>
}
 8002152:	bf00      	nop
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
	...

0800215c <SX1272SetModem>:

void SX1272SetModem( RadioModems_t modem )
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	71fb      	strb	r3, [r7, #7]
    if( ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 8002166:	2001      	movs	r0, #1
 8002168:	f000 f85e 	bl	8002228 <SX1272Read>
 800216c:	4603      	mov	r3, r0
 800216e:	b25b      	sxtb	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	da03      	bge.n	800217c <SX1272SetModem+0x20>
    {
        SX1272.Settings.Modem = MODEM_LORA;
 8002174:	4b22      	ldr	r3, [pc, #136]	@ (8002200 <SX1272SetModem+0xa4>)
 8002176:	2201      	movs	r2, #1
 8002178:	705a      	strb	r2, [r3, #1]
 800217a:	e002      	b.n	8002182 <SX1272SetModem+0x26>
    }
    else
    {
        SX1272.Settings.Modem = MODEM_FSK;
 800217c:	4b20      	ldr	r3, [pc, #128]	@ (8002200 <SX1272SetModem+0xa4>)
 800217e:	2200      	movs	r2, #0
 8002180:	705a      	strb	r2, [r3, #1]
    }

    if( SX1272.Settings.Modem == modem )
 8002182:	4b1f      	ldr	r3, [pc, #124]	@ (8002200 <SX1272SetModem+0xa4>)
 8002184:	785b      	ldrb	r3, [r3, #1]
 8002186:	79fa      	ldrb	r2, [r7, #7]
 8002188:	429a      	cmp	r2, r3
 800218a:	d034      	beq.n	80021f6 <SX1272SetModem+0x9a>
    {
        return;
    }

    SX1272.Settings.Modem = modem;
 800218c:	4a1c      	ldr	r2, [pc, #112]	@ (8002200 <SX1272SetModem+0xa4>)
 800218e:	79fb      	ldrb	r3, [r7, #7]
 8002190:	7053      	strb	r3, [r2, #1]
    switch( SX1272.Settings.Modem )
 8002192:	4b1b      	ldr	r3, [pc, #108]	@ (8002200 <SX1272SetModem+0xa4>)
 8002194:	785b      	ldrb	r3, [r3, #1]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d016      	beq.n	80021c8 <SX1272SetModem+0x6c>
    {
    default:
    case MODEM_FSK:
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 800219a:	2000      	movs	r0, #0
 800219c:	f7ff ffb5 	bl	800210a <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 80021a0:	2001      	movs	r0, #1
 80021a2:	f000 f841 	bl	8002228 <SX1272Read>
 80021a6:	4603      	mov	r3, r0
 80021a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	4619      	mov	r1, r3
 80021b0:	2001      	movs	r0, #1
 80021b2:	f000 f827 	bl	8002204 <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 80021b6:	2100      	movs	r1, #0
 80021b8:	2040      	movs	r0, #64	@ 0x40
 80021ba:	f000 f823 	bl	8002204 <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 80021be:	2130      	movs	r1, #48	@ 0x30
 80021c0:	2041      	movs	r0, #65	@ 0x41
 80021c2:	f000 f81f 	bl	8002204 <SX1272Write>
        break;
 80021c6:	e017      	b.n	80021f8 <SX1272SetModem+0x9c>
    case MODEM_LORA:
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 80021c8:	2000      	movs	r0, #0
 80021ca:	f7ff ff9e 	bl	800210a <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 80021ce:	2001      	movs	r0, #1
 80021d0:	f000 f82a 	bl	8002228 <SX1272Read>
 80021d4:	4603      	mov	r3, r0
 80021d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	4619      	mov	r1, r3
 80021de:	2001      	movs	r0, #1
 80021e0:	f000 f810 	bl	8002204 <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 80021e4:	2100      	movs	r1, #0
 80021e6:	2040      	movs	r0, #64	@ 0x40
 80021e8:	f000 f80c 	bl	8002204 <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x00 );
 80021ec:	2100      	movs	r1, #0
 80021ee:	2041      	movs	r0, #65	@ 0x41
 80021f0:	f000 f808 	bl	8002204 <SX1272Write>
        break;
 80021f4:	e000      	b.n	80021f8 <SX1272SetModem+0x9c>
        return;
 80021f6:	bf00      	nop
    }
}
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	200005bc 	.word	0x200005bc

08002204 <SX1272Write>:

void SX1272Write( uint16_t addr, uint8_t data )
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	460a      	mov	r2, r1
 800220e:	80fb      	strh	r3, [r7, #6]
 8002210:	4613      	mov	r3, r2
 8002212:	717b      	strb	r3, [r7, #5]
    SX1272WriteBuffer( addr, &data, 1 );
 8002214:	1d79      	adds	r1, r7, #5
 8002216:	88fb      	ldrh	r3, [r7, #6]
 8002218:	2201      	movs	r2, #1
 800221a:	4618      	mov	r0, r3
 800221c:	f000 f816 	bl	800224c <SX1272WriteBuffer>
}
 8002220:	bf00      	nop
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <SX1272Read>:

uint8_t SX1272Read( uint16_t addr )
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b084      	sub	sp, #16
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    SX1272ReadBuffer( addr, &data, 1 );
 8002232:	f107 010f 	add.w	r1, r7, #15
 8002236:	88fb      	ldrh	r3, [r7, #6]
 8002238:	2201      	movs	r2, #1
 800223a:	4618      	mov	r0, r3
 800223c:	f000 f836 	bl	80022ac <SX1272ReadBuffer>
    return data;
 8002240:	7bfb      	ldrb	r3, [r7, #15]
}
 8002242:	4618      	mov	r0, r3
 8002244:	3710      	adds	r7, #16
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
	...

0800224c <SX1272WriteBuffer>:

void SX1272WriteBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	4603      	mov	r3, r0
 8002254:	6039      	str	r1, [r7, #0]
 8002256:	80fb      	strh	r3, [r7, #6]
 8002258:	4613      	mov	r3, r2
 800225a:	717b      	strb	r3, [r7, #5]
	uint8_t address = addr | 0x80;
 800225c:	88fb      	ldrh	r3, [r7, #6]
 800225e:	b2db      	uxtb	r3, r3
 8002260:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002264:	b2db      	uxtb	r3, r3
 8002266:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_RESET);
 8002268:	2200      	movs	r2, #0
 800226a:	2140      	movs	r1, #64	@ 0x40
 800226c:	480d      	ldr	r0, [pc, #52]	@ (80022a4 <SX1272WriteBuffer+0x58>)
 800226e:	f003 fe39 	bl	8005ee4 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &address, 1, HAL_MAX_DELAY);
 8002272:	f107 010f 	add.w	r1, r7, #15
 8002276:	f04f 33ff 	mov.w	r3, #4294967295
 800227a:	2201      	movs	r2, #1
 800227c:	480a      	ldr	r0, [pc, #40]	@ (80022a8 <SX1272WriteBuffer+0x5c>)
 800227e:	f005 fce8 	bl	8007c52 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, buffer, size, HAL_MAX_DELAY);
 8002282:	797b      	ldrb	r3, [r7, #5]
 8002284:	b29a      	uxth	r2, r3
 8002286:	f04f 33ff 	mov.w	r3, #4294967295
 800228a:	6839      	ldr	r1, [r7, #0]
 800228c:	4806      	ldr	r0, [pc, #24]	@ (80022a8 <SX1272WriteBuffer+0x5c>)
 800228e:	f005 fce0 	bl	8007c52 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_SET);
 8002292:	2201      	movs	r2, #1
 8002294:	2140      	movs	r1, #64	@ 0x40
 8002296:	4803      	ldr	r0, [pc, #12]	@ (80022a4 <SX1272WriteBuffer+0x58>)
 8002298:	f003 fe24 	bl	8005ee4 <HAL_GPIO_WritePin>
}
 800229c:	bf00      	nop
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40020400 	.word	0x40020400
 80022a8:	20000750 	.word	0x20000750

080022ac <SX1272ReadBuffer>:

void SX1272ReadBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	6039      	str	r1, [r7, #0]
 80022b6:	80fb      	strh	r3, [r7, #6]
 80022b8:	4613      	mov	r3, r2
 80022ba:	717b      	strb	r3, [r7, #5]
	uint8_t address = addr & 0x7F; // Read command (MSB = 0)
 80022bc:	88fb      	ldrh	r3, [r7, #6]
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_RESET);
 80022c8:	2200      	movs	r2, #0
 80022ca:	2140      	movs	r1, #64	@ 0x40
 80022cc:	480d      	ldr	r0, [pc, #52]	@ (8002304 <SX1272ReadBuffer+0x58>)
 80022ce:	f003 fe09 	bl	8005ee4 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &address, 1, HAL_MAX_DELAY);
 80022d2:	f107 010f 	add.w	r1, r7, #15
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295
 80022da:	2201      	movs	r2, #1
 80022dc:	480a      	ldr	r0, [pc, #40]	@ (8002308 <SX1272ReadBuffer+0x5c>)
 80022de:	f005 fcb8 	bl	8007c52 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, buffer, size, HAL_MAX_DELAY);
 80022e2:	797b      	ldrb	r3, [r7, #5]
 80022e4:	b29a      	uxth	r2, r3
 80022e6:	f04f 33ff 	mov.w	r3, #4294967295
 80022ea:	6839      	ldr	r1, [r7, #0]
 80022ec:	4806      	ldr	r0, [pc, #24]	@ (8002308 <SX1272ReadBuffer+0x5c>)
 80022ee:	f005 fdf4 	bl	8007eda <HAL_SPI_Receive>

	HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_SET);
 80022f2:	2201      	movs	r2, #1
 80022f4:	2140      	movs	r1, #64	@ 0x40
 80022f6:	4803      	ldr	r0, [pc, #12]	@ (8002304 <SX1272ReadBuffer+0x58>)
 80022f8:	f003 fdf4 	bl	8005ee4 <HAL_GPIO_WritePin>
}
 80022fc:	bf00      	nop
 80022fe:	3710      	adds	r7, #16
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40020400 	.word	0x40020400
 8002308:	20000750 	.word	0x20000750

0800230c <SX1272WriteFifo>:

void SX1272WriteFifo( uint8_t *buffer, uint8_t size )
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	460b      	mov	r3, r1
 8002316:	70fb      	strb	r3, [r7, #3]
    SX1272WriteBuffer( 0, buffer, size );
 8002318:	78fb      	ldrb	r3, [r7, #3]
 800231a:	461a      	mov	r2, r3
 800231c:	6879      	ldr	r1, [r7, #4]
 800231e:	2000      	movs	r0, #0
 8002320:	f7ff ff94 	bl	800224c <SX1272WriteBuffer>
}
 8002324:	bf00      	nop
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}

0800232c <SX1272ReadFifo>:

void SX1272ReadFifo( uint8_t *buffer, uint8_t size )
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	460b      	mov	r3, r1
 8002336:	70fb      	strb	r3, [r7, #3]
    SX1272ReadBuffer( 0, buffer, size );
 8002338:	78fb      	ldrb	r3, [r7, #3]
 800233a:	461a      	mov	r2, r3
 800233c:	6879      	ldr	r1, [r7, #4]
 800233e:	2000      	movs	r0, #0
 8002340:	f7ff ffb4 	bl	80022ac <SX1272ReadBuffer>
}
 8002344:	bf00      	nop
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <SX1272SetMaxPayloadLength>:

void SX1272SetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	4603      	mov	r3, r0
 8002354:	460a      	mov	r2, r1
 8002356:	71fb      	strb	r3, [r7, #7]
 8002358:	4613      	mov	r3, r2
 800235a:	71bb      	strb	r3, [r7, #6]
    SX1272SetModem( modem );
 800235c:	79fb      	ldrb	r3, [r7, #7]
 800235e:	4618      	mov	r0, r3
 8002360:	f7ff fefc 	bl	800215c <SX1272SetModem>

    switch( modem )
 8002364:	79fb      	ldrb	r3, [r7, #7]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d002      	beq.n	8002370 <SX1272SetMaxPayloadLength+0x24>
 800236a:	2b01      	cmp	r3, #1
 800236c:	d00d      	beq.n	800238a <SX1272SetMaxPayloadLength+0x3e>
        break;
    case MODEM_LORA:
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
        break;
    }
}
 800236e:	e013      	b.n	8002398 <SX1272SetMaxPayloadLength+0x4c>
        if( SX1272.Settings.Fsk.FixLen == false )
 8002370:	4b0b      	ldr	r3, [pc, #44]	@ (80023a0 <SX1272SetMaxPayloadLength+0x54>)
 8002372:	7f9b      	ldrb	r3, [r3, #30]
 8002374:	f083 0301 	eor.w	r3, r3, #1
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b00      	cmp	r3, #0
 800237c:	d00b      	beq.n	8002396 <SX1272SetMaxPayloadLength+0x4a>
            SX1272Write( REG_PAYLOADLENGTH, max );
 800237e:	79bb      	ldrb	r3, [r7, #6]
 8002380:	4619      	mov	r1, r3
 8002382:	2032      	movs	r0, #50	@ 0x32
 8002384:	f7ff ff3e 	bl	8002204 <SX1272Write>
        break;
 8002388:	e005      	b.n	8002396 <SX1272SetMaxPayloadLength+0x4a>
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
 800238a:	79bb      	ldrb	r3, [r7, #6]
 800238c:	4619      	mov	r1, r3
 800238e:	2023      	movs	r0, #35	@ 0x23
 8002390:	f7ff ff38 	bl	8002204 <SX1272Write>
        break;
 8002394:	e000      	b.n	8002398 <SX1272SetMaxPayloadLength+0x4c>
        break;
 8002396:	bf00      	nop
}
 8002398:	bf00      	nop
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	200005bc 	.word	0x200005bc

080023a4 <SX1272SetPublicNetwork>:

void SX1272SetPublicNetwork( bool enable )
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	71fb      	strb	r3, [r7, #7]
    SX1272SetModem( MODEM_LORA );
 80023ae:	2001      	movs	r0, #1
 80023b0:	f7ff fed4 	bl	800215c <SX1272SetModem>
    SX1272.Settings.LoRa.PublicNetwork = enable;
 80023b4:	4a09      	ldr	r2, [pc, #36]	@ (80023dc <SX1272SetPublicNetwork+0x38>)
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	f882 3058 	strb.w	r3, [r2, #88]	@ 0x58
    if( enable == true )
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d004      	beq.n	80023cc <SX1272SetPublicNetwork+0x28>
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 80023c2:	2134      	movs	r1, #52	@ 0x34
 80023c4:	2039      	movs	r0, #57	@ 0x39
 80023c6:	f7ff ff1d 	bl	8002204 <SX1272Write>
    else
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
    }
}
 80023ca:	e003      	b.n	80023d4 <SX1272SetPublicNetwork+0x30>
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 80023cc:	2112      	movs	r1, #18
 80023ce:	2039      	movs	r0, #57	@ 0x39
 80023d0:	f7ff ff18 	bl	8002204 <SX1272Write>
}
 80023d4:	bf00      	nop
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	200005bc 	.word	0x200005bc

080023e0 <SX1272GetWakeupTime>:

uint32_t SX1272GetWakeupTime( void )
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
    return SX1272GetBoardTcxoWakeupTime( ) + RADIO_WAKEUP_TIME;
 80023e4:	f000 fa19 	bl	800281a <SX1272GetBoardTcxoWakeupTime>
 80023e8:	4603      	mov	r3, r0
 80023ea:	3301      	adds	r3, #1
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <SX1272OnTimeoutIrq>:

void SX1272OnTimeoutIrq( void* context )
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.State )
 80023f8:	4b4a      	ldr	r3, [pc, #296]	@ (8002524 <SX1272OnTimeoutIrq+0x134>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d002      	beq.n	8002406 <SX1272OnTimeoutIrq+0x16>
 8002400:	2b02      	cmp	r3, #2
 8002402:	d042      	beq.n	800248a <SX1272OnTimeoutIrq+0x9a>
        {
            RadioEvents->TxTimeout( );
        }
        break;
    default:
        break;
 8002404:	e08a      	b.n	800251c <SX1272OnTimeoutIrq+0x12c>
        if( SX1272.Settings.Modem == MODEM_FSK )
 8002406:	4b47      	ldr	r3, [pc, #284]	@ (8002524 <SX1272OnTimeoutIrq+0x134>)
 8002408:	785b      	ldrb	r3, [r3, #1]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d12f      	bne.n	800246e <SX1272OnTimeoutIrq+0x7e>
            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 800240e:	4b45      	ldr	r3, [pc, #276]	@ (8002524 <SX1272OnTimeoutIrq+0x134>)
 8002410:	2200      	movs	r2, #0
 8002412:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8002416:	4b43      	ldr	r3, [pc, #268]	@ (8002524 <SX1272OnTimeoutIrq+0x134>)
 8002418:	2200      	movs	r2, #0
 800241a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 800241e:	4b41      	ldr	r3, [pc, #260]	@ (8002524 <SX1272OnTimeoutIrq+0x134>)
 8002420:	2200      	movs	r2, #0
 8002422:	871a      	strh	r2, [r3, #56]	@ 0x38
            SX1272.Settings.FskPacketHandler.Size = 0;
 8002424:	4b3f      	ldr	r3, [pc, #252]	@ (8002524 <SX1272OnTimeoutIrq+0x134>)
 8002426:	2200      	movs	r2, #0
 8002428:	86da      	strh	r2, [r3, #54]	@ 0x36
            SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 800242a:	210b      	movs	r1, #11
 800242c:	203e      	movs	r0, #62	@ 0x3e
 800242e:	f7ff fee9 	bl	8002204 <SX1272Write>
            SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8002432:	2110      	movs	r1, #16
 8002434:	203f      	movs	r0, #63	@ 0x3f
 8002436:	f7ff fee5 	bl	8002204 <SX1272Write>
            if( SX1272.Settings.Fsk.RxContinuous == true )
 800243a:	4b3a      	ldr	r3, [pc, #232]	@ (8002524 <SX1272OnTimeoutIrq+0x134>)
 800243c:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00e      	beq.n	8002462 <SX1272OnTimeoutIrq+0x72>
                SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8002444:	200d      	movs	r0, #13
 8002446:	f7ff feef 	bl	8002228 <SX1272Read>
 800244a:	4603      	mov	r3, r0
 800244c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002450:	b2db      	uxtb	r3, r3
 8002452:	4619      	mov	r1, r3
 8002454:	200d      	movs	r0, #13
 8002456:	f7ff fed5 	bl	8002204 <SX1272Write>
                TimerStart( &RxTimeoutSyncWord );
 800245a:	4833      	ldr	r0, [pc, #204]	@ (8002528 <SX1272OnTimeoutIrq+0x138>)
 800245c:	f000 fbf4 	bl	8002c48 <TimerStart>
 8002460:	e005      	b.n	800246e <SX1272OnTimeoutIrq+0x7e>
                SX1272.Settings.State = RF_IDLE;
 8002462:	4b30      	ldr	r3, [pc, #192]	@ (8002524 <SX1272OnTimeoutIrq+0x134>)
 8002464:	2200      	movs	r2, #0
 8002466:	701a      	strb	r2, [r3, #0]
                TimerStop( &RxTimeoutSyncWord );
 8002468:	482f      	ldr	r0, [pc, #188]	@ (8002528 <SX1272OnTimeoutIrq+0x138>)
 800246a:	f000 fc27 	bl	8002cbc <TimerStop>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800246e:	4b2f      	ldr	r3, [pc, #188]	@ (800252c <SX1272OnTimeoutIrq+0x13c>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d04f      	beq.n	8002516 <SX1272OnTimeoutIrq+0x126>
 8002476:	4b2d      	ldr	r3, [pc, #180]	@ (800252c <SX1272OnTimeoutIrq+0x13c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d04a      	beq.n	8002516 <SX1272OnTimeoutIrq+0x126>
            RadioEvents->RxTimeout( );
 8002480:	4b2a      	ldr	r3, [pc, #168]	@ (800252c <SX1272OnTimeoutIrq+0x13c>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	68db      	ldr	r3, [r3, #12]
 8002486:	4798      	blx	r3
        break;
 8002488:	e045      	b.n	8002516 <SX1272OnTimeoutIrq+0x126>
        SX1272Reset( );
 800248a:	f000 f9cf 	bl	800282c <SX1272Reset>
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 800248e:	2000      	movs	r0, #0
 8002490:	f7ff fe3b 	bl	800210a <SX1272SetOpMode>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8002494:	2300      	movs	r3, #0
 8002496:	73fb      	strb	r3, [r7, #15]
 8002498:	e020      	b.n	80024dc <SX1272OnTimeoutIrq+0xec>
            SX1272SetModem( RadioRegsInit[i].Modem );
 800249a:	7bfa      	ldrb	r2, [r7, #15]
 800249c:	4924      	ldr	r1, [pc, #144]	@ (8002530 <SX1272OnTimeoutIrq+0x140>)
 800249e:	4613      	mov	r3, r2
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	4413      	add	r3, r2
 80024a4:	440b      	add	r3, r1
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff fe57 	bl	800215c <SX1272SetModem>
            SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 80024ae:	7bfa      	ldrb	r2, [r7, #15]
 80024b0:	491f      	ldr	r1, [pc, #124]	@ (8002530 <SX1272OnTimeoutIrq+0x140>)
 80024b2:	4613      	mov	r3, r2
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	4413      	add	r3, r2
 80024b8:	440b      	add	r3, r1
 80024ba:	3301      	adds	r3, #1
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	4618      	mov	r0, r3
 80024c0:	7bfa      	ldrb	r2, [r7, #15]
 80024c2:	491b      	ldr	r1, [pc, #108]	@ (8002530 <SX1272OnTimeoutIrq+0x140>)
 80024c4:	4613      	mov	r3, r2
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	4413      	add	r3, r2
 80024ca:	440b      	add	r3, r1
 80024cc:	3302      	adds	r3, #2
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	4619      	mov	r1, r3
 80024d2:	f7ff fe97 	bl	8002204 <SX1272Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80024d6:	7bfb      	ldrb	r3, [r7, #15]
 80024d8:	3301      	adds	r3, #1
 80024da:	73fb      	strb	r3, [r7, #15]
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
 80024de:	2b10      	cmp	r3, #16
 80024e0:	d9db      	bls.n	800249a <SX1272OnTimeoutIrq+0xaa>
        SX1272SetModem( MODEM_FSK );
 80024e2:	2000      	movs	r0, #0
 80024e4:	f7ff fe3a 	bl	800215c <SX1272SetModem>
        SX1272SetPublicNetwork( SX1272.Settings.LoRa.PublicNetwork );
 80024e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002524 <SX1272OnTimeoutIrq+0x134>)
 80024ea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff ff58 	bl	80023a4 <SX1272SetPublicNetwork>
        SX1272.Settings.State = RF_IDLE;
 80024f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002524 <SX1272OnTimeoutIrq+0x134>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	701a      	strb	r2, [r3, #0]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80024fa:	4b0c      	ldr	r3, [pc, #48]	@ (800252c <SX1272OnTimeoutIrq+0x13c>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d00b      	beq.n	800251a <SX1272OnTimeoutIrq+0x12a>
 8002502:	4b0a      	ldr	r3, [pc, #40]	@ (800252c <SX1272OnTimeoutIrq+0x13c>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d006      	beq.n	800251a <SX1272OnTimeoutIrq+0x12a>
            RadioEvents->TxTimeout( );
 800250c:	4b07      	ldr	r3, [pc, #28]	@ (800252c <SX1272OnTimeoutIrq+0x13c>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	4798      	blx	r3
        break;
 8002514:	e001      	b.n	800251a <SX1272OnTimeoutIrq+0x12a>
        break;
 8002516:	bf00      	nop
 8002518:	e000      	b.n	800251c <SX1272OnTimeoutIrq+0x12c>
        break;
 800251a:	bf00      	nop
    }
}
 800251c:	bf00      	nop
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	200005bc 	.word	0x200005bc
 8002528:	20000650 	.word	0x20000650
 800252c:	200004b8 	.word	0x200004b8
 8002530:	080129b0 	.word	0x080129b0

08002534 <SX1272OnDio0Irq>:

void SX1272OnDio0Irq( void* context )
{
 8002534:	b590      	push	{r4, r7, lr}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
    volatile uint8_t irqFlags = 0;
 800253c:	2300      	movs	r3, #0
 800253e:	737b      	strb	r3, [r7, #13]

    switch( SX1272.Settings.State )
 8002540:	4b6c      	ldr	r3, [pc, #432]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d003      	beq.n	8002550 <SX1272OnDio0Irq+0x1c>
 8002548:	2b02      	cmp	r3, #2
 800254a:	f000 80b2 	beq.w	80026b2 <SX1272OnDio0Irq+0x17e>
                }
                break;
            }
            break;
        default:
            break;
 800254e:	e0cd      	b.n	80026ec <SX1272OnDio0Irq+0x1b8>
            switch( SX1272.Settings.Modem )
 8002550:	4b68      	ldr	r3, [pc, #416]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 8002552:	785b      	ldrb	r3, [r3, #1]
 8002554:	2b01      	cmp	r3, #1
 8002556:	f040 80a6 	bne.w	80026a6 <SX1272OnDio0Irq+0x172>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 800255a:	2140      	movs	r1, #64	@ 0x40
 800255c:	2012      	movs	r0, #18
 800255e:	f7ff fe51 	bl	8002204 <SX1272Write>
                    irqFlags = SX1272Read( REG_LR_IRQFLAGS );
 8002562:	2012      	movs	r0, #18
 8002564:	f7ff fe60 	bl	8002228 <SX1272Read>
 8002568:	4603      	mov	r3, r0
 800256a:	737b      	strb	r3, [r7, #13]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 800256c:	7b7b      	ldrb	r3, [r7, #13]
 800256e:	b2db      	uxtb	r3, r3
 8002570:	f003 0320 	and.w	r3, r3, #32
 8002574:	2b20      	cmp	r3, #32
 8002576:	d120      	bne.n	80025ba <SX1272OnDio0Irq+0x86>
                        SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8002578:	2120      	movs	r1, #32
 800257a:	2012      	movs	r0, #18
 800257c:	f7ff fe42 	bl	8002204 <SX1272Write>
                        if( SX1272.Settings.LoRa.RxContinuous == false )
 8002580:	4b5c      	ldr	r3, [pc, #368]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 8002582:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8002586:	f083 0301 	eor.w	r3, r3, #1
 800258a:	b2db      	uxtb	r3, r3
 800258c:	2b00      	cmp	r3, #0
 800258e:	d002      	beq.n	8002596 <SX1272OnDio0Irq+0x62>
                            SX1272.Settings.State = RF_IDLE;
 8002590:	4b58      	ldr	r3, [pc, #352]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 8002592:	2200      	movs	r2, #0
 8002594:	701a      	strb	r2, [r3, #0]
                        TimerStop( &RxTimeoutTimer );
 8002596:	4858      	ldr	r0, [pc, #352]	@ (80026f8 <SX1272OnDio0Irq+0x1c4>)
 8002598:	f000 fb90 	bl	8002cbc <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 800259c:	4b57      	ldr	r3, [pc, #348]	@ (80026fc <SX1272OnDio0Irq+0x1c8>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f000 8082 	beq.w	80026aa <SX1272OnDio0Irq+0x176>
 80025a6:	4b55      	ldr	r3, [pc, #340]	@ (80026fc <SX1272OnDio0Irq+0x1c8>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d07c      	beq.n	80026aa <SX1272OnDio0Irq+0x176>
                            RadioEvents->RxError( );
 80025b0:	4b52      	ldr	r3, [pc, #328]	@ (80026fc <SX1272OnDio0Irq+0x1c8>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	691b      	ldr	r3, [r3, #16]
 80025b6:	4798      	blx	r3
                        break;
 80025b8:	e077      	b.n	80026aa <SX1272OnDio0Irq+0x176>
                    SX1272.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1272Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 80025ba:	2019      	movs	r0, #25
 80025bc:	f7ff fe34 	bl	8002228 <SX1272Read>
 80025c0:	4603      	mov	r3, r0
 80025c2:	b25b      	sxtb	r3, r3
 80025c4:	3302      	adds	r3, #2
 80025c6:	109b      	asrs	r3, r3, #2
 80025c8:	b25a      	sxtb	r2, r3
 80025ca:	4b4a      	ldr	r3, [pc, #296]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 80025cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
                    int16_t rssi = SX1272Read( REG_LR_PKTRSSIVALUE );
 80025d0:	201a      	movs	r0, #26
 80025d2:	f7ff fe29 	bl	8002228 <SX1272Read>
 80025d6:	4603      	mov	r3, r0
 80025d8:	81fb      	strh	r3, [r7, #14]
                    if( SX1272.Settings.LoRaPacketHandler.SnrValue < 0 )
 80025da:	4b46      	ldr	r3, [pc, #280]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 80025dc:	f993 305c 	ldrsb.w	r3, [r3, #92]	@ 0x5c
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	da14      	bge.n	800260e <SX1272OnDio0Irq+0xda>
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 80025e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80025e8:	111b      	asrs	r3, r3, #4
 80025ea:	b21b      	sxth	r3, r3
 80025ec:	b29a      	uxth	r2, r3
 80025ee:	89fb      	ldrh	r3, [r7, #14]
 80025f0:	4413      	add	r3, r2
 80025f2:	b29a      	uxth	r2, r3
                                                                      SX1272.Settings.LoRaPacketHandler.SnrValue;
 80025f4:	4b3f      	ldr	r3, [pc, #252]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 80025f6:	f993 305c 	ldrsb.w	r3, [r3, #92]	@ 0x5c
 80025fa:	b29b      	uxth	r3, r3
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 80025fc:	4413      	add	r3, r2
 80025fe:	b29b      	uxth	r3, r3
 8002600:	3b8b      	subs	r3, #139	@ 0x8b
 8002602:	b29b      	uxth	r3, r3
 8002604:	b21a      	sxth	r2, r3
 8002606:	4b3b      	ldr	r3, [pc, #236]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 8002608:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
 800260c:	e00d      	b.n	800262a <SX1272OnDio0Irq+0xf6>
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 );
 800260e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002612:	111b      	asrs	r3, r3, #4
 8002614:	b21b      	sxth	r3, r3
 8002616:	b29a      	uxth	r2, r3
 8002618:	89fb      	ldrh	r3, [r7, #14]
 800261a:	4413      	add	r3, r2
 800261c:	b29b      	uxth	r3, r3
 800261e:	3b8b      	subs	r3, #139	@ 0x8b
 8002620:	b29b      	uxth	r3, r3
 8002622:	b21a      	sxth	r2, r3
 8002624:	4b33      	ldr	r3, [pc, #204]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 8002626:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
                    SX1272.Settings.LoRaPacketHandler.Size = SX1272Read( REG_LR_RXNBBYTES );
 800262a:	2013      	movs	r0, #19
 800262c:	f7ff fdfc 	bl	8002228 <SX1272Read>
 8002630:	4603      	mov	r3, r0
 8002632:	461a      	mov	r2, r3
 8002634:	4b2f      	ldr	r3, [pc, #188]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 8002636:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
                    SX1272Write( REG_LR_FIFOADDRPTR, SX1272Read( REG_LR_FIFORXCURRENTADDR ) );
 800263a:	2010      	movs	r0, #16
 800263c:	f7ff fdf4 	bl	8002228 <SX1272Read>
 8002640:	4603      	mov	r3, r0
 8002642:	4619      	mov	r1, r3
 8002644:	200d      	movs	r0, #13
 8002646:	f7ff fddd 	bl	8002204 <SX1272Write>
                    SX1272ReadFifo( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size );
 800264a:	4b2a      	ldr	r3, [pc, #168]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 800264c:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002650:	4619      	mov	r1, r3
 8002652:	482b      	ldr	r0, [pc, #172]	@ (8002700 <SX1272OnDio0Irq+0x1cc>)
 8002654:	f7ff fe6a 	bl	800232c <SX1272ReadFifo>
                    if( SX1272.Settings.LoRa.RxContinuous == false )
 8002658:	4b26      	ldr	r3, [pc, #152]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 800265a:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 800265e:	f083 0301 	eor.w	r3, r3, #1
 8002662:	b2db      	uxtb	r3, r3
 8002664:	2b00      	cmp	r3, #0
 8002666:	d002      	beq.n	800266e <SX1272OnDio0Irq+0x13a>
                        SX1272.Settings.State = RF_IDLE;
 8002668:	4b22      	ldr	r3, [pc, #136]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 800266a:	2200      	movs	r2, #0
 800266c:	701a      	strb	r2, [r3, #0]
                    TimerStop( &RxTimeoutTimer );
 800266e:	4822      	ldr	r0, [pc, #136]	@ (80026f8 <SX1272OnDio0Irq+0x1c4>)
 8002670:	f000 fb24 	bl	8002cbc <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8002674:	4b21      	ldr	r3, [pc, #132]	@ (80026fc <SX1272OnDio0Irq+0x1c8>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d018      	beq.n	80026ae <SX1272OnDio0Irq+0x17a>
 800267c:	4b1f      	ldr	r3, [pc, #124]	@ (80026fc <SX1272OnDio0Irq+0x1c8>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d013      	beq.n	80026ae <SX1272OnDio0Irq+0x17a>
                        RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size, SX1272.Settings.LoRaPacketHandler.RssiValue, SX1272.Settings.LoRaPacketHandler.SnrValue );
 8002686:	4b1d      	ldr	r3, [pc, #116]	@ (80026fc <SX1272OnDio0Irq+0x1c8>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689c      	ldr	r4, [r3, #8]
 800268c:	4b19      	ldr	r3, [pc, #100]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 800268e:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8002692:	4619      	mov	r1, r3
 8002694:	4b17      	ldr	r3, [pc, #92]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 8002696:	f9b3 205e 	ldrsh.w	r2, [r3, #94]	@ 0x5e
 800269a:	4b16      	ldr	r3, [pc, #88]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 800269c:	f993 305c 	ldrsb.w	r3, [r3, #92]	@ 0x5c
 80026a0:	4817      	ldr	r0, [pc, #92]	@ (8002700 <SX1272OnDio0Irq+0x1cc>)
 80026a2:	47a0      	blx	r4
                break;
 80026a4:	e003      	b.n	80026ae <SX1272OnDio0Irq+0x17a>
                break;
 80026a6:	bf00      	nop
 80026a8:	e020      	b.n	80026ec <SX1272OnDio0Irq+0x1b8>
                        break;
 80026aa:	bf00      	nop
 80026ac:	e01e      	b.n	80026ec <SX1272OnDio0Irq+0x1b8>
                break;
 80026ae:	bf00      	nop
            break;
 80026b0:	e01c      	b.n	80026ec <SX1272OnDio0Irq+0x1b8>
            TimerStop( &TxTimeoutTimer );
 80026b2:	4814      	ldr	r0, [pc, #80]	@ (8002704 <SX1272OnDio0Irq+0x1d0>)
 80026b4:	f000 fb02 	bl	8002cbc <TimerStop>
            switch( SX1272.Settings.Modem )
 80026b8:	4b0e      	ldr	r3, [pc, #56]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 80026ba:	785b      	ldrb	r3, [r3, #1]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d103      	bne.n	80026c8 <SX1272OnDio0Irq+0x194>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 80026c0:	2108      	movs	r1, #8
 80026c2:	2012      	movs	r0, #18
 80026c4:	f7ff fd9e 	bl	8002204 <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 80026c8:	4b0a      	ldr	r3, [pc, #40]	@ (80026f4 <SX1272OnDio0Irq+0x1c0>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	701a      	strb	r2, [r3, #0]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80026ce:	4b0b      	ldr	r3, [pc, #44]	@ (80026fc <SX1272OnDio0Irq+0x1c8>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d008      	beq.n	80026e8 <SX1272OnDio0Irq+0x1b4>
 80026d6:	4b09      	ldr	r3, [pc, #36]	@ (80026fc <SX1272OnDio0Irq+0x1c8>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <SX1272OnDio0Irq+0x1b4>
                    RadioEvents->TxDone( );
 80026e0:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <SX1272OnDio0Irq+0x1c8>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4798      	blx	r3
                break;
 80026e8:	bf00      	nop
            break;
 80026ea:	bf00      	nop
    }
}
 80026ec:	bf00      	nop
 80026ee:	3714      	adds	r7, #20
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd90      	pop	{r4, r7, pc}
 80026f4:	200005bc 	.word	0x200005bc
 80026f8:	2000063c 	.word	0x2000063c
 80026fc:	200004b8 	.word	0x200004b8
 8002700:	200004bc 	.word	0x200004bc
 8002704:	20000628 	.word	0x20000628

08002708 <SX1272OnDio1Irq>:

void SX1272OnDio1Irq( void* context )
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.State )
 8002710:	4b11      	ldr	r3, [pc, #68]	@ (8002758 <SX1272OnDio1Irq+0x50>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d117      	bne.n	8002748 <SX1272OnDio1Irq+0x40>
    {
        case RF_RX_RUNNING:
        	// Sync time out
			TimerStop( &RxTimeoutTimer );
 8002718:	4810      	ldr	r0, [pc, #64]	@ (800275c <SX1272OnDio1Irq+0x54>)
 800271a:	f000 facf 	bl	8002cbc <TimerStop>
			// Clear Irq
			SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 800271e:	2180      	movs	r1, #128	@ 0x80
 8002720:	2012      	movs	r0, #18
 8002722:	f7ff fd6f 	bl	8002204 <SX1272Write>

			SX1272.Settings.State = RF_IDLE;
 8002726:	4b0c      	ldr	r3, [pc, #48]	@ (8002758 <SX1272OnDio1Irq+0x50>)
 8002728:	2200      	movs	r2, #0
 800272a:	701a      	strb	r2, [r3, #0]
			if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 800272c:	4b0c      	ldr	r3, [pc, #48]	@ (8002760 <SX1272OnDio1Irq+0x58>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d00b      	beq.n	800274c <SX1272OnDio1Irq+0x44>
 8002734:	4b0a      	ldr	r3, [pc, #40]	@ (8002760 <SX1272OnDio1Irq+0x58>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d006      	beq.n	800274c <SX1272OnDio1Irq+0x44>
			{
				RadioEvents->RxTimeout( );
 800273e:	4b08      	ldr	r3, [pc, #32]	@ (8002760 <SX1272OnDio1Irq+0x58>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	4798      	blx	r3
			}
            break;
 8002746:	e001      	b.n	800274c <SX1272OnDio1Irq+0x44>

        default:
            break;
 8002748:	bf00      	nop
 800274a:	e000      	b.n	800274e <SX1272OnDio1Irq+0x46>
            break;
 800274c:	bf00      	nop
    }
}
 800274e:	bf00      	nop
 8002750:	3708      	adds	r7, #8
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	200005bc 	.word	0x200005bc
 800275c:	2000063c 	.word	0x2000063c
 8002760:	200004b8 	.word	0x200004b8

08002764 <HAL_GPIO_EXTI_Callback>:

extern volatile uint8_t tare_requested;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	80fb      	strh	r3, [r7, #6]
    switch(GPIO_Pin)
 800276e:	88fb      	ldrh	r3, [r7, #6]
 8002770:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002774:	d01d      	beq.n	80027b2 <HAL_GPIO_EXTI_Callback+0x4e>
 8002776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800277a:	dc2b      	bgt.n	80027d4 <HAL_GPIO_EXTI_Callback+0x70>
 800277c:	2b08      	cmp	r3, #8
 800277e:	d00d      	beq.n	800279c <HAL_GPIO_EXTI_Callback+0x38>
 8002780:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002784:	d126      	bne.n	80027d4 <HAL_GPIO_EXTI_Callback+0x70>
    {
        case RADIO_DIO_0_Pin:
            if(DIO0_IrqHandler != NULL)
 8002786:	4b19      	ldr	r3, [pc, #100]	@ (80027ec <HAL_GPIO_EXTI_Callback+0x88>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d024      	beq.n	80027d8 <HAL_GPIO_EXTI_Callback+0x74>
            {
                DIO0_IrqHandler(DIO0_Context);
 800278e:	4b17      	ldr	r3, [pc, #92]	@ (80027ec <HAL_GPIO_EXTI_Callback+0x88>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a17      	ldr	r2, [pc, #92]	@ (80027f0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8002794:	6812      	ldr	r2, [r2, #0]
 8002796:	4610      	mov	r0, r2
 8002798:	4798      	blx	r3
            }
            break;
 800279a:	e01d      	b.n	80027d8 <HAL_GPIO_EXTI_Callback+0x74>

        case RADIO_DIO_1_Pin:
            if(DIO1_IrqHandler != NULL)
 800279c:	4b15      	ldr	r3, [pc, #84]	@ (80027f4 <HAL_GPIO_EXTI_Callback+0x90>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d01b      	beq.n	80027dc <HAL_GPIO_EXTI_Callback+0x78>
            {
                DIO1_IrqHandler(DIO1_Context);
 80027a4:	4b13      	ldr	r3, [pc, #76]	@ (80027f4 <HAL_GPIO_EXTI_Callback+0x90>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a13      	ldr	r2, [pc, #76]	@ (80027f8 <HAL_GPIO_EXTI_Callback+0x94>)
 80027aa:	6812      	ldr	r2, [r2, #0]
 80027ac:	4610      	mov	r0, r2
 80027ae:	4798      	blx	r3
            }
            break;
 80027b0:	e014      	b.n	80027dc <HAL_GPIO_EXTI_Callback+0x78>

        case B1_Pin:
            {
                static uint32_t last_press_time = 0;
                uint32_t current_time = HAL_GetTick();
 80027b2:	f003 f8a9 	bl	8005908 <HAL_GetTick>
 80027b6:	60f8      	str	r0, [r7, #12]

                if (current_time - last_press_time > 300)
 80027b8:	4b10      	ldr	r3, [pc, #64]	@ (80027fc <HAL_GPIO_EXTI_Callback+0x98>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	68fa      	ldr	r2, [r7, #12]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80027c4:	d90c      	bls.n	80027e0 <HAL_GPIO_EXTI_Callback+0x7c>
                {
                    tare_requested = 1;
 80027c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002800 <HAL_GPIO_EXTI_Callback+0x9c>)
 80027c8:	2201      	movs	r2, #1
 80027ca:	701a      	strb	r2, [r3, #0]
                    last_press_time = current_time;
 80027cc:	4a0b      	ldr	r2, [pc, #44]	@ (80027fc <HAL_GPIO_EXTI_Callback+0x98>)
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6013      	str	r3, [r2, #0]
                }
            }
            break;
 80027d2:	e005      	b.n	80027e0 <HAL_GPIO_EXTI_Callback+0x7c>

        default:
            break;
 80027d4:	bf00      	nop
 80027d6:	e004      	b.n	80027e2 <HAL_GPIO_EXTI_Callback+0x7e>
            break;
 80027d8:	bf00      	nop
 80027da:	e002      	b.n	80027e2 <HAL_GPIO_EXTI_Callback+0x7e>
            break;
 80027dc:	bf00      	nop
 80027de:	e000      	b.n	80027e2 <HAL_GPIO_EXTI_Callback+0x7e>
            break;
 80027e0:	bf00      	nop
    }
}
 80027e2:	bf00      	nop
 80027e4:	3710      	adds	r7, #16
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	20000000 	.word	0x20000000
 80027f0:	20000620 	.word	0x20000620
 80027f4:	20000004 	.word	0x20000004
 80027f8:	20000624 	.word	0x20000624
 80027fc:	20000664 	.word	0x20000664
 8002800:	20000894 	.word	0x20000894

08002804 <SX1272SetBoardTcxo>:
    NULL, // void ( *RxBoosted )( uint32_t timeout ) - SX126x Only
    NULL, // void ( *SetRxDutyCycle )( uint32_t rxTime, uint32_t sleepTime ) - SX126x Only
};

void SX1272SetBoardTcxo( uint8_t state )
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	4603      	mov	r3, r0
 800280c:	71fb      	strb	r3, [r7, #7]

}
 800280e:	bf00      	nop
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr

0800281a <SX1272GetBoardTcxoWakeupTime>:

uint32_t SX1272GetBoardTcxoWakeupTime( void )
{
 800281a:	b480      	push	{r7}
 800281c:	af00      	add	r7, sp, #0
    return 0;
 800281e:	2300      	movs	r3, #0
}
 8002820:	4618      	mov	r0, r3
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <SX1272Reset>:

void SX1272Reset( void )
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b086      	sub	sp, #24
 8002830:	af00      	add	r7, sp, #0

	// GPIO   
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002832:	1d3b      	adds	r3, r7, #4
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	611a      	str	r2, [r3, #16]

	// Step 1: Configure RESET as OUTPUT and set HIGH
	GPIO_InitStruct.Pin = RADIO_RESET_Pin;
 8002840:	2302      	movs	r3, #2
 8002842:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;      // Output Push Pull
 8002844:	2301      	movs	r3, #1
 8002846:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;              // No Pull
 8002848:	2300      	movs	r3, #0
 800284a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;     // Low Speed
 800284c:	2300      	movs	r3, #0
 800284e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(RADIO_RESET_GPIO_Port, &GPIO_InitStruct);
 8002850:	1d3b      	adds	r3, r7, #4
 8002852:	4619      	mov	r1, r3
 8002854:	480e      	ldr	r0, [pc, #56]	@ (8002890 <SX1272Reset+0x64>)
 8002856:	f003 f999 	bl	8005b8c <HAL_GPIO_Init>

	// Set pin to HIGH (1)
	HAL_GPIO_WritePin(RADIO_RESET_GPIO_Port, RADIO_RESET_Pin, GPIO_PIN_SET);
 800285a:	2201      	movs	r2, #1
 800285c:	2102      	movs	r1, #2
 800285e:	480c      	ldr	r0, [pc, #48]	@ (8002890 <SX1272Reset+0x64>)
 8002860:	f003 fb40 	bl	8005ee4 <HAL_GPIO_WritePin>

	// Wait 1 ms
	HAL_Delay(1);
 8002864:	2001      	movs	r0, #1
 8002866:	f003 f85b 	bl	8005920 <HAL_Delay>

	// Step 2: Configure RESET as INPUT
	GPIO_InitStruct.Pin = RADIO_RESET_Pin;
 800286a:	2302      	movs	r3, #2
 800286c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;          // Input mode
 800286e:	2300      	movs	r3, #0
 8002870:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;              // No Pull
 8002872:	2300      	movs	r3, #0
 8002874:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(RADIO_RESET_GPIO_Port, &GPIO_InitStruct);
 8002876:	1d3b      	adds	r3, r7, #4
 8002878:	4619      	mov	r1, r3
 800287a:	4805      	ldr	r0, [pc, #20]	@ (8002890 <SX1272Reset+0x64>)
 800287c:	f003 f986 	bl	8005b8c <HAL_GPIO_Init>

	// Wait 6 ms
	HAL_Delay(6);
 8002880:	2006      	movs	r0, #6
 8002882:	f003 f84d 	bl	8005920 <HAL_Delay>

}
 8002886:	bf00      	nop
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	40020800 	.word	0x40020800

08002894 <SX1272SetRfTxPower>:

void SX1272SetRfTxPower( int8_t power )
{
 8002894:	b590      	push	{r4, r7, lr}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	4603      	mov	r3, r0
 800289c:	71fb      	strb	r3, [r7, #7]
    uint8_t paConfig = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	73fb      	strb	r3, [r7, #15]
    uint8_t paDac = 0;
 80028a2:	2300      	movs	r3, #0
 80028a4:	73bb      	strb	r3, [r7, #14]

    paConfig = SX1272Read( REG_PACONFIG );
 80028a6:	2009      	movs	r0, #9
 80028a8:	f7ff fcbe 	bl	8002228 <SX1272Read>
 80028ac:	4603      	mov	r3, r0
 80028ae:	73fb      	strb	r3, [r7, #15]
    paDac = SX1272Read( REG_PADAC );
 80028b0:	205a      	movs	r0, #90	@ 0x5a
 80028b2:	f7ff fcb9 	bl	8002228 <SX1272Read>
 80028b6:	4603      	mov	r3, r0
 80028b8:	73bb      	strb	r3, [r7, #14]

    paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | SX1272GetPaSelect( SX1272.Settings.Channel );
 80028ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028c2:	b25c      	sxtb	r4, r3
 80028c4:	4b43      	ldr	r3, [pc, #268]	@ (80029d4 <SX1272SetRfTxPower+0x140>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f000 f885 	bl	80029d8 <SX1272GetPaSelect>
 80028ce:	4603      	mov	r3, r0
 80028d0:	b25b      	sxtb	r3, r3
 80028d2:	4323      	orrs	r3, r4
 80028d4:	b25b      	sxtb	r3, r3
 80028d6:	73fb      	strb	r3, [r7, #15]

    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 80028d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	da4e      	bge.n	800297e <SX1272SetRfTxPower+0xea>
    {
        if( power > 17 )
 80028e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e4:	2b11      	cmp	r3, #17
 80028e6:	dd04      	ble.n	80028f2 <SX1272SetRfTxPower+0x5e>
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 80028e8:	7bbb      	ldrb	r3, [r7, #14]
 80028ea:	f043 0307 	orr.w	r3, r3, #7
 80028ee:	73bb      	strb	r3, [r7, #14]
 80028f0:	e008      	b.n	8002904 <SX1272SetRfTxPower+0x70>
        }
        else
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 80028f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80028f6:	f023 0307 	bic.w	r3, r3, #7
 80028fa:	b25b      	sxtb	r3, r3
 80028fc:	f043 0304 	orr.w	r3, r3, #4
 8002900:	b25b      	sxtb	r3, r3
 8002902:	73bb      	strb	r3, [r7, #14]
        }
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 8002904:	7bbb      	ldrb	r3, [r7, #14]
 8002906:	f003 0307 	and.w	r3, r3, #7
 800290a:	2b07      	cmp	r3, #7
 800290c:	d11b      	bne.n	8002946 <SX1272SetRfTxPower+0xb2>
        {
            if( power < 5 )
 800290e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002912:	2b04      	cmp	r3, #4
 8002914:	dc01      	bgt.n	800291a <SX1272SetRfTxPower+0x86>
            {
                power = 5;
 8002916:	2305      	movs	r3, #5
 8002918:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 20 )
 800291a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291e:	2b14      	cmp	r3, #20
 8002920:	dd01      	ble.n	8002926 <SX1272SetRfTxPower+0x92>
            {
                power = 20;
 8002922:	2314      	movs	r3, #20
 8002924:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 8002926:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800292a:	f023 030f 	bic.w	r3, r3, #15
 800292e:	b25a      	sxtb	r2, r3
 8002930:	79fb      	ldrb	r3, [r7, #7]
 8002932:	3b05      	subs	r3, #5
 8002934:	b2db      	uxtb	r3, r3
 8002936:	b25b      	sxtb	r3, r3
 8002938:	f003 030f 	and.w	r3, r3, #15
 800293c:	b25b      	sxtb	r3, r3
 800293e:	4313      	orrs	r3, r2
 8002940:	b25b      	sxtb	r3, r3
 8002942:	73fb      	strb	r3, [r7, #15]
 8002944:	e037      	b.n	80029b6 <SX1272SetRfTxPower+0x122>
        }
        else
        {
            if( power < 2 )
 8002946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294a:	2b01      	cmp	r3, #1
 800294c:	dc01      	bgt.n	8002952 <SX1272SetRfTxPower+0xbe>
            {
                power = 2;
 800294e:	2302      	movs	r3, #2
 8002950:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 17 )
 8002952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002956:	2b11      	cmp	r3, #17
 8002958:	dd01      	ble.n	800295e <SX1272SetRfTxPower+0xca>
            {
                power = 17;
 800295a:	2311      	movs	r3, #17
 800295c:	71fb      	strb	r3, [r7, #7]
            }
            paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 800295e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002962:	f023 030f 	bic.w	r3, r3, #15
 8002966:	b25a      	sxtb	r2, r3
 8002968:	79fb      	ldrb	r3, [r7, #7]
 800296a:	3b02      	subs	r3, #2
 800296c:	b2db      	uxtb	r3, r3
 800296e:	b25b      	sxtb	r3, r3
 8002970:	f003 030f 	and.w	r3, r3, #15
 8002974:	b25b      	sxtb	r3, r3
 8002976:	4313      	orrs	r3, r2
 8002978:	b25b      	sxtb	r3, r3
 800297a:	73fb      	strb	r3, [r7, #15]
 800297c:	e01b      	b.n	80029b6 <SX1272SetRfTxPower+0x122>
        }
    }
    else
    {
        if( power < -1 )
 800297e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002986:	da01      	bge.n	800298c <SX1272SetRfTxPower+0xf8>
        {
            power = -1;
 8002988:	23ff      	movs	r3, #255	@ 0xff
 800298a:	71fb      	strb	r3, [r7, #7]
        }
        if( power > 14 )
 800298c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002990:	2b0e      	cmp	r3, #14
 8002992:	dd01      	ble.n	8002998 <SX1272SetRfTxPower+0x104>
        {
            power = 14;
 8002994:	230e      	movs	r3, #14
 8002996:	71fb      	strb	r3, [r7, #7]
        }
        paConfig = ( paConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 8002998:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800299c:	f023 030f 	bic.w	r3, r3, #15
 80029a0:	b25a      	sxtb	r2, r3
 80029a2:	79fb      	ldrb	r3, [r7, #7]
 80029a4:	3301      	adds	r3, #1
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	b25b      	sxtb	r3, r3
 80029aa:	f003 030f 	and.w	r3, r3, #15
 80029ae:	b25b      	sxtb	r3, r3
 80029b0:	4313      	orrs	r3, r2
 80029b2:	b25b      	sxtb	r3, r3
 80029b4:	73fb      	strb	r3, [r7, #15]
    }
    SX1272Write( REG_PACONFIG, paConfig );
 80029b6:	7bfb      	ldrb	r3, [r7, #15]
 80029b8:	4619      	mov	r1, r3
 80029ba:	2009      	movs	r0, #9
 80029bc:	f7ff fc22 	bl	8002204 <SX1272Write>
    SX1272Write( REG_PADAC, paDac );
 80029c0:	7bbb      	ldrb	r3, [r7, #14]
 80029c2:	4619      	mov	r1, r3
 80029c4:	205a      	movs	r0, #90	@ 0x5a
 80029c6:	f7ff fc1d 	bl	8002204 <SX1272Write>
}
 80029ca:	bf00      	nop
 80029cc:	3714      	adds	r7, #20
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd90      	pop	{r4, r7, pc}
 80029d2:	bf00      	nop
 80029d4:	200005bc 	.word	0x200005bc

080029d8 <SX1272GetPaSelect>:

static uint8_t SX1272GetPaSelect( uint32_t channel )
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
    return RF_PACONFIG_PASELECT_RFO;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
	...

080029f0 <SX1272SetAntSwLowPower>:

void SX1272SetAntSwLowPower( bool status )
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	4603      	mov	r3, r0
 80029f8:	71fb      	strb	r3, [r7, #7]
	if (RadioIsActive != status )
 80029fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002a28 <SX1272SetAntSwLowPower+0x38>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	79fa      	ldrb	r2, [r7, #7]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d00d      	beq.n	8002a20 <SX1272SetAntSwLowPower+0x30>
    {
        RadioIsActive = status;
 8002a04:	4a08      	ldr	r2, [pc, #32]	@ (8002a28 <SX1272SetAntSwLowPower+0x38>)
 8002a06:	79fb      	ldrb	r3, [r7, #7]
 8002a08:	7013      	strb	r3, [r2, #0]

        if( status == false )
 8002a0a:	79fb      	ldrb	r3, [r7, #7]
 8002a0c:	f083 0301 	eor.w	r3, r3, #1
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d002      	beq.n	8002a1c <SX1272SetAntSwLowPower+0x2c>
        {
            SX1272AntSwInit( );
 8002a16:	f000 f809 	bl	8002a2c <SX1272AntSwInit>
        else
        {
            SX1272AntSwDeInit( );
        }
    }
}
 8002a1a:	e001      	b.n	8002a20 <SX1272SetAntSwLowPower+0x30>
            SX1272AntSwDeInit( );
 8002a1c:	f000 f838 	bl	8002a90 <SX1272AntSwDeInit>
}
 8002a20:	bf00      	nop
 8002a22:	3708      	adds	r7, #8
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	20000668 	.word	0x20000668

08002a2c <SX1272AntSwInit>:

void SX1272AntSwInit( void )
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b086      	sub	sp, #24
 8002a30:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a32:	1d3b      	adds	r3, r7, #4
 8002a34:	2200      	movs	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
 8002a38:	605a      	str	r2, [r3, #4]
 8002a3a:	609a      	str	r2, [r3, #8]
 8002a3c:	60da      	str	r2, [r3, #12]
 8002a3e:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE(); // RADIO_ANT_SWITCH PC0 
 8002a40:	2300      	movs	r3, #0
 8002a42:	603b      	str	r3, [r7, #0]
 8002a44:	4b10      	ldr	r3, [pc, #64]	@ (8002a88 <SX1272AntSwInit+0x5c>)
 8002a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a48:	4a0f      	ldr	r2, [pc, #60]	@ (8002a88 <SX1272AntSwInit+0x5c>)
 8002a4a:	f043 0304 	orr.w	r3, r3, #4
 8002a4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a50:	4b0d      	ldr	r3, [pc, #52]	@ (8002a88 <SX1272AntSwInit+0x5c>)
 8002a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a54:	f003 0304 	and.w	r3, r3, #4
 8002a58:	603b      	str	r3, [r7, #0]
 8002a5a:	683b      	ldr	r3, [r7, #0]

    // Configure ANT_SWITCH pin as OUTPUT
    GPIO_InitStruct.Pin = RADIO_ANT_SWITCH_Pin;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;  // Push-Pull Output
 8002a60:	2301      	movs	r3, #1
 8002a62:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;          // Pull-up
 8002a64:	2301      	movs	r3, #1
 8002a66:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(RADIO_ANT_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8002a6c:	1d3b      	adds	r3, r7, #4
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4806      	ldr	r0, [pc, #24]	@ (8002a8c <SX1272AntSwInit+0x60>)
 8002a72:	f003 f88b 	bl	8005b8c <HAL_GPIO_Init>

    // Set initial state to LOW
    HAL_GPIO_WritePin(RADIO_ANT_SWITCH_GPIO_Port, RADIO_ANT_SWITCH_Pin, GPIO_PIN_RESET);
 8002a76:	2200      	movs	r2, #0
 8002a78:	2101      	movs	r1, #1
 8002a7a:	4804      	ldr	r0, [pc, #16]	@ (8002a8c <SX1272AntSwInit+0x60>)
 8002a7c:	f003 fa32 	bl	8005ee4 <HAL_GPIO_WritePin>
}
 8002a80:	bf00      	nop
 8002a82:	3718      	adds	r7, #24
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40023800 	.word	0x40023800
 8002a8c:	40020800 	.word	0x40020800

08002a90 <SX1272AntSwDeInit>:

void SX1272AntSwDeInit( void )
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b086      	sub	sp, #24
 8002a94:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a96:	1d3b      	adds	r3, r7, #4
 8002a98:	2200      	movs	r2, #0
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	605a      	str	r2, [r3, #4]
 8002a9e:	609a      	str	r2, [r3, #8]
 8002aa0:	60da      	str	r2, [r3, #12]
 8002aa2:	611a      	str	r2, [r3, #16]

    // Configure ANT_SWITCH pin as ANALOG (high impedance)
    GPIO_InitStruct.Pin = RADIO_ANT_SWITCH_Pin;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;     // Analog mode (high impedance)
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;          // No pull
 8002aac:	2300      	movs	r3, #0
 8002aae:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(RADIO_ANT_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8002ab0:	1d3b      	adds	r3, r7, #4
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4803      	ldr	r0, [pc, #12]	@ (8002ac4 <SX1272AntSwDeInit+0x34>)
 8002ab6:	f003 f869 	bl	8005b8c <HAL_GPIO_Init>
}
 8002aba:	bf00      	nop
 8002abc:	3718      	adds	r7, #24
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40020800 	.word	0x40020800

08002ac8 <SX1272SetAntSw>:


void SX1272SetAntSw( uint8_t opMode )
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	71fb      	strb	r3, [r7, #7]
    switch( opMode )
 8002ad2:	79fb      	ldrb	r3, [r7, #7]
 8002ad4:	2b03      	cmp	r3, #3
 8002ad6:	d105      	bne.n	8002ae4 <SX1272SetAntSw+0x1c>
    {
    case RFLR_OPMODE_TRANSMITTER:
        HAL_GPIO_WritePin(RADIO_ANT_SWITCH_GPIO_Port, RADIO_ANT_SWITCH_Pin, GPIO_PIN_SET);
 8002ad8:	2201      	movs	r2, #1
 8002ada:	2101      	movs	r1, #1
 8002adc:	4806      	ldr	r0, [pc, #24]	@ (8002af8 <SX1272SetAntSw+0x30>)
 8002ade:	f003 fa01 	bl	8005ee4 <HAL_GPIO_WritePin>
        break;
 8002ae2:	e005      	b.n	8002af0 <SX1272SetAntSw+0x28>
    case RFLR_OPMODE_RECEIVER:
    case RFLR_OPMODE_RECEIVER_SINGLE:
    case RFLR_OPMODE_CAD:
    default:
        HAL_GPIO_WritePin(RADIO_ANT_SWITCH_GPIO_Port, RADIO_ANT_SWITCH_Pin, GPIO_PIN_RESET);
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	4803      	ldr	r0, [pc, #12]	@ (8002af8 <SX1272SetAntSw+0x30>)
 8002aea:	f003 f9fb 	bl	8005ee4 <HAL_GPIO_WritePin>
        break;
 8002aee:	bf00      	nop
    }
}
 8002af0:	bf00      	nop
 8002af2:	3708      	adds	r7, #8
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}
 8002af8:	40020800 	.word	0x40020800

08002afc <SX1272CheckRfFrequency>:

bool SX1272CheckRfFrequency( uint32_t frequency )
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
    // Implement check. Currently all frequencies are supported
    return true;
 8002b04:	2301      	movs	r3, #1
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
	...

08002b14 <TimerInsertInList>:
 *         the next timer object to expire.
 *
 * \param [IN] obj Timer object to be become the new head
 */
static void TimerInsertInList( TimerEvent_t *obj )
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
    TimerEvent_t *cur = TimerListHead;
 8002b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8002b98 <TimerInsertInList+0x84>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	60fb      	str	r3, [r7, #12]
    TimerEvent_t *prev = NULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	60bb      	str	r3, [r7, #8]

    //        
    if( ( TimerListHead == NULL ) || ( obj->Timestamp < TimerListHead->Timestamp ) )
 8002b26:	4b1c      	ldr	r3, [pc, #112]	@ (8002b98 <TimerInsertInList+0x84>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d006      	beq.n	8002b3c <TimerInsertInList+0x28>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	4b19      	ldr	r3, [pc, #100]	@ (8002b98 <TimerInsertInList+0x84>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d21c      	bcs.n	8002b76 <TimerInsertInList+0x62>
    {
        obj->Next = TimerListHead;
 8002b3c:	4b16      	ldr	r3, [pc, #88]	@ (8002b98 <TimerInsertInList+0x84>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	611a      	str	r2, [r3, #16]
        TimerListHead = obj;
 8002b44:	4a14      	ldr	r2, [pc, #80]	@ (8002b98 <TimerInsertInList+0x84>)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6013      	str	r3, [r2, #0]
        return;
 8002b4a:	e01f      	b.n	8002b8c <TimerInsertInList+0x78>
    }

    //    (  )
    while( cur != NULL )
    {
        if( obj->Timestamp < cur->Timestamp )
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d209      	bcs.n	8002b6c <TimerInsertInList+0x58>
        {
            obj->Next = cur;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68fa      	ldr	r2, [r7, #12]
 8002b5c:	611a      	str	r2, [r3, #16]
            if( prev != NULL )
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d012      	beq.n	8002b8a <TimerInsertInList+0x76>
            {
                prev->Next = obj;
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	611a      	str	r2, [r3, #16]
            }
            return;
 8002b6a:	e00e      	b.n	8002b8a <TimerInsertInList+0x76>
        }
        prev = cur;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	60bb      	str	r3, [r7, #8]
        cur = cur->Next;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	691b      	ldr	r3, [r3, #16]
 8002b74:	60fb      	str	r3, [r7, #12]
    while( cur != NULL )
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1e7      	bne.n	8002b4c <TimerInsertInList+0x38>
    }

    //   
    prev->Next = obj;
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	611a      	str	r2, [r3, #16]
    obj->Next = NULL;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	611a      	str	r2, [r3, #16]
 8002b88:	e000      	b.n	8002b8c <TimerInsertInList+0x78>
            return;
 8002b8a:	bf00      	nop
}
 8002b8c:	3714      	adds	r7, #20
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	2000066c 	.word	0x2000066c

08002b9c <TimerRemoveFromList>:

/*!
 * \brief Removes the head timer object.
 */
static void TimerRemoveFromList( TimerEvent_t *obj )
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b085      	sub	sp, #20
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
    TimerEvent_t *cur = TimerListHead;
 8002ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c10 <TimerRemoveFromList+0x74>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	60fb      	str	r3, [r7, #12]
    TimerEvent_t *prev = NULL;
 8002baa:	2300      	movs	r3, #0
 8002bac:	60bb      	str	r3, [r7, #8]

    //   
    if( TimerListHead == NULL )
 8002bae:	4b18      	ldr	r3, [pc, #96]	@ (8002c10 <TimerRemoveFromList+0x74>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d025      	beq.n	8002c02 <TimerRemoveFromList+0x66>
    {
        return;
    }

    //   
    if( TimerListHead == obj )
 8002bb6:	4b16      	ldr	r3, [pc, #88]	@ (8002c10 <TimerRemoveFromList+0x74>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	687a      	ldr	r2, [r7, #4]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d11c      	bne.n	8002bfa <TimerRemoveFromList+0x5e>
    {
        TimerListHead = TimerListHead->Next;
 8002bc0:	4b13      	ldr	r3, [pc, #76]	@ (8002c10 <TimerRemoveFromList+0x74>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	4a12      	ldr	r2, [pc, #72]	@ (8002c10 <TimerRemoveFromList+0x74>)
 8002bc8:	6013      	str	r3, [r2, #0]
        obj->Next = NULL;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	611a      	str	r2, [r3, #16]
        return;
 8002bd0:	e018      	b.n	8002c04 <TimerRemoveFromList+0x68>
    }

    //   
    while( cur != NULL )
    {
        if( cur == obj )
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d10a      	bne.n	8002bf0 <TimerRemoveFromList+0x54>
        {
            if( prev != NULL )
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <TimerRemoveFromList+0x4c>
            {
                prev->Next = cur->Next;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	691a      	ldr	r2, [r3, #16]
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	611a      	str	r2, [r3, #16]
            }
            obj->Next = NULL;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	611a      	str	r2, [r3, #16]
            return;
 8002bee:	e009      	b.n	8002c04 <TimerRemoveFromList+0x68>
        }
        prev = cur;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	60bb      	str	r3, [r7, #8]
        cur = cur->Next;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	60fb      	str	r3, [r7, #12]
    while( cur != NULL )
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d1e8      	bne.n	8002bd2 <TimerRemoveFromList+0x36>
 8002c00:	e000      	b.n	8002c04 <TimerRemoveFromList+0x68>
        return;
 8002c02:	bf00      	nop
    }
}
 8002c04:	3714      	adds	r7, #20
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	2000066c 	.word	0x2000066c

08002c14 <TimerInit>:

void TimerInit( TimerEvent_t *obj, void ( *callback )( void ) )
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
    obj->Timestamp = 0;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	601a      	str	r2, [r3, #0]
    obj->ReloadValue = 0;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	605a      	str	r2, [r3, #4]
    obj->IsStarted = false;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	721a      	strb	r2, [r3, #8]
    obj->Callback = callback;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	60da      	str	r2, [r3, #12]
    obj->Next = NULL;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	611a      	str	r2, [r3, #16]
}
 8002c3c:	bf00      	nop
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <TimerStart>:

void TimerStart( TimerEvent_t *obj )
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c50:	b672      	cpsid	i
}
 8002c52:	bf00      	nop
//    uint32_t elapsedTime = 0;

    //    ( )
    __disable_irq( );

    if( ( obj == NULL ) || ( TimerListHead == obj ) )
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d004      	beq.n	8002c64 <TimerStart+0x1c>
 8002c5a:	4b16      	ldr	r3, [pc, #88]	@ (8002cb4 <TimerStart+0x6c>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d102      	bne.n	8002c6a <TimerStart+0x22>
  __ASM volatile ("cpsie i" : : : "memory");
 8002c64:	b662      	cpsie	i
}
 8002c66:	bf00      	nop
    {
        __enable_irq( );
        return;
 8002c68:	e021      	b.n	8002cae <TimerStart+0x66>
    }

    obj->Timestamp = TimerTickCounter + obj->ReloadValue;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	4b12      	ldr	r3, [pc, #72]	@ (8002cb8 <TimerStart+0x70>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	441a      	add	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	601a      	str	r2, [r3, #0]
    obj->IsStarted = true;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	721a      	strb	r2, [r3, #8]

    if( TimerListHead == NULL )
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb4 <TimerStart+0x6c>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d103      	bne.n	8002c8e <TimerStart+0x46>
    {
        // TIM2 
        // HAL_TIM_Base_Start_IT(&htim2);
        TimerInsertInList( obj );
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f7ff ff44 	bl	8002b14 <TimerInsertInList>
 8002c8c:	e00d      	b.n	8002caa <TimerStart+0x62>
    else
    {
//        elapsedTime = TimerTickCounter - TimerListHead->Timestamp;

        //      
        if( obj->Timestamp < TimerListHead->Timestamp )
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	4b08      	ldr	r3, [pc, #32]	@ (8002cb4 <TimerStart+0x6c>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d203      	bcs.n	8002ca4 <TimerStart+0x5c>
        {
            TimerInsertInList( obj );
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f7ff ff39 	bl	8002b14 <TimerInsertInList>
 8002ca2:	e002      	b.n	8002caa <TimerStart+0x62>
        }
        else
        {
            TimerInsertInList( obj );
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f7ff ff35 	bl	8002b14 <TimerInsertInList>
  __ASM volatile ("cpsie i" : : : "memory");
 8002caa:	b662      	cpsie	i
}
 8002cac:	bf00      	nop
        }
    }

    __enable_irq( );
}
 8002cae:	3708      	adds	r7, #8
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	2000066c 	.word	0x2000066c
 8002cb8:	20000670 	.word	0x20000670

08002cbc <TimerStop>:

void TimerStop( TimerEvent_t *obj )
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8002cc4:	b672      	cpsid	i
}
 8002cc6:	bf00      	nop
    //    ( )
    __disable_irq( );

    TimerRemoveFromList( obj );
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff ff67 	bl	8002b9c <TimerRemoveFromList>
    obj->IsStarted = false;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	721a      	strb	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8002cd4:	b662      	cpsie	i
}
 8002cd6:	bf00      	nop
    {
        // HAL_TIM_Base_Stop_IT(&htim2);
    }

    __enable_irq( );
}
 8002cd8:	bf00      	nop
 8002cda:	3708      	adds	r7, #8
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <TimerSetValue>:
    TimerStop( obj );
    TimerStart( obj );
}

void TimerSetValue( TimerEvent_t *obj, uint32_t value )
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b085      	sub	sp, #20
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
    uint32_t minValue = 1; //  1ms
 8002cea:	2301      	movs	r3, #1
 8002cec:	60fb      	str	r3, [r7, #12]

    if( value < minValue )
 8002cee:	683a      	ldr	r2, [r7, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d201      	bcs.n	8002cfa <TimerSetValue+0x1a>
    {
        value = minValue;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	603b      	str	r3, [r7, #0]
    }

    obj->ReloadValue = value;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	605a      	str	r2, [r3, #4]
}
 8002d00:	bf00      	nop
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <TimerIrqHandler>:
    //     
    return period;
}

void TimerIrqHandler( void )
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
    TimerEvent_t *cur;
    TimerEvent_t *next;

    //    ( 1ms )
    TimerTickCounter++;
 8002d12:	4b15      	ldr	r3, [pc, #84]	@ (8002d68 <TimerIrqHandler+0x5c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	3301      	adds	r3, #1
 8002d18:	4a13      	ldr	r2, [pc, #76]	@ (8002d68 <TimerIrqHandler+0x5c>)
 8002d1a:	6013      	str	r3, [r2, #0]

    //   
    cur = TimerListHead;
 8002d1c:	4b13      	ldr	r3, [pc, #76]	@ (8002d6c <TimerIrqHandler+0x60>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	607b      	str	r3, [r7, #4]

    while( cur != NULL )
 8002d22:	e017      	b.n	8002d54 <TimerIrqHandler+0x48>
    {
        next = cur->Next;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	691b      	ldr	r3, [r3, #16]
 8002d28:	603b      	str	r3, [r7, #0]

        if( cur->Timestamp <= TimerTickCounter )
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d68 <TimerIrqHandler+0x5c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d812      	bhi.n	8002d5c <TimerIrqHandler+0x50>
        {
            cur->IsStarted = false;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	721a      	strb	r2, [r3, #8]
            TimerRemoveFromList( cur );
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f7ff ff2d 	bl	8002b9c <TimerRemoveFromList>

            //   
            if( cur->Callback != NULL )
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d002      	beq.n	8002d50 <TimerIrqHandler+0x44>
            {
                cur->Callback( );
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	4798      	blx	r3
            //    ,
            //        
            break;
        }

        cur = next;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	607b      	str	r3, [r7, #4]
    while( cur != NULL )
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1e4      	bne.n	8002d24 <TimerIrqHandler+0x18>
 8002d5a:	e000      	b.n	8002d5e <TimerIrqHandler+0x52>
            break;
 8002d5c:	bf00      	nop
    //    TIM2 
    if( TimerListHead == NULL )
    {
        // HAL_TIM_Base_Stop_IT(&htim2);
    }
}
 8002d5e:	bf00      	nop
 8002d60:	3708      	adds	r7, #8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	20000670 	.word	0x20000670
 8002d6c:	2000066c 	.word	0x2000066c

08002d70 <memcpy1>:
{
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8002d70:	b480      	push	{r7}
 8002d72:	b085      	sub	sp, #20
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8002d7e:	e007      	b.n	8002d90 <memcpy1+0x20>
    {
        *dst++ = *src++;
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	1c53      	adds	r3, r2, #1
 8002d84:	60bb      	str	r3, [r7, #8]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	1c59      	adds	r1, r3, #1
 8002d8a:	60f9      	str	r1, [r7, #12]
 8002d8c:	7812      	ldrb	r2, [r2, #0]
 8002d8e:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8002d90:	88fb      	ldrh	r3, [r7, #6]
 8002d92:	1e5a      	subs	r2, r3, #1
 8002d94:	80fa      	strh	r2, [r7, #6]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1f2      	bne.n	8002d80 <memcpy1+0x10>
    }
}
 8002d9a:	bf00      	nop
 8002d9c:	bf00      	nop
 8002d9e:	3714      	adds	r7, #20
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <CupSystem_Update>:
    prev_ir1 = HAL_GPIO_ReadPin(IR1_PORT, IR1_PIN);
    waiting_ir2 = 0;
}

void CupSystem_Update(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
    uint8_t cur_ir1 = HAL_GPIO_ReadPin(IR1_PORT, IR1_PIN);
 8002dae:	2140      	movs	r1, #64	@ 0x40
 8002db0:	4833      	ldr	r0, [pc, #204]	@ (8002e80 <CupSystem_Update+0xd8>)
 8002db2:	f003 f87f 	bl	8005eb4 <HAL_GPIO_ReadPin>
 8002db6:	4603      	mov	r3, r0
 8002db8:	71fb      	strb	r3, [r7, #7]
    static char ir_buffer[128];

    // 1) IR1  (  )
    if (prev_ir1 == 1 && cur_ir1 == 0)
 8002dba:	4b32      	ldr	r3, [pc, #200]	@ (8002e84 <CupSystem_Update+0xdc>)
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d11c      	bne.n	8002dfc <CupSystem_Update+0x54>
 8002dc2:	79fb      	ldrb	r3, [r7, #7]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d119      	bne.n	8002dfc <CupSystem_Update+0x54>
    {
        isIRTriggered = 1;
 8002dc8:	4b2f      	ldr	r3, [pc, #188]	@ (8002e88 <CupSystem_Update+0xe0>)
 8002dca:	2201      	movs	r2, #1
 8002dcc:	701a      	strb	r2, [r3, #0]
        generate_event_id(current_event_id);
 8002dce:	482f      	ldr	r0, [pc, #188]	@ (8002e8c <CupSystem_Update+0xe4>)
 8002dd0:	f001 f976 	bl	80040c0 <generate_event_id>

        printf("[IR1] Cup detected!\r\n");
 8002dd4:	482e      	ldr	r0, [pc, #184]	@ (8002e90 <CupSystem_Update+0xe8>)
 8002dd6:	f00c fe6d 	bl	800fab4 <puts>

        // LoRa IR1  
        snprintf(ir_buffer, sizeof(ir_buffer),
 8002dda:	4b2c      	ldr	r3, [pc, #176]	@ (8002e8c <CupSystem_Update+0xe4>)
 8002ddc:	4a2d      	ldr	r2, [pc, #180]	@ (8002e94 <CupSystem_Update+0xec>)
 8002dde:	2180      	movs	r1, #128	@ 0x80
 8002de0:	482d      	ldr	r0, [pc, #180]	@ (8002e98 <CupSystem_Update+0xf0>)
 8002de2:	f00c fe6f 	bl	800fac4 <sniprintf>
            "{\"id\":\"%s\",\"sensorId\":\"IR1\",\"binId\":\"1\",\"beamBlocked\":true}",
            current_event_id);
        LoRa_Send(ir_buffer);
 8002de6:	482c      	ldr	r0, [pc, #176]	@ (8002e98 <CupSystem_Update+0xf0>)
 8002de8:	f001 f8ec 	bl	8003fc4 <LoRa_Send>

        //IR2  
        waiting_ir2 = 1;
 8002dec:	4b2b      	ldr	r3, [pc, #172]	@ (8002e9c <CupSystem_Update+0xf4>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	701a      	strb	r2, [r3, #0]
        ir2_wait_start = HAL_GetTick();
 8002df2:	f002 fd89 	bl	8005908 <HAL_GetTick>
 8002df6:	4603      	mov	r3, r0
 8002df8:	4a29      	ldr	r2, [pc, #164]	@ (8002ea0 <CupSystem_Update+0xf8>)
 8002dfa:	6013      	str	r3, [r2, #0]
    }

    prev_ir1 = cur_ir1;
 8002dfc:	4a21      	ldr	r2, [pc, #132]	@ (8002e84 <CupSystem_Update+0xdc>)
 8002dfe:	79fb      	ldrb	r3, [r7, #7]
 8002e00:	7013      	strb	r3, [r2, #0]

//    2) if IR1  IR2   
    if (waiting_ir2)
 8002e02:	4b26      	ldr	r3, [pc, #152]	@ (8002e9c <CupSystem_Update+0xf4>)
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d035      	beq.n	8002e76 <CupSystem_Update+0xce>
    {
    	HAL_Delay(500);
 8002e0a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002e0e:	f002 fd87 	bl	8005920 <HAL_Delay>
        uint8_t ir2_now = HAL_GPIO_ReadPin(IR2_PORT, IR2_PIN);
 8002e12:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e16:	481a      	ldr	r0, [pc, #104]	@ (8002e80 <CupSystem_Update+0xd8>)
 8002e18:	f003 f84c 	bl	8005eb4 <HAL_GPIO_ReadPin>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	71bb      	strb	r3, [r7, #6]

        //    (LOW)
        if (ir2_now == 0)
 8002e20:	79bb      	ldrb	r3, [r7, #6]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d10f      	bne.n	8002e46 <CupSystem_Update+0x9e>
        {
            waiting_ir2 = 0;
 8002e26:	4b1d      	ldr	r3, [pc, #116]	@ (8002e9c <CupSystem_Update+0xf4>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	701a      	strb	r2, [r3, #0]

            printf("[IR2] PAPER detected\r\n");
 8002e2c:	481d      	ldr	r0, [pc, #116]	@ (8002ea4 <CupSystem_Update+0xfc>)
 8002e2e:	f00c fe41 	bl	800fab4 <puts>

            // LoRa IR2   ()
            snprintf(ir_buffer, sizeof(ir_buffer),
 8002e32:	4b16      	ldr	r3, [pc, #88]	@ (8002e8c <CupSystem_Update+0xe4>)
 8002e34:	4a1c      	ldr	r2, [pc, #112]	@ (8002ea8 <CupSystem_Update+0x100>)
 8002e36:	2180      	movs	r1, #128	@ 0x80
 8002e38:	4817      	ldr	r0, [pc, #92]	@ (8002e98 <CupSystem_Update+0xf0>)
 8002e3a:	f00c fe43 	bl	800fac4 <sniprintf>
                "{\"id\":\"%s\",\"sensorId\":\"IR2\",\"binId\":\"1\",\"beamBlocked\":true}",
                current_event_id);
            LoRa_Send(ir_buffer);
 8002e3e:	4816      	ldr	r0, [pc, #88]	@ (8002e98 <CupSystem_Update+0xf0>)
 8002e40:	f001 f8c0 	bl	8003fc4 <LoRa_Send>
                current_event_id);
            LoRa_Send(ir_buffer);
        }
    }
//    */
}
 8002e44:	e017      	b.n	8002e76 <CupSystem_Update+0xce>
        else if (HAL_GetTick() - ir2_wait_start > 300)
 8002e46:	f002 fd5f 	bl	8005908 <HAL_GetTick>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	4b14      	ldr	r3, [pc, #80]	@ (8002ea0 <CupSystem_Update+0xf8>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002e56:	d90e      	bls.n	8002e76 <CupSystem_Update+0xce>
            waiting_ir2 = 0;
 8002e58:	4b10      	ldr	r3, [pc, #64]	@ (8002e9c <CupSystem_Update+0xf4>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]
            printf("[IR2] PLASTIC detected (timeout)\r\n");
 8002e5e:	4813      	ldr	r0, [pc, #76]	@ (8002eac <CupSystem_Update+0x104>)
 8002e60:	f00c fe28 	bl	800fab4 <puts>
            snprintf(ir_buffer, sizeof(ir_buffer),
 8002e64:	4b09      	ldr	r3, [pc, #36]	@ (8002e8c <CupSystem_Update+0xe4>)
 8002e66:	4a12      	ldr	r2, [pc, #72]	@ (8002eb0 <CupSystem_Update+0x108>)
 8002e68:	2180      	movs	r1, #128	@ 0x80
 8002e6a:	480b      	ldr	r0, [pc, #44]	@ (8002e98 <CupSystem_Update+0xf0>)
 8002e6c:	f00c fe2a 	bl	800fac4 <sniprintf>
            LoRa_Send(ir_buffer);
 8002e70:	4809      	ldr	r0, [pc, #36]	@ (8002e98 <CupSystem_Update+0xf0>)
 8002e72:	f001 f8a7 	bl	8003fc4 <LoRa_Send>
}
 8002e76:	bf00      	nop
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40020800 	.word	0x40020800
 8002e84:	20000008 	.word	0x20000008
 8002e88:	20004084 	.word	0x20004084
 8002e8c:	20000884 	.word	0x20000884
 8002e90:	08011f00 	.word	0x08011f00
 8002e94:	08011f18 	.word	0x08011f18
 8002e98:	2000067c 	.word	0x2000067c
 8002e9c:	20000674 	.word	0x20000674
 8002ea0:	20000678 	.word	0x20000678
 8002ea4:	08011f54 	.word	0x08011f54
 8002ea8:	08011f6c 	.word	0x08011f6c
 8002eac:	08011fa8 	.word	0x08011fa8
 8002eb0:	08011fcc 	.word	0x08011fcc

08002eb4 <HX711_IsReady>:
//  DWT us 
static void HX711_DWT_Delay_Init(void);
static void HX711_DWT_Delay_us(uint32_t us);

//  
static inline uint8_t HX711_IsReady(HX711_t *hx) {
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
    return (HAL_GPIO_ReadPin(hx->dout_port, hx->dout_pin) == GPIO_PIN_RESET);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	889b      	ldrh	r3, [r3, #4]
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4610      	mov	r0, r2
 8002ec8:	f002 fff4 	bl	8005eb4 <HAL_GPIO_ReadPin>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	bf0c      	ite	eq
 8002ed2:	2301      	moveq	r3, #1
 8002ed4:	2300      	movne	r3, #0
 8002ed6:	b2db      	uxtb	r3, r3
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3708      	adds	r7, #8
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <HX711_Init>:

void HX711_Init(HX711_t *hx,
                GPIO_TypeDef *dout_port, uint16_t dout_pin,
                GPIO_TypeDef *sck_port,  uint16_t sck_pin,
                uint8_t gain)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	60b9      	str	r1, [r7, #8]
 8002eea:	603b      	str	r3, [r7, #0]
 8002eec:	4613      	mov	r3, r2
 8002eee:	80fb      	strh	r3, [r7, #6]
    hx->dout_port = dout_port;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	68ba      	ldr	r2, [r7, #8]
 8002ef4:	601a      	str	r2, [r3, #0]
    hx->dout_pin  = dout_pin;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	88fa      	ldrh	r2, [r7, #6]
 8002efa:	809a      	strh	r2, [r3, #4]
    hx->sck_port  = sck_port;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	609a      	str	r2, [r3, #8]
    hx->sck_pin   = sck_pin;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8b3a      	ldrh	r2, [r7, #24]
 8002f06:	819a      	strh	r2, [r3, #12]
    hx->gain      = gain;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	7f3a      	ldrb	r2, [r7, #28]
 8002f0c:	739a      	strb	r2, [r3, #14]
    hx->offset    = 0;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	611a      	str	r2, [r3, #16]
    hx->scale     = 1.0f;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002f1a:	615a      	str	r2, [r3, #20]

    // SCK default = LOW
    HAL_GPIO_WritePin(hx->sck_port, hx->sck_pin, GPIO_PIN_RESET);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6898      	ldr	r0, [r3, #8]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	899b      	ldrh	r3, [r3, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	4619      	mov	r1, r3
 8002f28:	f002 ffdc 	bl	8005ee4 <HAL_GPIO_WritePin>

    HX711_DWT_Delay_Init();
 8002f2c:	f000 f89a 	bl	8003064 <HX711_DWT_Delay_Init>

    //    
    HAL_Delay(100);
 8002f30:	2064      	movs	r0, #100	@ 0x64
 8002f32:	f002 fcf5 	bl	8005920 <HAL_Delay>
}
 8002f36:	bf00      	nop
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <HX711_ReadRaw>:

// 24bit  
int32_t HX711_ReadRaw(HX711_t *hx)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b088      	sub	sp, #32
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
    uint32_t data = 0;
 8002f46:	2300      	movs	r3, #0
 8002f48:	61fb      	str	r3, [r7, #28]

    //    ( 200ms)
    uint32_t timeout = HAL_GetTick() + 200;
 8002f4a:	f002 fcdd 	bl	8005908 <HAL_GetTick>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	33c8      	adds	r3, #200	@ 0xc8
 8002f52:	60fb      	str	r3, [r7, #12]
    while (!HX711_IsReady(hx)) {
 8002f54:	e007      	b.n	8002f66 <HX711_ReadRaw+0x28>

    	//   
        if (HAL_GetTick() > timeout) {
 8002f56:	f002 fcd7 	bl	8005908 <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d201      	bcs.n	8002f66 <HX711_ReadRaw+0x28>
            return 0;
 8002f62:	2300      	movs	r3, #0
 8002f64:	e07a      	b.n	800305c <HX711_ReadRaw+0x11e>
    while (!HX711_IsReady(hx)) {
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f7ff ffa4 	bl	8002eb4 <HX711_IsReady>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d0f1      	beq.n	8002f56 <HX711_ReadRaw+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002f72:	b672      	cpsid	i
}
 8002f74:	bf00      	nop
        }
    }

    __disable_irq();

    for (int i = 0; i < 24; i++) {
 8002f76:	2300      	movs	r3, #0
 8002f78:	61bb      	str	r3, [r7, #24]
 8002f7a:	e02a      	b.n	8002fd2 <HX711_ReadRaw+0x94>
        data <<= 1;
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	61fb      	str	r3, [r7, #28]

        // SCK HIGH
        HAL_GPIO_WritePin(hx->sck_port, hx->sck_pin, GPIO_PIN_SET);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6898      	ldr	r0, [r3, #8]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	899b      	ldrh	r3, [r3, #12]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	f002 ffa9 	bl	8005ee4 <HAL_GPIO_WritePin>
        HX711_DWT_Delay_us(10);
 8002f92:	200a      	movs	r0, #10
 8002f94:	f000 f880 	bl	8003098 <HX711_DWT_Delay_us>

        if (HAL_GPIO_ReadPin(hx->dout_port, hx->dout_pin) == GPIO_PIN_SET) {
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	889b      	ldrh	r3, [r3, #4]
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4610      	mov	r0, r2
 8002fa4:	f002 ff86 	bl	8005eb4 <HAL_GPIO_ReadPin>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d103      	bne.n	8002fb6 <HX711_ReadRaw+0x78>
            data |= 1;
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	f043 0301 	orr.w	r3, r3, #1
 8002fb4:	61fb      	str	r3, [r7, #28]
        }

        // SCK LOW
        HAL_GPIO_WritePin(hx->sck_port, hx->sck_pin, GPIO_PIN_RESET);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6898      	ldr	r0, [r3, #8]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	899b      	ldrh	r3, [r3, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	f002 ff8f 	bl	8005ee4 <HAL_GPIO_WritePin>
        HX711_DWT_Delay_us(10);
 8002fc6:	200a      	movs	r0, #10
 8002fc8:	f000 f866 	bl	8003098 <HX711_DWT_Delay_us>
    for (int i = 0; i < 24; i++) {
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	3301      	adds	r3, #1
 8002fd0:	61bb      	str	r3, [r7, #24]
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	2b17      	cmp	r3, #23
 8002fd6:	ddd1      	ble.n	8002f7c <HX711_ReadRaw+0x3e>
    }

    // GAIN  
    int extra_pulses = 1;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	617b      	str	r3, [r7, #20]
    if (hx->gain == HX711_GAIN_128)      extra_pulses = 1; // A,128
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	7b9b      	ldrb	r3, [r3, #14]
 8002fe0:	2b80      	cmp	r3, #128	@ 0x80
 8002fe2:	d102      	bne.n	8002fea <HX711_ReadRaw+0xac>
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	617b      	str	r3, [r7, #20]
 8002fe8:	e00c      	b.n	8003004 <HX711_ReadRaw+0xc6>
    else if (hx->gain == HX711_GAIN_32)  extra_pulses = 2; // B,32
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	7b9b      	ldrb	r3, [r3, #14]
 8002fee:	2b20      	cmp	r3, #32
 8002ff0:	d102      	bne.n	8002ff8 <HX711_ReadRaw+0xba>
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	e005      	b.n	8003004 <HX711_ReadRaw+0xc6>
    else if (hx->gain == HX711_GAIN_64)  extra_pulses = 3; // A,64
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	7b9b      	ldrb	r3, [r3, #14]
 8002ffc:	2b40      	cmp	r3, #64	@ 0x40
 8002ffe:	d101      	bne.n	8003004 <HX711_ReadRaw+0xc6>
 8003000:	2303      	movs	r3, #3
 8003002:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < extra_pulses; i++) {
 8003004:	2300      	movs	r3, #0
 8003006:	613b      	str	r3, [r7, #16]
 8003008:	e018      	b.n	800303c <HX711_ReadRaw+0xfe>
        HAL_GPIO_WritePin(hx->sck_port, hx->sck_pin, GPIO_PIN_SET);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6898      	ldr	r0, [r3, #8]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	899b      	ldrh	r3, [r3, #12]
 8003012:	2201      	movs	r2, #1
 8003014:	4619      	mov	r1, r3
 8003016:	f002 ff65 	bl	8005ee4 <HAL_GPIO_WritePin>
        HX711_DWT_Delay_us(1);
 800301a:	2001      	movs	r0, #1
 800301c:	f000 f83c 	bl	8003098 <HX711_DWT_Delay_us>
        HAL_GPIO_WritePin(hx->sck_port, hx->sck_pin, GPIO_PIN_RESET);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6898      	ldr	r0, [r3, #8]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	899b      	ldrh	r3, [r3, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	4619      	mov	r1, r3
 800302c:	f002 ff5a 	bl	8005ee4 <HAL_GPIO_WritePin>
        HX711_DWT_Delay_us(1);
 8003030:	2001      	movs	r0, #1
 8003032:	f000 f831 	bl	8003098 <HX711_DWT_Delay_us>
    for (int i = 0; i < extra_pulses; i++) {
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	3301      	adds	r3, #1
 800303a:	613b      	str	r3, [r7, #16]
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	429a      	cmp	r2, r3
 8003042:	dbe2      	blt.n	800300a <HX711_ReadRaw+0xcc>
  __ASM volatile ("cpsie i" : : : "memory");
 8003044:	b662      	cpsie	i
}
 8003046:	bf00      	nop
    }

    __enable_irq();

    //   (24bit  32bit)
    if (data & 0x800000) {
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d003      	beq.n	800305a <HX711_ReadRaw+0x11c>
        data |= 0xFF000000;
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003058:	61fb      	str	r3, [r7, #28]
    }

    return (int32_t)data;
 800305a:	69fb      	ldr	r3, [r7, #28]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3720      	adds	r7, #32
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <HX711_DWT_Delay_Init>:
}


// DWT  us 
static void HX711_DWT_Delay_Init(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8003068:	4b09      	ldr	r3, [pc, #36]	@ (8003090 <HX711_DWT_Delay_Init+0x2c>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	4a08      	ldr	r2, [pc, #32]	@ (8003090 <HX711_DWT_Delay_Init+0x2c>)
 800306e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003072:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8003074:	4b07      	ldr	r3, [pc, #28]	@ (8003094 <HX711_DWT_Delay_Init+0x30>)
 8003076:	2200      	movs	r2, #0
 8003078:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800307a:	4b06      	ldr	r3, [pc, #24]	@ (8003094 <HX711_DWT_Delay_Init+0x30>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a05      	ldr	r2, [pc, #20]	@ (8003094 <HX711_DWT_Delay_Init+0x30>)
 8003080:	f043 0301 	orr.w	r3, r3, #1
 8003084:	6013      	str	r3, [r2, #0]
}
 8003086:	bf00      	nop
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	e000edf0 	.word	0xe000edf0
 8003094:	e0001000 	.word	0xe0001000

08003098 <HX711_DWT_Delay_us>:

static void HX711_DWT_Delay_us(uint32_t us)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
    uint32_t cycles = (HAL_RCC_GetHCLKFreq() / 1000000) * us;
 80030a0:	f004 f84c 	bl	800713c <HAL_RCC_GetHCLKFreq>
 80030a4:	4603      	mov	r3, r0
 80030a6:	4a0c      	ldr	r2, [pc, #48]	@ (80030d8 <HX711_DWT_Delay_us+0x40>)
 80030a8:	fba2 2303 	umull	r2, r3, r2, r3
 80030ac:	0c9a      	lsrs	r2, r3, #18
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	fb02 f303 	mul.w	r3, r2, r3
 80030b4:	60fb      	str	r3, [r7, #12]
    uint32_t start = DWT->CYCCNT;
 80030b6:	4b09      	ldr	r3, [pc, #36]	@ (80030dc <HX711_DWT_Delay_us+0x44>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < cycles) {
 80030bc:	e000      	b.n	80030c0 <HX711_DWT_Delay_us+0x28>
        __NOP();
 80030be:	bf00      	nop
    while ((DWT->CYCCNT - start) < cycles) {
 80030c0:	4b06      	ldr	r3, [pc, #24]	@ (80030dc <HX711_DWT_Delay_us+0x44>)
 80030c2:	685a      	ldr	r2, [r3, #4]
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	68fa      	ldr	r2, [r7, #12]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d8f7      	bhi.n	80030be <HX711_DWT_Delay_us+0x26>
    }
}
 80030ce:	bf00      	nop
 80030d0:	bf00      	nop
 80030d2:	3710      	adds	r7, #16
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	431bde83 	.word	0x431bde83
 80030dc:	e0001000 	.word	0xe0001000

080030e0 <read_valid>:

static int32_t read_valid(HX711_t *hx) {
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
    while (1) {
        int32_t r = HX711_ReadRaw(hx);
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f7ff ff28 	bl	8002f3e <HX711_ReadRaw>
 80030ee:	60f8      	str	r0, [r7, #12]
        if (r != 8388607 && r != -8388608) return r; //   
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	4a06      	ldr	r2, [pc, #24]	@ (800310c <read_valid+0x2c>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d0f7      	beq.n	80030e8 <read_valid+0x8>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f513 0f00 	cmn.w	r3, #8388608	@ 0x800000
 80030fe:	d0f3      	beq.n	80030e8 <read_valid+0x8>
 8003100:	68fb      	ldr	r3, [r7, #12]
    }
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	007fffff 	.word	0x007fffff

08003110 <HX711_Tare_Robust>:

int32_t HX711_Tare_Robust(HX711_t *hx, int n)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b0ea      	sub	sp, #424	@ 0x1a8
 8003114:	af00      	add	r7, sp, #0
 8003116:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800311a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800311e:	6018      	str	r0, [r3, #0]
 8003120:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003124:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003128:	6019      	str	r1, [r3, #0]
    if (n < 10) n = 10;
 800312a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800312e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2b09      	cmp	r3, #9
 8003136:	dc05      	bgt.n	8003144 <HX711_Tare_Robust+0x34>
 8003138:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800313c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003140:	220a      	movs	r2, #10
 8003142:	601a      	str	r2, [r3, #0]
    int32_t buf[100]; if (n > 100) n = 100;
 8003144:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003148:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2b64      	cmp	r3, #100	@ 0x64
 8003150:	dd05      	ble.n	800315e <HX711_Tare_Robust+0x4e>
 8003152:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003156:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800315a:	2264      	movs	r2, #100	@ 0x64
 800315c:	601a      	str	r2, [r3, #0]

    for (int i=0;i<n;i++) {
 800315e:	2300      	movs	r3, #0
 8003160:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003164:	e017      	b.n	8003196 <HX711_Tare_Robust+0x86>
        buf[i]=read_valid(hx);
 8003166:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800316a:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 800316e:	6818      	ldr	r0, [r3, #0]
 8003170:	f7ff ffb6 	bl	80030e0 <read_valid>
 8003174:	4601      	mov	r1, r0
 8003176:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800317a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800317e:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 8003182:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        HAL_Delay(10);
 8003186:	200a      	movs	r0, #10
 8003188:	f002 fbca 	bl	8005920 <HAL_Delay>
    for (int i=0;i<n;i++) {
 800318c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003190:	3301      	adds	r3, #1
 8003192:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003196:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 800319a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800319e:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	dbde      	blt.n	8003166 <HX711_Tare_Robust+0x56>
    }

    //  
    for (int i=0;i<n-1;i++)
 80031a8:	2300      	movs	r3, #0
 80031aa:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80031ae:	e04e      	b.n	800324e <HX711_Tare_Robust+0x13e>
      for (int j=i+1;j<n;j++)
 80031b0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80031b4:	3301      	adds	r3, #1
 80031b6:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80031ba:	e03a      	b.n	8003232 <HX711_Tare_Robust+0x122>
        if (buf[i] > buf[j]) {
 80031bc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80031c0:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80031c4:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80031c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80031cc:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80031d0:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80031d4:	f8d7 119c 	ldr.w	r1, [r7, #412]	@ 0x19c
 80031d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80031dc:	429a      	cmp	r2, r3
 80031de:	dd23      	ble.n	8003228 <HX711_Tare_Robust+0x118>
            int32_t t=buf[i];
 80031e0:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80031e4:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80031e8:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 80031ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031f0:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
            buf[i]=buf[j];
 80031f4:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 80031f8:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 80031fc:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003200:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003204:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003208:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800320c:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 8003210:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            buf[j]=t;
 8003214:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003218:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800321c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003220:	f8d7 1198 	ldr.w	r1, [r7, #408]	@ 0x198
 8003224:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (int j=i+1;j<n;j++)
 8003228:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 800322c:	3301      	adds	r3, #1
 800322e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003232:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003236:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800323a:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	429a      	cmp	r2, r3
 8003242:	dbbb      	blt.n	80031bc <HX711_Tare_Robust+0xac>
    for (int i=0;i<n-1;i++)
 8003244:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003248:	3301      	adds	r3, #1
 800324a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800324e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003252:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	3b01      	subs	r3, #1
 800325a:	f8d7 21a0 	ldr.w	r2, [r7, #416]	@ 0x1a0
 800325e:	429a      	cmp	r2, r3
 8003260:	dba6      	blt.n	80031b0 <HX711_Tare_Robust+0xa0>
        }

    // (Median) 
    hx->offset = buf[n/2];
 8003262:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003266:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	0fda      	lsrs	r2, r3, #31
 800326e:	4413      	add	r3, r2
 8003270:	105b      	asrs	r3, r3, #1
 8003272:	461a      	mov	r2, r3
 8003274:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003278:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800327c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003280:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003284:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	611a      	str	r2, [r3, #16]
    return hx->offset;
 800328c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8003290:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	691b      	ldr	r3, [r3, #16]
}
 8003298:	4618      	mov	r0, r3
 800329a:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
	...

080032a4 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	f04f 33ff 	mov.w	r3, #4294967295
 80032b8:	68b9      	ldr	r1, [r7, #8]
 80032ba:	4804      	ldr	r0, [pc, #16]	@ (80032cc <_write+0x28>)
 80032bc:	f006 fa24 	bl	8009708 <HAL_UART_Transmit>
  return len;
 80032c0:	687b      	ldr	r3, [r7, #4]
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	3710      	adds	r7, #16
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	20000838 	.word	0x20000838

080032d0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b096      	sub	sp, #88	@ 0x58
 80032d4:	af02      	add	r7, sp, #8

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 80032d6:	f002 fab1 	bl	800583c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80032da:	f000 fb67 	bl	80039ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80032de:	f000 fd25 	bl	8003d2c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80032e2:	f000 fcf9 	bl	8003cd8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80032e6:	f000 fbcf 	bl	8003a88 <MX_I2C1_Init>
  MX_TIM2_Init();
 80032ea:	f000 fc31 	bl	8003b50 <MX_TIM2_Init>
  MX_SPI1_Init();
 80032ee:	f000 fbf9 	bl	8003ae4 <MX_SPI1_Init>
  MX_TIM3_Init();
 80032f2:	f000 fca3 	bl	8003c3c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  LoRa_Init(); // LoRa  
 80032f6:	f000 fe2b 	bl	8003f50 <LoRa_Init>
  //  CupSystem_Init();
  event_id_counter = 0;
 80032fa:	4b7a      	ldr	r3, [pc, #488]	@ (80034e4 <main+0x214>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]
  memset(current_event_id, 0, sizeof(current_event_id));
 8003300:	2210      	movs	r2, #16
 8003302:	2100      	movs	r1, #0
 8003304:	4878      	ldr	r0, [pc, #480]	@ (80034e8 <main+0x218>)
 8003306:	f00c fd0d 	bl	800fd24 <memset>

  // laser
  HAL_Delay(1000);
 800330a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800330e:	f002 fb07 	bl	8005920 <HAL_Delay>

  VL53L0X_Error status = VL53L0X_DeviceInit(&vl53l0x_device, MODE_DEFAULT);
 8003312:	2100      	movs	r1, #0
 8003314:	4875      	ldr	r0, [pc, #468]	@ (80034ec <main+0x21c>)
 8003316:	f002 fa07 	bl	8005728 <VL53L0X_DeviceInit>
 800331a:	4603      	mov	r3, r0
 800331c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  if (status == VL53L0X_ERROR_NONE) {
 8003320:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8003324:	2b00      	cmp	r3, #0
 8003326:	d11a      	bne.n	800335e <main+0x8e>
    //   
    status = VL53L0X_GetDeviceInfo(&vl53l0x_device, &DeviceInfo);
 8003328:	4971      	ldr	r1, [pc, #452]	@ (80034f0 <main+0x220>)
 800332a:	4870      	ldr	r0, [pc, #448]	@ (80034ec <main+0x21c>)
 800332c:	f006 fe3e 	bl	8009fac <VL53L0X_GetDeviceInfo>
 8003330:	4603      	mov	r3, r0
 8003332:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == VL53L0X_ERROR_NONE) {
 8003336:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800333a:	2b00      	cmp	r3, #0
 800333c:	d120      	bne.n	8003380 <main+0xb0>
      sprintf(msg, "Device: %s\r\n", DeviceInfo.Name);
 800333e:	4a6c      	ldr	r2, [pc, #432]	@ (80034f0 <main+0x220>)
 8003340:	496c      	ldr	r1, [pc, #432]	@ (80034f4 <main+0x224>)
 8003342:	486d      	ldr	r0, [pc, #436]	@ (80034f8 <main+0x228>)
 8003344:	f00c fbf4 	bl	800fb30 <siprintf>
      HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 100);
 8003348:	486b      	ldr	r0, [pc, #428]	@ (80034f8 <main+0x228>)
 800334a:	f7fc ffb1 	bl	80002b0 <strlen>
 800334e:	4603      	mov	r3, r0
 8003350:	b29a      	uxth	r2, r3
 8003352:	2364      	movs	r3, #100	@ 0x64
 8003354:	4968      	ldr	r1, [pc, #416]	@ (80034f8 <main+0x228>)
 8003356:	4869      	ldr	r0, [pc, #420]	@ (80034fc <main+0x22c>)
 8003358:	f006 f9d6 	bl	8009708 <HAL_UART_Transmit>
 800335c:	e010      	b.n	8003380 <main+0xb0>
    }
  } else {
    sprintf(msg, "VL53L0X Init Failed! Error: %d\r\n", status);
 800335e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8003362:	461a      	mov	r2, r3
 8003364:	4966      	ldr	r1, [pc, #408]	@ (8003500 <main+0x230>)
 8003366:	4864      	ldr	r0, [pc, #400]	@ (80034f8 <main+0x228>)
 8003368:	f00c fbe2 	bl	800fb30 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 100);
 800336c:	4862      	ldr	r0, [pc, #392]	@ (80034f8 <main+0x228>)
 800336e:	f7fc ff9f 	bl	80002b0 <strlen>
 8003372:	4603      	mov	r3, r0
 8003374:	b29a      	uxth	r2, r3
 8003376:	2364      	movs	r3, #100	@ 0x64
 8003378:	495f      	ldr	r1, [pc, #380]	@ (80034f8 <main+0x228>)
 800337a:	4860      	ldr	r0, [pc, #384]	@ (80034fc <main+0x22c>)
 800337c:	f006 f9c4 	bl	8009708 <HAL_UART_Transmit>
    // while(1);
  }

  HAL_Delay(500);
 8003380:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003384:	f002 facc 	bl	8005920 <HAL_Delay>

  // ultra
  Ultra_Init();
 8003388:	f001 fe92 	bl	80050b0 <Ultra_Init>
  // 1)      
  float bin_height = Ultra_CalibrateHeight();
 800338c:	f001 ff2e 	bl	80051ec <Ultra_CalibrateHeight>
 8003390:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c
  bin_height -= BIN_HEIGHT_OFFSET_CM;
 8003394:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8003398:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800339c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033a0:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
  if (bin_height <= 0.0f) {
 80033a4:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80033a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b0:	d805      	bhi.n	80033be <main+0xee>
    //   40cm 
    bin_height = 40.0f;
 80033b2:	4b54      	ldr	r3, [pc, #336]	@ (8003504 <main+0x234>)
 80033b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    printf("Calibrate failed, use default 40.0 cm\r\n");
 80033b6:	4854      	ldr	r0, [pc, #336]	@ (8003508 <main+0x238>)
 80033b8:	f00c fb7c 	bl	800fab4 <puts>
 80033bc:	e021      	b.n	8003402 <main+0x132>
  } else {
    uint32_t h10 = (uint32_t)(bin_height * 10.0f + 0.5f); //  x10, 
 80033be:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80033c2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80033c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033ca:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80033ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80033d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033d6:	ee17 3a90 	vmov	r3, s15
 80033da:	633b      	str	r3, [r7, #48]	@ 0x30
    printf("Calibrated bin height: %lu.%lu cm\r\n", h10 / 10U, h10 % 10U);
 80033dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033de:	4a4b      	ldr	r2, [pc, #300]	@ (800350c <main+0x23c>)
 80033e0:	fba2 2303 	umull	r2, r3, r2, r3
 80033e4:	08d8      	lsrs	r0, r3, #3
 80033e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80033e8:	4b48      	ldr	r3, [pc, #288]	@ (800350c <main+0x23c>)
 80033ea:	fba3 2301 	umull	r2, r3, r3, r1
 80033ee:	08da      	lsrs	r2, r3, #3
 80033f0:	4613      	mov	r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	4413      	add	r3, r2
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	1aca      	subs	r2, r1, r3
 80033fa:	4601      	mov	r1, r0
 80033fc:	4844      	ldr	r0, [pc, #272]	@ (8003510 <main+0x240>)
 80033fe:	f00c faf1 	bl	800f9e4 <iprintf>
  }

  //    (PB4=DOUT, PB5=SCK)
  LoadCell_Init(&cup_loadcell, GPIOC, GPIO_PIN_4, // DOUT
 8003402:	4b44      	ldr	r3, [pc, #272]	@ (8003514 <main+0x244>)
 8003404:	9301      	str	r3, [sp, #4]
 8003406:	2380      	movs	r3, #128	@ 0x80
 8003408:	9300      	str	r3, [sp, #0]
 800340a:	ed9f 0a43 	vldr	s0, [pc, #268]	@ 8003518 <main+0x248>
 800340e:	4b43      	ldr	r3, [pc, #268]	@ (800351c <main+0x24c>)
 8003410:	2210      	movs	r2, #16
 8003412:	4942      	ldr	r1, [pc, #264]	@ (800351c <main+0x24c>)
 8003414:	4842      	ldr	r0, [pc, #264]	@ (8003520 <main+0x250>)
 8003416:	f000 fffd 	bl	8004414 <LoadCell_Init>
                GPIOC, GPIO_PIN_7,                // SCK
                416.14f,                          // scale ( )
                "CUP");

  //    (PA4=DOUT, PB10=SCK)
  LoadCell_Init(&water_loadcell, GPIOA, GPIO_PIN_4, // DOUT
 800341a:	4b42      	ldr	r3, [pc, #264]	@ (8003524 <main+0x254>)
 800341c:	9301      	str	r3, [sp, #4]
 800341e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003422:	9300      	str	r3, [sp, #0]
 8003424:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 8003528 <main+0x258>
 8003428:	4b40      	ldr	r3, [pc, #256]	@ (800352c <main+0x25c>)
 800342a:	2210      	movs	r2, #16
 800342c:	4940      	ldr	r1, [pc, #256]	@ (8003530 <main+0x260>)
 800342e:	4841      	ldr	r0, [pc, #260]	@ (8003534 <main+0x264>)
 8003430:	f000 fff0 	bl	8004414 <LoadCell_Init>
                GPIOB, GPIO_PIN_10,                 // SCK
                424.8f,                             // scale ( )
                "WATER");

  printf("=== Dual Load Cell System Started ===\r\n");
 8003434:	4840      	ldr	r0, [pc, #256]	@ (8003538 <main+0x268>)
 8003436:	f00c fb3d 	bl	800fab4 <puts>
  printf("Cup Bin   - scale=%.2f, offset=%ld\r\n", cup_loadcell.hx.scale,
 800343a:	4b39      	ldr	r3, [pc, #228]	@ (8003520 <main+0x250>)
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	4618      	mov	r0, r3
 8003440:	f7fd f8a2 	bl	8000588 <__aeabi_f2d>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
         (long)cup_loadcell.hx.offset);
 8003448:	4935      	ldr	r1, [pc, #212]	@ (8003520 <main+0x250>)
 800344a:	6909      	ldr	r1, [r1, #16]
  printf("Cup Bin   - scale=%.2f, offset=%ld\r\n", cup_loadcell.hx.scale,
 800344c:	9100      	str	r1, [sp, #0]
 800344e:	483b      	ldr	r0, [pc, #236]	@ (800353c <main+0x26c>)
 8003450:	f00c fac8 	bl	800f9e4 <iprintf>
  printf("Water Bin - scale=%.2f, offset=%ld\r\n", water_loadcell.hx.scale,
 8003454:	4b37      	ldr	r3, [pc, #220]	@ (8003534 <main+0x264>)
 8003456:	695b      	ldr	r3, [r3, #20]
 8003458:	4618      	mov	r0, r3
 800345a:	f7fd f895 	bl	8000588 <__aeabi_f2d>
 800345e:	4602      	mov	r2, r0
 8003460:	460b      	mov	r3, r1
         (long)water_loadcell.hx.offset);
 8003462:	4934      	ldr	r1, [pc, #208]	@ (8003534 <main+0x264>)
 8003464:	6909      	ldr	r1, [r1, #16]
  printf("Water Bin - scale=%.2f, offset=%ld\r\n", water_loadcell.hx.scale,
 8003466:	9100      	str	r1, [sp, #0]
 8003468:	4835      	ldr	r0, [pc, #212]	@ (8003540 <main+0x270>)
 800346a:	f00c fabb 	bl	800f9e4 <iprintf>

  HAL_Delay(500);
 800346e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003472:	f002 fa55 	bl	8005920 <HAL_Delay>

  HAL_TIM_PWM_Start(
 8003476:	2104      	movs	r1, #4
 8003478:	4832      	ldr	r0, [pc, #200]	@ (8003544 <main+0x274>)
 800347a:	f005 f9db 	bl	8008834 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1) {
    // ===        ===
    if (tare_requested) {
 800347e:	4b32      	ldr	r3, [pc, #200]	@ (8003548 <main+0x278>)
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	b2db      	uxtb	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d022      	beq.n	80034ce <main+0x1fe>
      tare_requested = 0;
 8003488:	4b2f      	ldr	r3, [pc, #188]	@ (8003548 <main+0x278>)
 800348a:	2200      	movs	r2, #0
 800348c:	701a      	strb	r2, [r3, #0]

      printf(">>> Tare requested by B1 button\r\n");
 800348e:	482f      	ldr	r0, [pc, #188]	@ (800354c <main+0x27c>)
 8003490:	f00c fb10 	bl	800fab4 <puts>

      // Cup LoadCell Tare
      HX711_Tare_Robust(&cup_loadcell.hx, 20);
 8003494:	2114      	movs	r1, #20
 8003496:	4822      	ldr	r0, [pc, #136]	@ (8003520 <main+0x250>)
 8003498:	f7ff fe3a 	bl	8003110 <HX711_Tare_Robust>
      LoadCell_ResetAvg(&cup_loadcell);
 800349c:	4820      	ldr	r0, [pc, #128]	@ (8003520 <main+0x250>)
 800349e:	f001 f8af 	bl	8004600 <LoadCell_ResetAvg>
      cup_loadcell.is_stable = 0;
 80034a2:	4b1f      	ldr	r3, [pc, #124]	@ (8003520 <main+0x250>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	649a      	str	r2, [r3, #72]	@ 0x48
      cup_loadcell.stable_cnt = 0;
 80034a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003520 <main+0x250>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	655a      	str	r2, [r3, #84]	@ 0x54

      // Water LoadCell Tare
      HX711_Tare_Robust(&water_loadcell.hx, 20);
 80034ae:	2114      	movs	r1, #20
 80034b0:	4820      	ldr	r0, [pc, #128]	@ (8003534 <main+0x264>)
 80034b2:	f7ff fe2d 	bl	8003110 <HX711_Tare_Robust>
      LoadCell_ResetAvg(&water_loadcell);
 80034b6:	481f      	ldr	r0, [pc, #124]	@ (8003534 <main+0x264>)
 80034b8:	f001 f8a2 	bl	8004600 <LoadCell_ResetAvg>
      water_loadcell.is_stable = 0;
 80034bc:	4b1d      	ldr	r3, [pc, #116]	@ (8003534 <main+0x264>)
 80034be:	2200      	movs	r2, #0
 80034c0:	649a      	str	r2, [r3, #72]	@ 0x48
      water_loadcell.stable_cnt = 0;
 80034c2:	4b1c      	ldr	r3, [pc, #112]	@ (8003534 <main+0x264>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	655a      	str	r2, [r3, #84]	@ 0x54

      printf(">>> Tare done\r\n");
 80034c8:	4821      	ldr	r0, [pc, #132]	@ (8003550 <main+0x280>)
 80034ca:	f00c faf3 	bl	800fab4 <puts>
    }

    CupSystem_Update();
 80034ce:	f7ff fc6b 	bl	8002da8 <CupSystem_Update>

    // IR     +   
    if (isIRTriggered) {
 80034d2:	4b20      	ldr	r3, [pc, #128]	@ (8003554 <main+0x284>)
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 81c2 	beq.w	8003860 <main+0x590>
      // 1.  
      for (int i = 0; i < SAMPLES_PER_EVENT; i++) {
 80034dc:	2300      	movs	r3, #0
 80034de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80034e0:	e073      	b.n	80035ca <main+0x2fa>
 80034e2:	bf00      	nop
 80034e4:	20000880 	.word	0x20000880
 80034e8:	20000884 	.word	0x20000884
 80034ec:	200009b8 	.word	0x200009b8
 80034f0:	20000b34 	.word	0x20000b34
 80034f4:	0801200c 	.word	0x0801200c
 80034f8:	20000b98 	.word	0x20000b98
 80034fc:	20000838 	.word	0x20000838
 8003500:	0801201c 	.word	0x0801201c
 8003504:	42200000 	.word	0x42200000
 8003508:	08012040 	.word	0x08012040
 800350c:	cccccccd 	.word	0xcccccccd
 8003510:	08012068 	.word	0x08012068
 8003514:	0801208c 	.word	0x0801208c
 8003518:	43d011ec 	.word	0x43d011ec
 800351c:	40020800 	.word	0x40020800
 8003520:	20003e68 	.word	0x20003e68
 8003524:	08012090 	.word	0x08012090
 8003528:	43d46666 	.word	0x43d46666
 800352c:	40020400 	.word	0x40020400
 8003530:	40020000 	.word	0x40020000
 8003534:	20003ef4 	.word	0x20003ef4
 8003538:	08012098 	.word	0x08012098
 800353c:	080120c0 	.word	0x080120c0
 8003540:	080120e8 	.word	0x080120e8
 8003544:	200007a8 	.word	0x200007a8
 8003548:	20000894 	.word	0x20000894
 800354c:	08012110 	.word	0x08012110
 8003550:	08012134 	.word	0x08012134
 8003554:	20004084 	.word	0x20004084
        uint32_t startTime = HAL_GetTick();
 8003558:	f002 f9d6 	bl	8005908 <HAL_GetTick>
 800355c:	6178      	str	r0, [r7, #20]

        //   
        status = VL53L0X_SingleMeasurement(&vl53l0x_device, &RangingData);
 800355e:	49a6      	ldr	r1, [pc, #664]	@ (80037f8 <main+0x528>)
 8003560:	48a6      	ldr	r0, [pc, #664]	@ (80037fc <main+0x52c>)
 8003562:	f002 f921 	bl	80057a8 <VL53L0X_SingleMeasurement>
 8003566:	4603      	mov	r3, r0
 8003568:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

        if (status == VL53L0X_ERROR_NONE && RangingData.RangeStatus == 0) {
 800356c:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8003570:	2b00      	cmp	r3, #0
 8003572:	d118      	bne.n	80035a6 <main+0x2d6>
 8003574:	4ba0      	ldr	r3, [pc, #640]	@ (80037f8 <main+0x528>)
 8003576:	7e1b      	ldrb	r3, [r3, #24]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d114      	bne.n	80035a6 <main+0x2d6>
          samples[i].timeMsec = i * SAMPLE_INTERVAL_MS;
 800357c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800357e:	b29b      	uxth	r3, r3
 8003580:	461a      	mov	r2, r3
 8003582:	0092      	lsls	r2, r2, #2
 8003584:	4413      	add	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	b299      	uxth	r1, r3
 800358a:	4a9d      	ldr	r2, [pc, #628]	@ (8003800 <main+0x530>)
 800358c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800358e:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
          samples[i].distanceMm = RangingData.RangeMilliMeter -
 8003592:	4b99      	ldr	r3, [pc, #612]	@ (80037f8 <main+0x528>)
 8003594:	891b      	ldrh	r3, [r3, #8]
 8003596:	3b14      	subs	r3, #20
 8003598:	b299      	uxth	r1, r3
 800359a:	4a99      	ldr	r2, [pc, #612]	@ (8003800 <main+0x530>)
 800359c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	460a      	mov	r2, r1
 80035a4:	805a      	strh	r2, [r3, #2]
                                  20; //      
        }

        // 50ms  
        uint32_t elapsed = HAL_GetTick() - startTime;
 80035a6:	f002 f9af 	bl	8005908 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	613b      	str	r3, [r7, #16]
        if (elapsed < SAMPLE_INTERVAL_MS) {
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	2b13      	cmp	r3, #19
 80035b6:	d805      	bhi.n	80035c4 <main+0x2f4>
          HAL_Delay(SAMPLE_INTERVAL_MS - elapsed);
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	f1c3 0314 	rsb	r3, r3, #20
 80035be:	4618      	mov	r0, r3
 80035c0:	f002 f9ae 	bl	8005920 <HAL_Delay>
      for (int i = 0; i < SAMPLES_PER_EVENT; i++) {
 80035c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035c6:	3301      	adds	r3, #1
 80035c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80035cc:	2b81      	cmp	r3, #129	@ 0x81
 80035ce:	ddc3      	ble.n	8003558 <main+0x288>
        }
      }

      //      
      SendLaserDataToServer();
 80035d0:	f000 fe02 	bl	80041d8 <SendLaserDataToServer>

      // 2.   
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 5);
 80035d4:	4b8b      	ldr	r3, [pc, #556]	@ (8003804 <main+0x534>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2205      	movs	r2, #5
 80035da:	639a      	str	r2, [r3, #56]	@ 0x38
      HAL_Delay(3000);
 80035dc:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80035e0:	f002 f99e 	bl	8005920 <HAL_Delay>

      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 25);
 80035e4:	4b87      	ldr	r3, [pc, #540]	@ (8003804 <main+0x534>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2219      	movs	r2, #25
 80035ea:	639a      	str	r2, [r3, #56]	@ 0x38
      HAL_Delay(3000);
 80035ec:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80035f0:	f002 f996 	bl	8005920 <HAL_Delay>

      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 13);
 80035f4:	4b83      	ldr	r3, [pc, #524]	@ (8003804 <main+0x534>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	220d      	movs	r2, #13
 80035fa:	639a      	str	r2, [r3, #56]	@ 0x38
      HAL_Delay(3000);
 80035fc:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8003600:	f002 f98e 	bl	8005920 <HAL_Delay>

      // 3.  :    ( )
      uint32_t now_ultra = HAL_GetTick(); //   
 8003604:	f002 f980 	bl	8005908 <HAL_GetTick>
 8003608:	62f8      	str	r0, [r7, #44]	@ 0x2c
      if (now_ultra - last_ultra_send_time >= LIVE_SEND_INTERVAL_MS) {
 800360a:	4b7f      	ldr	r3, [pc, #508]	@ (8003808 <main+0x538>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003616:	f0c0 8081 	bcc.w	800371c <main+0x44c>
        // 5 
        last_ultra_send_time = now_ultra;
 800361a:	4a7b      	ldr	r2, [pc, #492]	@ (8003808 <main+0x538>)
 800361c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800361e:	6013      	str	r3, [r2, #0]

        float dist = Ultra_GetDistance_CM();
 8003620:	f001 fdbc 	bl	800519c <Ultra_GetDistance_CM>
 8003624:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44

        if (dist > 0.0f && bin_height > 0.0f) {
 8003628:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800362c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003634:	dd6f      	ble.n	8003716 <main+0x446>
 8003636:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800363a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800363e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003642:	dd68      	ble.n	8003716 <main+0x446>
          // 
          dist -= BIN_HEIGHT_OFFSET_CM;
 8003644:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003648:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800364c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003650:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
          if (dist < 0.0f) dist = 0.0f;
 8003654:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003658:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800365c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003660:	d502      	bpl.n	8003668 <main+0x398>
 8003662:	f04f 0300 	mov.w	r3, #0
 8003666:	647b      	str	r3, [r7, #68]	@ 0x44

          float fill = (1.0f - (dist / bin_height)) * 100.0f;
 8003668:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 800366c:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8003670:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003674:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003678:	ee77 7a67 	vsub.f32	s15, s14, s15
 800367c:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 800380c <main+0x53c>
 8003680:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003684:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
          if (fill < 0.0f)
 8003688:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800368c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003694:	d502      	bpl.n	800369c <main+0x3cc>
            fill = 0.0f;
 8003696:	f04f 0300 	mov.w	r3, #0
 800369a:	643b      	str	r3, [r7, #64]	@ 0x40
          if (fill > 100.0f)
 800369c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80036a0:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 800380c <main+0x53c>
 80036a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ac:	dd01      	ble.n	80036b2 <main+0x3e2>
            fill = 100.0f;
 80036ae:	4b58      	ldr	r3, [pc, #352]	@ (8003810 <main+0x540>)
 80036b0:	643b      	str	r3, [r7, #64]	@ 0x40

          uint32_t d10 = (uint32_t)(dist * 10.0f + 0.5f);
 80036b2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80036b6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80036ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036be:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80036c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80036c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ca:	ee17 3a90 	vmov	r3, s15
 80036ce:	62bb      	str	r3, [r7, #40]	@ 0x28
          uint32_t f10 = (uint32_t)(fill * 10.0f + 0.5f);
 80036d0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80036d4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80036d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036dc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80036e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80036e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036e8:	ee17 3a90 	vmov	r3, s15
 80036ec:	627b      	str	r3, [r7, #36]	@ 0x24

          //     JSON  UART+LoRa   
          if (isIRTriggered && current_event_id[0] != '\0') {
 80036ee:	4b49      	ldr	r3, [pc, #292]	@ (8003814 <main+0x544>)
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d009      	beq.n	800370a <main+0x43a>
 80036f6:	4b48      	ldr	r3, [pc, #288]	@ (8003818 <main+0x548>)
 80036f8:	781b      	ldrb	r3, [r3, #0]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d005      	beq.n	800370a <main+0x43a>
            //   (id )
            SendUltraOverLoRa(d10, f10, current_event_id);
 80036fe:	4a46      	ldr	r2, [pc, #280]	@ (8003818 <main+0x548>)
 8003700:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003702:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003704:	f000 fe0a 	bl	800431c <SendUltraOverLoRa>
        if (dist > 0.0f && bin_height > 0.0f) {
 8003708:	e008      	b.n	800371c <main+0x44c>
          } else {
            //  LIVE
            SendUltraOverLoRa(d10, f10, NULL);
 800370a:	2200      	movs	r2, #0
 800370c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800370e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003710:	f000 fe04 	bl	800431c <SendUltraOverLoRa>
        if (dist > 0.0f && bin_height > 0.0f) {
 8003714:	e002      	b.n	800371c <main+0x44c>
          }
        } else {
          printf("Timeout\r\n");
 8003716:	4841      	ldr	r0, [pc, #260]	@ (800381c <main+0x54c>)
 8003718:	f00c f9cc 	bl	800fab4 <puts>

      // 4. (HX711): /   (IR    )
      //  HAL_Delay(40000) , 40  LoadCell_Process 
      //   (avg_buf)    .

      strncpy(cup_loadcell.current_event_id, current_event_id,
 800371c:	220f      	movs	r2, #15
 800371e:	493e      	ldr	r1, [pc, #248]	@ (8003818 <main+0x548>)
 8003720:	483f      	ldr	r0, [pc, #252]	@ (8003820 <main+0x550>)
 8003722:	f00c fb07 	bl	800fd34 <strncpy>
              sizeof(cup_loadcell.current_event_id) - 1);
      cup_loadcell.current_event_id[sizeof(cup_loadcell.current_event_id) - 1] =
 8003726:	4b3f      	ldr	r3, [pc, #252]	@ (8003824 <main+0x554>)
 8003728:	2200      	movs	r2, #0
 800372a:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
          '\0';

      strncpy(water_loadcell.current_event_id, current_event_id,
 800372e:	220f      	movs	r2, #15
 8003730:	4939      	ldr	r1, [pc, #228]	@ (8003818 <main+0x548>)
 8003732:	483d      	ldr	r0, [pc, #244]	@ (8003828 <main+0x558>)
 8003734:	f00c fafe 	bl	800fd34 <strncpy>
              sizeof(water_loadcell.current_event_id) - 1);
      water_loadcell
          .current_event_id[sizeof(water_loadcell.current_event_id) - 1] = '\0';
 8003738:	4b3c      	ldr	r3, [pc, #240]	@ (800382c <main+0x55c>)
 800373a:	2200      	movs	r2, #0
 800373c:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67

      //  ID     last_live_send_time 
      cup_loadcell.last_live_send_time = 0;
 8003740:	4b38      	ldr	r3, [pc, #224]	@ (8003824 <main+0x554>)
 8003742:	2200      	movs	r2, #0
 8003744:	669a      	str	r2, [r3, #104]	@ 0x68
      water_loadcell.last_live_send_time = 0;
 8003746:	4b39      	ldr	r3, [pc, #228]	@ (800382c <main+0x55c>)
 8003748:	2200      	movs	r2, #0
 800374a:	669a      	str	r2, [r3, #104]	@ 0x68

      //     
      cup_loadcell.event_weight_sent = 0;
 800374c:	4b35      	ldr	r3, [pc, #212]	@ (8003824 <main+0x554>)
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
      water_loadcell.event_weight_sent = 0;
 8003754:	4b35      	ldr	r3, [pc, #212]	@ (800382c <main+0x55c>)
 8003756:	2200      	movs	r2, #0
 8003758:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71

      //     (   ,   )
      cup_loadcell.stable_transition_count = 0;
 800375c:	4b31      	ldr	r3, [pc, #196]	@ (8003824 <main+0x554>)
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
      water_loadcell.stable_transition_count = 0;
 8003764:	4b31      	ldr	r3, [pc, #196]	@ (800382c <main+0x55c>)
 8003766:	2200      	movs	r2, #0
 8003768:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

      uint32_t wait_start = HAL_GetTick();
 800376c:	f002 f8cc 	bl	8005908 <HAL_GetTick>
 8003770:	6238      	str	r0, [r7, #32]
      while (HAL_GetTick() - wait_start < 40000) {
 8003772:	e005      	b.n	8003780 <main+0x4b0>
        LoadCell_Process(&cup_loadcell);
 8003774:	482b      	ldr	r0, [pc, #172]	@ (8003824 <main+0x554>)
 8003776:	f000 ffd5 	bl	8004724 <LoadCell_Process>
        LoadCell_Process(&water_loadcell);
 800377a:	482c      	ldr	r0, [pc, #176]	@ (800382c <main+0x55c>)
 800377c:	f000 ffd2 	bl	8004724 <LoadCell_Process>
      while (HAL_GetTick() - wait_start < 40000) {
 8003780:	f002 f8c2 	bl	8005908 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	6a3b      	ldr	r3, [r7, #32]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	f649 423f 	movw	r2, #39999	@ 0x9c3f
 800378e:	4293      	cmp	r3, r2
 8003790:	d9f0      	bls.n	8003774 <main+0x4a4>
      }

      // [Fallback] 10     ,  
      // 
      if (!cup_loadcell.event_weight_sent) {
 8003792:	4b24      	ldr	r3, [pc, #144]	@ (8003824 <main+0x554>)
 8003794:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8003798:	2b00      	cmp	r3, #0
 800379a:	d11d      	bne.n	80037d8 <main+0x508>
        float send_weight = (cup_loadcell.stable_weight > 0.0f)
 800379c:	4b21      	ldr	r3, [pc, #132]	@ (8003824 <main+0x554>)
 800379e:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
                                ? cup_loadcell.stable_weight
                                : 0.0f;
 80037a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80037a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037aa:	dd02      	ble.n	80037b2 <main+0x4e2>
 80037ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003824 <main+0x554>)
 80037ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b0:	e001      	b.n	80037b6 <main+0x4e6>
 80037b2:	f04f 0300 	mov.w	r3, #0
        float send_weight = (cup_loadcell.stable_weight > 0.0f)
 80037b6:	61fb      	str	r3, [r7, #28]
        SendDataToServer(send_weight, cup_loadcell.current_event_id,
 80037b8:	4b1a      	ldr	r3, [pc, #104]	@ (8003824 <main+0x554>)
 80037ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037bc:	4619      	mov	r1, r3
 80037be:	4818      	ldr	r0, [pc, #96]	@ (8003820 <main+0x550>)
 80037c0:	ed97 0a07 	vldr	s0, [r7, #28]
 80037c4:	f000 fd86 	bl	80042d4 <SendDataToServer>
                         cup_loadcell.bin_type);
        printf(">>> [TIMEOUT] Unstable Cup, sent last stable %.2f g\r\n",
 80037c8:	69f8      	ldr	r0, [r7, #28]
 80037ca:	f7fc fedd 	bl	8000588 <__aeabi_f2d>
 80037ce:	4602      	mov	r2, r0
 80037d0:	460b      	mov	r3, r1
 80037d2:	4817      	ldr	r0, [pc, #92]	@ (8003830 <main+0x560>)
 80037d4:	f00c f906 	bl	800f9e4 <iprintf>
               send_weight);
      }

      if (!water_loadcell.event_weight_sent) {
 80037d8:	4b14      	ldr	r3, [pc, #80]	@ (800382c <main+0x55c>)
 80037da:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d13b      	bne.n	800385a <main+0x58a>
        float send_weight = (water_loadcell.stable_weight > 0.0f)
 80037e2:	4b12      	ldr	r3, [pc, #72]	@ (800382c <main+0x55c>)
 80037e4:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
                                ? water_loadcell.stable_weight
                                : 0.0f;
 80037e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80037ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037f0:	dd20      	ble.n	8003834 <main+0x564>
 80037f2:	4b0e      	ldr	r3, [pc, #56]	@ (800382c <main+0x55c>)
 80037f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037f6:	e01f      	b.n	8003838 <main+0x568>
 80037f8:	20000b18 	.word	0x20000b18
 80037fc:	200009b8 	.word	0x200009b8
 8003800:	20003c60 	.word	0x20003c60
 8003804:	200007a8 	.word	0x200007a8
 8003808:	20004080 	.word	0x20004080
 800380c:	42c80000 	.word	0x42c80000
 8003810:	42c80000 	.word	0x42c80000
 8003814:	20004084 	.word	0x20004084
 8003818:	20000884 	.word	0x20000884
 800381c:	08012144 	.word	0x08012144
 8003820:	20003ec0 	.word	0x20003ec0
 8003824:	20003e68 	.word	0x20003e68
 8003828:	20003f4c 	.word	0x20003f4c
 800382c:	20003ef4 	.word	0x20003ef4
 8003830:	08012150 	.word	0x08012150
 8003834:	f04f 0300 	mov.w	r3, #0
        float send_weight = (water_loadcell.stable_weight > 0.0f)
 8003838:	61bb      	str	r3, [r7, #24]
        SendDataToServer(send_weight, water_loadcell.current_event_id,
 800383a:	4b52      	ldr	r3, [pc, #328]	@ (8003984 <main+0x6b4>)
 800383c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800383e:	4619      	mov	r1, r3
 8003840:	4851      	ldr	r0, [pc, #324]	@ (8003988 <main+0x6b8>)
 8003842:	ed97 0a06 	vldr	s0, [r7, #24]
 8003846:	f000 fd45 	bl	80042d4 <SendDataToServer>
                         water_loadcell.bin_type);
        printf(">>> [TIMEOUT] Unstable Water, sent last stable %.2f g\r\n",
 800384a:	69b8      	ldr	r0, [r7, #24]
 800384c:	f7fc fe9c 	bl	8000588 <__aeabi_f2d>
 8003850:	4602      	mov	r2, r0
 8003852:	460b      	mov	r3, r1
 8003854:	484d      	ldr	r0, [pc, #308]	@ (800398c <main+0x6bc>)
 8003856:	f00c f8c5 	bl	800f9e4 <iprintf>
               send_weight);
      }

      // IR   :  
      isIRTriggered = 0;
 800385a:	4b4d      	ldr	r3, [pc, #308]	@ (8003990 <main+0x6c0>)
 800385c:	2200      	movs	r2, #0
 800385e:	701a      	strb	r2, [r3, #0]
    }

    memset(cup_loadcell.current_event_id, 0,
 8003860:	2210      	movs	r2, #16
 8003862:	2100      	movs	r1, #0
 8003864:	484b      	ldr	r0, [pc, #300]	@ (8003994 <main+0x6c4>)
 8003866:	f00c fa5d 	bl	800fd24 <memset>
           sizeof(cup_loadcell.current_event_id));
    memset(water_loadcell.current_event_id, 0,
 800386a:	2210      	movs	r2, #16
 800386c:	2100      	movs	r1, #0
 800386e:	4846      	ldr	r0, [pc, #280]	@ (8003988 <main+0x6b8>)
 8003870:	f00c fa58 	bl	800fd24 <memset>
           sizeof(water_loadcell.current_event_id));
    LoadCell_Process(&cup_loadcell);
 8003874:	4848      	ldr	r0, [pc, #288]	@ (8003998 <main+0x6c8>)
 8003876:	f000 ff55 	bl	8004724 <LoadCell_Process>
    LoadCell_Process(&water_loadcell);
 800387a:	4842      	ldr	r0, [pc, #264]	@ (8003984 <main+0x6b4>)
 800387c:	f000 ff52 	bl	8004724 <LoadCell_Process>

    HAL_Delay(50);
 8003880:	2032      	movs	r0, #50	@ 0x32
 8003882:	f002 f84d 	bl	8005920 <HAL_Delay>

    uint32_t now_ultra = HAL_GetTick(); //   
 8003886:	f002 f83f 	bl	8005908 <HAL_GetTick>
 800388a:	60f8      	str	r0, [r7, #12]
    if (now_ultra - last_ultra_send_time >= LIVE_SEND_INTERVAL_MS) {
 800388c:	4b43      	ldr	r3, [pc, #268]	@ (800399c <main+0x6cc>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003898:	f4ff adf1 	bcc.w	800347e <main+0x1ae>
      // 5 
      last_ultra_send_time = now_ultra;
 800389c:	4a3f      	ldr	r2, [pc, #252]	@ (800399c <main+0x6cc>)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	6013      	str	r3, [r2, #0]

      // 1)  
      float dist = Ultra_GetDistance_CM();
 80038a2:	f001 fc7b 	bl	800519c <Ultra_GetDistance_CM>
 80038a6:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c

      if (dist > 0.0f && bin_height > 0.0f) {
 80038aa:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80038ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b6:	dd61      	ble.n	800397c <main+0x6ac>
 80038b8:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80038bc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c4:	dd5a      	ble.n	800397c <main+0x6ac>
    	// 
    	dist -= BIN_HEIGHT_OFFSET_CM;
 80038c6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80038ca:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80038ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80038d2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    	if (dist < 0.0f) dist = 0.0f;
 80038d6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80038da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038e2:	d502      	bpl.n	80038ea <main+0x61a>
 80038e4:	f04f 0300 	mov.w	r3, #0
 80038e8:	63fb      	str	r3, [r7, #60]	@ 0x3c

        // 2)  
        float fill = (1.0f - (dist / bin_height)) * 100.0f;
 80038ea:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80038ee:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80038f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038fe:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 80039a0 <main+0x6d0>
 8003902:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003906:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

        if (fill < 0.0f)
 800390a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800390e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003916:	d502      	bpl.n	800391e <main+0x64e>
          fill = 0.0f;
 8003918:	f04f 0300 	mov.w	r3, #0
 800391c:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (fill > 100.0f)
 800391e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8003922:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80039a0 <main+0x6d0>
 8003926:	eef4 7ac7 	vcmpe.f32	s15, s14
 800392a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800392e:	dd01      	ble.n	8003934 <main+0x664>
          fill = 100.0f;
 8003930:	4b1c      	ldr	r3, [pc, #112]	@ (80039a4 <main+0x6d4>)
 8003932:	63bb      	str	r3, [r7, #56]	@ 0x38

        // 3)   x10   
        uint32_t d10 = (uint32_t)(dist * 10.0f + 0.5f);
 8003934:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003938:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800393c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003940:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003944:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003948:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800394c:	ee17 3a90 	vmov	r3, s15
 8003950:	60bb      	str	r3, [r7, #8]
        uint32_t f10 = (uint32_t)(fill * 10.0f + 0.5f);
 8003952:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8003956:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800395a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800395e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003962:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003966:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800396a:	ee17 3a90 	vmov	r3, s15
 800396e:	607b      	str	r3, [r7, #4]

        SendUltraOverLoRa(d10, f10, NULL);
 8003970:	2200      	movs	r2, #0
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	68b8      	ldr	r0, [r7, #8]
 8003976:	f000 fcd1 	bl	800431c <SendUltraOverLoRa>
      if (dist > 0.0f && bin_height > 0.0f) {
 800397a:	e002      	b.n	8003982 <main+0x6b2>
      } else {
        //     ( JSON     )
        printf("Timeout\r\n");
 800397c:	480a      	ldr	r0, [pc, #40]	@ (80039a8 <main+0x6d8>)
 800397e:	f00c f899 	bl	800fab4 <puts>
  while (1) {
 8003982:	e57c      	b.n	800347e <main+0x1ae>
 8003984:	20003ef4 	.word	0x20003ef4
 8003988:	20003f4c 	.word	0x20003f4c
 800398c:	08012188 	.word	0x08012188
 8003990:	20004084 	.word	0x20004084
 8003994:	20003ec0 	.word	0x20003ec0
 8003998:	20003e68 	.word	0x20003e68
 800399c:	20004080 	.word	0x20004080
 80039a0:	42c80000 	.word	0x42c80000
 80039a4:	42c80000 	.word	0x42c80000
 80039a8:	08012144 	.word	0x08012144

080039ac <SystemClock_Config>:

  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
}
void SystemClock_Config(void) {
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b094      	sub	sp, #80	@ 0x50
 80039b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80039b2:	f107 031c 	add.w	r3, r7, #28
 80039b6:	2234      	movs	r2, #52	@ 0x34
 80039b8:	2100      	movs	r1, #0
 80039ba:	4618      	mov	r0, r3
 80039bc:	f00c f9b2 	bl	800fd24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039c0:	f107 0308 	add.w	r3, r7, #8
 80039c4:	2200      	movs	r2, #0
 80039c6:	601a      	str	r2, [r3, #0]
 80039c8:	605a      	str	r2, [r3, #4]
 80039ca:	609a      	str	r2, [r3, #8]
 80039cc:	60da      	str	r2, [r3, #12]
 80039ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 80039d0:	2300      	movs	r3, #0
 80039d2:	607b      	str	r3, [r7, #4]
 80039d4:	4b2a      	ldr	r3, [pc, #168]	@ (8003a80 <SystemClock_Config+0xd4>)
 80039d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d8:	4a29      	ldr	r2, [pc, #164]	@ (8003a80 <SystemClock_Config+0xd4>)
 80039da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039de:	6413      	str	r3, [r2, #64]	@ 0x40
 80039e0:	4b27      	ldr	r3, [pc, #156]	@ (8003a80 <SystemClock_Config+0xd4>)
 80039e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039e8:	607b      	str	r3, [r7, #4]
 80039ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80039ec:	2300      	movs	r3, #0
 80039ee:	603b      	str	r3, [r7, #0]
 80039f0:	4b24      	ldr	r3, [pc, #144]	@ (8003a84 <SystemClock_Config+0xd8>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80039f8:	4a22      	ldr	r2, [pc, #136]	@ (8003a84 <SystemClock_Config+0xd8>)
 80039fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039fe:	6013      	str	r3, [r2, #0]
 8003a00:	4b20      	ldr	r3, [pc, #128]	@ (8003a84 <SystemClock_Config+0xd8>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003a08:	603b      	str	r3, [r7, #0]
 8003a0a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003a0c:	2302      	movs	r3, #2
 8003a0e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a10:	2301      	movs	r3, #1
 8003a12:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003a14:	2310      	movs	r3, #16
 8003a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a18:	2302      	movs	r3, #2
 8003a1a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8003a20:	2310      	movs	r3, #16
 8003a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003a24:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8003a28:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003a2a:	2304      	movs	r3, #4
 8003a2c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003a2e:	2302      	movs	r3, #2
 8003a30:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003a32:	2302      	movs	r3, #2
 8003a34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8003a36:	f107 031c 	add.w	r3, r7, #28
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f003 fde2 	bl	8007604 <HAL_RCC_OscConfig>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d001      	beq.n	8003a4a <SystemClock_Config+0x9e>
    Error_Handler();
 8003a46:	f001 f89d 	bl	8004b84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8003a4a:	230f      	movs	r3, #15
 8003a4c:	60bb      	str	r3, [r7, #8]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a4e:	2302      	movs	r3, #2
 8003a50:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a52:	2300      	movs	r3, #0
 8003a54:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003a56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003a5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8003a60:	f107 0308 	add.w	r3, r7, #8
 8003a64:	2102      	movs	r1, #2
 8003a66:	4618      	mov	r0, r3
 8003a68:	f003 fa82 	bl	8006f70 <HAL_RCC_ClockConfig>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <SystemClock_Config+0xca>
    Error_Handler();
 8003a72:	f001 f887 	bl	8004b84 <Error_Handler>
  }
}
 8003a76:	bf00      	nop
 8003a78:	3750      	adds	r7, #80	@ 0x50
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800
 8003a84:	40007000 	.word	0x40007000

08003a88 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003a8c:	4b12      	ldr	r3, [pc, #72]	@ (8003ad8 <MX_I2C1_Init+0x50>)
 8003a8e:	4a13      	ldr	r2, [pc, #76]	@ (8003adc <MX_I2C1_Init+0x54>)
 8003a90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003a92:	4b11      	ldr	r3, [pc, #68]	@ (8003ad8 <MX_I2C1_Init+0x50>)
 8003a94:	4a12      	ldr	r2, [pc, #72]	@ (8003ae0 <MX_I2C1_Init+0x58>)
 8003a96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003a98:	4b0f      	ldr	r3, [pc, #60]	@ (8003ad8 <MX_I2C1_Init+0x50>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8003ad8 <MX_I2C1_Init+0x50>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ad8 <MX_I2C1_Init+0x50>)
 8003aa6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003aaa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003aac:	4b0a      	ldr	r3, [pc, #40]	@ (8003ad8 <MX_I2C1_Init+0x50>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003ab2:	4b09      	ldr	r3, [pc, #36]	@ (8003ad8 <MX_I2C1_Init+0x50>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ab8:	4b07      	ldr	r3, [pc, #28]	@ (8003ad8 <MX_I2C1_Init+0x50>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003abe:	4b06      	ldr	r3, [pc, #24]	@ (8003ad8 <MX_I2C1_Init+0x50>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8003ac4:	4804      	ldr	r0, [pc, #16]	@ (8003ad8 <MX_I2C1_Init+0x50>)
 8003ac6:	f002 fa3f 	bl	8005f48 <HAL_I2C_Init>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d001      	beq.n	8003ad4 <MX_I2C1_Init+0x4c>
    Error_Handler();
 8003ad0:	f001 f858 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8003ad4:	bf00      	nop
 8003ad6:	bd80      	pop	{r7, pc}
 8003ad8:	200006fc 	.word	0x200006fc
 8003adc:	40005400 	.word	0x40005400
 8003ae0:	000186a0 	.word	0x000186a0

08003ae4 <MX_SPI1_Init>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003ae8:	4b17      	ldr	r3, [pc, #92]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003aea:	4a18      	ldr	r2, [pc, #96]	@ (8003b4c <MX_SPI1_Init+0x68>)
 8003aec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003aee:	4b16      	ldr	r3, [pc, #88]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003af0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003af4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003af6:	4b14      	ldr	r3, [pc, #80]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003afc:	4b12      	ldr	r3, [pc, #72]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b02:	4b11      	ldr	r3, [pc, #68]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003b08:	4b0f      	ldr	r3, [pc, #60]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003b0e:	4b0e      	ldr	r3, [pc, #56]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003b10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b14:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003b16:	4b0c      	ldr	r3, [pc, #48]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003b18:	2228      	movs	r2, #40	@ 0x28
 8003b1a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003b1e:	2200      	movs	r2, #0
 8003b20:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b22:	4b09      	ldr	r3, [pc, #36]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003b24:	2200      	movs	r2, #0
 8003b26:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b28:	4b07      	ldr	r3, [pc, #28]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003b2e:	4b06      	ldr	r3, [pc, #24]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003b30:	220a      	movs	r2, #10
 8003b32:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8003b34:	4804      	ldr	r0, [pc, #16]	@ (8003b48 <MX_SPI1_Init+0x64>)
 8003b36:	f004 f803 	bl	8007b40 <HAL_SPI_Init>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d001      	beq.n	8003b44 <MX_SPI1_Init+0x60>
    Error_Handler();
 8003b40:	f001 f820 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 8003b44:	bf00      	nop
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	20000750 	.word	0x20000750
 8003b4c:	40013000 	.word	0x40013000

08003b50 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b08e      	sub	sp, #56	@ 0x38
 8003b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b56:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	601a      	str	r2, [r3, #0]
 8003b5e:	605a      	str	r2, [r3, #4]
 8003b60:	609a      	str	r2, [r3, #8]
 8003b62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b64:	f107 0320 	add.w	r3, r7, #32
 8003b68:	2200      	movs	r2, #0
 8003b6a:	601a      	str	r2, [r3, #0]
 8003b6c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b6e:	1d3b      	adds	r3, r7, #4
 8003b70:	2200      	movs	r2, #0
 8003b72:	601a      	str	r2, [r3, #0]
 8003b74:	605a      	str	r2, [r3, #4]
 8003b76:	609a      	str	r2, [r3, #8]
 8003b78:	60da      	str	r2, [r3, #12]
 8003b7a:	611a      	str	r2, [r3, #16]
 8003b7c:	615a      	str	r2, [r3, #20]
 8003b7e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003b80:	4b2d      	ldr	r3, [pc, #180]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003b82:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003b86:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 8003b88:	4b2b      	ldr	r3, [pc, #172]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003b8a:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8003b8e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b90:	4b29      	ldr	r3, [pc, #164]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 199;
 8003b96:	4b28      	ldr	r3, [pc, #160]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003b98:	22c7      	movs	r2, #199	@ 0xc7
 8003b9a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b9c:	4b26      	ldr	r3, [pc, #152]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ba2:	4b25      	ldr	r3, [pc, #148]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8003ba8:	4823      	ldr	r0, [pc, #140]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003baa:	f004 fd9b 	bl	80086e4 <HAL_TIM_Base_Init>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <MX_TIM2_Init+0x68>
    Error_Handler();
 8003bb4:	f000 ffe6 	bl	8004b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8003bbe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003bc2:	4619      	mov	r1, r3
 8003bc4:	481c      	ldr	r0, [pc, #112]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003bc6:	f005 f8af 	bl	8008d28 <HAL_TIM_ConfigClockSource>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d001      	beq.n	8003bd4 <MX_TIM2_Init+0x84>
    Error_Handler();
 8003bd0:	f000 ffd8 	bl	8004b84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8003bd4:	4818      	ldr	r0, [pc, #96]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003bd6:	f004 fdd4 	bl	8008782 <HAL_TIM_PWM_Init>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d001      	beq.n	8003be4 <MX_TIM2_Init+0x94>
    Error_Handler();
 8003be0:	f000 ffd0 	bl	8004b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003be4:	2300      	movs	r3, #0
 8003be6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003be8:	2300      	movs	r3, #0
 8003bea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) {
 8003bec:	f107 0320 	add.w	r3, r7, #32
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	4811      	ldr	r0, [pc, #68]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003bf4:	f005 fca8 	bl	8009548 <HAL_TIMEx_MasterConfigSynchronization>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <MX_TIM2_Init+0xb2>
    Error_Handler();
 8003bfe:	f000 ffc1 	bl	8004b84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c02:	2360      	movs	r3, #96	@ 0x60
 8003c04:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 13;
 8003c06:	230d      	movs	r3, #13
 8003c08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8003c12:	1d3b      	adds	r3, r7, #4
 8003c14:	2204      	movs	r2, #4
 8003c16:	4619      	mov	r1, r3
 8003c18:	4807      	ldr	r0, [pc, #28]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003c1a:	f004 ffc3 	bl	8008ba4 <HAL_TIM_PWM_ConfigChannel>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <MX_TIM2_Init+0xd8>
    Error_Handler();
 8003c24:	f000 ffae 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003c28:	4803      	ldr	r0, [pc, #12]	@ (8003c38 <MX_TIM2_Init+0xe8>)
 8003c2a:	f001 f8ad 	bl	8004d88 <HAL_TIM_MspPostInit>
}
 8003c2e:	bf00      	nop
 8003c30:	3738      	adds	r7, #56	@ 0x38
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	200007a8 	.word	0x200007a8

08003c3c <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b086      	sub	sp, #24
 8003c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c42:	f107 0308 	add.w	r3, r7, #8
 8003c46:	2200      	movs	r2, #0
 8003c48:	601a      	str	r2, [r3, #0]
 8003c4a:	605a      	str	r2, [r3, #4]
 8003c4c:	609a      	str	r2, [r3, #8]
 8003c4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c50:	463b      	mov	r3, r7
 8003c52:	2200      	movs	r2, #0
 8003c54:	601a      	str	r2, [r3, #0]
 8003c56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003c58:	4b1d      	ldr	r3, [pc, #116]	@ (8003cd0 <MX_TIM3_Init+0x94>)
 8003c5a:	4a1e      	ldr	r2, [pc, #120]	@ (8003cd4 <MX_TIM3_Init+0x98>)
 8003c5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 50 - 1;
 8003c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8003cd0 <MX_TIM3_Init+0x94>)
 8003c60:	2231      	movs	r2, #49	@ 0x31
 8003c62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c64:	4b1a      	ldr	r3, [pc, #104]	@ (8003cd0 <MX_TIM3_Init+0x94>)
 8003c66:	2200      	movs	r2, #0
 8003c68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003c6a:	4b19      	ldr	r3, [pc, #100]	@ (8003cd0 <MX_TIM3_Init+0x94>)
 8003c6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003c70:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c72:	4b17      	ldr	r3, [pc, #92]	@ (8003cd0 <MX_TIM3_Init+0x94>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c78:	4b15      	ldr	r3, [pc, #84]	@ (8003cd0 <MX_TIM3_Init+0x94>)
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8003c7e:	4814      	ldr	r0, [pc, #80]	@ (8003cd0 <MX_TIM3_Init+0x94>)
 8003c80:	f004 fd30 	bl	80086e4 <HAL_TIM_Base_Init>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <MX_TIM3_Init+0x52>
    Error_Handler();
 8003c8a:	f000 ff7b 	bl	8004b84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8003c94:	f107 0308 	add.w	r3, r7, #8
 8003c98:	4619      	mov	r1, r3
 8003c9a:	480d      	ldr	r0, [pc, #52]	@ (8003cd0 <MX_TIM3_Init+0x94>)
 8003c9c:	f005 f844 	bl	8008d28 <HAL_TIM_ConfigClockSource>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <MX_TIM3_Init+0x6e>
    Error_Handler();
 8003ca6:	f000 ff6d 	bl	8004b84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003caa:	2300      	movs	r3, #0
 8003cac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 8003cb2:	463b      	mov	r3, r7
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	4806      	ldr	r0, [pc, #24]	@ (8003cd0 <MX_TIM3_Init+0x94>)
 8003cb8:	f005 fc46 	bl	8009548 <HAL_TIMEx_MasterConfigSynchronization>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <MX_TIM3_Init+0x8a>
    Error_Handler();
 8003cc2:	f000 ff5f 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
}
 8003cc6:	bf00      	nop
 8003cc8:	3718      	adds	r7, #24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	200007f0 	.word	0x200007f0
 8003cd4:	40000400 	.word	0x40000400

08003cd8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003cdc:	4b11      	ldr	r3, [pc, #68]	@ (8003d24 <MX_USART2_UART_Init+0x4c>)
 8003cde:	4a12      	ldr	r2, [pc, #72]	@ (8003d28 <MX_USART2_UART_Init+0x50>)
 8003ce0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003ce2:	4b10      	ldr	r3, [pc, #64]	@ (8003d24 <MX_USART2_UART_Init+0x4c>)
 8003ce4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003ce8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003cea:	4b0e      	ldr	r3, [pc, #56]	@ (8003d24 <MX_USART2_UART_Init+0x4c>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8003d24 <MX_USART2_UART_Init+0x4c>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d24 <MX_USART2_UART_Init+0x4c>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003cfc:	4b09      	ldr	r3, [pc, #36]	@ (8003d24 <MX_USART2_UART_Init+0x4c>)
 8003cfe:	220c      	movs	r2, #12
 8003d00:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d02:	4b08      	ldr	r3, [pc, #32]	@ (8003d24 <MX_USART2_UART_Init+0x4c>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d08:	4b06      	ldr	r3, [pc, #24]	@ (8003d24 <MX_USART2_UART_Init+0x4c>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) {
 8003d0e:	4805      	ldr	r0, [pc, #20]	@ (8003d24 <MX_USART2_UART_Init+0x4c>)
 8003d10:	f005 fcaa 	bl	8009668 <HAL_UART_Init>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <MX_USART2_UART_Init+0x46>
    Error_Handler();
 8003d1a:	f000 ff33 	bl	8004b84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 8003d1e:	bf00      	nop
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	20000838 	.word	0x20000838
 8003d28:	40004400 	.word	0x40004400

08003d2c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b08a      	sub	sp, #40	@ 0x28
 8003d30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d32:	f107 0314 	add.w	r3, r7, #20
 8003d36:	2200      	movs	r2, #0
 8003d38:	601a      	str	r2, [r3, #0]
 8003d3a:	605a      	str	r2, [r3, #4]
 8003d3c:	609a      	str	r2, [r3, #8]
 8003d3e:	60da      	str	r2, [r3, #12]
 8003d40:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d42:	2300      	movs	r3, #0
 8003d44:	613b      	str	r3, [r7, #16]
 8003d46:	4b7e      	ldr	r3, [pc, #504]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d4a:	4a7d      	ldr	r2, [pc, #500]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003d4c:	f043 0304 	orr.w	r3, r3, #4
 8003d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d52:	4b7b      	ldr	r3, [pc, #492]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d56:	f003 0304 	and.w	r3, r3, #4
 8003d5a:	613b      	str	r3, [r7, #16]
 8003d5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003d5e:	2300      	movs	r3, #0
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	4b77      	ldr	r3, [pc, #476]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d66:	4a76      	ldr	r2, [pc, #472]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003d68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d6e:	4b74      	ldr	r3, [pc, #464]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60bb      	str	r3, [r7, #8]
 8003d7e:	4b70      	ldr	r3, [pc, #448]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d82:	4a6f      	ldr	r2, [pc, #444]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003d84:	f043 0301 	orr.w	r3, r3, #1
 8003d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d8a:	4b6d      	ldr	r3, [pc, #436]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8e:	f003 0301 	and.w	r3, r3, #1
 8003d92:	60bb      	str	r3, [r7, #8]
 8003d94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d96:	2300      	movs	r3, #0
 8003d98:	607b      	str	r3, [r7, #4]
 8003d9a:	4b69      	ldr	r3, [pc, #420]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d9e:	4a68      	ldr	r2, [pc, #416]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003da0:	f043 0302 	orr.w	r3, r3, #2
 8003da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003da6:	4b66      	ldr	r3, [pc, #408]	@ (8003f40 <MX_GPIO_Init+0x214>)
 8003da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	607b      	str	r3, [r7, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RADIO_ANT_SWITCH_Pin | GPIO_PIN_7, GPIO_PIN_RESET);
 8003db2:	2200      	movs	r2, #0
 8003db4:	2181      	movs	r1, #129	@ 0x81
 8003db6:	4863      	ldr	r0, [pc, #396]	@ (8003f44 <MX_GPIO_Init+0x218>)
 8003db8:	f002 f894 	bl	8005ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_RESET_GPIO_Port, RADIO_RESET_Pin, GPIO_PIN_SET);
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	2102      	movs	r1, #2
 8003dc0:	4860      	ldr	r0, [pc, #384]	@ (8003f44 <MX_GPIO_Init+0x218>)
 8003dc2:	f002 f88f 	bl	8005ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003dcc:	485e      	ldr	r0, [pc, #376]	@ (8003f48 <MX_GPIO_Init+0x21c>)
 8003dce:	f002 f889 	bl	8005ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003dd8:	485c      	ldr	r0, [pc, #368]	@ (8003f4c <MX_GPIO_Init+0x220>)
 8003dda:	f002 f883 	bl	8005ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_NSS_GPIO_Port, RADIO_NSS_Pin, GPIO_PIN_SET);
 8003dde:	2201      	movs	r2, #1
 8003de0:	2140      	movs	r1, #64	@ 0x40
 8003de2:	4859      	ldr	r0, [pc, #356]	@ (8003f48 <MX_GPIO_Init+0x21c>)
 8003de4:	f002 f87e 	bl	8005ee4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003de8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003dec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003dee:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003df2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df4:	2300      	movs	r3, #0
 8003df6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003df8:	f107 0314 	add.w	r3, r7, #20
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4851      	ldr	r0, [pc, #324]	@ (8003f44 <MX_GPIO_Init+0x218>)
 8003e00:	f001 fec4 	bl	8005b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_ANT_SWITCH_Pin */
  GPIO_InitStruct.Pin = RADIO_ANT_SWITCH_Pin;
 8003e04:	2301      	movs	r3, #1
 8003e06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e10:	2300      	movs	r3, #0
 8003e12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RADIO_ANT_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8003e14:	f107 0314 	add.w	r3, r7, #20
 8003e18:	4619      	mov	r1, r3
 8003e1a:	484a      	ldr	r0, [pc, #296]	@ (8003f44 <MX_GPIO_Init+0x218>)
 8003e1c:	f001 feb6 	bl	8005b8c <HAL_GPIO_Init>

  /*Configure GPIO pins : RADIO_RESET_Pin PC7 */
  GPIO_InitStruct.Pin = RADIO_RESET_Pin | GPIO_PIN_7;
 8003e20:	2382      	movs	r3, #130	@ 0x82
 8003e22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e24:	2301      	movs	r3, #1
 8003e26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e30:	f107 0314 	add.w	r3, r7, #20
 8003e34:	4619      	mov	r1, r3
 8003e36:	4843      	ldr	r0, [pc, #268]	@ (8003f44 <MX_GPIO_Init+0x218>)
 8003e38:	f001 fea8 	bl	8005b8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_4;
 8003e3c:	2311      	movs	r3, #17
 8003e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e40:	2300      	movs	r3, #0
 8003e42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e44:	2301      	movs	r3, #1
 8003e46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e48:	f107 0314 	add.w	r3, r7, #20
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	483f      	ldr	r0, [pc, #252]	@ (8003f4c <MX_GPIO_Init+0x220>)
 8003e50:	f001 fe9c 	bl	8005b8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC6 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_6 | GPIO_PIN_9;
 8003e54:	f44f 7314 	mov.w	r3, #592	@ 0x250
 8003e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e62:	f107 0314 	add.w	r3, r7, #20
 8003e66:	4619      	mov	r1, r3
 8003e68:	4836      	ldr	r0, [pc, #216]	@ (8003f44 <MX_GPIO_Init+0x218>)
 8003e6a:	f001 fe8f 	bl	8005b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003e6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e74:	2301      	movs	r3, #1
 8003e76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e80:	f107 0314 	add.w	r3, r7, #20
 8003e84:	4619      	mov	r1, r3
 8003e86:	4830      	ldr	r0, [pc, #192]	@ (8003f48 <MX_GPIO_Init+0x21c>)
 8003e88:	f001 fe80 	bl	8005b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8003e8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e92:	2301      	movs	r3, #1
 8003e94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e96:	2300      	movs	r3, #0
 8003e98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8003e9e:	f107 0314 	add.w	r3, r7, #20
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	4829      	ldr	r0, [pc, #164]	@ (8003f4c <MX_GPIO_Init+0x220>)
 8003ea6:	f001 fe71 	bl	8005b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 8003eaa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003eae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8003eb8:	f107 0314 	add.w	r3, r7, #20
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	4823      	ldr	r0, [pc, #140]	@ (8003f4c <MX_GPIO_Init+0x220>)
 8003ec0:	f001 fe64 	bl	8005b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_DIO_0_Pin */
  GPIO_InitStruct.Pin = RADIO_DIO_0_Pin;
 8003ec4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ec8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003eca:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003ece:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_DIO_0_GPIO_Port, &GPIO_InitStruct);
 8003ed4:	f107 0314 	add.w	r3, r7, #20
 8003ed8:	4619      	mov	r1, r3
 8003eda:	481c      	ldr	r0, [pc, #112]	@ (8003f4c <MX_GPIO_Init+0x220>)
 8003edc:	f001 fe56 	bl	8005b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_DIO_1_Pin */
  GPIO_InitStruct.Pin = RADIO_DIO_1_Pin;
 8003ee0:	2308      	movs	r3, #8
 8003ee2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ee4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003ee8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eea:	2300      	movs	r3, #0
 8003eec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_DIO_1_GPIO_Port, &GPIO_InitStruct);
 8003eee:	f107 0314 	add.w	r3, r7, #20
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	4814      	ldr	r0, [pc, #80]	@ (8003f48 <MX_GPIO_Init+0x21c>)
 8003ef6:	f001 fe49 	bl	8005b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_NSS_Pin */
  GPIO_InitStruct.Pin = RADIO_NSS_Pin;
 8003efa:	2340      	movs	r3, #64	@ 0x40
 8003efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003efe:	2301      	movs	r3, #1
 8003f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f02:	2300      	movs	r3, #0
 8003f04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f06:	2302      	movs	r3, #2
 8003f08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RADIO_NSS_GPIO_Port, &GPIO_InitStruct);
 8003f0a:	f107 0314 	add.w	r3, r7, #20
 8003f0e:	4619      	mov	r1, r3
 8003f10:	480d      	ldr	r0, [pc, #52]	@ (8003f48 <MX_GPIO_Init+0x21c>)
 8003f12:	f001 fe3b 	bl	8005b8c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8003f16:	2200      	movs	r2, #0
 8003f18:	2100      	movs	r1, #0
 8003f1a:	2009      	movs	r0, #9
 8003f1c:	f001 fdff 	bl	8005b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003f20:	2009      	movs	r0, #9
 8003f22:	f001 fe18 	bl	8005b56 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003f26:	2200      	movs	r2, #0
 8003f28:	2100      	movs	r1, #0
 8003f2a:	2028      	movs	r0, #40	@ 0x28
 8003f2c:	f001 fdf7 	bl	8005b1e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003f30:	2028      	movs	r0, #40	@ 0x28
 8003f32:	f001 fe10 	bl	8005b56 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003f36:	bf00      	nop
 8003f38:	3728      	adds	r7, #40	@ 0x28
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	40023800 	.word	0x40023800
 8003f44:	40020800 	.word	0x40020800
 8003f48:	40020400 	.word	0x40020400
 8003f4c:	40020000 	.word	0x40020000

08003f50 <LoRa_Init>:

/* USER CODE BEGIN 4 */
/* ---- LoRa  ---- */
void LoRa_Init(void) {
 8003f50:	b590      	push	{r4, r7, lr}
 8003f52:	b08b      	sub	sp, #44	@ 0x2c
 8003f54:	af0a      	add	r7, sp, #40	@ 0x28
  //  
  RadioEvents.TxDone = OnTxDone;
 8003f56:	4b16      	ldr	r3, [pc, #88]	@ (8003fb0 <LoRa_Init+0x60>)
 8003f58:	4a16      	ldr	r2, [pc, #88]	@ (8003fb4 <LoRa_Init+0x64>)
 8003f5a:	601a      	str	r2, [r3, #0]
  RadioEvents.TxTimeout = OnTxTimeout;
 8003f5c:	4b14      	ldr	r3, [pc, #80]	@ (8003fb0 <LoRa_Init+0x60>)
 8003f5e:	4a16      	ldr	r2, [pc, #88]	@ (8003fb8 <LoRa_Init+0x68>)
 8003f60:	605a      	str	r2, [r3, #4]

  //  
  Radio.Init(&RadioEvents);
 8003f62:	4b16      	ldr	r3, [pc, #88]	@ (8003fbc <LoRa_Init+0x6c>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4812      	ldr	r0, [pc, #72]	@ (8003fb0 <LoRa_Init+0x60>)
 8003f68:	4798      	blx	r3

  // /  (lecture7 main.c  )
  Radio.SetChannel(
 8003f6a:	4b14      	ldr	r3, [pc, #80]	@ (8003fbc <LoRa_Init+0x6c>)
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	4814      	ldr	r0, [pc, #80]	@ (8003fc0 <LoRa_Init+0x70>)
 8003f70:	4798      	blx	r3
      RF_FREQUENCY); // RF_FREQUENCY  sx1272    

  Radio.SetTxConfig(MODEM_LORA,
 8003f72:	4b12      	ldr	r3, [pc, #72]	@ (8003fbc <LoRa_Init+0x6c>)
 8003f74:	69dc      	ldr	r4, [r3, #28]
 8003f76:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8003f7a:	9308      	str	r3, [sp, #32]
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	9307      	str	r3, [sp, #28]
 8003f80:	2300      	movs	r3, #0
 8003f82:	9306      	str	r3, [sp, #24]
 8003f84:	2300      	movs	r3, #0
 8003f86:	9305      	str	r3, [sp, #20]
 8003f88:	2301      	movs	r3, #1
 8003f8a:	9304      	str	r3, [sp, #16]
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	9303      	str	r3, [sp, #12]
 8003f90:	2308      	movs	r3, #8
 8003f92:	9302      	str	r3, [sp, #8]
 8003f94:	2301      	movs	r3, #1
 8003f96:	9301      	str	r3, [sp, #4]
 8003f98:	2307      	movs	r3, #7
 8003f9a:	9300      	str	r3, [sp, #0]
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	210e      	movs	r1, #14
 8003fa2:	2001      	movs	r0, #1
 8003fa4:	47a0      	blx	r4
                    0,    // freqHopOn
                    0,    // hopPeriod
                    LORA_IQ_INVERSION_ON,
                    3000 // timeout(ms)
  );
}
 8003fa6:	bf00      	nop
 8003fa8:	3704      	adds	r7, #4
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd90      	pop	{r4, r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	20000898 	.word	0x20000898
 8003fb4:	0800407d 	.word	0x0800407d
 8003fb8:	080040a5 	.word	0x080040a5
 8003fbc:	08012a94 	.word	0x08012a94
 8003fc0:	36d61600 	.word	0x36d61600

08003fc4 <LoRa_Send>:

/* ----   LoRa   ---- */
void LoRa_Send(const char *msg) {
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint16_t size = (uint16_t)strlen(msg);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f7fc f96f 	bl	80002b0 <strlen>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	81fb      	strh	r3, [r7, #14]
  if (size > sizeof(LoRaTxBuffer) - 1)
 8003fd6:	89fb      	ldrh	r3, [r7, #14]
 8003fd8:	2bff      	cmp	r3, #255	@ 0xff
 8003fda:	d901      	bls.n	8003fe0 <LoRa_Send+0x1c>
    size = sizeof(LoRaTxBuffer) - 1;
 8003fdc:	23ff      	movs	r3, #255	@ 0xff
 8003fde:	81fb      	strh	r3, [r7, #14]

  printf("[LoRa Send] (%d bytes) %s\r\n", size, msg); //  
 8003fe0:	89fb      	ldrh	r3, [r7, #14]
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	481f      	ldr	r0, [pc, #124]	@ (8004064 <LoRa_Send+0xa0>)
 8003fe8:	f00b fcfc 	bl	800f9e4 <iprintf>

  LoRaTxBuffer[PHYMAC_PDUOFFSET_RXID] = Rx_ID;
 8003fec:	4b1e      	ldr	r3, [pc, #120]	@ (8004068 <LoRa_Send+0xa4>)
 8003fee:	2250      	movs	r2, #80	@ 0x50
 8003ff0:	701a      	strb	r2, [r3, #0]

  memcpy(LoRaTxBuffer + 1, msg, size);
 8003ff2:	481e      	ldr	r0, [pc, #120]	@ (800406c <LoRa_Send+0xa8>)
 8003ff4:	89fb      	ldrh	r3, [r7, #14]
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	f00b ff3e 	bl	800fe7a <memcpy>

  //  
  LoRaTxDone = 0;
 8003ffe:	4b1c      	ldr	r3, [pc, #112]	@ (8004070 <LoRa_Send+0xac>)
 8004000:	2200      	movs	r2, #0
 8004002:	701a      	strb	r2, [r3, #0]
  Radio.Send(LoRaTxBuffer, size + 1);
 8004004:	4b1b      	ldr	r3, [pc, #108]	@ (8004074 <LoRa_Send+0xb0>)
 8004006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004008:	89fa      	ldrh	r2, [r7, #14]
 800400a:	b2d2      	uxtb	r2, r2
 800400c:	3201      	adds	r2, #1
 800400e:	b2d2      	uxtb	r2, r2
 8004010:	4611      	mov	r1, r2
 8004012:	4815      	ldr	r0, [pc, #84]	@ (8004068 <LoRa_Send+0xa4>)
 8004014:	4798      	blx	r3

  //    ( 5)
  uint32_t start_time = HAL_GetTick();
 8004016:	f001 fc77 	bl	8005908 <HAL_GetTick>
 800401a:	60b8      	str	r0, [r7, #8]
  while (!LoRaTxDone && (HAL_GetTick() - start_time < 3500)) {
 800401c:	e002      	b.n	8004024 <LoRa_Send+0x60>
    HAL_Delay(10);
 800401e:	200a      	movs	r0, #10
 8004020:	f001 fc7e 	bl	8005920 <HAL_Delay>
  while (!LoRaTxDone && (HAL_GetTick() - start_time < 3500)) {
 8004024:	4b12      	ldr	r3, [pc, #72]	@ (8004070 <LoRa_Send+0xac>)
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b00      	cmp	r3, #0
 800402c:	d108      	bne.n	8004040 <LoRa_Send+0x7c>
 800402e:	f001 fc6b 	bl	8005908 <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	f640 52ab 	movw	r2, #3499	@ 0xdab
 800403c:	4293      	cmp	r3, r2
 800403e:	d9ee      	bls.n	800401e <LoRa_Send+0x5a>
  }

  if (!LoRaTxDone) {
 8004040:	4b0b      	ldr	r3, [pc, #44]	@ (8004070 <LoRa_Send+0xac>)
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d104      	bne.n	8004054 <LoRa_Send+0x90>
    printf("[LoRa] TX TIMEOUT! (%d bytes)\r\n", size);
 800404a:	89fb      	ldrh	r3, [r7, #14]
 800404c:	4619      	mov	r1, r3
 800404e:	480a      	ldr	r0, [pc, #40]	@ (8004078 <LoRa_Send+0xb4>)
 8004050:	f00b fcc8 	bl	800f9e4 <iprintf>
  }

  // Rx     
  HAL_Delay(150);
 8004054:	2096      	movs	r0, #150	@ 0x96
 8004056:	f001 fc63 	bl	8005920 <HAL_Delay>
}
 800405a:	bf00      	nop
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	080121c0 	.word	0x080121c0
 8004068:	200008b4 	.word	0x200008b4
 800406c:	200008b5 	.word	0x200008b5
 8004070:	200009b4 	.word	0x200009b4
 8004074:	08012a94 	.word	0x08012a94
 8004078:	080121dc 	.word	0x080121dc

0800407c <OnTxDone>:

/* ----   ---- */
static void OnTxDone(void) {
 800407c:	b580      	push	{r7, lr}
 800407e:	af00      	add	r7, sp, #0
  //    +   
  Radio.Sleep();
 8004080:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <OnTxDone+0x1c>)
 8004082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004084:	4798      	blx	r3
  LoRaTxDone = 1; //    
 8004086:	4b05      	ldr	r3, [pc, #20]	@ (800409c <OnTxDone+0x20>)
 8004088:	2201      	movs	r2, #1
 800408a:	701a      	strb	r2, [r3, #0]
  printf("[LoRa] TxDone\r\n");
 800408c:	4804      	ldr	r0, [pc, #16]	@ (80040a0 <OnTxDone+0x24>)
 800408e:	f00b fd11 	bl	800fab4 <puts>
}
 8004092:	bf00      	nop
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	08012a94 	.word	0x08012a94
 800409c:	200009b4 	.word	0x200009b4
 80040a0:	080121fc 	.word	0x080121fc

080040a4 <OnTxTimeout>:

static void OnTxTimeout(void) {
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  Radio.Sleep();
 80040a8:	4b03      	ldr	r3, [pc, #12]	@ (80040b8 <OnTxTimeout+0x14>)
 80040aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ac:	4798      	blx	r3
  printf("[LoRa] TxTimeout\r\n");
 80040ae:	4803      	ldr	r0, [pc, #12]	@ (80040bc <OnTxTimeout+0x18>)
 80040b0:	f00b fd00 	bl	800fab4 <puts>
}
 80040b4:	bf00      	nop
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	08012a94 	.word	0x08012a94
 80040bc:	0801220c 	.word	0x0801220c

080040c0 <generate_event_id>:

void generate_event_id(char *id_str) {
 80040c0:	b5b0      	push	{r4, r5, r7, lr}
 80040c2:	b08e      	sub	sp, #56	@ 0x38
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  //  uint32_t id = ++event_id_counter; // 1 
  //  if (event_id_counter >= 1679616) {
  //    event_id_counter = 0; //    1  0 
  //  }

  srand(HAL_GetTick());
 80040c8:	f001 fc1e 	bl	8005908 <HAL_GetTick>
 80040cc:	4603      	mov	r3, r0
 80040ce:	4618      	mov	r0, r3
 80040d0:	f00a ff04 	bl	800eedc <srand>

  uint32_t id = rand() % 1679616;
 80040d4:	f00a ff30 	bl	800ef38 <rand>
 80040d8:	4603      	mov	r3, r0
 80040da:	4a3b      	ldr	r2, [pc, #236]	@ (80041c8 <generate_event_id+0x108>)
 80040dc:	fb82 1203 	smull	r1, r2, r2, r3
 80040e0:	441a      	add	r2, r3
 80040e2:	1511      	asrs	r1, r2, #20
 80040e4:	17da      	asrs	r2, r3, #31
 80040e6:	1a8a      	subs	r2, r1, r2
 80040e8:	4938      	ldr	r1, [pc, #224]	@ (80041cc <generate_event_id+0x10c>)
 80040ea:	fb01 f202 	mul.w	r2, r1, r2
 80040ee:	1a9a      	subs	r2, r3, r2
 80040f0:	637a      	str	r2, [r7, #52]	@ 0x34

  const char charset[] = "0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ";
 80040f2:	4b37      	ldr	r3, [pc, #220]	@ (80041d0 <generate_event_id+0x110>)
 80040f4:	f107 040c 	add.w	r4, r7, #12
 80040f8:	461d      	mov	r5, r3
 80040fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004100:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004102:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004106:	6020      	str	r0, [r4, #0]
 8004108:	3404      	adds	r4, #4
 800410a:	7021      	strb	r1, [r4, #0]

  //  
  id_str[3] = charset[id % 36];
 800410c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800410e:	4b31      	ldr	r3, [pc, #196]	@ (80041d4 <generate_event_id+0x114>)
 8004110:	fba3 2301 	umull	r2, r3, r3, r1
 8004114:	08da      	lsrs	r2, r3, #3
 8004116:	4613      	mov	r3, r2
 8004118:	00db      	lsls	r3, r3, #3
 800411a:	4413      	add	r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	1aca      	subs	r2, r1, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	3303      	adds	r3, #3
 8004124:	3238      	adds	r2, #56	@ 0x38
 8004126:	443a      	add	r2, r7
 8004128:	f812 2c2c 	ldrb.w	r2, [r2, #-44]
 800412c:	701a      	strb	r2, [r3, #0]
  id /= 36;
 800412e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004130:	4a28      	ldr	r2, [pc, #160]	@ (80041d4 <generate_event_id+0x114>)
 8004132:	fba2 2303 	umull	r2, r3, r2, r3
 8004136:	08db      	lsrs	r3, r3, #3
 8004138:	637b      	str	r3, [r7, #52]	@ 0x34
  id_str[2] = charset[id % 36];
 800413a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800413c:	4b25      	ldr	r3, [pc, #148]	@ (80041d4 <generate_event_id+0x114>)
 800413e:	fba3 2301 	umull	r2, r3, r3, r1
 8004142:	08da      	lsrs	r2, r3, #3
 8004144:	4613      	mov	r3, r2
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	4413      	add	r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	1aca      	subs	r2, r1, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	3302      	adds	r3, #2
 8004152:	3238      	adds	r2, #56	@ 0x38
 8004154:	443a      	add	r2, r7
 8004156:	f812 2c2c 	ldrb.w	r2, [r2, #-44]
 800415a:	701a      	strb	r2, [r3, #0]
  id /= 36;
 800415c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800415e:	4a1d      	ldr	r2, [pc, #116]	@ (80041d4 <generate_event_id+0x114>)
 8004160:	fba2 2303 	umull	r2, r3, r2, r3
 8004164:	08db      	lsrs	r3, r3, #3
 8004166:	637b      	str	r3, [r7, #52]	@ 0x34
  id_str[1] = charset[id % 36];
 8004168:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800416a:	4b1a      	ldr	r3, [pc, #104]	@ (80041d4 <generate_event_id+0x114>)
 800416c:	fba3 2301 	umull	r2, r3, r3, r1
 8004170:	08da      	lsrs	r2, r3, #3
 8004172:	4613      	mov	r3, r2
 8004174:	00db      	lsls	r3, r3, #3
 8004176:	4413      	add	r3, r2
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	1aca      	subs	r2, r1, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	3301      	adds	r3, #1
 8004180:	3238      	adds	r2, #56	@ 0x38
 8004182:	443a      	add	r2, r7
 8004184:	f812 2c2c 	ldrb.w	r2, [r2, #-44]
 8004188:	701a      	strb	r2, [r3, #0]
  id /= 36;
 800418a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800418c:	4a11      	ldr	r2, [pc, #68]	@ (80041d4 <generate_event_id+0x114>)
 800418e:	fba2 2303 	umull	r2, r3, r2, r3
 8004192:	08db      	lsrs	r3, r3, #3
 8004194:	637b      	str	r3, [r7, #52]	@ 0x34
  id_str[0] = charset[id % 36];
 8004196:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004198:	4b0e      	ldr	r3, [pc, #56]	@ (80041d4 <generate_event_id+0x114>)
 800419a:	fba3 2301 	umull	r2, r3, r3, r1
 800419e:	08da      	lsrs	r2, r3, #3
 80041a0:	4613      	mov	r3, r2
 80041a2:	00db      	lsls	r3, r3, #3
 80041a4:	4413      	add	r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	1aca      	subs	r2, r1, r3
 80041aa:	f102 0338 	add.w	r3, r2, #56	@ 0x38
 80041ae:	443b      	add	r3, r7
 80041b0:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	701a      	strb	r2, [r3, #0]

  id_str[4] = '\0';
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	3304      	adds	r3, #4
 80041bc:	2200      	movs	r2, #0
 80041be:	701a      	strb	r2, [r3, #0]
}
 80041c0:	bf00      	nop
 80041c2:	3738      	adds	r7, #56	@ 0x38
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bdb0      	pop	{r4, r5, r7, pc}
 80041c8:	9fd1cd5b 	.word	0x9fd1cd5b
 80041cc:	0019a100 	.word	0x0019a100
 80041d0:	08012220 	.word	0x08012220
 80041d4:	38e38e39 	.word	0x38e38e39

080041d8 <SendLaserDataToServer>:

void SendLaserDataToServer(void) {
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af02      	add	r7, sp, #8
  // Chunk size : 5 samples ->  50 bytes 
#define CHUNK_SIZE 5

  for (int start_idx = 0; start_idx < SAMPLES_PER_EVENT;
 80041de:	2300      	movs	r3, #0
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	e060      	b.n	80042a6 <SendLaserDataToServer+0xce>
       start_idx += CHUNK_SIZE) {
    int offset = 0;
 80041e4:	2300      	movs	r3, #0
 80041e6:	60bb      	str	r3, [r7, #8]

    // Start JSON object
    // Format: {"id":"1234","idx":0,"data":[...]}
    offset += snprintf(laser_buffer + offset, sizeof(laser_buffer) - offset,
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	4a33      	ldr	r2, [pc, #204]	@ (80042b8 <SendLaserDataToServer+0xe0>)
 80041ec:	1898      	adds	r0, r3, r2
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	f5c3 5140 	rsb	r1, r3, #12288	@ 0x3000
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	9300      	str	r3, [sp, #0]
 80041f8:	4b30      	ldr	r3, [pc, #192]	@ (80042bc <SendLaserDataToServer+0xe4>)
 80041fa:	4a31      	ldr	r2, [pc, #196]	@ (80042c0 <SendLaserDataToServer+0xe8>)
 80041fc:	f00b fc62 	bl	800fac4 <sniprintf>
 8004200:	4602      	mov	r2, r0
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	4413      	add	r3, r2
 8004206:	60bb      	str	r3, [r7, #8]
                       "{\"id\":\"%s\",\"idx\":%d,\"data\":[", current_event_id,
                       start_idx);

    // Append data points
    for (int i = 0; i < CHUNK_SIZE; i++) {
 8004208:	2300      	movs	r3, #0
 800420a:	607b      	str	r3, [r7, #4]
 800420c:	e02f      	b.n	800426e <SendLaserDataToServer+0x96>
      int current_idx = start_idx + i;
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4413      	add	r3, r2
 8004214:	603b      	str	r3, [r7, #0]
      if (current_idx >= SAMPLES_PER_EVENT)
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	2b81      	cmp	r3, #129	@ 0x81
 800421a:	dc2c      	bgt.n	8004276 <SendLaserDataToServer+0x9e>
        break;

      offset += snprintf(laser_buffer + offset, sizeof(laser_buffer) - offset,
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	4a26      	ldr	r2, [pc, #152]	@ (80042b8 <SendLaserDataToServer+0xe0>)
 8004220:	1898      	adds	r0, r3, r2
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	f5c3 5140 	rsb	r1, r3, #12288	@ 0x3000
                         "%d", samples[current_idx].distanceMm);
 8004228:	4a26      	ldr	r2, [pc, #152]	@ (80042c4 <SendLaserDataToServer+0xec>)
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	4413      	add	r3, r2
 8004230:	885b      	ldrh	r3, [r3, #2]
      offset += snprintf(laser_buffer + offset, sizeof(laser_buffer) - offset,
 8004232:	4a25      	ldr	r2, [pc, #148]	@ (80042c8 <SendLaserDataToServer+0xf0>)
 8004234:	f00b fc46 	bl	800fac4 <sniprintf>
 8004238:	4602      	mov	r2, r0
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	4413      	add	r3, r2
 800423e:	60bb      	str	r3, [r7, #8]

      // Add comma if not the last item in this chunk and not the last item
      // overall
      if (i < CHUNK_SIZE - 1 && current_idx < SAMPLES_PER_EVENT - 1) {
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2b03      	cmp	r3, #3
 8004244:	dc10      	bgt.n	8004268 <SendLaserDataToServer+0x90>
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	2b80      	cmp	r3, #128	@ 0x80
 800424a:	dc0d      	bgt.n	8004268 <SendLaserDataToServer+0x90>
        offset +=
            snprintf(laser_buffer + offset, sizeof(laser_buffer) - offset, ",");
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	4a1a      	ldr	r2, [pc, #104]	@ (80042b8 <SendLaserDataToServer+0xe0>)
 8004250:	1898      	adds	r0, r3, r2
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	f5c3 5340 	rsb	r3, r3, #12288	@ 0x3000
 8004258:	4a1c      	ldr	r2, [pc, #112]	@ (80042cc <SendLaserDataToServer+0xf4>)
 800425a:	4619      	mov	r1, r3
 800425c:	f00b fc32 	bl	800fac4 <sniprintf>
 8004260:	4602      	mov	r2, r0
        offset +=
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	4413      	add	r3, r2
 8004266:	60bb      	str	r3, [r7, #8]
    for (int i = 0; i < CHUNK_SIZE; i++) {
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	3301      	adds	r3, #1
 800426c:	607b      	str	r3, [r7, #4]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b04      	cmp	r3, #4
 8004272:	ddcc      	ble.n	800420e <SendLaserDataToServer+0x36>
 8004274:	e000      	b.n	8004278 <SendLaserDataToServer+0xa0>
        break;
 8004276:	bf00      	nop
      }
    }

    // Close JSON object
    offset += snprintf(laser_buffer + offset, sizeof(laser_buffer) - offset,
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	4a0f      	ldr	r2, [pc, #60]	@ (80042b8 <SendLaserDataToServer+0xe0>)
 800427c:	1898      	adds	r0, r3, r2
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	f5c3 5340 	rsb	r3, r3, #12288	@ 0x3000
 8004284:	4a12      	ldr	r2, [pc, #72]	@ (80042d0 <SendLaserDataToServer+0xf8>)
 8004286:	4619      	mov	r1, r3
 8004288:	f00b fc1c 	bl	800fac4 <sniprintf>
 800428c:	4602      	mov	r2, r0
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	4413      	add	r3, r2
 8004292:	60bb      	str	r3, [r7, #8]
                       "]}\r\n");

    // Send chunk over LoRa
    LoRa_Send(laser_buffer);
 8004294:	4808      	ldr	r0, [pc, #32]	@ (80042b8 <SendLaserDataToServer+0xe0>)
 8004296:	f7ff fe95 	bl	8003fc4 <LoRa_Send>

    //    (LoRa_Send 150ms + 10ms)
    HAL_Delay(100);
 800429a:	2064      	movs	r0, #100	@ 0x64
 800429c:	f001 fb40 	bl	8005920 <HAL_Delay>
       start_idx += CHUNK_SIZE) {
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	3305      	adds	r3, #5
 80042a4:	60fb      	str	r3, [r7, #12]
  for (int start_idx = 0; start_idx < SAMPLES_PER_EVENT;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2b81      	cmp	r3, #129	@ 0x81
 80042aa:	dd9b      	ble.n	80041e4 <SendLaserDataToServer+0xc>
  }
}
 80042ac:	bf00      	nop
 80042ae:	bf00      	nop
 80042b0:	3710      	adds	r7, #16
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	20000c60 	.word	0x20000c60
 80042bc:	20000884 	.word	0x20000884
 80042c0:	08012248 	.word	0x08012248
 80042c4:	20003c60 	.word	0x20003c60
 80042c8:	08012268 	.word	0x08012268
 80042cc:	0801226c 	.word	0x0801226c
 80042d0:	08012270 	.word	0x08012270

080042d4 <SendDataToServer>:

void SendDataToServer(float weight, const char *id_type, const char *bin_type) {
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b08a      	sub	sp, #40	@ 0x28
 80042d8:	af04      	add	r7, sp, #16
 80042da:	ed87 0a03 	vstr	s0, [r7, #12]
 80042de:	60b8      	str	r0, [r7, #8]
 80042e0:	6079      	str	r1, [r7, #4]
  int len = snprintf(json_buffer, sizeof(json_buffer),
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f7fc f950 	bl	8000588 <__aeabi_f2d>
 80042e8:	4602      	mov	r2, r0
 80042ea:	460b      	mov	r3, r1
 80042ec:	6879      	ldr	r1, [r7, #4]
 80042ee:	9103      	str	r1, [sp, #12]
 80042f0:	68b9      	ldr	r1, [r7, #8]
 80042f2:	9102      	str	r1, [sp, #8]
 80042f4:	e9cd 2300 	strd	r2, r3, [sp]
 80042f8:	4a06      	ldr	r2, [pc, #24]	@ (8004314 <SendDataToServer+0x40>)
 80042fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80042fe:	4806      	ldr	r0, [pc, #24]	@ (8004318 <SendDataToServer+0x44>)
 8004300:	f00b fbe0 	bl	800fac4 <sniprintf>
 8004304:	6178      	str	r0, [r7, #20]
                     "{\"weight\":%.2f,\"id\":\"%s\",\"type\":\"%s\"}\r\n",
                     weight, id_type, bin_type);

  //    LoRa 
  LoRa_Send(json_buffer);
 8004306:	4804      	ldr	r0, [pc, #16]	@ (8004318 <SendDataToServer+0x44>)
 8004308:	f7ff fe5c 	bl	8003fc4 <LoRa_Send>
}
 800430c:	bf00      	nop
 800430e:	3718      	adds	r7, #24
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	08012278 	.word	0x08012278
 8004318:	20003f80 	.word	0x20003f80

0800431c <SendUltraOverLoRa>:

void SendUltraOverLoRa(uint32_t d10, uint32_t f10, const char *id_opt) {
 800431c:	b5b0      	push	{r4, r5, r7, lr}
 800431e:	b0ac      	sub	sp, #176	@ 0xb0
 8004320:	af06      	add	r7, sp, #24
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
  char buf[128];

  if (id_opt && id_opt[0] != '\0') {
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d036      	beq.n	800439c <SendUltraOverLoRa+0x80>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d032      	beq.n	800439c <SendUltraOverLoRa+0x80>
    int len =
        snprintf(buf, sizeof(buf),
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	4a33      	ldr	r2, [pc, #204]	@ (8004408 <SendUltraOverLoRa+0xec>)
 800433a:	fba2 2303 	umull	r2, r3, r2, r3
 800433e:	08dc      	lsrs	r4, r3, #3
 8004340:	68f9      	ldr	r1, [r7, #12]
 8004342:	4b31      	ldr	r3, [pc, #196]	@ (8004408 <SendUltraOverLoRa+0xec>)
 8004344:	fba3 2301 	umull	r2, r3, r3, r1
 8004348:	08da      	lsrs	r2, r3, #3
 800434a:	4613      	mov	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	4413      	add	r3, r2
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	1aca      	subs	r2, r1, r3
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	492c      	ldr	r1, [pc, #176]	@ (8004408 <SendUltraOverLoRa+0xec>)
 8004358:	fba1 1303 	umull	r1, r3, r1, r3
 800435c:	08dd      	lsrs	r5, r3, #3
 800435e:	68b8      	ldr	r0, [r7, #8]
 8004360:	4b29      	ldr	r3, [pc, #164]	@ (8004408 <SendUltraOverLoRa+0xec>)
 8004362:	fba3 1300 	umull	r1, r3, r3, r0
 8004366:	08d9      	lsrs	r1, r3, #3
 8004368:	460b      	mov	r3, r1
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	440b      	add	r3, r1
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	1ac1      	subs	r1, r0, r3
 8004372:	f107 0010 	add.w	r0, r7, #16
 8004376:	9104      	str	r1, [sp, #16]
 8004378:	9503      	str	r5, [sp, #12]
 800437a:	9202      	str	r2, [sp, #8]
 800437c:	9401      	str	r4, [sp, #4]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	9300      	str	r3, [sp, #0]
 8004382:	2301      	movs	r3, #1
 8004384:	4a21      	ldr	r2, [pc, #132]	@ (800440c <SendUltraOverLoRa+0xf0>)
 8004386:	2180      	movs	r1, #128	@ 0x80
 8004388:	f00b fb9c 	bl	800fac4 <sniprintf>
 800438c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
                 "{\"binId\":%d,\"id\":\"%s\","
                 "\"distanceCm\":%lu.%lu,\"fillRate\":%lu.%lu}\r\n",
                 BIN_ID, id_opt, d10 / 10U, d10 % 10U, f10 / 10U, f10 % 10U);

    // LoRa 
    LoRa_Send(buf);
 8004390:	f107 0310 	add.w	r3, r7, #16
 8004394:	4618      	mov	r0, r3
 8004396:	f7ff fe15 	bl	8003fc4 <LoRa_Send>
  if (id_opt && id_opt[0] != '\0') {
 800439a:	e030      	b.n	80043fe <SendUltraOverLoRa+0xe2>
  } else {
    int len = snprintf(buf, sizeof(buf),
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4a1a      	ldr	r2, [pc, #104]	@ (8004408 <SendUltraOverLoRa+0xec>)
 80043a0:	fba2 2303 	umull	r2, r3, r2, r3
 80043a4:	08dc      	lsrs	r4, r3, #3
 80043a6:	68f9      	ldr	r1, [r7, #12]
 80043a8:	4b17      	ldr	r3, [pc, #92]	@ (8004408 <SendUltraOverLoRa+0xec>)
 80043aa:	fba3 2301 	umull	r2, r3, r3, r1
 80043ae:	08da      	lsrs	r2, r3, #3
 80043b0:	4613      	mov	r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4413      	add	r3, r2
 80043b6:	005b      	lsls	r3, r3, #1
 80043b8:	1aca      	subs	r2, r1, r3
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	4912      	ldr	r1, [pc, #72]	@ (8004408 <SendUltraOverLoRa+0xec>)
 80043be:	fba1 1303 	umull	r1, r3, r1, r3
 80043c2:	08dd      	lsrs	r5, r3, #3
 80043c4:	68b8      	ldr	r0, [r7, #8]
 80043c6:	4b10      	ldr	r3, [pc, #64]	@ (8004408 <SendUltraOverLoRa+0xec>)
 80043c8:	fba3 1300 	umull	r1, r3, r3, r0
 80043cc:	08d9      	lsrs	r1, r3, #3
 80043ce:	460b      	mov	r3, r1
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	440b      	add	r3, r1
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	1ac1      	subs	r1, r0, r3
 80043d8:	f107 0010 	add.w	r0, r7, #16
 80043dc:	9103      	str	r1, [sp, #12]
 80043de:	9502      	str	r5, [sp, #8]
 80043e0:	9201      	str	r2, [sp, #4]
 80043e2:	9400      	str	r4, [sp, #0]
 80043e4:	2301      	movs	r3, #1
 80043e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004410 <SendUltraOverLoRa+0xf4>)
 80043e8:	2180      	movs	r1, #128	@ 0x80
 80043ea:	f00b fb6b 	bl	800fac4 <sniprintf>
 80043ee:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
                       "{\"binId\":%d,"
                       "\"distanceCm\":%lu.%lu,\"fillRate\":%lu.%lu}\r\n",
                       BIN_ID, d10 / 10U, d10 % 10U, f10 / 10U, f10 % 10U);

    // LoRa 
    LoRa_Send(buf);
 80043f2:	f107 0310 	add.w	r3, r7, #16
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7ff fde4 	bl	8003fc4 <LoRa_Send>
  }
}
 80043fc:	bf00      	nop
 80043fe:	bf00      	nop
 8004400:	3798      	adds	r7, #152	@ 0x98
 8004402:	46bd      	mov	sp, r7
 8004404:	bdb0      	pop	{r4, r5, r7, pc}
 8004406:	bf00      	nop
 8004408:	cccccccd 	.word	0xcccccccd
 800440c:	080122a0 	.word	0x080122a0
 8004410:	080122e4 	.word	0x080122e4

08004414 <LoadCell_Init>:
/**
 * @brief  
 */
void LoadCell_Init(LoadCellContext_t *ctx, GPIO_TypeDef *dout_port,
                   uint16_t dout_pin, GPIO_TypeDef *sck_port, uint16_t sck_pin,
                   float scale, const char *bin_type) {
 8004414:	b580      	push	{r7, lr}
 8004416:	b092      	sub	sp, #72	@ 0x48
 8004418:	af02      	add	r7, sp, #8
 800441a:	6178      	str	r0, [r7, #20]
 800441c:	6139      	str	r1, [r7, #16]
 800441e:	60bb      	str	r3, [r7, #8]
 8004420:	ed87 0a01 	vstr	s0, [r7, #4]
 8004424:	4613      	mov	r3, r2
 8004426:	81fb      	strh	r3, [r7, #14]
  // HX711 
  HX711_Init(&ctx->hx, dout_port, dout_pin, sck_port, sck_pin, HX711_GAIN_128);
 8004428:	6978      	ldr	r0, [r7, #20]
 800442a:	89fa      	ldrh	r2, [r7, #14]
 800442c:	2380      	movs	r3, #128	@ 0x80
 800442e:	9301      	str	r3, [sp, #4]
 8004430:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8004434:	9300      	str	r3, [sp, #0]
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	6939      	ldr	r1, [r7, #16]
 800443a:	f7fe fd51 	bl	8002ee0 <HX711_Init>

  printf(">>> Initializing %s load cell...\r\n", bin_type);
 800443e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004440:	486a      	ldr	r0, [pc, #424]	@ (80045ec <LoadCell_Init+0x1d8>)
 8004442:	f00b facf 	bl	800f9e4 <iprintf>

  //   -   
  for (int i = 0; i < 10; i++) {
 8004446:	2300      	movs	r3, #0
 8004448:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800444a:	e009      	b.n	8004460 <LoadCell_Init+0x4c>
    HX711_ReadRaw(&ctx->hx);
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	4618      	mov	r0, r3
 8004450:	f7fe fd75 	bl	8002f3e <HX711_ReadRaw>
    HAL_Delay(100);
 8004454:	2064      	movs	r0, #100	@ 0x64
 8004456:	f001 fa63 	bl	8005920 <HAL_Delay>
  for (int i = 0; i < 10; i++) {
 800445a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800445c:	3301      	adds	r3, #1
 800445e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004460:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004462:	2b09      	cmp	r3, #9
 8004464:	ddf2      	ble.n	800444c <LoadCell_Init+0x38>
  }

  //   - 3     
  int32_t best_offset = 0;
 8004466:	2300      	movs	r3, #0
 8004468:	633b      	str	r3, [r7, #48]	@ 0x30
  printf(">>> Tare attempt 1/3...\r\n");
 800446a:	4861      	ldr	r0, [pc, #388]	@ (80045f0 <LoadCell_Init+0x1dc>)
 800446c:	f00b fb22 	bl	800fab4 <puts>
  HAL_Delay(2000); // 2 
 8004470:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004474:	f001 fa54 	bl	8005920 <HAL_Delay>
  best_offset = HX711_Tare_Robust(&ctx->hx, 20);
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	2114      	movs	r1, #20
 800447c:	4618      	mov	r0, r3
 800447e:	f7fe fe47 	bl	8003110 <HX711_Tare_Robust>
 8004482:	6338      	str	r0, [r7, #48]	@ 0x30

  printf(">>> Tare attempt 2/3...\r\n");
 8004484:	485b      	ldr	r0, [pc, #364]	@ (80045f4 <LoadCell_Init+0x1e0>)
 8004486:	f00b fb15 	bl	800fab4 <puts>
  HAL_Delay(2000); // 2 
 800448a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800448e:	f001 fa47 	bl	8005920 <HAL_Delay>
  int32_t offset2 = HX711_Tare_Robust(&ctx->hx, 20);
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	2114      	movs	r1, #20
 8004496:	4618      	mov	r0, r3
 8004498:	f7fe fe3a 	bl	8003110 <HX711_Tare_Robust>
 800449c:	62f8      	str	r0, [r7, #44]	@ 0x2c

  printf(">>> Tare attempt 3/3...\r\n");
 800449e:	4856      	ldr	r0, [pc, #344]	@ (80045f8 <LoadCell_Init+0x1e4>)
 80044a0:	f00b fb08 	bl	800fab4 <puts>
  HAL_Delay(2000); // 2 
 80044a4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80044a8:	f001 fa3a 	bl	8005920 <HAL_Delay>
  int32_t offset3 = HX711_Tare_Robust(&ctx->hx, 20);
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	2114      	movs	r1, #20
 80044b0:	4618      	mov	r0, r3
 80044b2:	f7fe fe2d 	bl	8003110 <HX711_Tare_Robust>
 80044b6:	62b8      	str	r0, [r7, #40]	@ 0x28

  // 3    ( )
  int32_t offsets[3] = {best_offset, offset2, offset3};
 80044b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ba:	61bb      	str	r3, [r7, #24]
 80044bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044be:	61fb      	str	r3, [r7, #28]
 80044c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c2:	623b      	str	r3, [r7, #32]
  //  
  for (int i = 0; i < 2; i++) {
 80044c4:	2300      	movs	r3, #0
 80044c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80044c8:	e039      	b.n	800453e <LoadCell_Init+0x12a>
    for (int j = 0; j < 2 - i; j++) {
 80044ca:	2300      	movs	r3, #0
 80044cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80044ce:	e02d      	b.n	800452c <LoadCell_Init+0x118>
      if (offsets[j] > offsets[j + 1]) {
 80044d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	3340      	adds	r3, #64	@ 0x40
 80044d6:	443b      	add	r3, r7
 80044d8:	f853 2c28 	ldr.w	r2, [r3, #-40]
 80044dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044de:	3301      	adds	r3, #1
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	3340      	adds	r3, #64	@ 0x40
 80044e4:	443b      	add	r3, r7
 80044e6:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	dd1b      	ble.n	8004526 <LoadCell_Init+0x112>
        int32_t temp = offsets[j];
 80044ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	3340      	adds	r3, #64	@ 0x40
 80044f4:	443b      	add	r3, r7
 80044f6:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80044fa:	627b      	str	r3, [r7, #36]	@ 0x24
        offsets[j] = offsets[j + 1];
 80044fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044fe:	3301      	adds	r3, #1
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	3340      	adds	r3, #64	@ 0x40
 8004504:	443b      	add	r3, r7
 8004506:	f853 2c28 	ldr.w	r2, [r3, #-40]
 800450a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	3340      	adds	r3, #64	@ 0x40
 8004510:	443b      	add	r3, r7
 8004512:	f843 2c28 	str.w	r2, [r3, #-40]
        offsets[j + 1] = temp;
 8004516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004518:	3301      	adds	r3, #1
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	3340      	adds	r3, #64	@ 0x40
 800451e:	443b      	add	r3, r7
 8004520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004522:	f843 2c28 	str.w	r2, [r3, #-40]
    for (int j = 0; j < 2 - i; j++) {
 8004526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004528:	3301      	adds	r3, #1
 800452a:	637b      	str	r3, [r7, #52]	@ 0x34
 800452c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800452e:	f1c3 0302 	rsb	r3, r3, #2
 8004532:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004534:	429a      	cmp	r2, r3
 8004536:	dbcb      	blt.n	80044d0 <LoadCell_Init+0xbc>
  for (int i = 0; i < 2; i++) {
 8004538:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800453a:	3301      	adds	r3, #1
 800453c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800453e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004540:	2b01      	cmp	r3, #1
 8004542:	ddc2      	ble.n	80044ca <LoadCell_Init+0xb6>
      }
    }
  }
  ctx->hx.offset = offsets[1]; //  
 8004544:	69fa      	ldr	r2, [r7, #28]
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	611a      	str	r2, [r3, #16]
  ctx->hx.scale = scale;
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	615a      	str	r2, [r3, #20]

  printf(">>> %s Tare complete: offset=%ld (tried: %ld, %ld, %ld)\r\n",
         bin_type, (long)ctx->hx.offset, (long)best_offset, (long)offset2,
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	691a      	ldr	r2, [r3, #16]
  printf(">>> %s Tare complete: offset=%ld (tried: %ld, %ld, %ld)\r\n",
 8004554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004556:	9301      	str	r3, [sp, #4]
 8004558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800455a:	9300      	str	r3, [sp, #0]
 800455c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800455e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8004560:	4826      	ldr	r0, [pc, #152]	@ (80045fc <LoadCell_Init+0x1e8>)
 8004562:	f00b fa3f 	bl	800f9e4 <iprintf>
         (long)offset3);

  //  
  LoadCell_ResetAvg(ctx);
 8004566:	6978      	ldr	r0, [r7, #20]
 8004568:	f000 f84a 	bl	8004600 <LoadCell_ResetAvg>
  ctx->is_stable = 0;
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	2200      	movs	r2, #0
 8004570:	649a      	str	r2, [r3, #72]	@ 0x48
  ctx->stable_weight = 0.0f;
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	f04f 0200 	mov.w	r2, #0
 8004578:	64da      	str	r2, [r3, #76]	@ 0x4c
  ctx->prev_weight = 0.0f;
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	f04f 0200 	mov.w	r2, #0
 8004580:	651a      	str	r2, [r3, #80]	@ 0x50
  ctx->stable_cnt = 0;
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	2200      	movs	r2, #0
 8004586:	655a      	str	r2, [r3, #84]	@ 0x54
  ctx->bin_type = bin_type;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800458c:	66da      	str	r2, [r3, #108]	@ 0x6c
  ctx->isIRTriggered = 0;
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
  ctx->last_live_send_time = HAL_GetTick();
 8004596:	f001 f9b7 	bl	8005908 <HAL_GetTick>
 800459a:	4602      	mov	r2, r0
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	669a      	str	r2, [r3, #104]	@ 0x68
  ctx->last_live_send_time = HAL_GetTick();
 80045a0:	f001 f9b2 	bl	8005908 <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	669a      	str	r2, [r3, #104]	@ 0x68
  memset(ctx->current_event_id, 0, sizeof(ctx->current_event_id));
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	3358      	adds	r3, #88	@ 0x58
 80045ae:	2210      	movs	r2, #16
 80045b0:	2100      	movs	r1, #0
 80045b2:	4618      	mov	r0, r3
 80045b4:	f00b fbb6 	bl	800fd24 <memset>

  ctx->event_weight_sent = 0;
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
  ctx->stable_transition_count = 0;
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

  ctx->is_delayed_send_pending = 0;
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
  ctx->delayed_send_timestamp = 0;
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	2200      	movs	r2, #0
 80045d4:	675a      	str	r2, [r3, #116]	@ 0x74
  memset(ctx->delayed_event_id, 0, sizeof(ctx->delayed_event_id));
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	3379      	adds	r3, #121	@ 0x79
 80045da:	2210      	movs	r2, #16
 80045dc:	2100      	movs	r1, #0
 80045de:	4618      	mov	r0, r3
 80045e0:	f00b fba0 	bl	800fd24 <memset>
}
 80045e4:	bf00      	nop
 80045e6:	3740      	adds	r7, #64	@ 0x40
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	0801231c 	.word	0x0801231c
 80045f0:	08012340 	.word	0x08012340
 80045f4:	0801235c 	.word	0x0801235c
 80045f8:	08012378 	.word	0x08012378
 80045fc:	08012394 	.word	0x08012394

08004600 <LoadCell_ResetAvg>:

/**
 * @brief   
 */
void LoadCell_ResetAvg(LoadCellContext_t *ctx) {
 8004600:	b480      	push	{r7}
 8004602:	b085      	sub	sp, #20
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  for (int i = 0; i < AVG_N; i++) {
 8004608:	2300      	movs	r3, #0
 800460a:	60fb      	str	r3, [r7, #12]
 800460c:	e00a      	b.n	8004624 <LoadCell_ResetAvg+0x24>
    ctx->avg_buf[i] = 0.0f;
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	3306      	adds	r3, #6
 8004614:	009b      	lsls	r3, r3, #2
 8004616:	4413      	add	r3, r2
 8004618:	f04f 0200 	mov.w	r2, #0
 800461c:	601a      	str	r2, [r3, #0]
  for (int i = 0; i < AVG_N; i++) {
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	3301      	adds	r3, #1
 8004622:	60fb      	str	r3, [r7, #12]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2b09      	cmp	r3, #9
 8004628:	ddf1      	ble.n	800460e <LoadCell_ResetAvg+0xe>
  }
  ctx->avg_idx = 0;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	641a      	str	r2, [r3, #64]	@ 0x40
  ctx->avg_filled = 0;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8004636:	bf00      	nop
 8004638:	3714      	adds	r7, #20
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
	...

08004644 <LoadCell_PushAvg>:

/**
 * @brief  
 */
float LoadCell_PushAvg(LoadCellContext_t *ctx, float value) {
 8004644:	b480      	push	{r7}
 8004646:	b085      	sub	sp, #20
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	ed87 0a00 	vstr	s0, [r7]
  ctx->avg_buf[ctx->avg_idx] = value;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	3306      	adds	r3, #6
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4413      	add	r3, r2
 800465c:	683a      	ldr	r2, [r7, #0]
 800465e:	601a      	str	r2, [r3, #0]
  ctx->avg_idx = (ctx->avg_idx + 1) % AVG_N;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004664:	1c59      	adds	r1, r3, #1
 8004666:	4b22      	ldr	r3, [pc, #136]	@ (80046f0 <LoadCell_PushAvg+0xac>)
 8004668:	fb83 2301 	smull	r2, r3, r3, r1
 800466c:	109a      	asrs	r2, r3, #2
 800466e:	17cb      	asrs	r3, r1, #31
 8004670:	1ad2      	subs	r2, r2, r3
 8004672:	4613      	mov	r3, r2
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	4413      	add	r3, r2
 8004678:	005b      	lsls	r3, r3, #1
 800467a:	1aca      	subs	r2, r1, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	641a      	str	r2, [r3, #64]	@ 0x40
  if (ctx->avg_filled < AVG_N)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004684:	2b09      	cmp	r3, #9
 8004686:	dc04      	bgt.n	8004692 <LoadCell_PushAvg+0x4e>
    ctx->avg_filled++;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800468c:	1c5a      	adds	r2, r3, #1
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	645a      	str	r2, [r3, #68]	@ 0x44

  float sum = 0.0f;
 8004692:	f04f 0300 	mov.w	r3, #0
 8004696:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < ctx->avg_filled; i++) {
 8004698:	2300      	movs	r3, #0
 800469a:	60bb      	str	r3, [r7, #8]
 800469c:	e00f      	b.n	80046be <LoadCell_PushAvg+0x7a>
    sum += ctx->avg_buf[i];
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	3306      	adds	r3, #6
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	4413      	add	r3, r2
 80046a8:	edd3 7a00 	vldr	s15, [r3]
 80046ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80046b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046b4:	edc7 7a03 	vstr	s15, [r7, #12]
  for (int i = 0; i < ctx->avg_filled; i++) {
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	3301      	adds	r3, #1
 80046bc:	60bb      	str	r3, [r7, #8]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046c2:	68ba      	ldr	r2, [r7, #8]
 80046c4:	429a      	cmp	r2, r3
 80046c6:	dbea      	blt.n	800469e <LoadCell_PushAvg+0x5a>
  }
  return sum / (float)ctx->avg_filled;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046cc:	ee07 3a90 	vmov	s15, r3
 80046d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80046d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80046d8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80046dc:	eef0 7a66 	vmov.f32	s15, s13
}
 80046e0:	eeb0 0a67 	vmov.f32	s0, s15
 80046e4:	3714      	adds	r7, #20
 80046e6:	46bd      	mov	sp, r7
 80046e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ec:	4770      	bx	lr
 80046ee:	bf00      	nop
 80046f0:	66666667 	.word	0x66666667

080046f4 <LoadCell_IsSaturated>:

/**
 * @brief HX711  
 */
int LoadCell_IsSaturated(int32_t raw) {
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  return (raw == 8388607 || raw == -8388608);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a08      	ldr	r2, [pc, #32]	@ (8004720 <LoadCell_IsSaturated+0x2c>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d003      	beq.n	800470c <LoadCell_IsSaturated+0x18>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f513 0f00 	cmn.w	r3, #8388608	@ 0x800000
 800470a:	d101      	bne.n	8004710 <LoadCell_IsSaturated+0x1c>
 800470c:	2301      	movs	r3, #1
 800470e:	e000      	b.n	8004712 <LoadCell_IsSaturated+0x1e>
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
 800471e:	bf00      	nop
 8004720:	007fffff 	.word	0x007fffff

08004724 <LoadCell_Process>:

/**
 * @brief    ( )
 */
void LoadCell_Process(LoadCellContext_t *ctx) {
 8004724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004728:	b09c      	sub	sp, #112	@ 0x70
 800472a:	af04      	add	r7, sp, #16
 800472c:	6078      	str	r0, [r7, #4]
  // [CHECK DELAYED SEND]
  if (ctx->is_delayed_send_pending) {
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8004734:	2b00      	cmp	r3, #0
 8004736:	d02e      	beq.n	8004796 <LoadCell_Process+0x72>
    if (HAL_GetTick() >= ctx->delayed_send_timestamp) {
 8004738:	f001 f8e6 	bl	8005908 <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004742:	429a      	cmp	r2, r3
 8004744:	d327      	bcc.n	8004796 <LoadCell_Process+0x72>
      //   ->     
      float send_weight =
          (ctx->stable_weight > 0.0f) ? ctx->stable_weight : 0.0f;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800474c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004754:	dd02      	ble.n	800475c <LoadCell_Process+0x38>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800475a:	e001      	b.n	8004760 <LoadCell_Process+0x3c>
 800475c:	f04f 0300 	mov.w	r3, #0
      float send_weight =
 8004760:	653b      	str	r3, [r7, #80]	@ 0x50
      SendDataToServer(send_weight, ctx->delayed_event_id, ctx->bin_type);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f103 0279 	add.w	r2, r3, #121	@ 0x79
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800476c:	4619      	mov	r1, r3
 800476e:	4610      	mov	r0, r2
 8004770:	ed97 0a14 	vldr	s0, [r7, #80]	@ 0x50
 8004774:	f7ff fdae 	bl	80042d4 <SendDataToServer>
      printf(">>> [DELAYED SENT] Sent %.2f g (ID: %s)\r\n", send_weight,
 8004778:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800477a:	f7fb ff05 	bl	8000588 <__aeabi_f2d>
 800477e:	4602      	mov	r2, r0
 8004780:	460b      	mov	r3, r1
             ctx->delayed_event_id);
 8004782:	6879      	ldr	r1, [r7, #4]
 8004784:	3179      	adds	r1, #121	@ 0x79
      printf(">>> [DELAYED SENT] Sent %.2f g (ID: %s)\r\n", send_weight,
 8004786:	9100      	str	r1, [sp, #0]
 8004788:	48a3      	ldr	r0, [pc, #652]	@ (8004a18 <LoadCell_Process+0x2f4>)
 800478a:	f00b f92b 	bl	800f9e4 <iprintf>

      //  
      ctx->is_delayed_send_pending = 0;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    }
  }

  // 1. Raw   (Burst Sampling: 9  )
  int32_t raw_samples[9];
  for (int i = 0; i < 9; i++) {
 8004796:	2300      	movs	r3, #0
 8004798:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800479a:	e00d      	b.n	80047b8 <LoadCell_Process+0x94>
    raw_samples[i] = HX711_ReadRaw(&ctx->hx);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4618      	mov	r0, r3
 80047a0:	f7fe fbcd 	bl	8002f3e <HX711_ReadRaw>
 80047a4:	4602      	mov	r2, r0
 80047a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	3360      	adds	r3, #96	@ 0x60
 80047ac:	443b      	add	r3, r7
 80047ae:	f843 2c54 	str.w	r2, [r3, #-84]
  for (int i = 0; i < 9; i++) {
 80047b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047b4:	3301      	adds	r3, #1
 80047b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047ba:	2b08      	cmp	r3, #8
 80047bc:	ddee      	ble.n	800479c <LoadCell_Process+0x78>
  }

  // 2.  ( )
  for (int i = 0; i < 8; i++) {
 80047be:	2300      	movs	r3, #0
 80047c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80047c2:	e039      	b.n	8004838 <LoadCell_Process+0x114>
    for (int j = 0; j < 8 - i; j++) {
 80047c4:	2300      	movs	r3, #0
 80047c6:	657b      	str	r3, [r7, #84]	@ 0x54
 80047c8:	e02d      	b.n	8004826 <LoadCell_Process+0x102>
      if (raw_samples[j] > raw_samples[j + 1]) {
 80047ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	3360      	adds	r3, #96	@ 0x60
 80047d0:	443b      	add	r3, r7
 80047d2:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80047d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047d8:	3301      	adds	r3, #1
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	3360      	adds	r3, #96	@ 0x60
 80047de:	443b      	add	r3, r7
 80047e0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80047e4:	429a      	cmp	r2, r3
 80047e6:	dd1b      	ble.n	8004820 <LoadCell_Process+0xfc>
        int32_t temp = raw_samples[j];
 80047e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	3360      	adds	r3, #96	@ 0x60
 80047ee:	443b      	add	r3, r7
 80047f0:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80047f4:	633b      	str	r3, [r7, #48]	@ 0x30
        raw_samples[j] = raw_samples[j + 1];
 80047f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047f8:	3301      	adds	r3, #1
 80047fa:	009b      	lsls	r3, r3, #2
 80047fc:	3360      	adds	r3, #96	@ 0x60
 80047fe:	443b      	add	r3, r7
 8004800:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004804:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	3360      	adds	r3, #96	@ 0x60
 800480a:	443b      	add	r3, r7
 800480c:	f843 2c54 	str.w	r2, [r3, #-84]
        raw_samples[j + 1] = temp;
 8004810:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004812:	3301      	adds	r3, #1
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	3360      	adds	r3, #96	@ 0x60
 8004818:	443b      	add	r3, r7
 800481a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800481c:	f843 2c54 	str.w	r2, [r3, #-84]
    for (int j = 0; j < 8 - i; j++) {
 8004820:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004822:	3301      	adds	r3, #1
 8004824:	657b      	str	r3, [r7, #84]	@ 0x54
 8004826:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004828:	f1c3 0308 	rsb	r3, r3, #8
 800482c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800482e:	429a      	cmp	r2, r3
 8004830:	dbcb      	blt.n	80047ca <LoadCell_Process+0xa6>
  for (int i = 0; i < 8; i++) {
 8004832:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004834:	3301      	adds	r3, #1
 8004836:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004838:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800483a:	2b07      	cmp	r3, #7
 800483c:	ddc2      	ble.n	80047c4 <LoadCell_Process+0xa0>
      }
    }
  }
  int32_t raw = raw_samples[4]; //   (9  5)
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	64fb      	str	r3, [r7, #76]	@ 0x4c

  // 3.  
  if (LoadCell_IsSaturated(raw)) {
 8004842:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8004844:	f7ff ff56 	bl	80046f4 <LoadCell_IsSaturated>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	f040 8177 	bne.w	8004b3e <LoadCell_Process+0x41a>
    return; //   
  }

  // 3.   ()
  int32_t net = raw - ctx->hx.offset;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	64bb      	str	r3, [r7, #72]	@ 0x48
  float w = (ctx->hx.scale == 0.0f) ? 0.0f : (float)net / ctx->hx.scale;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	edd3 7a05 	vldr	s15, [r3, #20]
 8004860:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004868:	d00a      	beq.n	8004880 <LoadCell_Process+0x15c>
 800486a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800486c:	ee07 3a90 	vmov	s15, r3
 8004870:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	ed93 7a05 	vldr	s14, [r3, #20]
 800487a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800487e:	e001      	b.n	8004884 <LoadCell_Process+0x160>
 8004880:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8004a1c <LoadCell_Process+0x2f8>
 8004884:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

  // []  :      
  // 
  if (w < -100.0f || w > 10000.0f) {
 8004888:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800488c:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8004a20 <LoadCell_Process+0x2fc>
 8004890:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004898:	f100 8153 	bmi.w	8004b42 <LoadCell_Process+0x41e>
 800489c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80048a0:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8004a24 <LoadCell_Process+0x300>
 80048a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ac:	f300 8149 	bgt.w	8004b42 <LoadCell_Process+0x41e>
    return;
  }

  // 4.  (   )
  float w_filt = LoadCell_PushAvg(ctx, w);
 80048b0:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f7ff fec5 	bl	8004644 <LoadCell_PushAvg>
 80048ba:	ed87 0a10 	vstr	s0, [r7, #64]	@ 0x40

  // 5.  
  if (fabsf(w_filt - ctx->prev_weight) < STABLE_THRESHOLD) {
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80048c4:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80048c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048cc:	eef0 7ae7 	vabs.f32	s15, s15
 80048d0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80048d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048dc:	d505      	bpl.n	80048ea <LoadCell_Process+0x1c6>
    ctx->stable_cnt++;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e2:	1c5a      	adds	r2, r3, #1
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	655a      	str	r2, [r3, #84]	@ 0x54
 80048e8:	e002      	b.n	80048f0 <LoadCell_Process+0x1cc>
  } else {
    ctx->stable_cnt = 0;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  ctx->prev_weight = w_filt;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048f4:	651a      	str	r2, [r3, #80]	@ 0x50

  //    stable_weight 
  if (ctx->stable_cnt >= STABLE_COUNT) {
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	f340 809c 	ble.w	8004a38 <LoadCell_Process+0x314>
    // []  ""   (Rising Edge)
    if (!ctx->is_stable) {
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004904:	2b00      	cmp	r3, #0
 8004906:	f040 8083 	bne.w	8004a10 <LoadCell_Process+0x2ec>
      ctx->is_stable = 1;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2201      	movs	r2, #1
 800490e:	649a      	str	r2, [r3, #72]	@ 0x48
      ctx->stable_weight = w_filt;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004914:	64da      	str	r2, [r3, #76]	@ 0x4c

      //     
      if (ctx->current_event_id[0] != '\0') {
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800491c:	2b00      	cmp	r3, #0
 800491e:	d01b      	beq.n	8004958 <LoadCell_Process+0x234>
        ctx->stable_transition_count++;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8004926:	3301      	adds	r3, #1
 8004928:	b2da      	uxtb	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
        printf(">>> [STABLE TRANSITION #%d] %s: %.2f g\r\n",
               ctx->stable_transition_count, ctx->bin_type, ctx->stable_weight);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
        printf(">>> [STABLE TRANSITION #%d] %s: %.2f g\r\n",
 8004936:	461d      	mov	r5, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6edc      	ldr	r4, [r3, #108]	@ 0x6c
               ctx->stable_transition_count, ctx->bin_type, ctx->stable_weight);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
        printf(">>> [STABLE TRANSITION #%d] %s: %.2f g\r\n",
 8004940:	4618      	mov	r0, r3
 8004942:	f7fb fe21 	bl	8000588 <__aeabi_f2d>
 8004946:	4602      	mov	r2, r0
 8004948:	460b      	mov	r3, r1
 800494a:	e9cd 2300 	strd	r2, r3, [sp]
 800494e:	4622      	mov	r2, r4
 8004950:	4629      	mov	r1, r5
 8004952:	4835      	ldr	r0, [pc, #212]	@ (8004a28 <LoadCell_Process+0x304>)
 8004954:	f00b f846 	bl	800f9e4 <iprintf>
      }

      //   LoRa !
      float send_weight =
          (ctx->stable_weight > 0.0f) ? ctx->stable_weight : 0.0f;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800495e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004966:	dd02      	ble.n	800496e <LoadCell_Process+0x24a>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800496c:	e001      	b.n	8004972 <LoadCell_Process+0x24e>
 800496e:	f04f 0300 	mov.w	r3, #0
      float send_weight =
 8004972:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if (ctx->current_event_id[0] != '\0') {
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800497a:	2b00      	cmp	r3, #0
 800497c:	d037      	beq.n	80049ee <LoadCell_Process+0x2ca>
        //  : 100    (  )
        if (!ctx->event_weight_sent && ctx->stable_transition_count >= 100) {
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8004984:	2b00      	cmp	r3, #0
 8004986:	d15a      	bne.n	8004a3e <LoadCell_Process+0x31a>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800498e:	2b63      	cmp	r3, #99	@ 0x63
 8004990:	d955      	bls.n	8004a3e <LoadCell_Process+0x31a>
          // [DELAYED SEND] 20       
          strncpy(ctx->delayed_event_id, ctx->current_event_id,
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f103 0079 	add.w	r0, r3, #121	@ 0x79
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	3358      	adds	r3, #88	@ 0x58
 800499c:	220f      	movs	r2, #15
 800499e:	4619      	mov	r1, r3
 80049a0:	f00b f9c8 	bl	800fd34 <strncpy>
                  sizeof(ctx->delayed_event_id) - 1);
          ctx->delayed_event_id[sizeof(ctx->delayed_event_id) - 1] = '\0';
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

          ctx->delayed_send_timestamp = HAL_GetTick() + 20000; // 20 
 80049ac:	f000 ffac 	bl	8005908 <HAL_GetTick>
 80049b0:	4603      	mov	r3, r0
 80049b2:	f503 439c 	add.w	r3, r3, #19968	@ 0x4e00
 80049b6:	3320      	adds	r3, #32
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	6753      	str	r3, [r2, #116]	@ 0x74
          ctx->is_delayed_send_pending = 1;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          ctx->event_weight_sent = 1; //   
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
          printf(">>> [STABLE EVENT #%d] Scheduled send in 20s (current: %.2f "
                 "g, ID: %s)\r\n",
                 ctx->stable_transition_count, send_weight,
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
          printf(">>> [STABLE EVENT #%d] Scheduled send in 20s (current: %.2f "
 80049d2:	461c      	mov	r4, r3
 80049d4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80049d6:	f7fb fdd7 	bl	8000588 <__aeabi_f2d>
 80049da:	4602      	mov	r2, r0
 80049dc:	460b      	mov	r3, r1
                 ctx->delayed_event_id);
 80049de:	6879      	ldr	r1, [r7, #4]
 80049e0:	3179      	adds	r1, #121	@ 0x79
          printf(">>> [STABLE EVENT #%d] Scheduled send in 20s (current: %.2f "
 80049e2:	9100      	str	r1, [sp, #0]
 80049e4:	4621      	mov	r1, r4
 80049e6:	4811      	ldr	r0, [pc, #68]	@ (8004a2c <LoadCell_Process+0x308>)
 80049e8:	f00a fffc 	bl	800f9e4 <iprintf>
 80049ec:	e027      	b.n	8004a3e <LoadCell_Process+0x31a>
        }
      } else {
        //  LIVE   ( )
        SendDataToServer(send_weight, "LIVE", ctx->bin_type);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049f2:	4619      	mov	r1, r3
 80049f4:	480e      	ldr	r0, [pc, #56]	@ (8004a30 <LoadCell_Process+0x30c>)
 80049f6:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 80049fa:	f7ff fc6b 	bl	80042d4 <SendDataToServer>
        printf(">>> [STABLE LIVE] Sent %.2f kg\r\n", send_weight);
 80049fe:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004a00:	f7fb fdc2 	bl	8000588 <__aeabi_f2d>
 8004a04:	4602      	mov	r2, r0
 8004a06:	460b      	mov	r3, r1
 8004a08:	480a      	ldr	r0, [pc, #40]	@ (8004a34 <LoadCell_Process+0x310>)
 8004a0a:	f00a ffeb 	bl	800f9e4 <iprintf>
 8004a0e:	e016      	b.n	8004a3e <LoadCell_Process+0x31a>
      }
    } else {
      //      (  ,   )
      ctx->stable_weight = w_filt;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004a14:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004a16:	e012      	b.n	8004a3e <LoadCell_Process+0x31a>
 8004a18:	080123d0 	.word	0x080123d0
 8004a1c:	00000000 	.word	0x00000000
 8004a20:	c2c80000 	.word	0xc2c80000
 8004a24:	461c4000 	.word	0x461c4000
 8004a28:	080123fc 	.word	0x080123fc
 8004a2c:	08012428 	.word	0x08012428
 8004a30:	08012474 	.word	0x08012474
 8004a34:	0801247c 	.word	0x0801247c
    }
  } else {
    ctx->is_stable = 0;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  //  
  if (ctx->is_stable) {
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d01b      	beq.n	8004a7e <LoadCell_Process+0x35a>
    printf("#%d [STABLE] %s raw=%ld, weight=%.2f, stable_weight=%.2f\r\n",
 8004a46:	4b42      	ldr	r3, [pc, #264]	@ (8004b50 <LoadCell_Process+0x42c>)
 8004a48:	781b      	ldrb	r3, [r3, #0]
 8004a4a:	4698      	mov	r8, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6ede      	ldr	r6, [r3, #108]	@ 0x6c
 8004a50:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004a52:	f7fb fd99 	bl	8000588 <__aeabi_f2d>
 8004a56:	4604      	mov	r4, r0
 8004a58:	460d      	mov	r5, r1
           line_index, ctx->bin_type, (long)raw, w_filt, ctx->stable_weight);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    printf("#%d [STABLE] %s raw=%ld, weight=%.2f, stable_weight=%.2f\r\n",
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7fb fd92 	bl	8000588 <__aeabi_f2d>
 8004a64:	4602      	mov	r2, r0
 8004a66:	460b      	mov	r3, r1
 8004a68:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004a6c:	e9cd 4500 	strd	r4, r5, [sp]
 8004a70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a72:	4632      	mov	r2, r6
 8004a74:	4641      	mov	r1, r8
 8004a76:	4837      	ldr	r0, [pc, #220]	@ (8004b54 <LoadCell_Process+0x430>)
 8004a78:	f00a ffb4 	bl	800f9e4 <iprintf>
 8004a7c:	e016      	b.n	8004aac <LoadCell_Process+0x388>
  } else {
    printf("#%d [UNSTABLE-%d/%d] %s raw=%ld, weight=%.2f\r\n", line_index,
 8004a7e:	4b34      	ldr	r3, [pc, #208]	@ (8004b50 <LoadCell_Process+0x42c>)
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	461e      	mov	r6, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6d5d      	ldr	r5, [r3, #84]	@ 0x54
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6edc      	ldr	r4, [r3, #108]	@ 0x6c
 8004a8c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8004a8e:	f7fb fd7b 	bl	8000588 <__aeabi_f2d>
 8004a92:	4602      	mov	r2, r0
 8004a94:	460b      	mov	r3, r1
 8004a96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004a9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a9c:	9301      	str	r3, [sp, #4]
 8004a9e:	9400      	str	r4, [sp, #0]
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	462a      	mov	r2, r5
 8004aa4:	4631      	mov	r1, r6
 8004aa6:	482c      	ldr	r0, [pc, #176]	@ (8004b58 <LoadCell_Process+0x434>)
 8004aa8:	f00a ff9c 	bl	800f9e4 <iprintf>
           ctx->stable_cnt, STABLE_COUNT, ctx->bin_type, (long)raw, w_filt);
  }
  line_index++;
 8004aac:	4b28      	ldr	r3, [pc, #160]	@ (8004b50 <LoadCell_Process+0x42c>)
 8004aae:	781b      	ldrb	r3, [r3, #0]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	b2da      	uxtb	r2, r3
 8004ab4:	4b26      	ldr	r3, [pc, #152]	@ (8004b50 <LoadCell_Process+0x42c>)
 8004ab6:	701a      	strb	r2, [r3, #0]

  // ======= LIVE   =======
  //       (  )
  if (ctx->current_event_id[0] != '\0') {
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d141      	bne.n	8004b46 <LoadCell_Process+0x422>
    return;
  }

  uint32_t current_time = HAL_GetTick();
 8004ac2:	f000 ff21 	bl	8005908 <HAL_GetTick>
 8004ac6:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (current_time - ctx->last_live_send_time >= LIVE_SEND_INTERVAL_MS) {
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004acc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004ad4:	d338      	bcc.n	8004b48 <LoadCell_Process+0x424>
    //    ,   
    // (stable_weight) 
    float send_weight = (ctx->stable_weight > 0.0f) ? ctx->stable_weight : 0.0f;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8004adc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ae4:	dd02      	ble.n	8004aec <LoadCell_Process+0x3c8>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aea:	e001      	b.n	8004af0 <LoadCell_Process+0x3cc>
 8004aec:	f04f 0300 	mov.w	r3, #0
 8004af0:	637b      	str	r3, [r7, #52]	@ 0x34

    if (ctx->current_event_id[0] != '\0') {
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d014      	beq.n	8004b26 <LoadCell_Process+0x402>
      //    return   .  .
      if (!ctx->event_weight_sent) {
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d117      	bne.n	8004b36 <LoadCell_Process+0x412>
        SendDataToServer(send_weight, ctx->current_event_id, ctx->bin_type);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f103 0258 	add.w	r2, r3, #88	@ 0x58
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b10:	4619      	mov	r1, r3
 8004b12:	4610      	mov	r0, r2
 8004b14:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8004b18:	f7ff fbdc 	bl	80042d4 <SendDataToServer>
        ctx->event_weight_sent = 1;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8004b24:	e007      	b.n	8004b36 <LoadCell_Process+0x412>
      }
    } else {
      SendDataToServer(send_weight, "LIVE", ctx->bin_type);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	480b      	ldr	r0, [pc, #44]	@ (8004b5c <LoadCell_Process+0x438>)
 8004b2e:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8004b32:	f7ff fbcf 	bl	80042d4 <SendDataToServer>
    }
    ctx->last_live_send_time = current_time;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004b3a:	669a      	str	r2, [r3, #104]	@ 0x68
 8004b3c:	e004      	b.n	8004b48 <LoadCell_Process+0x424>
    return; //   
 8004b3e:	bf00      	nop
 8004b40:	e002      	b.n	8004b48 <LoadCell_Process+0x424>
    return;
 8004b42:	bf00      	nop
 8004b44:	e000      	b.n	8004b48 <LoadCell_Process+0x424>
    return;
 8004b46:	bf00      	nop
  }
}
 8004b48:	3760      	adds	r7, #96	@ 0x60
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b50:	20004085 	.word	0x20004085
 8004b54:	080124a0 	.word	0x080124a0
 8004b58:	080124dc 	.word	0x080124dc
 8004b5c:	08012474 	.word	0x08012474

08004b60 <__io_getchar>:
int __io_putchar(int ch) {
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
  return ch;
}

int __io_getchar(void) {
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
  uint8_t ch;
  HAL_UART_Receive(&huart2, &ch, 1, HAL_MAX_DELAY);
 8004b66:	1df9      	adds	r1, r7, #7
 8004b68:	f04f 33ff 	mov.w	r3, #4294967295
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	4804      	ldr	r0, [pc, #16]	@ (8004b80 <__io_getchar+0x20>)
 8004b70:	f004 fe55 	bl	800981e <HAL_UART_Receive>
  return ch;
 8004b74:	79fb      	ldrb	r3, [r7, #7]
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3708      	adds	r7, #8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	20000838 	.word	0x20000838

08004b84 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004b88:	b672      	cpsid	i
}
 8004b8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return
   * state */
  __disable_irq();
  while (1) {
 8004b8c:	bf00      	nop
 8004b8e:	e7fd      	b.n	8004b8c <Error_Handler+0x8>

08004b90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b082      	sub	sp, #8
 8004b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b96:	2300      	movs	r3, #0
 8004b98:	607b      	str	r3, [r7, #4]
 8004b9a:	4b10      	ldr	r3, [pc, #64]	@ (8004bdc <HAL_MspInit+0x4c>)
 8004b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b9e:	4a0f      	ldr	r2, [pc, #60]	@ (8004bdc <HAL_MspInit+0x4c>)
 8004ba0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004ba4:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8004bdc <HAL_MspInit+0x4c>)
 8004ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004baa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004bae:	607b      	str	r3, [r7, #4]
 8004bb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	603b      	str	r3, [r7, #0]
 8004bb6:	4b09      	ldr	r3, [pc, #36]	@ (8004bdc <HAL_MspInit+0x4c>)
 8004bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bba:	4a08      	ldr	r2, [pc, #32]	@ (8004bdc <HAL_MspInit+0x4c>)
 8004bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bc2:	4b06      	ldr	r3, [pc, #24]	@ (8004bdc <HAL_MspInit+0x4c>)
 8004bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bca:	603b      	str	r3, [r7, #0]
 8004bcc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004bce:	2007      	movs	r0, #7
 8004bd0:	f000 ff9a 	bl	8005b08 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004bd4:	bf00      	nop
 8004bd6:	3708      	adds	r7, #8
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	40023800 	.word	0x40023800

08004be0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b08a      	sub	sp, #40	@ 0x28
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004be8:	f107 0314 	add.w	r3, r7, #20
 8004bec:	2200      	movs	r2, #0
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	605a      	str	r2, [r3, #4]
 8004bf2:	609a      	str	r2, [r3, #8]
 8004bf4:	60da      	str	r2, [r3, #12]
 8004bf6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a19      	ldr	r2, [pc, #100]	@ (8004c64 <HAL_I2C_MspInit+0x84>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d12c      	bne.n	8004c5c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c02:	2300      	movs	r3, #0
 8004c04:	613b      	str	r3, [r7, #16]
 8004c06:	4b18      	ldr	r3, [pc, #96]	@ (8004c68 <HAL_I2C_MspInit+0x88>)
 8004c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c0a:	4a17      	ldr	r2, [pc, #92]	@ (8004c68 <HAL_I2C_MspInit+0x88>)
 8004c0c:	f043 0302 	orr.w	r3, r3, #2
 8004c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c12:	4b15      	ldr	r3, [pc, #84]	@ (8004c68 <HAL_I2C_MspInit+0x88>)
 8004c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	613b      	str	r3, [r7, #16]
 8004c1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004c1e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004c22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c24:	2312      	movs	r3, #18
 8004c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004c30:	2304      	movs	r3, #4
 8004c32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c34:	f107 0314 	add.w	r3, r7, #20
 8004c38:	4619      	mov	r1, r3
 8004c3a:	480c      	ldr	r0, [pc, #48]	@ (8004c6c <HAL_I2C_MspInit+0x8c>)
 8004c3c:	f000 ffa6 	bl	8005b8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004c40:	2300      	movs	r3, #0
 8004c42:	60fb      	str	r3, [r7, #12]
 8004c44:	4b08      	ldr	r3, [pc, #32]	@ (8004c68 <HAL_I2C_MspInit+0x88>)
 8004c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c48:	4a07      	ldr	r2, [pc, #28]	@ (8004c68 <HAL_I2C_MspInit+0x88>)
 8004c4a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c50:	4b05      	ldr	r3, [pc, #20]	@ (8004c68 <HAL_I2C_MspInit+0x88>)
 8004c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c58:	60fb      	str	r3, [r7, #12]
 8004c5a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004c5c:	bf00      	nop
 8004c5e:	3728      	adds	r7, #40	@ 0x28
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	40005400 	.word	0x40005400
 8004c68:	40023800 	.word	0x40023800
 8004c6c:	40020400 	.word	0x40020400

08004c70 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b08a      	sub	sp, #40	@ 0x28
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c78:	f107 0314 	add.w	r3, r7, #20
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	601a      	str	r2, [r3, #0]
 8004c80:	605a      	str	r2, [r3, #4]
 8004c82:	609a      	str	r2, [r3, #8]
 8004c84:	60da      	str	r2, [r3, #12]
 8004c86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a19      	ldr	r2, [pc, #100]	@ (8004cf4 <HAL_SPI_MspInit+0x84>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d12b      	bne.n	8004cea <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004c92:	2300      	movs	r3, #0
 8004c94:	613b      	str	r3, [r7, #16]
 8004c96:	4b18      	ldr	r3, [pc, #96]	@ (8004cf8 <HAL_SPI_MspInit+0x88>)
 8004c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c9a:	4a17      	ldr	r2, [pc, #92]	@ (8004cf8 <HAL_SPI_MspInit+0x88>)
 8004c9c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004ca0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004ca2:	4b15      	ldr	r3, [pc, #84]	@ (8004cf8 <HAL_SPI_MspInit+0x88>)
 8004ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ca6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004caa:	613b      	str	r3, [r7, #16]
 8004cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cae:	2300      	movs	r3, #0
 8004cb0:	60fb      	str	r3, [r7, #12]
 8004cb2:	4b11      	ldr	r3, [pc, #68]	@ (8004cf8 <HAL_SPI_MspInit+0x88>)
 8004cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb6:	4a10      	ldr	r2, [pc, #64]	@ (8004cf8 <HAL_SPI_MspInit+0x88>)
 8004cb8:	f043 0301 	orr.w	r3, r3, #1
 8004cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cbe:	4b0e      	ldr	r3, [pc, #56]	@ (8004cf8 <HAL_SPI_MspInit+0x88>)
 8004cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc2:	f003 0301 	and.w	r3, r3, #1
 8004cc6:	60fb      	str	r3, [r7, #12]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004cca:	23e0      	movs	r3, #224	@ 0xe0
 8004ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cce:	2302      	movs	r3, #2
 8004cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004cda:	2305      	movs	r3, #5
 8004cdc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cde:	f107 0314 	add.w	r3, r7, #20
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	4805      	ldr	r0, [pc, #20]	@ (8004cfc <HAL_SPI_MspInit+0x8c>)
 8004ce6:	f000 ff51 	bl	8005b8c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004cea:	bf00      	nop
 8004cec:	3728      	adds	r7, #40	@ 0x28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	40013000 	.word	0x40013000
 8004cf8:	40023800 	.word	0x40023800
 8004cfc:	40020000 	.word	0x40020000

08004d00 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b084      	sub	sp, #16
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d10:	d116      	bne.n	8004d40 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d12:	2300      	movs	r3, #0
 8004d14:	60fb      	str	r3, [r7, #12]
 8004d16:	4b1a      	ldr	r3, [pc, #104]	@ (8004d80 <HAL_TIM_Base_MspInit+0x80>)
 8004d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1a:	4a19      	ldr	r2, [pc, #100]	@ (8004d80 <HAL_TIM_Base_MspInit+0x80>)
 8004d1c:	f043 0301 	orr.w	r3, r3, #1
 8004d20:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d22:	4b17      	ldr	r3, [pc, #92]	@ (8004d80 <HAL_TIM_Base_MspInit+0x80>)
 8004d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d26:	f003 0301 	and.w	r3, r3, #1
 8004d2a:	60fb      	str	r3, [r7, #12]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004d2e:	2200      	movs	r2, #0
 8004d30:	2100      	movs	r1, #0
 8004d32:	201c      	movs	r0, #28
 8004d34:	f000 fef3 	bl	8005b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004d38:	201c      	movs	r0, #28
 8004d3a:	f000 ff0c 	bl	8005b56 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004d3e:	e01a      	b.n	8004d76 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a0f      	ldr	r2, [pc, #60]	@ (8004d84 <HAL_TIM_Base_MspInit+0x84>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d115      	bne.n	8004d76 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	60bb      	str	r3, [r7, #8]
 8004d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8004d80 <HAL_TIM_Base_MspInit+0x80>)
 8004d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d52:	4a0b      	ldr	r2, [pc, #44]	@ (8004d80 <HAL_TIM_Base_MspInit+0x80>)
 8004d54:	f043 0302 	orr.w	r3, r3, #2
 8004d58:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d5a:	4b09      	ldr	r3, [pc, #36]	@ (8004d80 <HAL_TIM_Base_MspInit+0x80>)
 8004d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5e:	f003 0302 	and.w	r3, r3, #2
 8004d62:	60bb      	str	r3, [r7, #8]
 8004d64:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004d66:	2200      	movs	r2, #0
 8004d68:	2100      	movs	r1, #0
 8004d6a:	201d      	movs	r0, #29
 8004d6c:	f000 fed7 	bl	8005b1e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004d70:	201d      	movs	r0, #29
 8004d72:	f000 fef0 	bl	8005b56 <HAL_NVIC_EnableIRQ>
}
 8004d76:	bf00      	nop
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	40023800 	.word	0x40023800
 8004d84:	40000400 	.word	0x40000400

08004d88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b088      	sub	sp, #32
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d90:	f107 030c 	add.w	r3, r7, #12
 8004d94:	2200      	movs	r2, #0
 8004d96:	601a      	str	r2, [r3, #0]
 8004d98:	605a      	str	r2, [r3, #4]
 8004d9a:	609a      	str	r2, [r3, #8]
 8004d9c:	60da      	str	r2, [r3, #12]
 8004d9e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004da8:	d11d      	bne.n	8004de6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004daa:	2300      	movs	r3, #0
 8004dac:	60bb      	str	r3, [r7, #8]
 8004dae:	4b10      	ldr	r3, [pc, #64]	@ (8004df0 <HAL_TIM_MspPostInit+0x68>)
 8004db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db2:	4a0f      	ldr	r2, [pc, #60]	@ (8004df0 <HAL_TIM_MspPostInit+0x68>)
 8004db4:	f043 0301 	orr.w	r3, r3, #1
 8004db8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dba:	4b0d      	ldr	r3, [pc, #52]	@ (8004df0 <HAL_TIM_MspPostInit+0x68>)
 8004dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dbe:	f003 0301 	and.w	r3, r3, #1
 8004dc2:	60bb      	str	r3, [r7, #8]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004dc6:	2302      	movs	r3, #2
 8004dc8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dca:	2302      	movs	r3, #2
 8004dcc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004dd6:	2301      	movs	r3, #1
 8004dd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dda:	f107 030c 	add.w	r3, r7, #12
 8004dde:	4619      	mov	r1, r3
 8004de0:	4804      	ldr	r0, [pc, #16]	@ (8004df4 <HAL_TIM_MspPostInit+0x6c>)
 8004de2:	f000 fed3 	bl	8005b8c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004de6:	bf00      	nop
 8004de8:	3720      	adds	r7, #32
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	40023800 	.word	0x40023800
 8004df4:	40020000 	.word	0x40020000

08004df8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b08a      	sub	sp, #40	@ 0x28
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e00:	f107 0314 	add.w	r3, r7, #20
 8004e04:	2200      	movs	r2, #0
 8004e06:	601a      	str	r2, [r3, #0]
 8004e08:	605a      	str	r2, [r3, #4]
 8004e0a:	609a      	str	r2, [r3, #8]
 8004e0c:	60da      	str	r2, [r3, #12]
 8004e0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a19      	ldr	r2, [pc, #100]	@ (8004e7c <HAL_UART_MspInit+0x84>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d12b      	bne.n	8004e72 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	613b      	str	r3, [r7, #16]
 8004e1e:	4b18      	ldr	r3, [pc, #96]	@ (8004e80 <HAL_UART_MspInit+0x88>)
 8004e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e22:	4a17      	ldr	r2, [pc, #92]	@ (8004e80 <HAL_UART_MspInit+0x88>)
 8004e24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e28:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e2a:	4b15      	ldr	r3, [pc, #84]	@ (8004e80 <HAL_UART_MspInit+0x88>)
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e32:	613b      	str	r3, [r7, #16]
 8004e34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e36:	2300      	movs	r3, #0
 8004e38:	60fb      	str	r3, [r7, #12]
 8004e3a:	4b11      	ldr	r3, [pc, #68]	@ (8004e80 <HAL_UART_MspInit+0x88>)
 8004e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e3e:	4a10      	ldr	r2, [pc, #64]	@ (8004e80 <HAL_UART_MspInit+0x88>)
 8004e40:	f043 0301 	orr.w	r3, r3, #1
 8004e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e46:	4b0e      	ldr	r3, [pc, #56]	@ (8004e80 <HAL_UART_MspInit+0x88>)
 8004e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	60fb      	str	r3, [r7, #12]
 8004e50:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004e52:	230c      	movs	r3, #12
 8004e54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e56:	2302      	movs	r3, #2
 8004e58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004e62:	2307      	movs	r3, #7
 8004e64:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e66:	f107 0314 	add.w	r3, r7, #20
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	4805      	ldr	r0, [pc, #20]	@ (8004e84 <HAL_UART_MspInit+0x8c>)
 8004e6e:	f000 fe8d 	bl	8005b8c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8004e72:	bf00      	nop
 8004e74:	3728      	adds	r7, #40	@ 0x28
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	40004400 	.word	0x40004400
 8004e80:	40023800 	.word	0x40023800
 8004e84:	40020000 	.word	0x40020000

08004e88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e8c:	bf00      	nop
 8004e8e:	e7fd      	b.n	8004e8c <NMI_Handler+0x4>

08004e90 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e94:	bf00      	nop
 8004e96:	e7fd      	b.n	8004e94 <HardFault_Handler+0x4>

08004e98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e9c:	bf00      	nop
 8004e9e:	e7fd      	b.n	8004e9c <MemManage_Handler+0x4>

08004ea0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ea4:	bf00      	nop
 8004ea6:	e7fd      	b.n	8004ea4 <BusFault_Handler+0x4>

08004ea8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004eac:	bf00      	nop
 8004eae:	e7fd      	b.n	8004eac <UsageFault_Handler+0x4>

08004eb0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004eb4:	bf00      	nop
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr

08004ebe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ec2:	bf00      	nop
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ed0:	bf00      	nop
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ede:	f000 fcff 	bl	80058e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  TimerIrqHandler();
 8004ee2:	f7fd ff13 	bl	8002d0c <TimerIrqHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8004ee6:	bf00      	nop
 8004ee8:	bd80      	pop	{r7, pc}

08004eea <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004eea:	b580      	push	{r7, lr}
 8004eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_DIO_1_Pin);
 8004eee:	2008      	movs	r0, #8
 8004ef0:	f001 f812 	bl	8005f18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8004ef4:	bf00      	nop
 8004ef6:	bd80      	pop	{r7, pc}

08004ef8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004efc:	4802      	ldr	r0, [pc, #8]	@ (8004f08 <TIM2_IRQHandler+0x10>)
 8004efe:	f003 fd61 	bl	80089c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004f02:	bf00      	nop
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	200007a8 	.word	0x200007a8

08004f0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004f10:	4802      	ldr	r0, [pc, #8]	@ (8004f1c <TIM3_IRQHandler+0x10>)
 8004f12:	f003 fd57 	bl	80089c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004f16:	bf00      	nop
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	200007f0 	.word	0x200007f0

08004f20 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_DIO_0_Pin);
 8004f24:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004f28:	f000 fff6 	bl	8005f18 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8004f2c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004f30:	f000 fff2 	bl	8005f18 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004f34:	bf00      	nop
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	af00      	add	r7, sp, #0
  return 1;
 8004f3c:	2301      	movs	r3, #1
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <_kill>:

int _kill(int pid, int sig)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004f52:	f00a ff5d 	bl	800fe10 <__errno>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2216      	movs	r2, #22
 8004f5a:	601a      	str	r2, [r3, #0]
  return -1;
 8004f5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3708      	adds	r7, #8
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}

08004f68 <_exit>:

void _exit (int status)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f70:	f04f 31ff 	mov.w	r1, #4294967295
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f7ff ffe7 	bl	8004f48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f7a:	bf00      	nop
 8004f7c:	e7fd      	b.n	8004f7a <_exit+0x12>

08004f7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b086      	sub	sp, #24
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	60f8      	str	r0, [r7, #12]
 8004f86:	60b9      	str	r1, [r7, #8]
 8004f88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	617b      	str	r3, [r7, #20]
 8004f8e:	e00a      	b.n	8004fa6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f90:	f7ff fde6 	bl	8004b60 <__io_getchar>
 8004f94:	4601      	mov	r1, r0
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	1c5a      	adds	r2, r3, #1
 8004f9a:	60ba      	str	r2, [r7, #8]
 8004f9c:	b2ca      	uxtb	r2, r1
 8004f9e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	617b      	str	r3, [r7, #20]
 8004fa6:	697a      	ldr	r2, [r7, #20]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	dbf0      	blt.n	8004f90 <_read+0x12>
  }

  return len;
 8004fae:	687b      	ldr	r3, [r7, #4]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3718      	adds	r7, #24
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004fc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004fe0:	605a      	str	r2, [r3, #4]
  return 0;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	370c      	adds	r7, #12
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr

08004ff0 <_isatty>:

int _isatty(int file)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b083      	sub	sp, #12
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004ff8:	2301      	movs	r3, #1
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	370c      	adds	r7, #12
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr

08005006 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005006:	b480      	push	{r7}
 8005008:	b085      	sub	sp, #20
 800500a:	af00      	add	r7, sp, #0
 800500c:	60f8      	str	r0, [r7, #12]
 800500e:	60b9      	str	r1, [r7, #8]
 8005010:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3714      	adds	r7, #20
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005028:	4a14      	ldr	r2, [pc, #80]	@ (800507c <_sbrk+0x5c>)
 800502a:	4b15      	ldr	r3, [pc, #84]	@ (8005080 <_sbrk+0x60>)
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005034:	4b13      	ldr	r3, [pc, #76]	@ (8005084 <_sbrk+0x64>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d102      	bne.n	8005042 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800503c:	4b11      	ldr	r3, [pc, #68]	@ (8005084 <_sbrk+0x64>)
 800503e:	4a12      	ldr	r2, [pc, #72]	@ (8005088 <_sbrk+0x68>)
 8005040:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005042:	4b10      	ldr	r3, [pc, #64]	@ (8005084 <_sbrk+0x64>)
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4413      	add	r3, r2
 800504a:	693a      	ldr	r2, [r7, #16]
 800504c:	429a      	cmp	r2, r3
 800504e:	d207      	bcs.n	8005060 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005050:	f00a fede 	bl	800fe10 <__errno>
 8005054:	4603      	mov	r3, r0
 8005056:	220c      	movs	r2, #12
 8005058:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800505a:	f04f 33ff 	mov.w	r3, #4294967295
 800505e:	e009      	b.n	8005074 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005060:	4b08      	ldr	r3, [pc, #32]	@ (8005084 <_sbrk+0x64>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005066:	4b07      	ldr	r3, [pc, #28]	@ (8005084 <_sbrk+0x64>)
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4413      	add	r3, r2
 800506e:	4a05      	ldr	r2, [pc, #20]	@ (8005084 <_sbrk+0x64>)
 8005070:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005072:	68fb      	ldr	r3, [r7, #12]
}
 8005074:	4618      	mov	r0, r3
 8005076:	3718      	adds	r7, #24
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	20020000 	.word	0x20020000
 8005080:	00000400 	.word	0x00000400
 8005084:	20004088 	.word	0x20004088
 8005088:	200041e0 	.word	0x200041e0

0800508c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800508c:	b480      	push	{r7}
 800508e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005090:	4b06      	ldr	r3, [pc, #24]	@ (80050ac <SystemInit+0x20>)
 8005092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005096:	4a05      	ldr	r2, [pc, #20]	@ (80050ac <SystemInit+0x20>)
 8005098:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800509c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80050a0:	bf00      	nop
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	e000ed00 	.word	0xe000ed00

080050b0 <Ultra_Init>:
static void DWT_Delay_us(uint32_t us);
static void US_Trigger10us(void);
static int  US_MeasureEcho_us(uint32_t *us_out);

void Ultra_Init(void)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	af00      	add	r7, sp, #0
    DWT_DelayInit();
 80050b4:	f000 f8d0 	bl	8005258 <DWT_DelayInit>
}
 80050b8:	bf00      	nop
 80050ba:	bd80      	pop	{r7, pc}

080050bc <US_Trigger10us>:

/* 10us  */
static void US_Trigger10us(void)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80050c0:	2200      	movs	r2, #0
 80050c2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80050c6:	480b      	ldr	r0, [pc, #44]	@ (80050f4 <US_Trigger10us+0x38>)
 80050c8:	f000 ff0c 	bl	8005ee4 <HAL_GPIO_WritePin>
    DWT_Delay_us(2);
 80050cc:	2002      	movs	r0, #2
 80050ce:	f000 f8dd 	bl	800528c <DWT_Delay_us>
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_SET);
 80050d2:	2201      	movs	r2, #1
 80050d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80050d8:	4806      	ldr	r0, [pc, #24]	@ (80050f4 <US_Trigger10us+0x38>)
 80050da:	f000 ff03 	bl	8005ee4 <HAL_GPIO_WritePin>
    DWT_Delay_us(10);
 80050de:	200a      	movs	r0, #10
 80050e0:	f000 f8d4 	bl	800528c <DWT_Delay_us>
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80050e4:	2200      	movs	r2, #0
 80050e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80050ea:	4802      	ldr	r0, [pc, #8]	@ (80050f4 <US_Trigger10us+0x38>)
 80050ec:	f000 fefa 	bl	8005ee4 <HAL_GPIO_WritePin>
}
 80050f0:	bf00      	nop
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	40020000 	.word	0x40020000

080050f8 <US_MeasureEcho_us>:

/* Echo   */
static int US_MeasureEcho_us(uint32_t *us_out)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b086      	sub	sp, #24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
    uint32_t timeout = HAL_GetTick() + 30;
 8005100:	f000 fc02 	bl	8005908 <HAL_GetTick>
 8005104:	4603      	mov	r3, r0
 8005106:	331e      	adds	r3, #30
 8005108:	617b      	str	r3, [r7, #20]
    while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_RESET)
 800510a:	e008      	b.n	800511e <US_MeasureEcho_us+0x26>
        if (HAL_GetTick() > timeout)
 800510c:	f000 fbfc 	bl	8005908 <HAL_GetTick>
 8005110:	4602      	mov	r2, r0
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	4293      	cmp	r3, r2
 8005116:	d202      	bcs.n	800511e <US_MeasureEcho_us+0x26>
        	return -1;
 8005118:	f04f 33ff 	mov.w	r3, #4294967295
 800511c:	e032      	b.n	8005184 <US_MeasureEcho_us+0x8c>
    while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_RESET)
 800511e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005122:	481a      	ldr	r0, [pc, #104]	@ (800518c <US_MeasureEcho_us+0x94>)
 8005124:	f000 fec6 	bl	8005eb4 <HAL_GPIO_ReadPin>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d0ee      	beq.n	800510c <US_MeasureEcho_us+0x14>

    uint32_t start = DWT->CYCCNT;
 800512e:	4b18      	ldr	r3, [pc, #96]	@ (8005190 <US_MeasureEcho_us+0x98>)
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	613b      	str	r3, [r7, #16]

    timeout = HAL_GetTick() + 50;
 8005134:	f000 fbe8 	bl	8005908 <HAL_GetTick>
 8005138:	4603      	mov	r3, r0
 800513a:	3332      	adds	r3, #50	@ 0x32
 800513c:	617b      	str	r3, [r7, #20]
    while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET)
 800513e:	e008      	b.n	8005152 <US_MeasureEcho_us+0x5a>
        if (HAL_GetTick() > timeout)
 8005140:	f000 fbe2 	bl	8005908 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	4293      	cmp	r3, r2
 800514a:	d202      	bcs.n	8005152 <US_MeasureEcho_us+0x5a>
        	return -1;
 800514c:	f04f 33ff 	mov.w	r3, #4294967295
 8005150:	e018      	b.n	8005184 <US_MeasureEcho_us+0x8c>
    while (HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET)
 8005152:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005156:	480d      	ldr	r0, [pc, #52]	@ (800518c <US_MeasureEcho_us+0x94>)
 8005158:	f000 feac 	bl	8005eb4 <HAL_GPIO_ReadPin>
 800515c:	4603      	mov	r3, r0
 800515e:	2b01      	cmp	r3, #1
 8005160:	d0ee      	beq.n	8005140 <US_MeasureEcho_us+0x48>

    uint32_t end = DWT->CYCCNT;
 8005162:	4b0b      	ldr	r3, [pc, #44]	@ (8005190 <US_MeasureEcho_us+0x98>)
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	60fb      	str	r3, [r7, #12]

    *us_out = (end - start) / (SystemCoreClock / 1000000U);
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	1ad2      	subs	r2, r2, r3
 800516e:	4b09      	ldr	r3, [pc, #36]	@ (8005194 <US_MeasureEcho_us+0x9c>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4909      	ldr	r1, [pc, #36]	@ (8005198 <US_MeasureEcho_us+0xa0>)
 8005174:	fba1 1303 	umull	r1, r3, r1, r3
 8005178:	0c9b      	lsrs	r3, r3, #18
 800517a:	fbb2 f2f3 	udiv	r2, r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	601a      	str	r2, [r3, #0]
    return 0;
 8005182:	2300      	movs	r3, #0
}
 8005184:	4618      	mov	r0, r3
 8005186:	3718      	adds	r7, #24
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	40020000 	.word	0x40020000
 8005190:	e0001000 	.word	0xe0001000
 8005194:	2000000c 	.word	0x2000000c
 8005198:	431bde83 	.word	0x431bde83

0800519c <Ultra_GetDistance_CM>:

/* cm   */
float Ultra_GetDistance_CM(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
    uint32_t echo_us = 0;
 80051a2:	2300      	movs	r3, #0
 80051a4:	603b      	str	r3, [r7, #0]
    US_Trigger10us();
 80051a6:	f7ff ff89 	bl	80050bc <US_Trigger10us>

    if(US_MeasureEcho_us(&echo_us) == 0)
 80051aa:	463b      	mov	r3, r7
 80051ac:	4618      	mov	r0, r3
 80051ae:	f7ff ffa3 	bl	80050f8 <US_MeasureEcho_us>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10c      	bne.n	80051d2 <Ultra_GetDistance_CM+0x36>
    {
        float dist_cm = echo_us / 58.0f;
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	ee07 3a90 	vmov	s15, r3
 80051be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80051c2:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80051e4 <Ultra_GetDistance_CM+0x48>
 80051c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80051ca:	edc7 7a01 	vstr	s15, [r7, #4]
        return dist_cm;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	e000      	b.n	80051d4 <Ultra_GetDistance_CM+0x38>
    }
    return -1;
 80051d2:	4b05      	ldr	r3, [pc, #20]	@ (80051e8 <Ultra_GetDistance_CM+0x4c>)
}
 80051d4:	ee07 3a90 	vmov	s15, r3
 80051d8:	eeb0 0a67 	vmov.f32	s0, s15
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	42680000 	.word	0x42680000
 80051e8:	bf800000 	.word	0xbf800000

080051ec <Ultra_CalibrateHeight>:

/*   (    ) */
float Ultra_CalibrateHeight(void)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b084      	sub	sp, #16
 80051f0:	af00      	add	r7, sp, #0
    float sum = 0;
 80051f2:	f04f 0300 	mov.w	r3, #0
 80051f6:	60fb      	str	r3, [r7, #12]
    for(int i=0; i<10; i++)
 80051f8:	2300      	movs	r3, #0
 80051fa:	60bb      	str	r3, [r7, #8]
 80051fc:	e01b      	b.n	8005236 <Ultra_CalibrateHeight+0x4a>
    {
        float d = Ultra_GetDistance_CM();
 80051fe:	f7ff ffcd 	bl	800519c <Ultra_GetDistance_CM>
 8005202:	ed87 0a01 	vstr	s0, [r7, #4]
        if(d <= 0) return -1;
 8005206:	edd7 7a01 	vldr	s15, [r7, #4]
 800520a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800520e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005212:	d802      	bhi.n	800521a <Ultra_CalibrateHeight+0x2e>
 8005214:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8005218:	e016      	b.n	8005248 <Ultra_CalibrateHeight+0x5c>
        sum += d;
 800521a:	ed97 7a03 	vldr	s14, [r7, #12]
 800521e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005222:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005226:	edc7 7a03 	vstr	s15, [r7, #12]
        HAL_Delay(100);
 800522a:	2064      	movs	r0, #100	@ 0x64
 800522c:	f000 fb78 	bl	8005920 <HAL_Delay>
    for(int i=0; i<10; i++)
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	3301      	adds	r3, #1
 8005234:	60bb      	str	r3, [r7, #8]
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	2b09      	cmp	r3, #9
 800523a:	dde0      	ble.n	80051fe <Ultra_CalibrateHeight+0x12>
    }
    return sum / 10.0f;
 800523c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005240:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8005244:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 8005248:	eef0 7a47 	vmov.f32	s15, s14
 800524c:	eeb0 0a67 	vmov.f32	s0, s15
 8005250:	3710      	adds	r7, #16
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
	...

08005258 <DWT_DelayInit>:

/* DWT Delay  */
static void DWT_DelayInit(void)
{
 8005258:	b480      	push	{r7}
 800525a:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800525c:	4b09      	ldr	r3, [pc, #36]	@ (8005284 <DWT_DelayInit+0x2c>)
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	4a08      	ldr	r2, [pc, #32]	@ (8005284 <DWT_DelayInit+0x2c>)
 8005262:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005266:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8005268:	4b07      	ldr	r3, [pc, #28]	@ (8005288 <DWT_DelayInit+0x30>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a06      	ldr	r2, [pc, #24]	@ (8005288 <DWT_DelayInit+0x30>)
 800526e:	f043 0301 	orr.w	r3, r3, #1
 8005272:	6013      	str	r3, [r2, #0]
    DWT->CYCCNT = 0;
 8005274:	4b04      	ldr	r3, [pc, #16]	@ (8005288 <DWT_DelayInit+0x30>)
 8005276:	2200      	movs	r2, #0
 8005278:	605a      	str	r2, [r3, #4]
}
 800527a:	bf00      	nop
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	e000edf0 	.word	0xe000edf0
 8005288:	e0001000 	.word	0xe0001000

0800528c <DWT_Delay_us>:

static void DWT_Delay_us(uint32_t us)
{
 800528c:	b480      	push	{r7}
 800528e:	b085      	sub	sp, #20
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8005294:	4b0e      	ldr	r3, [pc, #56]	@ (80052d0 <DWT_Delay_us+0x44>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = (SystemCoreClock / 1000000U) * us;
 800529a:	4b0e      	ldr	r3, [pc, #56]	@ (80052d4 <DWT_Delay_us+0x48>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a0e      	ldr	r2, [pc, #56]	@ (80052d8 <DWT_Delay_us+0x4c>)
 80052a0:	fba2 2303 	umull	r2, r3, r2, r3
 80052a4:	0c9a      	lsrs	r2, r3, #18
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	fb02 f303 	mul.w	r3, r2, r3
 80052ac:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks) { __NOP(); }
 80052ae:	e000      	b.n	80052b2 <DWT_Delay_us+0x26>
 80052b0:	bf00      	nop
 80052b2:	4b07      	ldr	r3, [pc, #28]	@ (80052d0 <DWT_Delay_us+0x44>)
 80052b4:	685a      	ldr	r2, [r3, #4]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	429a      	cmp	r2, r3
 80052be:	d8f7      	bhi.n	80052b0 <DWT_Delay_us+0x24>
}
 80052c0:	bf00      	nop
 80052c2:	bf00      	nop
 80052c4:	3714      	adds	r7, #20
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	e0001000 	.word	0xe0001000
 80052d4:	2000000c 	.word	0x2000000c
 80052d8:	431bde83 	.word	0x431bde83

080052dc <VL53L0X_WriteMulti>:

/**
 * I2C Write 
 */
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b08a      	sub	sp, #40	@ 0x28
 80052e0:	af02      	add	r7, sp, #8
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	607a      	str	r2, [r7, #4]
 80052e6:	603b      	str	r3, [r7, #0]
 80052e8:	460b      	mov	r3, r1
 80052ea:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80052ec:	2300      	movs	r3, #0
 80052ee:	77fb      	strb	r3, [r7, #31]
    HAL_StatusTypeDef hal_status;

    uint8_t *buffer = (uint8_t *)malloc(count + 1);
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	3301      	adds	r3, #1
 80052f4:	4618      	mov	r0, r3
 80052f6:	f009 fd33 	bl	800ed60 <malloc>
 80052fa:	4603      	mov	r3, r0
 80052fc:	61bb      	str	r3, [r7, #24]
    if (buffer == NULL) {
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d102      	bne.n	800530a <VL53L0X_WriteMulti+0x2e>
        return VL53L0X_ERROR_CONTROL_INTERFACE;
 8005304:	f06f 0313 	mvn.w	r3, #19
 8005308:	e023      	b.n	8005352 <VL53L0X_WriteMulti+0x76>
    }

    buffer[0] = index;
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	7afa      	ldrb	r2, [r7, #11]
 800530e:	701a      	strb	r2, [r3, #0]
    memcpy(&buffer[1], pdata, count);
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	3301      	adds	r3, #1
 8005314:	683a      	ldr	r2, [r7, #0]
 8005316:	6879      	ldr	r1, [r7, #4]
 8005318:	4618      	mov	r0, r3
 800531a:	f00a fdae 	bl	800fe7a <memcpy>

    hal_status = HAL_I2C_Master_Transmit(&hi2c1, Dev->I2cDevAddr, buffer, count + 1, VL53L0X_I2C_TIMEOUT);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8005324:	4619      	mov	r1, r3
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	b29b      	uxth	r3, r3
 800532a:	3301      	adds	r3, #1
 800532c:	b29b      	uxth	r3, r3
 800532e:	2264      	movs	r2, #100	@ 0x64
 8005330:	9200      	str	r2, [sp, #0]
 8005332:	69ba      	ldr	r2, [r7, #24]
 8005334:	4809      	ldr	r0, [pc, #36]	@ (800535c <VL53L0X_WriteMulti+0x80>)
 8005336:	f000 ff4b 	bl	80061d0 <HAL_I2C_Master_Transmit>
 800533a:	4603      	mov	r3, r0
 800533c:	75fb      	strb	r3, [r7, #23]

    free(buffer);
 800533e:	69b8      	ldr	r0, [r7, #24]
 8005340:	f009 fd16 	bl	800ed70 <free>

    if (hal_status != HAL_OK) {
 8005344:	7dfb      	ldrb	r3, [r7, #23]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <VL53L0X_WriteMulti+0x72>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800534a:	23ec      	movs	r3, #236	@ 0xec
 800534c:	77fb      	strb	r3, [r7, #31]
    }

    return Status;
 800534e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005352:	4618      	mov	r0, r3
 8005354:	3720      	adds	r7, #32
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	200006fc 	.word	0x200006fc

08005360 <VL53L0X_ReadMulti>:

/**
 * I2C Read 
 */
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b08a      	sub	sp, #40	@ 0x28
 8005364:	af04      	add	r7, sp, #16
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	607a      	str	r2, [r7, #4]
 800536a:	603b      	str	r3, [r7, #0]
 800536c:	460b      	mov	r3, r1
 800536e:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005370:	2300      	movs	r3, #0
 8005372:	75fb      	strb	r3, [r7, #23]
    HAL_StatusTypeDef hal_status;

    hal_status = HAL_I2C_Mem_Read(&hi2c1, Dev->I2cDevAddr, index, I2C_MEMADD_SIZE_8BIT, pdata, count, VL53L0X_I2C_TIMEOUT);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 800537a:	4618      	mov	r0, r3
 800537c:	7afb      	ldrb	r3, [r7, #11]
 800537e:	b29a      	uxth	r2, r3
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	b29b      	uxth	r3, r3
 8005384:	2164      	movs	r1, #100	@ 0x64
 8005386:	9102      	str	r1, [sp, #8]
 8005388:	9301      	str	r3, [sp, #4]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	9300      	str	r3, [sp, #0]
 800538e:	2301      	movs	r3, #1
 8005390:	4601      	mov	r1, r0
 8005392:	4808      	ldr	r0, [pc, #32]	@ (80053b4 <VL53L0X_ReadMulti+0x54>)
 8005394:	f001 f81a 	bl	80063cc <HAL_I2C_Mem_Read>
 8005398:	4603      	mov	r3, r0
 800539a:	75bb      	strb	r3, [r7, #22]

    if (hal_status != HAL_OK) {
 800539c:	7dbb      	ldrb	r3, [r7, #22]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d001      	beq.n	80053a6 <VL53L0X_ReadMulti+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80053a2:	23ec      	movs	r3, #236	@ 0xec
 80053a4:	75fb      	strb	r3, [r7, #23]
    }

    return Status;
 80053a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3718      	adds	r7, #24
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	200006fc 	.word	0x200006fc

080053b8 <VL53L0X_WrByte>:

/**
 *   Write
 */
VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b082      	sub	sp, #8
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
 80053c0:	460b      	mov	r3, r1
 80053c2:	70fb      	strb	r3, [r7, #3]
 80053c4:	4613      	mov	r3, r2
 80053c6:	70bb      	strb	r3, [r7, #2]
    return VL53L0X_WriteMulti(Dev, index, &data, 1);
 80053c8:	1cba      	adds	r2, r7, #2
 80053ca:	78f9      	ldrb	r1, [r7, #3]
 80053cc:	2301      	movs	r3, #1
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7ff ff84 	bl	80052dc <VL53L0X_WriteMulti>
 80053d4:	4603      	mov	r3, r0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3708      	adds	r7, #8
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}

080053de <VL53L0X_RdByte>:

/**
 *   Read
 */
VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data)
{
 80053de:	b580      	push	{r7, lr}
 80053e0:	b084      	sub	sp, #16
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	60f8      	str	r0, [r7, #12]
 80053e6:	460b      	mov	r3, r1
 80053e8:	607a      	str	r2, [r7, #4]
 80053ea:	72fb      	strb	r3, [r7, #11]
    return VL53L0X_ReadMulti(Dev, index, data, 1);
 80053ec:	7af9      	ldrb	r1, [r7, #11]
 80053ee:	2301      	movs	r3, #1
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f7ff ffb4 	bl	8005360 <VL53L0X_ReadMulti>
 80053f8:	4603      	mov	r3, r0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3710      	adds	r7, #16
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <VL53L0X_WrWord>:

/**
 * Word Write (16bit)
 */
VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data)
{
 8005402:	b580      	push	{r7, lr}
 8005404:	b084      	sub	sp, #16
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
 800540a:	460b      	mov	r3, r1
 800540c:	70fb      	strb	r3, [r7, #3]
 800540e:	4613      	mov	r3, r2
 8005410:	803b      	strh	r3, [r7, #0]
    uint8_t buffer[2];
    buffer[0] = (data >> 8) & 0xFF;
 8005412:	883b      	ldrh	r3, [r7, #0]
 8005414:	0a1b      	lsrs	r3, r3, #8
 8005416:	b29b      	uxth	r3, r3
 8005418:	b2db      	uxtb	r3, r3
 800541a:	733b      	strb	r3, [r7, #12]
    buffer[1] = data & 0xFF;
 800541c:	883b      	ldrh	r3, [r7, #0]
 800541e:	b2db      	uxtb	r3, r3
 8005420:	737b      	strb	r3, [r7, #13]
    return VL53L0X_WriteMulti(Dev, index, buffer, 2);
 8005422:	f107 020c 	add.w	r2, r7, #12
 8005426:	78f9      	ldrb	r1, [r7, #3]
 8005428:	2302      	movs	r3, #2
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f7ff ff56 	bl	80052dc <VL53L0X_WriteMulti>
 8005430:	4603      	mov	r3, r0
}
 8005432:	4618      	mov	r0, r3
 8005434:	3710      	adds	r7, #16
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}

0800543a <VL53L0X_RdWord>:

/**
 * Word Read (16bit)
 */
VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data)
{
 800543a:	b580      	push	{r7, lr}
 800543c:	b086      	sub	sp, #24
 800543e:	af00      	add	r7, sp, #0
 8005440:	60f8      	str	r0, [r7, #12]
 8005442:	460b      	mov	r3, r1
 8005444:	607a      	str	r2, [r7, #4]
 8005446:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[2];
    VL53L0X_Error Status = VL53L0X_ReadMulti(Dev, index, buffer, 2);
 8005448:	f107 0214 	add.w	r2, r7, #20
 800544c:	7af9      	ldrb	r1, [r7, #11]
 800544e:	2302      	movs	r3, #2
 8005450:	68f8      	ldr	r0, [r7, #12]
 8005452:	f7ff ff85 	bl	8005360 <VL53L0X_ReadMulti>
 8005456:	4603      	mov	r3, r0
 8005458:	75fb      	strb	r3, [r7, #23]
    *data = ((uint16_t)buffer[0] << 8) | buffer[1];
 800545a:	7d3b      	ldrb	r3, [r7, #20]
 800545c:	b21b      	sxth	r3, r3
 800545e:	021b      	lsls	r3, r3, #8
 8005460:	b21a      	sxth	r2, r3
 8005462:	7d7b      	ldrb	r3, [r7, #21]
 8005464:	b21b      	sxth	r3, r3
 8005466:	4313      	orrs	r3, r2
 8005468:	b21b      	sxth	r3, r3
 800546a:	b29a      	uxth	r2, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	801a      	strh	r2, [r3, #0]
    return Status;
 8005470:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005474:	4618      	mov	r0, r3
 8005476:	3718      	adds	r7, #24
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <VL53L0X_RdDWord>:

/**
 * DWord Read (32bit)
 */
VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	460b      	mov	r3, r1
 8005486:	607a      	str	r2, [r7, #4]
 8005488:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[4];
    VL53L0X_Error Status = VL53L0X_ReadMulti(Dev, index, buffer, 4);
 800548a:	f107 0210 	add.w	r2, r7, #16
 800548e:	7af9      	ldrb	r1, [r7, #11]
 8005490:	2304      	movs	r3, #4
 8005492:	68f8      	ldr	r0, [r7, #12]
 8005494:	f7ff ff64 	bl	8005360 <VL53L0X_ReadMulti>
 8005498:	4603      	mov	r3, r0
 800549a:	75fb      	strb	r3, [r7, #23]
    *data = ((uint32_t)buffer[0] << 24) | ((uint32_t)buffer[1] << 16) |
 800549c:	7c3b      	ldrb	r3, [r7, #16]
 800549e:	061a      	lsls	r2, r3, #24
 80054a0:	7c7b      	ldrb	r3, [r7, #17]
 80054a2:	041b      	lsls	r3, r3, #16
 80054a4:	431a      	orrs	r2, r3
            ((uint32_t)buffer[2] << 8) | buffer[3];
 80054a6:	7cbb      	ldrb	r3, [r7, #18]
 80054a8:	021b      	lsls	r3, r3, #8
    *data = ((uint32_t)buffer[0] << 24) | ((uint32_t)buffer[1] << 16) |
 80054aa:	4313      	orrs	r3, r2
            ((uint32_t)buffer[2] << 8) | buffer[3];
 80054ac:	7cfa      	ldrb	r2, [r7, #19]
 80054ae:	431a      	orrs	r2, r3
    *data = ((uint32_t)buffer[0] << 24) | ((uint32_t)buffer[1] << 16) |
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	601a      	str	r2, [r3, #0]
    return Status;
 80054b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3718      	adds	r7, #24
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}

080054c0 <VL53L0X_PollingDelay>:

/**
 *  
 */
VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b082      	sub	sp, #8
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
    HAL_Delay(1);
 80054c8:	2001      	movs	r0, #1
 80054ca:	f000 fa29 	bl	8005920 <HAL_Delay>
    return VL53L0X_ERROR_NONE;
 80054ce:	2300      	movs	r3, #0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3708      	adds	r7, #8
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <VL53L0X_UpdateByte>:

/**
 * UpdateByte -   
 */
VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	4608      	mov	r0, r1
 80054e2:	4611      	mov	r1, r2
 80054e4:	461a      	mov	r2, r3
 80054e6:	4603      	mov	r3, r0
 80054e8:	70fb      	strb	r3, [r7, #3]
 80054ea:	460b      	mov	r3, r1
 80054ec:	70bb      	strb	r3, [r7, #2]
 80054ee:	4613      	mov	r3, r2
 80054f0:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80054f2:	2300      	movs	r3, #0
 80054f4:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 80054f6:	f107 020e 	add.w	r2, r7, #14
 80054fa:	78fb      	ldrb	r3, [r7, #3]
 80054fc:	4619      	mov	r1, r3
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f7ff ff6d 	bl	80053de <VL53L0X_RdByte>
 8005504:	4603      	mov	r3, r0
 8005506:	73fb      	strb	r3, [r7, #15]
    if (Status != VL53L0X_ERROR_NONE) {
 8005508:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d002      	beq.n	8005516 <VL53L0X_UpdateByte+0x3e>
        return Status;
 8005510:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005514:	e011      	b.n	800553a <VL53L0X_UpdateByte+0x62>
    }

    data = (data & AndData) | OrData;
 8005516:	7bba      	ldrb	r2, [r7, #14]
 8005518:	78bb      	ldrb	r3, [r7, #2]
 800551a:	4013      	ands	r3, r2
 800551c:	b2da      	uxtb	r2, r3
 800551e:	787b      	ldrb	r3, [r7, #1]
 8005520:	4313      	orrs	r3, r2
 8005522:	b2db      	uxtb	r3, r3
 8005524:	73bb      	strb	r3, [r7, #14]

    Status = VL53L0X_WrByte(Dev, index, data);
 8005526:	7bba      	ldrb	r2, [r7, #14]
 8005528:	78fb      	ldrb	r3, [r7, #3]
 800552a:	4619      	mov	r1, r3
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f7ff ff43 	bl	80053b8 <VL53L0X_WrByte>
 8005532:	4603      	mov	r3, r0
 8005534:	73fb      	strb	r3, [r7, #15]

    return Status;
 8005536:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800553a:	4618      	mov	r0, r3
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}

08005542 <VL53L0X_Calibration>:

/**
 * VL53L0X 
 */
static VL53L0X_Error VL53L0X_Calibration(VL53L0X_Dev_t *pDevice)
{
 8005542:	b580      	push	{r7, lr}
 8005544:	b086      	sub	sp, #24
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800554a:	2300      	movs	r3, #0
 800554c:	75fb      	strb	r3, [r7, #23]
    uint8_t VhvSettings;
    uint8_t PhaseCal;
    uint32_t refSpadCount;
    uint8_t isApertureSpads;

    Status = VL53L0X_StaticInit(pDevice);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f004 feb6 	bl	800a2c0 <VL53L0X_StaticInit>
 8005554:	4603      	mov	r3, r0
 8005556:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) {
 8005558:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d002      	beq.n	8005566 <VL53L0X_Calibration+0x24>
        return Status;
 8005560:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005564:	e023      	b.n	80055ae <VL53L0X_Calibration+0x6c>
    }

    Status = VL53L0X_PerformRefCalibration(pDevice, &VhvSettings, &PhaseCal);
 8005566:	f107 0215 	add.w	r2, r7, #21
 800556a:	f107 0316 	add.w	r3, r7, #22
 800556e:	4619      	mov	r1, r3
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f005 fd35 	bl	800afe0 <VL53L0X_PerformRefCalibration>
 8005576:	4603      	mov	r3, r0
 8005578:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) {
 800557a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d002      	beq.n	8005588 <VL53L0X_Calibration+0x46>
        return Status;
 8005582:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005586:	e012      	b.n	80055ae <VL53L0X_Calibration+0x6c>
    }

    Status = VL53L0X_PerformRefSpadManagement(pDevice, &refSpadCount, &isApertureSpads);
 8005588:	f107 020f 	add.w	r2, r7, #15
 800558c:	f107 0310 	add.w	r3, r7, #16
 8005590:	4619      	mov	r1, r3
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f006 f9a6 	bl	800b8e4 <VL53L0X_PerformRefSpadManagement>
 8005598:	4603      	mov	r3, r0
 800559a:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) {
 800559c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d002      	beq.n	80055aa <VL53L0X_Calibration+0x68>
        return Status;
 80055a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80055a8:	e001      	b.n	80055ae <VL53L0X_Calibration+0x6c>
    }

    return Status;
 80055aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3718      	adds	r7, #24
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
	...

080055b8 <VL53L0X_SetMode>:

/**
 *   
 */
VL53L0X_Error VL53L0X_SetMode(VL53L0X_Dev_t *pDevice, uint8_t mode)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b086      	sub	sp, #24
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	460b      	mov	r3, r1
 80055c2:	70fb      	strb	r3, [r7, #3]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80055c4:	2300      	movs	r3, #0
 80055c6:	75fb      	strb	r3, [r7, #23]
    uint8_t VhvSettings;
    uint8_t PhaseCal;

    if (mode > MODE_HIGH_SPEED) {
 80055c8:	78fb      	ldrb	r3, [r7, #3]
 80055ca:	2b03      	cmp	r3, #3
 80055cc:	d901      	bls.n	80055d2 <VL53L0X_SetMode+0x1a>
        mode = MODE_DEFAULT;
 80055ce:	2300      	movs	r3, #0
 80055d0:	70fb      	strb	r3, [r7, #3]
    }

    const ModeConfig_t *config = &ModeConfigs[mode];
 80055d2:	78fb      	ldrb	r3, [r7, #3]
 80055d4:	011b      	lsls	r3, r3, #4
 80055d6:	4a53      	ldr	r2, [pc, #332]	@ (8005724 <VL53L0X_SetMode+0x16c>)
 80055d8:	4413      	add	r3, r2
 80055da:	613b      	str	r3, [r7, #16]

    Status = VL53L0X_StaticInit(pDevice);
 80055dc:	6878      	ldr	r0, [r7, #4]
 80055de:	f004 fe6f 	bl	800a2c0 <VL53L0X_StaticInit>
 80055e2:	4603      	mov	r3, r0
 80055e4:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 80055e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d002      	beq.n	80055f4 <VL53L0X_SetMode+0x3c>
 80055ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80055f2:	e092      	b.n	800571a <VL53L0X_SetMode+0x162>

    Status = VL53L0X_PerformRefCalibration(pDevice, &VhvSettings, &PhaseCal);
 80055f4:	f107 020e 	add.w	r2, r7, #14
 80055f8:	f107 030f 	add.w	r3, r7, #15
 80055fc:	4619      	mov	r1, r3
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f005 fcee 	bl	800afe0 <VL53L0X_PerformRefCalibration>
 8005604:	4603      	mov	r3, r0
 8005606:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8005608:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d002      	beq.n	8005616 <VL53L0X_SetMode+0x5e>
 8005610:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005614:	e081      	b.n	800571a <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 8005616:	2002      	movs	r0, #2
 8005618:	f000 f982 	bl	8005920 <HAL_Delay>

    Status = VL53L0X_SetLimitCheckEnable(pDevice, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 0);
 800561c:	2200      	movs	r2, #0
 800561e:	2100      	movs	r1, #0
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f005 fad7 	bl	800abd4 <VL53L0X_SetLimitCheckEnable>
 8005626:	4603      	mov	r3, r0
 8005628:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 800562a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d002      	beq.n	8005638 <VL53L0X_SetMode+0x80>
 8005632:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005636:	e070      	b.n	800571a <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 8005638:	2002      	movs	r0, #2
 800563a:	f000 f971 	bl	8005920 <HAL_Delay>

    Status = VL53L0X_SetLimitCheckEnable(pDevice, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 800563e:	2201      	movs	r2, #1
 8005640:	2101      	movs	r1, #1
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f005 fac6 	bl	800abd4 <VL53L0X_SetLimitCheckEnable>
 8005648:	4603      	mov	r3, r0
 800564a:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 800564c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d002      	beq.n	800565a <VL53L0X_SetMode+0xa2>
 8005654:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005658:	e05f      	b.n	800571a <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 800565a:	2002      	movs	r0, #2
 800565c:	f000 f960 	bl	8005920 <HAL_Delay>

    Status = VL53L0X_SetLimitCheckValue(pDevice, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, config->SigmaLimit);
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	461a      	mov	r2, r3
 8005666:	2100      	movs	r1, #0
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f005 fb63 	bl	800ad34 <VL53L0X_SetLimitCheckValue>
 800566e:	4603      	mov	r3, r0
 8005670:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8005672:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d002      	beq.n	8005680 <VL53L0X_SetMode+0xc8>
 800567a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800567e:	e04c      	b.n	800571a <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 8005680:	2002      	movs	r0, #2
 8005682:	f000 f94d 	bl	8005920 <HAL_Delay>

    Status = VL53L0X_SetLimitCheckValue(pDevice, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, config->SignalLimit);
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	461a      	mov	r2, r3
 800568c:	2101      	movs	r1, #1
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f005 fb50 	bl	800ad34 <VL53L0X_SetLimitCheckValue>
 8005694:	4603      	mov	r3, r0
 8005696:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8005698:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d002      	beq.n	80056a6 <VL53L0X_SetMode+0xee>
 80056a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80056a4:	e039      	b.n	800571a <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 80056a6:	2002      	movs	r0, #2
 80056a8:	f000 f93a 	bl	8005920 <HAL_Delay>

    Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDevice, config->TimingBudget);
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	4619      	mov	r1, r3
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f005 f872 	bl	800a79c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 80056b8:	4603      	mov	r3, r0
 80056ba:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 80056bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d002      	beq.n	80056ca <VL53L0X_SetMode+0x112>
 80056c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80056c8:	e027      	b.n	800571a <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 80056ca:	2002      	movs	r0, #2
 80056cc:	f000 f928 	bl	8005920 <HAL_Delay>

    Status = VL53L0X_SetVcselPulsePeriod(pDevice, VL53L0X_VCSEL_PERIOD_PRE_RANGE, config->PreRangeVcselPeriod);
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	7b1b      	ldrb	r3, [r3, #12]
 80056d4:	461a      	mov	r2, r3
 80056d6:	2100      	movs	r1, #0
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f005 f885 	bl	800a7e8 <VL53L0X_SetVcselPulsePeriod>
 80056de:	4603      	mov	r3, r0
 80056e0:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 80056e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d002      	beq.n	80056f0 <VL53L0X_SetMode+0x138>
 80056ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80056ee:	e014      	b.n	800571a <VL53L0X_SetMode+0x162>
    HAL_Delay(2);
 80056f0:	2002      	movs	r0, #2
 80056f2:	f000 f915 	bl	8005920 <HAL_Delay>

    Status = VL53L0X_SetVcselPulsePeriod(pDevice, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, config->FinalRangeVcselPeriod);
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	7b5b      	ldrb	r3, [r3, #13]
 80056fa:	461a      	mov	r2, r3
 80056fc:	2101      	movs	r1, #1
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f005 f872 	bl	800a7e8 <VL53L0X_SetVcselPulsePeriod>
 8005704:	4603      	mov	r3, r0
 8005706:	75fb      	strb	r3, [r7, #23]
    if (Status != VL53L0X_ERROR_NONE) return Status;
 8005708:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d002      	beq.n	8005716 <VL53L0X_SetMode+0x15e>
 8005710:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005714:	e001      	b.n	800571a <VL53L0X_SetMode+0x162>

    return Status;
 8005716:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800571a:	4618      	mov	r0, r3
 800571c:	3718      	adds	r7, #24
 800571e:	46bd      	mov	sp, r7
 8005720:	bd80      	pop	{r7, pc}
 8005722:	bf00      	nop
 8005724:	08012b18 	.word	0x08012b18

08005728 <VL53L0X_DeviceInit>:

/**
 * VL53L0X 
 */
VL53L0X_Error VL53L0X_DeviceInit(VL53L0X_Dev_t *pDevice, uint8_t mode)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	70fb      	strb	r3, [r7, #3]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005734:	2300      	movs	r3, #0
 8005736:	73fb      	strb	r3, [r7, #15]

    //   
    pDevice->I2cDevAddr = 0x52;        //  I2C 
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2252      	movs	r2, #82	@ 0x52
 800573c:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
    pDevice->comms_type = 1;           // I2C 
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 215d 	strb.w	r2, [r3, #349]	@ 0x15d
    pDevice->comms_speed_khz = 100;    // 400kHz
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2264      	movs	r2, #100	@ 0x64
 800574c:	f8a3 215e 	strh.w	r2, [r3, #350]	@ 0x15e

    //  
    Status = VL53L0X_DataInit(pDevice);
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f004 fc51 	bl	8009ff8 <VL53L0X_DataInit>
 8005756:	4603      	mov	r3, r0
 8005758:	73fb      	strb	r3, [r7, #15]
    if (Status != VL53L0X_ERROR_NONE) {
 800575a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d002      	beq.n	8005768 <VL53L0X_DeviceInit+0x40>
        return Status;
 8005762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005766:	e01b      	b.n	80057a0 <VL53L0X_DeviceInit+0x78>
    }

    // 
    Status = VL53L0X_Calibration(pDevice);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f7ff feea 	bl	8005542 <VL53L0X_Calibration>
 800576e:	4603      	mov	r3, r0
 8005770:	73fb      	strb	r3, [r7, #15]
    if (Status != VL53L0X_ERROR_NONE) {
 8005772:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d002      	beq.n	8005780 <VL53L0X_DeviceInit+0x58>
        return Status;
 800577a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800577e:	e00f      	b.n	80057a0 <VL53L0X_DeviceInit+0x78>
    }

    //   
    Status = VL53L0X_SetMode(pDevice, mode);
 8005780:	78fb      	ldrb	r3, [r7, #3]
 8005782:	4619      	mov	r1, r3
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f7ff ff17 	bl	80055b8 <VL53L0X_SetMode>
 800578a:	4603      	mov	r3, r0
 800578c:	73fb      	strb	r3, [r7, #15]
    if (Status != VL53L0X_ERROR_NONE) {
 800578e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d002      	beq.n	800579c <VL53L0X_DeviceInit+0x74>
        return Status;
 8005796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800579a:	e001      	b.n	80057a0 <VL53L0X_DeviceInit+0x78>
    }

    return Status;
 800579c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3710      	adds	r7, #16
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <VL53L0X_SingleMeasurement>:

/**
 *   
 */
VL53L0X_Error VL53L0X_SingleMeasurement(VL53L0X_Dev_t *pDevice, VL53L0X_RangingMeasurementData_t *pData)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80057b2:	2300      	movs	r3, #0
 80057b4:	73fb      	strb	r3, [r7, #15]

    Status = VL53L0X_PerformSingleRangingMeasurement(pDevice, pData);
 80057b6:	6839      	ldr	r1, [r7, #0]
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f005 feab 	bl	800b514 <VL53L0X_PerformSingleRangingMeasurement>
 80057be:	4603      	mov	r3, r0
 80057c0:	73fb      	strb	r3, [r7, #15]
    if (Status != VL53L0X_ERROR_NONE) {
 80057c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d002      	beq.n	80057d0 <VL53L0X_SingleMeasurement+0x28>
        return Status;
 80057ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057ce:	e007      	b.n	80057e0 <VL53L0X_SingleMeasurement+0x38>
    }

    Status = VL53L0X_ClearInterruptMask(pDevice, 0);
 80057d0:	2100      	movs	r1, #0
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f006 f824 	bl	800b820 <VL53L0X_ClearInterruptMask>
 80057d8:	4603      	mov	r3, r0
 80057da:	73fb      	strb	r3, [r7, #15]

    return Status;
 80057dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80057e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005820 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80057ec:	f7ff fc4e 	bl	800508c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80057f0:	480c      	ldr	r0, [pc, #48]	@ (8005824 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80057f2:	490d      	ldr	r1, [pc, #52]	@ (8005828 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80057f4:	4a0d      	ldr	r2, [pc, #52]	@ (800582c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80057f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80057f8:	e002      	b.n	8005800 <LoopCopyDataInit>

080057fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80057fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80057fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80057fe:	3304      	adds	r3, #4

08005800 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005800:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005802:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005804:	d3f9      	bcc.n	80057fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005806:	4a0a      	ldr	r2, [pc, #40]	@ (8005830 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005808:	4c0a      	ldr	r4, [pc, #40]	@ (8005834 <LoopFillZerobss+0x22>)
  movs r3, #0
 800580a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800580c:	e001      	b.n	8005812 <LoopFillZerobss>

0800580e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800580e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005810:	3204      	adds	r2, #4

08005812 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005812:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005814:	d3fb      	bcc.n	800580e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8005816:	f00a fb01 	bl	800fe1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800581a:	f7fd fd59 	bl	80032d0 <main>
  bx  lr    
 800581e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005820:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005824:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005828:	2000049c 	.word	0x2000049c
  ldr r2, =_sidata
 800582c:	08012f34 	.word	0x08012f34
  ldr r2, =_sbss
 8005830:	2000049c 	.word	0x2000049c
  ldr r4, =_ebss
 8005834:	200041dc 	.word	0x200041dc

08005838 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005838:	e7fe      	b.n	8005838 <ADC_IRQHandler>
	...

0800583c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005840:	4b0e      	ldr	r3, [pc, #56]	@ (800587c <HAL_Init+0x40>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a0d      	ldr	r2, [pc, #52]	@ (800587c <HAL_Init+0x40>)
 8005846:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800584a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800584c:	4b0b      	ldr	r3, [pc, #44]	@ (800587c <HAL_Init+0x40>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a0a      	ldr	r2, [pc, #40]	@ (800587c <HAL_Init+0x40>)
 8005852:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005856:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005858:	4b08      	ldr	r3, [pc, #32]	@ (800587c <HAL_Init+0x40>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a07      	ldr	r2, [pc, #28]	@ (800587c <HAL_Init+0x40>)
 800585e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005862:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005864:	2003      	movs	r0, #3
 8005866:	f000 f94f 	bl	8005b08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800586a:	2000      	movs	r0, #0
 800586c:	f000 f808 	bl	8005880 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005870:	f7ff f98e 	bl	8004b90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005874:	2300      	movs	r3, #0
}
 8005876:	4618      	mov	r0, r3
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	40023c00 	.word	0x40023c00

08005880 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b082      	sub	sp, #8
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005888:	4b12      	ldr	r3, [pc, #72]	@ (80058d4 <HAL_InitTick+0x54>)
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	4b12      	ldr	r3, [pc, #72]	@ (80058d8 <HAL_InitTick+0x58>)
 800588e:	781b      	ldrb	r3, [r3, #0]
 8005890:	4619      	mov	r1, r3
 8005892:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005896:	fbb3 f3f1 	udiv	r3, r3, r1
 800589a:	fbb2 f3f3 	udiv	r3, r2, r3
 800589e:	4618      	mov	r0, r3
 80058a0:	f000 f967 	bl	8005b72 <HAL_SYSTICK_Config>
 80058a4:	4603      	mov	r3, r0
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d001      	beq.n	80058ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	e00e      	b.n	80058cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2b0f      	cmp	r3, #15
 80058b2:	d80a      	bhi.n	80058ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80058b4:	2200      	movs	r2, #0
 80058b6:	6879      	ldr	r1, [r7, #4]
 80058b8:	f04f 30ff 	mov.w	r0, #4294967295
 80058bc:	f000 f92f 	bl	8005b1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80058c0:	4a06      	ldr	r2, [pc, #24]	@ (80058dc <HAL_InitTick+0x5c>)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
 80058c8:	e000      	b.n	80058cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3708      	adds	r7, #8
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	2000000c 	.word	0x2000000c
 80058d8:	20000014 	.word	0x20000014
 80058dc:	20000010 	.word	0x20000010

080058e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80058e0:	b480      	push	{r7}
 80058e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80058e4:	4b06      	ldr	r3, [pc, #24]	@ (8005900 <HAL_IncTick+0x20>)
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	461a      	mov	r2, r3
 80058ea:	4b06      	ldr	r3, [pc, #24]	@ (8005904 <HAL_IncTick+0x24>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4413      	add	r3, r2
 80058f0:	4a04      	ldr	r2, [pc, #16]	@ (8005904 <HAL_IncTick+0x24>)
 80058f2:	6013      	str	r3, [r2, #0]
}
 80058f4:	bf00      	nop
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	20000014 	.word	0x20000014
 8005904:	2000408c 	.word	0x2000408c

08005908 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005908:	b480      	push	{r7}
 800590a:	af00      	add	r7, sp, #0
  return uwTick;
 800590c:	4b03      	ldr	r3, [pc, #12]	@ (800591c <HAL_GetTick+0x14>)
 800590e:	681b      	ldr	r3, [r3, #0]
}
 8005910:	4618      	mov	r0, r3
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	2000408c 	.word	0x2000408c

08005920 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005928:	f7ff ffee 	bl	8005908 <HAL_GetTick>
 800592c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005938:	d005      	beq.n	8005946 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800593a:	4b0a      	ldr	r3, [pc, #40]	@ (8005964 <HAL_Delay+0x44>)
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	461a      	mov	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4413      	add	r3, r2
 8005944:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005946:	bf00      	nop
 8005948:	f7ff ffde 	bl	8005908 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	68fa      	ldr	r2, [r7, #12]
 8005954:	429a      	cmp	r2, r3
 8005956:	d8f7      	bhi.n	8005948 <HAL_Delay+0x28>
  {
  }
}
 8005958:	bf00      	nop
 800595a:	bf00      	nop
 800595c:	3710      	adds	r7, #16
 800595e:	46bd      	mov	sp, r7
 8005960:	bd80      	pop	{r7, pc}
 8005962:	bf00      	nop
 8005964:	20000014 	.word	0x20000014

08005968 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005968:	b480      	push	{r7}
 800596a:	b085      	sub	sp, #20
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f003 0307 	and.w	r3, r3, #7
 8005976:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005978:	4b0c      	ldr	r3, [pc, #48]	@ (80059ac <__NVIC_SetPriorityGrouping+0x44>)
 800597a:	68db      	ldr	r3, [r3, #12]
 800597c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800597e:	68ba      	ldr	r2, [r7, #8]
 8005980:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005984:	4013      	ands	r3, r2
 8005986:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005990:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005994:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005998:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800599a:	4a04      	ldr	r2, [pc, #16]	@ (80059ac <__NVIC_SetPriorityGrouping+0x44>)
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	60d3      	str	r3, [r2, #12]
}
 80059a0:	bf00      	nop
 80059a2:	3714      	adds	r7, #20
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr
 80059ac:	e000ed00 	.word	0xe000ed00

080059b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80059b0:	b480      	push	{r7}
 80059b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80059b4:	4b04      	ldr	r3, [pc, #16]	@ (80059c8 <__NVIC_GetPriorityGrouping+0x18>)
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	0a1b      	lsrs	r3, r3, #8
 80059ba:	f003 0307 	and.w	r3, r3, #7
}
 80059be:	4618      	mov	r0, r3
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr
 80059c8:	e000ed00 	.word	0xe000ed00

080059cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	4603      	mov	r3, r0
 80059d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80059d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	db0b      	blt.n	80059f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80059de:	79fb      	ldrb	r3, [r7, #7]
 80059e0:	f003 021f 	and.w	r2, r3, #31
 80059e4:	4907      	ldr	r1, [pc, #28]	@ (8005a04 <__NVIC_EnableIRQ+0x38>)
 80059e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80059ea:	095b      	lsrs	r3, r3, #5
 80059ec:	2001      	movs	r0, #1
 80059ee:	fa00 f202 	lsl.w	r2, r0, r2
 80059f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80059f6:	bf00      	nop
 80059f8:	370c      	adds	r7, #12
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	e000e100 	.word	0xe000e100

08005a08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	4603      	mov	r3, r0
 8005a10:	6039      	str	r1, [r7, #0]
 8005a12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	db0a      	blt.n	8005a32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	b2da      	uxtb	r2, r3
 8005a20:	490c      	ldr	r1, [pc, #48]	@ (8005a54 <__NVIC_SetPriority+0x4c>)
 8005a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a26:	0112      	lsls	r2, r2, #4
 8005a28:	b2d2      	uxtb	r2, r2
 8005a2a:	440b      	add	r3, r1
 8005a2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005a30:	e00a      	b.n	8005a48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	b2da      	uxtb	r2, r3
 8005a36:	4908      	ldr	r1, [pc, #32]	@ (8005a58 <__NVIC_SetPriority+0x50>)
 8005a38:	79fb      	ldrb	r3, [r7, #7]
 8005a3a:	f003 030f 	and.w	r3, r3, #15
 8005a3e:	3b04      	subs	r3, #4
 8005a40:	0112      	lsls	r2, r2, #4
 8005a42:	b2d2      	uxtb	r2, r2
 8005a44:	440b      	add	r3, r1
 8005a46:	761a      	strb	r2, [r3, #24]
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr
 8005a54:	e000e100 	.word	0xe000e100
 8005a58:	e000ed00 	.word	0xe000ed00

08005a5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b089      	sub	sp, #36	@ 0x24
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f003 0307 	and.w	r3, r3, #7
 8005a6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	f1c3 0307 	rsb	r3, r3, #7
 8005a76:	2b04      	cmp	r3, #4
 8005a78:	bf28      	it	cs
 8005a7a:	2304      	movcs	r3, #4
 8005a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	3304      	adds	r3, #4
 8005a82:	2b06      	cmp	r3, #6
 8005a84:	d902      	bls.n	8005a8c <NVIC_EncodePriority+0x30>
 8005a86:	69fb      	ldr	r3, [r7, #28]
 8005a88:	3b03      	subs	r3, #3
 8005a8a:	e000      	b.n	8005a8e <NVIC_EncodePriority+0x32>
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a90:	f04f 32ff 	mov.w	r2, #4294967295
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	fa02 f303 	lsl.w	r3, r2, r3
 8005a9a:	43da      	mvns	r2, r3
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	401a      	ands	r2, r3
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8005aae:	43d9      	mvns	r1, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ab4:	4313      	orrs	r3, r2
         );
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3724      	adds	r7, #36	@ 0x24
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
	...

08005ac4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b082      	sub	sp, #8
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	3b01      	subs	r3, #1
 8005ad0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ad4:	d301      	bcc.n	8005ada <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ad6:	2301      	movs	r3, #1
 8005ad8:	e00f      	b.n	8005afa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ada:	4a0a      	ldr	r2, [pc, #40]	@ (8005b04 <SysTick_Config+0x40>)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ae2:	210f      	movs	r1, #15
 8005ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ae8:	f7ff ff8e 	bl	8005a08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005aec:	4b05      	ldr	r3, [pc, #20]	@ (8005b04 <SysTick_Config+0x40>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005af2:	4b04      	ldr	r3, [pc, #16]	@ (8005b04 <SysTick_Config+0x40>)
 8005af4:	2207      	movs	r2, #7
 8005af6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3708      	adds	r7, #8
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	e000e010 	.word	0xe000e010

08005b08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f7ff ff29 	bl	8005968 <__NVIC_SetPriorityGrouping>
}
 8005b16:	bf00      	nop
 8005b18:	3708      	adds	r7, #8
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}

08005b1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005b1e:	b580      	push	{r7, lr}
 8005b20:	b086      	sub	sp, #24
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	4603      	mov	r3, r0
 8005b26:	60b9      	str	r1, [r7, #8]
 8005b28:	607a      	str	r2, [r7, #4]
 8005b2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005b30:	f7ff ff3e 	bl	80059b0 <__NVIC_GetPriorityGrouping>
 8005b34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	68b9      	ldr	r1, [r7, #8]
 8005b3a:	6978      	ldr	r0, [r7, #20]
 8005b3c:	f7ff ff8e 	bl	8005a5c <NVIC_EncodePriority>
 8005b40:	4602      	mov	r2, r0
 8005b42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b46:	4611      	mov	r1, r2
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7ff ff5d 	bl	8005a08 <__NVIC_SetPriority>
}
 8005b4e:	bf00      	nop
 8005b50:	3718      	adds	r7, #24
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}

08005b56 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b56:	b580      	push	{r7, lr}
 8005b58:	b082      	sub	sp, #8
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	4603      	mov	r3, r0
 8005b5e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b64:	4618      	mov	r0, r3
 8005b66:	f7ff ff31 	bl	80059cc <__NVIC_EnableIRQ>
}
 8005b6a:	bf00      	nop
 8005b6c:	3708      	adds	r7, #8
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}

08005b72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005b72:	b580      	push	{r7, lr}
 8005b74:	b082      	sub	sp, #8
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f7ff ffa2 	bl	8005ac4 <SysTick_Config>
 8005b80:	4603      	mov	r3, r0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3708      	adds	r7, #8
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bd80      	pop	{r7, pc}
	...

08005b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b089      	sub	sp, #36	@ 0x24
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005b96:	2300      	movs	r3, #0
 8005b98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	61fb      	str	r3, [r7, #28]
 8005ba6:	e165      	b.n	8005e74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ba8:	2201      	movs	r2, #1
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	697a      	ldr	r2, [r7, #20]
 8005bb8:	4013      	ands	r3, r2
 8005bba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005bbc:	693a      	ldr	r2, [r7, #16]
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	f040 8154 	bne.w	8005e6e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	f003 0303 	and.w	r3, r3, #3
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d005      	beq.n	8005bde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d130      	bne.n	8005c40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	005b      	lsls	r3, r3, #1
 8005be8:	2203      	movs	r2, #3
 8005bea:	fa02 f303 	lsl.w	r3, r2, r3
 8005bee:	43db      	mvns	r3, r3
 8005bf0:	69ba      	ldr	r2, [r7, #24]
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	68da      	ldr	r2, [r3, #12]
 8005bfa:	69fb      	ldr	r3, [r7, #28]
 8005bfc:	005b      	lsls	r3, r3, #1
 8005bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005c02:	69ba      	ldr	r2, [r7, #24]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	69ba      	ldr	r2, [r7, #24]
 8005c0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005c14:	2201      	movs	r2, #1
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	fa02 f303 	lsl.w	r3, r2, r3
 8005c1c:	43db      	mvns	r3, r3
 8005c1e:	69ba      	ldr	r2, [r7, #24]
 8005c20:	4013      	ands	r3, r2
 8005c22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	091b      	lsrs	r3, r3, #4
 8005c2a:	f003 0201 	and.w	r2, r3, #1
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	fa02 f303 	lsl.w	r3, r2, r3
 8005c34:	69ba      	ldr	r2, [r7, #24]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	69ba      	ldr	r2, [r7, #24]
 8005c3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	685b      	ldr	r3, [r3, #4]
 8005c44:	f003 0303 	and.w	r3, r3, #3
 8005c48:	2b03      	cmp	r3, #3
 8005c4a:	d017      	beq.n	8005c7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	68db      	ldr	r3, [r3, #12]
 8005c50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	005b      	lsls	r3, r3, #1
 8005c56:	2203      	movs	r2, #3
 8005c58:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5c:	43db      	mvns	r3, r3
 8005c5e:	69ba      	ldr	r2, [r7, #24]
 8005c60:	4013      	ands	r3, r2
 8005c62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	689a      	ldr	r2, [r3, #8]
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c70:	69ba      	ldr	r2, [r7, #24]
 8005c72:	4313      	orrs	r3, r2
 8005c74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	69ba      	ldr	r2, [r7, #24]
 8005c7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	f003 0303 	and.w	r3, r3, #3
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d123      	bne.n	8005cd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	08da      	lsrs	r2, r3, #3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	3208      	adds	r2, #8
 8005c90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	f003 0307 	and.w	r3, r3, #7
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	220f      	movs	r2, #15
 8005ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ca4:	43db      	mvns	r3, r3
 8005ca6:	69ba      	ldr	r2, [r7, #24]
 8005ca8:	4013      	ands	r3, r2
 8005caa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	691a      	ldr	r2, [r3, #16]
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	f003 0307 	and.w	r3, r3, #7
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cbc:	69ba      	ldr	r2, [r7, #24]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	08da      	lsrs	r2, r3, #3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	3208      	adds	r2, #8
 8005cca:	69b9      	ldr	r1, [r7, #24]
 8005ccc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	005b      	lsls	r3, r3, #1
 8005cda:	2203      	movs	r2, #3
 8005cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce0:	43db      	mvns	r3, r3
 8005ce2:	69ba      	ldr	r2, [r7, #24]
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	f003 0203 	and.w	r2, r3, #3
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	005b      	lsls	r3, r3, #1
 8005cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cf8:	69ba      	ldr	r2, [r7, #24]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	69ba      	ldr	r2, [r7, #24]
 8005d02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	f000 80ae 	beq.w	8005e6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d12:	2300      	movs	r3, #0
 8005d14:	60fb      	str	r3, [r7, #12]
 8005d16:	4b5d      	ldr	r3, [pc, #372]	@ (8005e8c <HAL_GPIO_Init+0x300>)
 8005d18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d1a:	4a5c      	ldr	r2, [pc, #368]	@ (8005e8c <HAL_GPIO_Init+0x300>)
 8005d1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005d20:	6453      	str	r3, [r2, #68]	@ 0x44
 8005d22:	4b5a      	ldr	r3, [pc, #360]	@ (8005e8c <HAL_GPIO_Init+0x300>)
 8005d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d2a:	60fb      	str	r3, [r7, #12]
 8005d2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005d2e:	4a58      	ldr	r2, [pc, #352]	@ (8005e90 <HAL_GPIO_Init+0x304>)
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	089b      	lsrs	r3, r3, #2
 8005d34:	3302      	adds	r3, #2
 8005d36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005d3c:	69fb      	ldr	r3, [r7, #28]
 8005d3e:	f003 0303 	and.w	r3, r3, #3
 8005d42:	009b      	lsls	r3, r3, #2
 8005d44:	220f      	movs	r2, #15
 8005d46:	fa02 f303 	lsl.w	r3, r2, r3
 8005d4a:	43db      	mvns	r3, r3
 8005d4c:	69ba      	ldr	r2, [r7, #24]
 8005d4e:	4013      	ands	r3, r2
 8005d50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a4f      	ldr	r2, [pc, #316]	@ (8005e94 <HAL_GPIO_Init+0x308>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d025      	beq.n	8005da6 <HAL_GPIO_Init+0x21a>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a4e      	ldr	r2, [pc, #312]	@ (8005e98 <HAL_GPIO_Init+0x30c>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d01f      	beq.n	8005da2 <HAL_GPIO_Init+0x216>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a4d      	ldr	r2, [pc, #308]	@ (8005e9c <HAL_GPIO_Init+0x310>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d019      	beq.n	8005d9e <HAL_GPIO_Init+0x212>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a4c      	ldr	r2, [pc, #304]	@ (8005ea0 <HAL_GPIO_Init+0x314>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d013      	beq.n	8005d9a <HAL_GPIO_Init+0x20e>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a4b      	ldr	r2, [pc, #300]	@ (8005ea4 <HAL_GPIO_Init+0x318>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d00d      	beq.n	8005d96 <HAL_GPIO_Init+0x20a>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a4a      	ldr	r2, [pc, #296]	@ (8005ea8 <HAL_GPIO_Init+0x31c>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d007      	beq.n	8005d92 <HAL_GPIO_Init+0x206>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a49      	ldr	r2, [pc, #292]	@ (8005eac <HAL_GPIO_Init+0x320>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d101      	bne.n	8005d8e <HAL_GPIO_Init+0x202>
 8005d8a:	2306      	movs	r3, #6
 8005d8c:	e00c      	b.n	8005da8 <HAL_GPIO_Init+0x21c>
 8005d8e:	2307      	movs	r3, #7
 8005d90:	e00a      	b.n	8005da8 <HAL_GPIO_Init+0x21c>
 8005d92:	2305      	movs	r3, #5
 8005d94:	e008      	b.n	8005da8 <HAL_GPIO_Init+0x21c>
 8005d96:	2304      	movs	r3, #4
 8005d98:	e006      	b.n	8005da8 <HAL_GPIO_Init+0x21c>
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	e004      	b.n	8005da8 <HAL_GPIO_Init+0x21c>
 8005d9e:	2302      	movs	r3, #2
 8005da0:	e002      	b.n	8005da8 <HAL_GPIO_Init+0x21c>
 8005da2:	2301      	movs	r3, #1
 8005da4:	e000      	b.n	8005da8 <HAL_GPIO_Init+0x21c>
 8005da6:	2300      	movs	r3, #0
 8005da8:	69fa      	ldr	r2, [r7, #28]
 8005daa:	f002 0203 	and.w	r2, r2, #3
 8005dae:	0092      	lsls	r2, r2, #2
 8005db0:	4093      	lsls	r3, r2
 8005db2:	69ba      	ldr	r2, [r7, #24]
 8005db4:	4313      	orrs	r3, r2
 8005db6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005db8:	4935      	ldr	r1, [pc, #212]	@ (8005e90 <HAL_GPIO_Init+0x304>)
 8005dba:	69fb      	ldr	r3, [r7, #28]
 8005dbc:	089b      	lsrs	r3, r3, #2
 8005dbe:	3302      	adds	r3, #2
 8005dc0:	69ba      	ldr	r2, [r7, #24]
 8005dc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005dc6:	4b3a      	ldr	r3, [pc, #232]	@ (8005eb0 <HAL_GPIO_Init+0x324>)
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	43db      	mvns	r3, r3
 8005dd0:	69ba      	ldr	r2, [r7, #24]
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d003      	beq.n	8005dea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005de2:	69ba      	ldr	r2, [r7, #24]
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005dea:	4a31      	ldr	r2, [pc, #196]	@ (8005eb0 <HAL_GPIO_Init+0x324>)
 8005dec:	69bb      	ldr	r3, [r7, #24]
 8005dee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005df0:	4b2f      	ldr	r3, [pc, #188]	@ (8005eb0 <HAL_GPIO_Init+0x324>)
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	43db      	mvns	r3, r3
 8005dfa:	69ba      	ldr	r2, [r7, #24]
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d003      	beq.n	8005e14 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005e0c:	69ba      	ldr	r2, [r7, #24]
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005e14:	4a26      	ldr	r2, [pc, #152]	@ (8005eb0 <HAL_GPIO_Init+0x324>)
 8005e16:	69bb      	ldr	r3, [r7, #24]
 8005e18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005e1a:	4b25      	ldr	r3, [pc, #148]	@ (8005eb0 <HAL_GPIO_Init+0x324>)
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	43db      	mvns	r3, r3
 8005e24:	69ba      	ldr	r2, [r7, #24]
 8005e26:	4013      	ands	r3, r2
 8005e28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d003      	beq.n	8005e3e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005e36:	69ba      	ldr	r2, [r7, #24]
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005e3e:	4a1c      	ldr	r2, [pc, #112]	@ (8005eb0 <HAL_GPIO_Init+0x324>)
 8005e40:	69bb      	ldr	r3, [r7, #24]
 8005e42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005e44:	4b1a      	ldr	r3, [pc, #104]	@ (8005eb0 <HAL_GPIO_Init+0x324>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	43db      	mvns	r3, r3
 8005e4e:	69ba      	ldr	r2, [r7, #24]
 8005e50:	4013      	ands	r3, r2
 8005e52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d003      	beq.n	8005e68 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005e60:	69ba      	ldr	r2, [r7, #24]
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005e68:	4a11      	ldr	r2, [pc, #68]	@ (8005eb0 <HAL_GPIO_Init+0x324>)
 8005e6a:	69bb      	ldr	r3, [r7, #24]
 8005e6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	3301      	adds	r3, #1
 8005e72:	61fb      	str	r3, [r7, #28]
 8005e74:	69fb      	ldr	r3, [r7, #28]
 8005e76:	2b0f      	cmp	r3, #15
 8005e78:	f67f ae96 	bls.w	8005ba8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005e7c:	bf00      	nop
 8005e7e:	bf00      	nop
 8005e80:	3724      	adds	r7, #36	@ 0x24
 8005e82:	46bd      	mov	sp, r7
 8005e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	40023800 	.word	0x40023800
 8005e90:	40013800 	.word	0x40013800
 8005e94:	40020000 	.word	0x40020000
 8005e98:	40020400 	.word	0x40020400
 8005e9c:	40020800 	.word	0x40020800
 8005ea0:	40020c00 	.word	0x40020c00
 8005ea4:	40021000 	.word	0x40021000
 8005ea8:	40021400 	.word	0x40021400
 8005eac:	40021800 	.word	0x40021800
 8005eb0:	40013c00 	.word	0x40013c00

08005eb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	691a      	ldr	r2, [r3, #16]
 8005ec4:	887b      	ldrh	r3, [r7, #2]
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d002      	beq.n	8005ed2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	73fb      	strb	r3, [r7, #15]
 8005ed0:	e001      	b.n	8005ed6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3714      	adds	r7, #20
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	460b      	mov	r3, r1
 8005eee:	807b      	strh	r3, [r7, #2]
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005ef4:	787b      	ldrb	r3, [r7, #1]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d003      	beq.n	8005f02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005efa:	887a      	ldrh	r2, [r7, #2]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005f00:	e003      	b.n	8005f0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005f02:	887b      	ldrh	r3, [r7, #2]
 8005f04:	041a      	lsls	r2, r3, #16
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	619a      	str	r2, [r3, #24]
}
 8005f0a:	bf00      	nop
 8005f0c:	370c      	adds	r7, #12
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
	...

08005f18 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b082      	sub	sp, #8
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	4603      	mov	r3, r0
 8005f20:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005f22:	4b08      	ldr	r3, [pc, #32]	@ (8005f44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f24:	695a      	ldr	r2, [r3, #20]
 8005f26:	88fb      	ldrh	r3, [r7, #6]
 8005f28:	4013      	ands	r3, r2
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d006      	beq.n	8005f3c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005f2e:	4a05      	ldr	r2, [pc, #20]	@ (8005f44 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f30:	88fb      	ldrh	r3, [r7, #6]
 8005f32:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005f34:	88fb      	ldrh	r3, [r7, #6]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f7fc fc14 	bl	8002764 <HAL_GPIO_EXTI_Callback>
  }
}
 8005f3c:	bf00      	nop
 8005f3e:	3708      	adds	r7, #8
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	40013c00 	.word	0x40013c00

08005f48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d101      	bne.n	8005f5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f56:	2301      	movs	r3, #1
 8005f58:	e12b      	b.n	80061b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d106      	bne.n	8005f74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f7fe fe36 	bl	8004be0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2224      	movs	r2, #36	@ 0x24
 8005f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0201 	bic.w	r2, r2, #1
 8005f8a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f9a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005faa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005fac:	f001 f8d2 	bl	8007154 <HAL_RCC_GetPCLK1Freq>
 8005fb0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	4a81      	ldr	r2, [pc, #516]	@ (80061bc <HAL_I2C_Init+0x274>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d807      	bhi.n	8005fcc <HAL_I2C_Init+0x84>
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	4a80      	ldr	r2, [pc, #512]	@ (80061c0 <HAL_I2C_Init+0x278>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	bf94      	ite	ls
 8005fc4:	2301      	movls	r3, #1
 8005fc6:	2300      	movhi	r3, #0
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	e006      	b.n	8005fda <HAL_I2C_Init+0x92>
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	4a7d      	ldr	r2, [pc, #500]	@ (80061c4 <HAL_I2C_Init+0x27c>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	bf94      	ite	ls
 8005fd4:	2301      	movls	r3, #1
 8005fd6:	2300      	movhi	r3, #0
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d001      	beq.n	8005fe2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e0e7      	b.n	80061b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	4a78      	ldr	r2, [pc, #480]	@ (80061c8 <HAL_I2C_Init+0x280>)
 8005fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fea:	0c9b      	lsrs	r3, r3, #18
 8005fec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	430a      	orrs	r2, r1
 8006000:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6a1b      	ldr	r3, [r3, #32]
 8006008:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	4a6a      	ldr	r2, [pc, #424]	@ (80061bc <HAL_I2C_Init+0x274>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d802      	bhi.n	800601c <HAL_I2C_Init+0xd4>
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	3301      	adds	r3, #1
 800601a:	e009      	b.n	8006030 <HAL_I2C_Init+0xe8>
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006022:	fb02 f303 	mul.w	r3, r2, r3
 8006026:	4a69      	ldr	r2, [pc, #420]	@ (80061cc <HAL_I2C_Init+0x284>)
 8006028:	fba2 2303 	umull	r2, r3, r2, r3
 800602c:	099b      	lsrs	r3, r3, #6
 800602e:	3301      	adds	r3, #1
 8006030:	687a      	ldr	r2, [r7, #4]
 8006032:	6812      	ldr	r2, [r2, #0]
 8006034:	430b      	orrs	r3, r1
 8006036:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	69db      	ldr	r3, [r3, #28]
 800603e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006042:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	495c      	ldr	r1, [pc, #368]	@ (80061bc <HAL_I2C_Init+0x274>)
 800604c:	428b      	cmp	r3, r1
 800604e:	d819      	bhi.n	8006084 <HAL_I2C_Init+0x13c>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	1e59      	subs	r1, r3, #1
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	005b      	lsls	r3, r3, #1
 800605a:	fbb1 f3f3 	udiv	r3, r1, r3
 800605e:	1c59      	adds	r1, r3, #1
 8006060:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006064:	400b      	ands	r3, r1
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00a      	beq.n	8006080 <HAL_I2C_Init+0x138>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	1e59      	subs	r1, r3, #1
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	005b      	lsls	r3, r3, #1
 8006074:	fbb1 f3f3 	udiv	r3, r1, r3
 8006078:	3301      	adds	r3, #1
 800607a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800607e:	e051      	b.n	8006124 <HAL_I2C_Init+0x1dc>
 8006080:	2304      	movs	r3, #4
 8006082:	e04f      	b.n	8006124 <HAL_I2C_Init+0x1dc>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d111      	bne.n	80060b0 <HAL_I2C_Init+0x168>
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	1e58      	subs	r0, r3, #1
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6859      	ldr	r1, [r3, #4]
 8006094:	460b      	mov	r3, r1
 8006096:	005b      	lsls	r3, r3, #1
 8006098:	440b      	add	r3, r1
 800609a:	fbb0 f3f3 	udiv	r3, r0, r3
 800609e:	3301      	adds	r3, #1
 80060a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	bf0c      	ite	eq
 80060a8:	2301      	moveq	r3, #1
 80060aa:	2300      	movne	r3, #0
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	e012      	b.n	80060d6 <HAL_I2C_Init+0x18e>
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	1e58      	subs	r0, r3, #1
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6859      	ldr	r1, [r3, #4]
 80060b8:	460b      	mov	r3, r1
 80060ba:	009b      	lsls	r3, r3, #2
 80060bc:	440b      	add	r3, r1
 80060be:	0099      	lsls	r1, r3, #2
 80060c0:	440b      	add	r3, r1
 80060c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80060c6:	3301      	adds	r3, #1
 80060c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	bf0c      	ite	eq
 80060d0:	2301      	moveq	r3, #1
 80060d2:	2300      	movne	r3, #0
 80060d4:	b2db      	uxtb	r3, r3
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d001      	beq.n	80060de <HAL_I2C_Init+0x196>
 80060da:	2301      	movs	r3, #1
 80060dc:	e022      	b.n	8006124 <HAL_I2C_Init+0x1dc>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10e      	bne.n	8006104 <HAL_I2C_Init+0x1bc>
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	1e58      	subs	r0, r3, #1
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6859      	ldr	r1, [r3, #4]
 80060ee:	460b      	mov	r3, r1
 80060f0:	005b      	lsls	r3, r3, #1
 80060f2:	440b      	add	r3, r1
 80060f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80060f8:	3301      	adds	r3, #1
 80060fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006102:	e00f      	b.n	8006124 <HAL_I2C_Init+0x1dc>
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	1e58      	subs	r0, r3, #1
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6859      	ldr	r1, [r3, #4]
 800610c:	460b      	mov	r3, r1
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	440b      	add	r3, r1
 8006112:	0099      	lsls	r1, r3, #2
 8006114:	440b      	add	r3, r1
 8006116:	fbb0 f3f3 	udiv	r3, r0, r3
 800611a:	3301      	adds	r3, #1
 800611c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006120:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006124:	6879      	ldr	r1, [r7, #4]
 8006126:	6809      	ldr	r1, [r1, #0]
 8006128:	4313      	orrs	r3, r2
 800612a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	69da      	ldr	r2, [r3, #28]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a1b      	ldr	r3, [r3, #32]
 800613e:	431a      	orrs	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	430a      	orrs	r2, r1
 8006146:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006152:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	6911      	ldr	r1, [r2, #16]
 800615a:	687a      	ldr	r2, [r7, #4]
 800615c:	68d2      	ldr	r2, [r2, #12]
 800615e:	4311      	orrs	r1, r2
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	6812      	ldr	r2, [r2, #0]
 8006164:	430b      	orrs	r3, r1
 8006166:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	695a      	ldr	r2, [r3, #20]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	699b      	ldr	r3, [r3, #24]
 800617a:	431a      	orrs	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	430a      	orrs	r2, r1
 8006182:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f042 0201 	orr.w	r2, r2, #1
 8006192:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2220      	movs	r2, #32
 800619e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3710      	adds	r7, #16
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	000186a0 	.word	0x000186a0
 80061c0:	001e847f 	.word	0x001e847f
 80061c4:	003d08ff 	.word	0x003d08ff
 80061c8:	431bde83 	.word	0x431bde83
 80061cc:	10624dd3 	.word	0x10624dd3

080061d0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b088      	sub	sp, #32
 80061d4:	af02      	add	r7, sp, #8
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	607a      	str	r2, [r7, #4]
 80061da:	461a      	mov	r2, r3
 80061dc:	460b      	mov	r3, r1
 80061de:	817b      	strh	r3, [r7, #10]
 80061e0:	4613      	mov	r3, r2
 80061e2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80061e4:	f7ff fb90 	bl	8005908 <HAL_GetTick>
 80061e8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	2b20      	cmp	r3, #32
 80061f4:	f040 80e0 	bne.w	80063b8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	9300      	str	r3, [sp, #0]
 80061fc:	2319      	movs	r3, #25
 80061fe:	2201      	movs	r2, #1
 8006200:	4970      	ldr	r1, [pc, #448]	@ (80063c4 <HAL_I2C_Master_Transmit+0x1f4>)
 8006202:	68f8      	ldr	r0, [r7, #12]
 8006204:	f000 fc7e 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006208:	4603      	mov	r3, r0
 800620a:	2b00      	cmp	r3, #0
 800620c:	d001      	beq.n	8006212 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800620e:	2302      	movs	r3, #2
 8006210:	e0d3      	b.n	80063ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006218:	2b01      	cmp	r3, #1
 800621a:	d101      	bne.n	8006220 <HAL_I2C_Master_Transmit+0x50>
 800621c:	2302      	movs	r3, #2
 800621e:	e0cc      	b.n	80063ba <HAL_I2C_Master_Transmit+0x1ea>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2201      	movs	r2, #1
 8006224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0301 	and.w	r3, r3, #1
 8006232:	2b01      	cmp	r3, #1
 8006234:	d007      	beq.n	8006246 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f042 0201 	orr.w	r2, r2, #1
 8006244:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006254:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2221      	movs	r2, #33	@ 0x21
 800625a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2210      	movs	r2, #16
 8006262:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2200      	movs	r2, #0
 800626a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	893a      	ldrh	r2, [r7, #8]
 8006276:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800627c:	b29a      	uxth	r2, r3
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	4a50      	ldr	r2, [pc, #320]	@ (80063c8 <HAL_I2C_Master_Transmit+0x1f8>)
 8006286:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006288:	8979      	ldrh	r1, [r7, #10]
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	6a3a      	ldr	r2, [r7, #32]
 800628e:	68f8      	ldr	r0, [r7, #12]
 8006290:	f000 face 	bl	8006830 <I2C_MasterRequestWrite>
 8006294:	4603      	mov	r3, r0
 8006296:	2b00      	cmp	r3, #0
 8006298:	d001      	beq.n	800629e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	e08d      	b.n	80063ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800629e:	2300      	movs	r3, #0
 80062a0:	613b      	str	r3, [r7, #16]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	695b      	ldr	r3, [r3, #20]
 80062a8:	613b      	str	r3, [r7, #16]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	613b      	str	r3, [r7, #16]
 80062b2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80062b4:	e066      	b.n	8006384 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062b6:	697a      	ldr	r2, [r7, #20]
 80062b8:	6a39      	ldr	r1, [r7, #32]
 80062ba:	68f8      	ldr	r0, [r7, #12]
 80062bc:	f000 fd3c 	bl	8006d38 <I2C_WaitOnTXEFlagUntilTimeout>
 80062c0:	4603      	mov	r3, r0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00d      	beq.n	80062e2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ca:	2b04      	cmp	r3, #4
 80062cc:	d107      	bne.n	80062de <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062dc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e06b      	b.n	80063ba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e6:	781a      	ldrb	r2, [r3, #0]
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f2:	1c5a      	adds	r2, r3, #1
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	3b01      	subs	r3, #1
 8006300:	b29a      	uxth	r2, r3
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800630a:	3b01      	subs	r3, #1
 800630c:	b29a      	uxth	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	695b      	ldr	r3, [r3, #20]
 8006318:	f003 0304 	and.w	r3, r3, #4
 800631c:	2b04      	cmp	r3, #4
 800631e:	d11b      	bne.n	8006358 <HAL_I2C_Master_Transmit+0x188>
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006324:	2b00      	cmp	r3, #0
 8006326:	d017      	beq.n	8006358 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632c:	781a      	ldrb	r2, [r3, #0]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006338:	1c5a      	adds	r2, r3, #1
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006342:	b29b      	uxth	r3, r3
 8006344:	3b01      	subs	r3, #1
 8006346:	b29a      	uxth	r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006350:	3b01      	subs	r3, #1
 8006352:	b29a      	uxth	r2, r3
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006358:	697a      	ldr	r2, [r7, #20]
 800635a:	6a39      	ldr	r1, [r7, #32]
 800635c:	68f8      	ldr	r0, [r7, #12]
 800635e:	f000 fd33 	bl	8006dc8 <I2C_WaitOnBTFFlagUntilTimeout>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d00d      	beq.n	8006384 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636c:	2b04      	cmp	r3, #4
 800636e:	d107      	bne.n	8006380 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800637e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e01a      	b.n	80063ba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006388:	2b00      	cmp	r3, #0
 800638a:	d194      	bne.n	80062b6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681a      	ldr	r2, [r3, #0]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800639a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2220      	movs	r2, #32
 80063a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2200      	movs	r2, #0
 80063a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2200      	movs	r2, #0
 80063b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80063b4:	2300      	movs	r3, #0
 80063b6:	e000      	b.n	80063ba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80063b8:	2302      	movs	r3, #2
  }
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3718      	adds	r7, #24
 80063be:	46bd      	mov	sp, r7
 80063c0:	bd80      	pop	{r7, pc}
 80063c2:	bf00      	nop
 80063c4:	00100002 	.word	0x00100002
 80063c8:	ffff0000 	.word	0xffff0000

080063cc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b08c      	sub	sp, #48	@ 0x30
 80063d0:	af02      	add	r7, sp, #8
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	4608      	mov	r0, r1
 80063d6:	4611      	mov	r1, r2
 80063d8:	461a      	mov	r2, r3
 80063da:	4603      	mov	r3, r0
 80063dc:	817b      	strh	r3, [r7, #10]
 80063de:	460b      	mov	r3, r1
 80063e0:	813b      	strh	r3, [r7, #8]
 80063e2:	4613      	mov	r3, r2
 80063e4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80063e6:	f7ff fa8f 	bl	8005908 <HAL_GetTick>
 80063ea:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	2b20      	cmp	r3, #32
 80063f6:	f040 8214 	bne.w	8006822 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80063fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fc:	9300      	str	r3, [sp, #0]
 80063fe:	2319      	movs	r3, #25
 8006400:	2201      	movs	r2, #1
 8006402:	497b      	ldr	r1, [pc, #492]	@ (80065f0 <HAL_I2C_Mem_Read+0x224>)
 8006404:	68f8      	ldr	r0, [r7, #12]
 8006406:	f000 fb7d 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d001      	beq.n	8006414 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006410:	2302      	movs	r3, #2
 8006412:	e207      	b.n	8006824 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800641a:	2b01      	cmp	r3, #1
 800641c:	d101      	bne.n	8006422 <HAL_I2C_Mem_Read+0x56>
 800641e:	2302      	movs	r3, #2
 8006420:	e200      	b.n	8006824 <HAL_I2C_Mem_Read+0x458>
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2201      	movs	r2, #1
 8006426:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f003 0301 	and.w	r3, r3, #1
 8006434:	2b01      	cmp	r3, #1
 8006436:	d007      	beq.n	8006448 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f042 0201 	orr.w	r2, r2, #1
 8006446:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006456:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2222      	movs	r2, #34	@ 0x22
 800645c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2240      	movs	r2, #64	@ 0x40
 8006464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2200      	movs	r2, #0
 800646c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006472:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006478:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800647e:	b29a      	uxth	r2, r3
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	4a5b      	ldr	r2, [pc, #364]	@ (80065f4 <HAL_I2C_Mem_Read+0x228>)
 8006488:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800648a:	88f8      	ldrh	r0, [r7, #6]
 800648c:	893a      	ldrh	r2, [r7, #8]
 800648e:	8979      	ldrh	r1, [r7, #10]
 8006490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006492:	9301      	str	r3, [sp, #4]
 8006494:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	4603      	mov	r3, r0
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f000 fa4a 	bl	8006934 <I2C_RequestMemoryRead>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d001      	beq.n	80064aa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e1bc      	b.n	8006824 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d113      	bne.n	80064da <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064b2:	2300      	movs	r3, #0
 80064b4:	623b      	str	r3, [r7, #32]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	695b      	ldr	r3, [r3, #20]
 80064bc:	623b      	str	r3, [r7, #32]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	699b      	ldr	r3, [r3, #24]
 80064c4:	623b      	str	r3, [r7, #32]
 80064c6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064d6:	601a      	str	r2, [r3, #0]
 80064d8:	e190      	b.n	80067fc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064de:	2b01      	cmp	r3, #1
 80064e0:	d11b      	bne.n	800651a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064f2:	2300      	movs	r3, #0
 80064f4:	61fb      	str	r3, [r7, #28]
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	695b      	ldr	r3, [r3, #20]
 80064fc:	61fb      	str	r3, [r7, #28]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	699b      	ldr	r3, [r3, #24]
 8006504:	61fb      	str	r3, [r7, #28]
 8006506:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006516:	601a      	str	r2, [r3, #0]
 8006518:	e170      	b.n	80067fc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800651e:	2b02      	cmp	r3, #2
 8006520:	d11b      	bne.n	800655a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006530:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	681a      	ldr	r2, [r3, #0]
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006540:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006542:	2300      	movs	r3, #0
 8006544:	61bb      	str	r3, [r7, #24]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	695b      	ldr	r3, [r3, #20]
 800654c:	61bb      	str	r3, [r7, #24]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	61bb      	str	r3, [r7, #24]
 8006556:	69bb      	ldr	r3, [r7, #24]
 8006558:	e150      	b.n	80067fc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800655a:	2300      	movs	r3, #0
 800655c:	617b      	str	r3, [r7, #20]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	695b      	ldr	r3, [r3, #20]
 8006564:	617b      	str	r3, [r7, #20]
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	699b      	ldr	r3, [r3, #24]
 800656c:	617b      	str	r3, [r7, #20]
 800656e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006570:	e144      	b.n	80067fc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006576:	2b03      	cmp	r3, #3
 8006578:	f200 80f1 	bhi.w	800675e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006580:	2b01      	cmp	r3, #1
 8006582:	d123      	bne.n	80065cc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006584:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006586:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f000 fc65 	bl	8006e58 <I2C_WaitOnRXNEFlagUntilTimeout>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d001      	beq.n	8006598 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	e145      	b.n	8006824 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691a      	ldr	r2, [r3, #16]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a2:	b2d2      	uxtb	r2, r2
 80065a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065aa:	1c5a      	adds	r2, r3, #1
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065b4:	3b01      	subs	r3, #1
 80065b6:	b29a      	uxth	r2, r3
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	3b01      	subs	r3, #1
 80065c4:	b29a      	uxth	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80065ca:	e117      	b.n	80067fc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d14e      	bne.n	8006672 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80065d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065d6:	9300      	str	r3, [sp, #0]
 80065d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065da:	2200      	movs	r2, #0
 80065dc:	4906      	ldr	r1, [pc, #24]	@ (80065f8 <HAL_I2C_Mem_Read+0x22c>)
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f000 fa90 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 80065e4:	4603      	mov	r3, r0
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d008      	beq.n	80065fc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e11a      	b.n	8006824 <HAL_I2C_Mem_Read+0x458>
 80065ee:	bf00      	nop
 80065f0:	00100002 	.word	0x00100002
 80065f4:	ffff0000 	.word	0xffff0000
 80065f8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800660a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	691a      	ldr	r2, [r3, #16]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006616:	b2d2      	uxtb	r2, r2
 8006618:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800661e:	1c5a      	adds	r2, r3, #1
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006628:	3b01      	subs	r3, #1
 800662a:	b29a      	uxth	r2, r3
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006634:	b29b      	uxth	r3, r3
 8006636:	3b01      	subs	r3, #1
 8006638:	b29a      	uxth	r2, r3
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	691a      	ldr	r2, [r3, #16]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006648:	b2d2      	uxtb	r2, r2
 800664a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006650:	1c5a      	adds	r2, r3, #1
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800665a:	3b01      	subs	r3, #1
 800665c:	b29a      	uxth	r2, r3
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006666:	b29b      	uxth	r3, r3
 8006668:	3b01      	subs	r3, #1
 800666a:	b29a      	uxth	r2, r3
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006670:	e0c4      	b.n	80067fc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006674:	9300      	str	r3, [sp, #0]
 8006676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006678:	2200      	movs	r2, #0
 800667a:	496c      	ldr	r1, [pc, #432]	@ (800682c <HAL_I2C_Mem_Read+0x460>)
 800667c:	68f8      	ldr	r0, [r7, #12]
 800667e:	f000 fa41 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d001      	beq.n	800668c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006688:	2301      	movs	r3, #1
 800668a:	e0cb      	b.n	8006824 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800669a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	691a      	ldr	r2, [r3, #16]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a6:	b2d2      	uxtb	r2, r2
 80066a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ae:	1c5a      	adds	r2, r3, #1
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80066b8:	3b01      	subs	r3, #1
 80066ba:	b29a      	uxth	r2, r3
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	3b01      	subs	r3, #1
 80066c8:	b29a      	uxth	r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80066ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d0:	9300      	str	r3, [sp, #0]
 80066d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066d4:	2200      	movs	r2, #0
 80066d6:	4955      	ldr	r1, [pc, #340]	@ (800682c <HAL_I2C_Mem_Read+0x460>)
 80066d8:	68f8      	ldr	r0, [r7, #12]
 80066da:	f000 fa13 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 80066de:	4603      	mov	r3, r0
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d001      	beq.n	80066e8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	e09d      	b.n	8006824 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	691a      	ldr	r2, [r3, #16]
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006702:	b2d2      	uxtb	r2, r2
 8006704:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800670a:	1c5a      	adds	r2, r3, #1
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006714:	3b01      	subs	r3, #1
 8006716:	b29a      	uxth	r2, r3
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006720:	b29b      	uxth	r3, r3
 8006722:	3b01      	subs	r3, #1
 8006724:	b29a      	uxth	r2, r3
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	691a      	ldr	r2, [r3, #16]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006734:	b2d2      	uxtb	r2, r2
 8006736:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800673c:	1c5a      	adds	r2, r3, #1
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006746:	3b01      	subs	r3, #1
 8006748:	b29a      	uxth	r2, r3
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006752:	b29b      	uxth	r3, r3
 8006754:	3b01      	subs	r3, #1
 8006756:	b29a      	uxth	r2, r3
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800675c:	e04e      	b.n	80067fc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800675e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006760:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f000 fb78 	bl	8006e58 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006768:	4603      	mov	r3, r0
 800676a:	2b00      	cmp	r3, #0
 800676c:	d001      	beq.n	8006772 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	e058      	b.n	8006824 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	691a      	ldr	r2, [r3, #16]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800677c:	b2d2      	uxtb	r2, r2
 800677e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006784:	1c5a      	adds	r2, r3, #1
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800678e:	3b01      	subs	r3, #1
 8006790:	b29a      	uxth	r2, r3
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800679a:	b29b      	uxth	r3, r3
 800679c:	3b01      	subs	r3, #1
 800679e:	b29a      	uxth	r2, r3
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	695b      	ldr	r3, [r3, #20]
 80067aa:	f003 0304 	and.w	r3, r3, #4
 80067ae:	2b04      	cmp	r3, #4
 80067b0:	d124      	bne.n	80067fc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067b6:	2b03      	cmp	r3, #3
 80067b8:	d107      	bne.n	80067ca <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067c8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	691a      	ldr	r2, [r3, #16]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067d4:	b2d2      	uxtb	r2, r2
 80067d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067dc:	1c5a      	adds	r2, r3, #1
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067e6:	3b01      	subs	r3, #1
 80067e8:	b29a      	uxth	r2, r3
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067f2:	b29b      	uxth	r3, r3
 80067f4:	3b01      	subs	r3, #1
 80067f6:	b29a      	uxth	r2, r3
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006800:	2b00      	cmp	r3, #0
 8006802:	f47f aeb6 	bne.w	8006572 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2220      	movs	r2, #32
 800680a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800681e:	2300      	movs	r3, #0
 8006820:	e000      	b.n	8006824 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006822:	2302      	movs	r3, #2
  }
}
 8006824:	4618      	mov	r0, r3
 8006826:	3728      	adds	r7, #40	@ 0x28
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}
 800682c:	00010004 	.word	0x00010004

08006830 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b088      	sub	sp, #32
 8006834:	af02      	add	r7, sp, #8
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	607a      	str	r2, [r7, #4]
 800683a:	603b      	str	r3, [r7, #0]
 800683c:	460b      	mov	r3, r1
 800683e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006844:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	2b08      	cmp	r3, #8
 800684a:	d006      	beq.n	800685a <I2C_MasterRequestWrite+0x2a>
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	2b01      	cmp	r3, #1
 8006850:	d003      	beq.n	800685a <I2C_MasterRequestWrite+0x2a>
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006858:	d108      	bne.n	800686c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006868:	601a      	str	r2, [r3, #0]
 800686a:	e00b      	b.n	8006884 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006870:	2b12      	cmp	r3, #18
 8006872:	d107      	bne.n	8006884 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006882:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	9300      	str	r3, [sp, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2200      	movs	r2, #0
 800688c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	f000 f937 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00d      	beq.n	80068b8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068aa:	d103      	bne.n	80068b4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80068b4:	2303      	movs	r3, #3
 80068b6:	e035      	b.n	8006924 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	691b      	ldr	r3, [r3, #16]
 80068bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80068c0:	d108      	bne.n	80068d4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80068c2:	897b      	ldrh	r3, [r7, #10]
 80068c4:	b2db      	uxtb	r3, r3
 80068c6:	461a      	mov	r2, r3
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80068d0:	611a      	str	r2, [r3, #16]
 80068d2:	e01b      	b.n	800690c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80068d4:	897b      	ldrh	r3, [r7, #10]
 80068d6:	11db      	asrs	r3, r3, #7
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	f003 0306 	and.w	r3, r3, #6
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	f063 030f 	orn	r3, r3, #15
 80068e4:	b2da      	uxtb	r2, r3
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	687a      	ldr	r2, [r7, #4]
 80068f0:	490e      	ldr	r1, [pc, #56]	@ (800692c <I2C_MasterRequestWrite+0xfc>)
 80068f2:	68f8      	ldr	r0, [r7, #12]
 80068f4:	f000 f980 	bl	8006bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d001      	beq.n	8006902 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e010      	b.n	8006924 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006902:	897b      	ldrh	r3, [r7, #10]
 8006904:	b2da      	uxtb	r2, r3
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	4907      	ldr	r1, [pc, #28]	@ (8006930 <I2C_MasterRequestWrite+0x100>)
 8006912:	68f8      	ldr	r0, [r7, #12]
 8006914:	f000 f970 	bl	8006bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006918:	4603      	mov	r3, r0
 800691a:	2b00      	cmp	r3, #0
 800691c:	d001      	beq.n	8006922 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800691e:	2301      	movs	r3, #1
 8006920:	e000      	b.n	8006924 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006922:	2300      	movs	r3, #0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3718      	adds	r7, #24
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	00010008 	.word	0x00010008
 8006930:	00010002 	.word	0x00010002

08006934 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b088      	sub	sp, #32
 8006938:	af02      	add	r7, sp, #8
 800693a:	60f8      	str	r0, [r7, #12]
 800693c:	4608      	mov	r0, r1
 800693e:	4611      	mov	r1, r2
 8006940:	461a      	mov	r2, r3
 8006942:	4603      	mov	r3, r0
 8006944:	817b      	strh	r3, [r7, #10]
 8006946:	460b      	mov	r3, r1
 8006948:	813b      	strh	r3, [r7, #8]
 800694a:	4613      	mov	r3, r2
 800694c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800695c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800696c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800696e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006970:	9300      	str	r3, [sp, #0]
 8006972:	6a3b      	ldr	r3, [r7, #32]
 8006974:	2200      	movs	r2, #0
 8006976:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f000 f8c2 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006980:	4603      	mov	r3, r0
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00d      	beq.n	80069a2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006990:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006994:	d103      	bne.n	800699e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800699c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800699e:	2303      	movs	r3, #3
 80069a0:	e0aa      	b.n	8006af8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80069a2:	897b      	ldrh	r3, [r7, #10]
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	461a      	mov	r2, r3
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80069b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80069b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b4:	6a3a      	ldr	r2, [r7, #32]
 80069b6:	4952      	ldr	r1, [pc, #328]	@ (8006b00 <I2C_RequestMemoryRead+0x1cc>)
 80069b8:	68f8      	ldr	r0, [r7, #12]
 80069ba:	f000 f91d 	bl	8006bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d001      	beq.n	80069c8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e097      	b.n	8006af8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069c8:	2300      	movs	r3, #0
 80069ca:	617b      	str	r3, [r7, #20]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	695b      	ldr	r3, [r3, #20]
 80069d2:	617b      	str	r3, [r7, #20]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	699b      	ldr	r3, [r3, #24]
 80069da:	617b      	str	r3, [r7, #20]
 80069dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80069de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069e0:	6a39      	ldr	r1, [r7, #32]
 80069e2:	68f8      	ldr	r0, [r7, #12]
 80069e4:	f000 f9a8 	bl	8006d38 <I2C_WaitOnTXEFlagUntilTimeout>
 80069e8:	4603      	mov	r3, r0
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00d      	beq.n	8006a0a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f2:	2b04      	cmp	r3, #4
 80069f4:	d107      	bne.n	8006a06 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a04:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e076      	b.n	8006af8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a0a:	88fb      	ldrh	r3, [r7, #6]
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d105      	bne.n	8006a1c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a10:	893b      	ldrh	r3, [r7, #8]
 8006a12:	b2da      	uxtb	r2, r3
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	611a      	str	r2, [r3, #16]
 8006a1a:	e021      	b.n	8006a60 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006a1c:	893b      	ldrh	r3, [r7, #8]
 8006a1e:	0a1b      	lsrs	r3, r3, #8
 8006a20:	b29b      	uxth	r3, r3
 8006a22:	b2da      	uxtb	r2, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a2c:	6a39      	ldr	r1, [r7, #32]
 8006a2e:	68f8      	ldr	r0, [r7, #12]
 8006a30:	f000 f982 	bl	8006d38 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d00d      	beq.n	8006a56 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a3e:	2b04      	cmp	r3, #4
 8006a40:	d107      	bne.n	8006a52 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a50:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e050      	b.n	8006af8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a56:	893b      	ldrh	r3, [r7, #8]
 8006a58:	b2da      	uxtb	r2, r3
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a62:	6a39      	ldr	r1, [r7, #32]
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f000 f967 	bl	8006d38 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d00d      	beq.n	8006a8c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a74:	2b04      	cmp	r3, #4
 8006a76:	d107      	bne.n	8006a88 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a86:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e035      	b.n	8006af8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006a9a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9e:	9300      	str	r3, [sp, #0]
 8006aa0:	6a3b      	ldr	r3, [r7, #32]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006aa8:	68f8      	ldr	r0, [r7, #12]
 8006aaa:	f000 f82b 	bl	8006b04 <I2C_WaitOnFlagUntilTimeout>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00d      	beq.n	8006ad0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006abe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ac2:	d103      	bne.n	8006acc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006aca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e013      	b.n	8006af8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006ad0:	897b      	ldrh	r3, [r7, #10]
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	f043 0301 	orr.w	r3, r3, #1
 8006ad8:	b2da      	uxtb	r2, r3
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae2:	6a3a      	ldr	r2, [r7, #32]
 8006ae4:	4906      	ldr	r1, [pc, #24]	@ (8006b00 <I2C_RequestMemoryRead+0x1cc>)
 8006ae6:	68f8      	ldr	r0, [r7, #12]
 8006ae8:	f000 f886 	bl	8006bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006aec:	4603      	mov	r3, r0
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d001      	beq.n	8006af6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e000      	b.n	8006af8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3718      	adds	r7, #24
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}
 8006b00:	00010002 	.word	0x00010002

08006b04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	60f8      	str	r0, [r7, #12]
 8006b0c:	60b9      	str	r1, [r7, #8]
 8006b0e:	603b      	str	r3, [r7, #0]
 8006b10:	4613      	mov	r3, r2
 8006b12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b14:	e048      	b.n	8006ba8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b1c:	d044      	beq.n	8006ba8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b1e:	f7fe fef3 	bl	8005908 <HAL_GetTick>
 8006b22:	4602      	mov	r2, r0
 8006b24:	69bb      	ldr	r3, [r7, #24]
 8006b26:	1ad3      	subs	r3, r2, r3
 8006b28:	683a      	ldr	r2, [r7, #0]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d302      	bcc.n	8006b34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d139      	bne.n	8006ba8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	0c1b      	lsrs	r3, r3, #16
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d10d      	bne.n	8006b5a <I2C_WaitOnFlagUntilTimeout+0x56>
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	695b      	ldr	r3, [r3, #20]
 8006b44:	43da      	mvns	r2, r3
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	4013      	ands	r3, r2
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	bf0c      	ite	eq
 8006b50:	2301      	moveq	r3, #1
 8006b52:	2300      	movne	r3, #0
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	461a      	mov	r2, r3
 8006b58:	e00c      	b.n	8006b74 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	699b      	ldr	r3, [r3, #24]
 8006b60:	43da      	mvns	r2, r3
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	4013      	ands	r3, r2
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	bf0c      	ite	eq
 8006b6c:	2301      	moveq	r3, #1
 8006b6e:	2300      	movne	r3, #0
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	461a      	mov	r2, r3
 8006b74:	79fb      	ldrb	r3, [r7, #7]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d116      	bne.n	8006ba8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2220      	movs	r2, #32
 8006b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b94:	f043 0220 	orr.w	r2, r3, #32
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e023      	b.n	8006bf0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	0c1b      	lsrs	r3, r3, #16
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d10d      	bne.n	8006bce <I2C_WaitOnFlagUntilTimeout+0xca>
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	695b      	ldr	r3, [r3, #20]
 8006bb8:	43da      	mvns	r2, r3
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	bf0c      	ite	eq
 8006bc4:	2301      	moveq	r3, #1
 8006bc6:	2300      	movne	r3, #0
 8006bc8:	b2db      	uxtb	r3, r3
 8006bca:	461a      	mov	r2, r3
 8006bcc:	e00c      	b.n	8006be8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	699b      	ldr	r3, [r3, #24]
 8006bd4:	43da      	mvns	r2, r3
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	4013      	ands	r3, r2
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	bf0c      	ite	eq
 8006be0:	2301      	moveq	r3, #1
 8006be2:	2300      	movne	r3, #0
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	461a      	mov	r2, r3
 8006be8:	79fb      	ldrb	r3, [r7, #7]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d093      	beq.n	8006b16 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3710      	adds	r7, #16
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	60f8      	str	r0, [r7, #12]
 8006c00:	60b9      	str	r1, [r7, #8]
 8006c02:	607a      	str	r2, [r7, #4]
 8006c04:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c06:	e071      	b.n	8006cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	695b      	ldr	r3, [r3, #20]
 8006c0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c16:	d123      	bne.n	8006c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c26:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006c30:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2200      	movs	r2, #0
 8006c36:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2220      	movs	r2, #32
 8006c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c4c:	f043 0204 	orr.w	r2, r3, #4
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	e067      	b.n	8006d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c66:	d041      	beq.n	8006cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c68:	f7fe fe4e 	bl	8005908 <HAL_GetTick>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	1ad3      	subs	r3, r2, r3
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d302      	bcc.n	8006c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d136      	bne.n	8006cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	0c1b      	lsrs	r3, r3, #16
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	d10c      	bne.n	8006ca2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	695b      	ldr	r3, [r3, #20]
 8006c8e:	43da      	mvns	r2, r3
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	4013      	ands	r3, r2
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	bf14      	ite	ne
 8006c9a:	2301      	movne	r3, #1
 8006c9c:	2300      	moveq	r3, #0
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	e00b      	b.n	8006cba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	699b      	ldr	r3, [r3, #24]
 8006ca8:	43da      	mvns	r2, r3
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	4013      	ands	r3, r2
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	bf14      	ite	ne
 8006cb4:	2301      	movne	r3, #1
 8006cb6:	2300      	moveq	r3, #0
 8006cb8:	b2db      	uxtb	r3, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d016      	beq.n	8006cec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2220      	movs	r2, #32
 8006cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd8:	f043 0220 	orr.w	r2, r3, #32
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e021      	b.n	8006d30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	0c1b      	lsrs	r3, r3, #16
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d10c      	bne.n	8006d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	695b      	ldr	r3, [r3, #20]
 8006cfc:	43da      	mvns	r2, r3
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	4013      	ands	r3, r2
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	bf14      	ite	ne
 8006d08:	2301      	movne	r3, #1
 8006d0a:	2300      	moveq	r3, #0
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	e00b      	b.n	8006d28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	699b      	ldr	r3, [r3, #24]
 8006d16:	43da      	mvns	r2, r3
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	4013      	ands	r3, r2
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	bf14      	ite	ne
 8006d22:	2301      	movne	r3, #1
 8006d24:	2300      	moveq	r3, #0
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f47f af6d 	bne.w	8006c08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}

08006d38 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	60f8      	str	r0, [r7, #12]
 8006d40:	60b9      	str	r1, [r7, #8]
 8006d42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d44:	e034      	b.n	8006db0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006d46:	68f8      	ldr	r0, [r7, #12]
 8006d48:	f000 f8e3 	bl	8006f12 <I2C_IsAcknowledgeFailed>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d001      	beq.n	8006d56 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e034      	b.n	8006dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d5c:	d028      	beq.n	8006db0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d5e:	f7fe fdd3 	bl	8005908 <HAL_GetTick>
 8006d62:	4602      	mov	r2, r0
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d302      	bcc.n	8006d74 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d11d      	bne.n	8006db0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	695b      	ldr	r3, [r3, #20]
 8006d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d7e:	2b80      	cmp	r3, #128	@ 0x80
 8006d80:	d016      	beq.n	8006db0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	2200      	movs	r2, #0
 8006d86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	2220      	movs	r2, #32
 8006d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2200      	movs	r2, #0
 8006d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d9c:	f043 0220 	orr.w	r2, r3, #32
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
 8006dae:	e007      	b.n	8006dc0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	695b      	ldr	r3, [r3, #20]
 8006db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dba:	2b80      	cmp	r3, #128	@ 0x80
 8006dbc:	d1c3      	bne.n	8006d46 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006dbe:	2300      	movs	r3, #0
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3710      	adds	r7, #16
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	60b9      	str	r1, [r7, #8]
 8006dd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006dd4:	e034      	b.n	8006e40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f000 f89b 	bl	8006f12 <I2C_IsAcknowledgeFailed>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d001      	beq.n	8006de6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e034      	b.n	8006e50 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dec:	d028      	beq.n	8006e40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dee:	f7fe fd8b 	bl	8005908 <HAL_GetTick>
 8006df2:	4602      	mov	r2, r0
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	1ad3      	subs	r3, r2, r3
 8006df8:	68ba      	ldr	r2, [r7, #8]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	d302      	bcc.n	8006e04 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006dfe:	68bb      	ldr	r3, [r7, #8]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d11d      	bne.n	8006e40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	695b      	ldr	r3, [r3, #20]
 8006e0a:	f003 0304 	and.w	r3, r3, #4
 8006e0e:	2b04      	cmp	r3, #4
 8006e10:	d016      	beq.n	8006e40 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	2200      	movs	r2, #0
 8006e16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2220      	movs	r2, #32
 8006e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e2c:	f043 0220 	orr.w	r2, r3, #32
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2200      	movs	r2, #0
 8006e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	e007      	b.n	8006e50 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	695b      	ldr	r3, [r3, #20]
 8006e46:	f003 0304 	and.w	r3, r3, #4
 8006e4a:	2b04      	cmp	r3, #4
 8006e4c:	d1c3      	bne.n	8006dd6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3710      	adds	r7, #16
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}

08006e58 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	60f8      	str	r0, [r7, #12]
 8006e60:	60b9      	str	r1, [r7, #8]
 8006e62:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e64:	e049      	b.n	8006efa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	695b      	ldr	r3, [r3, #20]
 8006e6c:	f003 0310 	and.w	r3, r3, #16
 8006e70:	2b10      	cmp	r3, #16
 8006e72:	d119      	bne.n	8006ea8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f06f 0210 	mvn.w	r2, #16
 8006e7c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2200      	movs	r2, #0
 8006e82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	2220      	movs	r2, #32
 8006e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e030      	b.n	8006f0a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ea8:	f7fe fd2e 	bl	8005908 <HAL_GetTick>
 8006eac:	4602      	mov	r2, r0
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	68ba      	ldr	r2, [r7, #8]
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d302      	bcc.n	8006ebe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d11d      	bne.n	8006efa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ec8:	2b40      	cmp	r3, #64	@ 0x40
 8006eca:	d016      	beq.n	8006efa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2220      	movs	r2, #32
 8006ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee6:	f043 0220 	orr.w	r2, r3, #32
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e007      	b.n	8006f0a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	695b      	ldr	r3, [r3, #20]
 8006f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f04:	2b40      	cmp	r3, #64	@ 0x40
 8006f06:	d1ae      	bne.n	8006e66 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3710      	adds	r7, #16
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006f12:	b480      	push	{r7}
 8006f14:	b083      	sub	sp, #12
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	695b      	ldr	r3, [r3, #20]
 8006f20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f28:	d11b      	bne.n	8006f62 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006f32:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2220      	movs	r2, #32
 8006f3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2200      	movs	r2, #0
 8006f46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4e:	f043 0204 	orr.w	r2, r3, #4
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e000      	b.n	8006f64 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006f62:	2300      	movs	r3, #0
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	370c      	adds	r7, #12
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6e:	4770      	bx	lr

08006f70 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
 8006f78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e0cc      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f84:	4b68      	ldr	r3, [pc, #416]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f003 030f 	and.w	r3, r3, #15
 8006f8c:	683a      	ldr	r2, [r7, #0]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d90c      	bls.n	8006fac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f92:	4b65      	ldr	r3, [pc, #404]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 8006f94:	683a      	ldr	r2, [r7, #0]
 8006f96:	b2d2      	uxtb	r2, r2
 8006f98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f9a:	4b63      	ldr	r3, [pc, #396]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 030f 	and.w	r3, r3, #15
 8006fa2:	683a      	ldr	r2, [r7, #0]
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d001      	beq.n	8006fac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	e0b8      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0302 	and.w	r3, r3, #2
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d020      	beq.n	8006ffa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0304 	and.w	r3, r3, #4
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d005      	beq.n	8006fd0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006fc4:	4b59      	ldr	r3, [pc, #356]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	4a58      	ldr	r2, [pc, #352]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006fca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006fce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0308 	and.w	r3, r3, #8
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d005      	beq.n	8006fe8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006fdc:	4b53      	ldr	r3, [pc, #332]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	4a52      	ldr	r2, [pc, #328]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006fe2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006fe6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fe8:	4b50      	ldr	r3, [pc, #320]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	494d      	ldr	r1, [pc, #308]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 0301 	and.w	r3, r3, #1
 8007002:	2b00      	cmp	r3, #0
 8007004:	d044      	beq.n	8007090 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	2b01      	cmp	r3, #1
 800700c:	d107      	bne.n	800701e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800700e:	4b47      	ldr	r3, [pc, #284]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007016:	2b00      	cmp	r3, #0
 8007018:	d119      	bne.n	800704e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e07f      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	2b02      	cmp	r3, #2
 8007024:	d003      	beq.n	800702e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800702a:	2b03      	cmp	r3, #3
 800702c:	d107      	bne.n	800703e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800702e:	4b3f      	ldr	r3, [pc, #252]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d109      	bne.n	800704e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e06f      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800703e:	4b3b      	ldr	r3, [pc, #236]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 0302 	and.w	r3, r3, #2
 8007046:	2b00      	cmp	r3, #0
 8007048:	d101      	bne.n	800704e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e067      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800704e:	4b37      	ldr	r3, [pc, #220]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	f023 0203 	bic.w	r2, r3, #3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	4934      	ldr	r1, [pc, #208]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 800705c:	4313      	orrs	r3, r2
 800705e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007060:	f7fe fc52 	bl	8005908 <HAL_GetTick>
 8007064:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007066:	e00a      	b.n	800707e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007068:	f7fe fc4e 	bl	8005908 <HAL_GetTick>
 800706c:	4602      	mov	r2, r0
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007076:	4293      	cmp	r3, r2
 8007078:	d901      	bls.n	800707e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800707a:	2303      	movs	r3, #3
 800707c:	e04f      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800707e:	4b2b      	ldr	r3, [pc, #172]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	f003 020c 	and.w	r2, r3, #12
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	009b      	lsls	r3, r3, #2
 800708c:	429a      	cmp	r2, r3
 800708e:	d1eb      	bne.n	8007068 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007090:	4b25      	ldr	r3, [pc, #148]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f003 030f 	and.w	r3, r3, #15
 8007098:	683a      	ldr	r2, [r7, #0]
 800709a:	429a      	cmp	r2, r3
 800709c:	d20c      	bcs.n	80070b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800709e:	4b22      	ldr	r3, [pc, #136]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 80070a0:	683a      	ldr	r2, [r7, #0]
 80070a2:	b2d2      	uxtb	r2, r2
 80070a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070a6:	4b20      	ldr	r3, [pc, #128]	@ (8007128 <HAL_RCC_ClockConfig+0x1b8>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f003 030f 	and.w	r3, r3, #15
 80070ae:	683a      	ldr	r2, [r7, #0]
 80070b0:	429a      	cmp	r2, r3
 80070b2:	d001      	beq.n	80070b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	e032      	b.n	800711e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f003 0304 	and.w	r3, r3, #4
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d008      	beq.n	80070d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070c4:	4b19      	ldr	r3, [pc, #100]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	4916      	ldr	r1, [pc, #88]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 80070d2:	4313      	orrs	r3, r2
 80070d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f003 0308 	and.w	r3, r3, #8
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d009      	beq.n	80070f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070e2:	4b12      	ldr	r3, [pc, #72]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	691b      	ldr	r3, [r3, #16]
 80070ee:	00db      	lsls	r3, r3, #3
 80070f0:	490e      	ldr	r1, [pc, #56]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 80070f2:	4313      	orrs	r3, r2
 80070f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80070f6:	f000 f855 	bl	80071a4 <HAL_RCC_GetSysClockFreq>
 80070fa:	4602      	mov	r2, r0
 80070fc:	4b0b      	ldr	r3, [pc, #44]	@ (800712c <HAL_RCC_ClockConfig+0x1bc>)
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	091b      	lsrs	r3, r3, #4
 8007102:	f003 030f 	and.w	r3, r3, #15
 8007106:	490a      	ldr	r1, [pc, #40]	@ (8007130 <HAL_RCC_ClockConfig+0x1c0>)
 8007108:	5ccb      	ldrb	r3, [r1, r3]
 800710a:	fa22 f303 	lsr.w	r3, r2, r3
 800710e:	4a09      	ldr	r2, [pc, #36]	@ (8007134 <HAL_RCC_ClockConfig+0x1c4>)
 8007110:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007112:	4b09      	ldr	r3, [pc, #36]	@ (8007138 <HAL_RCC_ClockConfig+0x1c8>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4618      	mov	r0, r3
 8007118:	f7fe fbb2 	bl	8005880 <HAL_InitTick>

  return HAL_OK;
 800711c:	2300      	movs	r3, #0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3710      	adds	r7, #16
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}
 8007126:	bf00      	nop
 8007128:	40023c00 	.word	0x40023c00
 800712c:	40023800 	.word	0x40023800
 8007130:	08012b00 	.word	0x08012b00
 8007134:	2000000c 	.word	0x2000000c
 8007138:	20000010 	.word	0x20000010

0800713c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800713c:	b480      	push	{r7}
 800713e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007140:	4b03      	ldr	r3, [pc, #12]	@ (8007150 <HAL_RCC_GetHCLKFreq+0x14>)
 8007142:	681b      	ldr	r3, [r3, #0]
}
 8007144:	4618      	mov	r0, r3
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	2000000c 	.word	0x2000000c

08007154 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007158:	f7ff fff0 	bl	800713c <HAL_RCC_GetHCLKFreq>
 800715c:	4602      	mov	r2, r0
 800715e:	4b05      	ldr	r3, [pc, #20]	@ (8007174 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	0a9b      	lsrs	r3, r3, #10
 8007164:	f003 0307 	and.w	r3, r3, #7
 8007168:	4903      	ldr	r1, [pc, #12]	@ (8007178 <HAL_RCC_GetPCLK1Freq+0x24>)
 800716a:	5ccb      	ldrb	r3, [r1, r3]
 800716c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007170:	4618      	mov	r0, r3
 8007172:	bd80      	pop	{r7, pc}
 8007174:	40023800 	.word	0x40023800
 8007178:	08012b10 	.word	0x08012b10

0800717c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007180:	f7ff ffdc 	bl	800713c <HAL_RCC_GetHCLKFreq>
 8007184:	4602      	mov	r2, r0
 8007186:	4b05      	ldr	r3, [pc, #20]	@ (800719c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	0b5b      	lsrs	r3, r3, #13
 800718c:	f003 0307 	and.w	r3, r3, #7
 8007190:	4903      	ldr	r1, [pc, #12]	@ (80071a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007192:	5ccb      	ldrb	r3, [r1, r3]
 8007194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007198:	4618      	mov	r0, r3
 800719a:	bd80      	pop	{r7, pc}
 800719c:	40023800 	.word	0x40023800
 80071a0:	08012b10 	.word	0x08012b10

080071a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071a8:	b0ae      	sub	sp, #184	@ 0xb8
 80071aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80071ac:	2300      	movs	r3, #0
 80071ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80071b2:	2300      	movs	r3, #0
 80071b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80071b8:	2300      	movs	r3, #0
 80071ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80071be:	2300      	movs	r3, #0
 80071c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80071c4:	2300      	movs	r3, #0
 80071c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80071ca:	4bcb      	ldr	r3, [pc, #812]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x354>)
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f003 030c 	and.w	r3, r3, #12
 80071d2:	2b0c      	cmp	r3, #12
 80071d4:	f200 8206 	bhi.w	80075e4 <HAL_RCC_GetSysClockFreq+0x440>
 80071d8:	a201      	add	r2, pc, #4	@ (adr r2, 80071e0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80071da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071de:	bf00      	nop
 80071e0:	08007215 	.word	0x08007215
 80071e4:	080075e5 	.word	0x080075e5
 80071e8:	080075e5 	.word	0x080075e5
 80071ec:	080075e5 	.word	0x080075e5
 80071f0:	0800721d 	.word	0x0800721d
 80071f4:	080075e5 	.word	0x080075e5
 80071f8:	080075e5 	.word	0x080075e5
 80071fc:	080075e5 	.word	0x080075e5
 8007200:	08007225 	.word	0x08007225
 8007204:	080075e5 	.word	0x080075e5
 8007208:	080075e5 	.word	0x080075e5
 800720c:	080075e5 	.word	0x080075e5
 8007210:	08007415 	.word	0x08007415
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007214:	4bb9      	ldr	r3, [pc, #740]	@ (80074fc <HAL_RCC_GetSysClockFreq+0x358>)
 8007216:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800721a:	e1e7      	b.n	80075ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800721c:	4bb8      	ldr	r3, [pc, #736]	@ (8007500 <HAL_RCC_GetSysClockFreq+0x35c>)
 800721e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007222:	e1e3      	b.n	80075ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007224:	4bb4      	ldr	r3, [pc, #720]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800722c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007230:	4bb1      	ldr	r3, [pc, #708]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007238:	2b00      	cmp	r3, #0
 800723a:	d071      	beq.n	8007320 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800723c:	4bae      	ldr	r3, [pc, #696]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x354>)
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	099b      	lsrs	r3, r3, #6
 8007242:	2200      	movs	r2, #0
 8007244:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007248:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800724c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007250:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007254:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007258:	2300      	movs	r3, #0
 800725a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800725e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007262:	4622      	mov	r2, r4
 8007264:	462b      	mov	r3, r5
 8007266:	f04f 0000 	mov.w	r0, #0
 800726a:	f04f 0100 	mov.w	r1, #0
 800726e:	0159      	lsls	r1, r3, #5
 8007270:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007274:	0150      	lsls	r0, r2, #5
 8007276:	4602      	mov	r2, r0
 8007278:	460b      	mov	r3, r1
 800727a:	4621      	mov	r1, r4
 800727c:	1a51      	subs	r1, r2, r1
 800727e:	6439      	str	r1, [r7, #64]	@ 0x40
 8007280:	4629      	mov	r1, r5
 8007282:	eb63 0301 	sbc.w	r3, r3, r1
 8007286:	647b      	str	r3, [r7, #68]	@ 0x44
 8007288:	f04f 0200 	mov.w	r2, #0
 800728c:	f04f 0300 	mov.w	r3, #0
 8007290:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8007294:	4649      	mov	r1, r9
 8007296:	018b      	lsls	r3, r1, #6
 8007298:	4641      	mov	r1, r8
 800729a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800729e:	4641      	mov	r1, r8
 80072a0:	018a      	lsls	r2, r1, #6
 80072a2:	4641      	mov	r1, r8
 80072a4:	1a51      	subs	r1, r2, r1
 80072a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80072a8:	4649      	mov	r1, r9
 80072aa:	eb63 0301 	sbc.w	r3, r3, r1
 80072ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072b0:	f04f 0200 	mov.w	r2, #0
 80072b4:	f04f 0300 	mov.w	r3, #0
 80072b8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80072bc:	4649      	mov	r1, r9
 80072be:	00cb      	lsls	r3, r1, #3
 80072c0:	4641      	mov	r1, r8
 80072c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072c6:	4641      	mov	r1, r8
 80072c8:	00ca      	lsls	r2, r1, #3
 80072ca:	4610      	mov	r0, r2
 80072cc:	4619      	mov	r1, r3
 80072ce:	4603      	mov	r3, r0
 80072d0:	4622      	mov	r2, r4
 80072d2:	189b      	adds	r3, r3, r2
 80072d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80072d6:	462b      	mov	r3, r5
 80072d8:	460a      	mov	r2, r1
 80072da:	eb42 0303 	adc.w	r3, r2, r3
 80072de:	637b      	str	r3, [r7, #52]	@ 0x34
 80072e0:	f04f 0200 	mov.w	r2, #0
 80072e4:	f04f 0300 	mov.w	r3, #0
 80072e8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80072ec:	4629      	mov	r1, r5
 80072ee:	024b      	lsls	r3, r1, #9
 80072f0:	4621      	mov	r1, r4
 80072f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80072f6:	4621      	mov	r1, r4
 80072f8:	024a      	lsls	r2, r1, #9
 80072fa:	4610      	mov	r0, r2
 80072fc:	4619      	mov	r1, r3
 80072fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007302:	2200      	movs	r2, #0
 8007304:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007308:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800730c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8007310:	f7f9 fc8a 	bl	8000c28 <__aeabi_uldivmod>
 8007314:	4602      	mov	r2, r0
 8007316:	460b      	mov	r3, r1
 8007318:	4613      	mov	r3, r2
 800731a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800731e:	e067      	b.n	80073f0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007320:	4b75      	ldr	r3, [pc, #468]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	099b      	lsrs	r3, r3, #6
 8007326:	2200      	movs	r2, #0
 8007328:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800732c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007330:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007334:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007338:	67bb      	str	r3, [r7, #120]	@ 0x78
 800733a:	2300      	movs	r3, #0
 800733c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800733e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8007342:	4622      	mov	r2, r4
 8007344:	462b      	mov	r3, r5
 8007346:	f04f 0000 	mov.w	r0, #0
 800734a:	f04f 0100 	mov.w	r1, #0
 800734e:	0159      	lsls	r1, r3, #5
 8007350:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007354:	0150      	lsls	r0, r2, #5
 8007356:	4602      	mov	r2, r0
 8007358:	460b      	mov	r3, r1
 800735a:	4621      	mov	r1, r4
 800735c:	1a51      	subs	r1, r2, r1
 800735e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007360:	4629      	mov	r1, r5
 8007362:	eb63 0301 	sbc.w	r3, r3, r1
 8007366:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007368:	f04f 0200 	mov.w	r2, #0
 800736c:	f04f 0300 	mov.w	r3, #0
 8007370:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8007374:	4649      	mov	r1, r9
 8007376:	018b      	lsls	r3, r1, #6
 8007378:	4641      	mov	r1, r8
 800737a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800737e:	4641      	mov	r1, r8
 8007380:	018a      	lsls	r2, r1, #6
 8007382:	4641      	mov	r1, r8
 8007384:	ebb2 0a01 	subs.w	sl, r2, r1
 8007388:	4649      	mov	r1, r9
 800738a:	eb63 0b01 	sbc.w	fp, r3, r1
 800738e:	f04f 0200 	mov.w	r2, #0
 8007392:	f04f 0300 	mov.w	r3, #0
 8007396:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800739a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800739e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80073a2:	4692      	mov	sl, r2
 80073a4:	469b      	mov	fp, r3
 80073a6:	4623      	mov	r3, r4
 80073a8:	eb1a 0303 	adds.w	r3, sl, r3
 80073ac:	623b      	str	r3, [r7, #32]
 80073ae:	462b      	mov	r3, r5
 80073b0:	eb4b 0303 	adc.w	r3, fp, r3
 80073b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80073b6:	f04f 0200 	mov.w	r2, #0
 80073ba:	f04f 0300 	mov.w	r3, #0
 80073be:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80073c2:	4629      	mov	r1, r5
 80073c4:	028b      	lsls	r3, r1, #10
 80073c6:	4621      	mov	r1, r4
 80073c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80073cc:	4621      	mov	r1, r4
 80073ce:	028a      	lsls	r2, r1, #10
 80073d0:	4610      	mov	r0, r2
 80073d2:	4619      	mov	r1, r3
 80073d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073d8:	2200      	movs	r2, #0
 80073da:	673b      	str	r3, [r7, #112]	@ 0x70
 80073dc:	677a      	str	r2, [r7, #116]	@ 0x74
 80073de:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80073e2:	f7f9 fc21 	bl	8000c28 <__aeabi_uldivmod>
 80073e6:	4602      	mov	r2, r0
 80073e8:	460b      	mov	r3, r1
 80073ea:	4613      	mov	r3, r2
 80073ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80073f0:	4b41      	ldr	r3, [pc, #260]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x354>)
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	0c1b      	lsrs	r3, r3, #16
 80073f6:	f003 0303 	and.w	r3, r3, #3
 80073fa:	3301      	adds	r3, #1
 80073fc:	005b      	lsls	r3, r3, #1
 80073fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8007402:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007406:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800740a:	fbb2 f3f3 	udiv	r3, r2, r3
 800740e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8007412:	e0eb      	b.n	80075ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007414:	4b38      	ldr	r3, [pc, #224]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800741c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007420:	4b35      	ldr	r3, [pc, #212]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x354>)
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007428:	2b00      	cmp	r3, #0
 800742a:	d06b      	beq.n	8007504 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800742c:	4b32      	ldr	r3, [pc, #200]	@ (80074f8 <HAL_RCC_GetSysClockFreq+0x354>)
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	099b      	lsrs	r3, r3, #6
 8007432:	2200      	movs	r2, #0
 8007434:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007436:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007438:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800743a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800743e:	663b      	str	r3, [r7, #96]	@ 0x60
 8007440:	2300      	movs	r3, #0
 8007442:	667b      	str	r3, [r7, #100]	@ 0x64
 8007444:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8007448:	4622      	mov	r2, r4
 800744a:	462b      	mov	r3, r5
 800744c:	f04f 0000 	mov.w	r0, #0
 8007450:	f04f 0100 	mov.w	r1, #0
 8007454:	0159      	lsls	r1, r3, #5
 8007456:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800745a:	0150      	lsls	r0, r2, #5
 800745c:	4602      	mov	r2, r0
 800745e:	460b      	mov	r3, r1
 8007460:	4621      	mov	r1, r4
 8007462:	1a51      	subs	r1, r2, r1
 8007464:	61b9      	str	r1, [r7, #24]
 8007466:	4629      	mov	r1, r5
 8007468:	eb63 0301 	sbc.w	r3, r3, r1
 800746c:	61fb      	str	r3, [r7, #28]
 800746e:	f04f 0200 	mov.w	r2, #0
 8007472:	f04f 0300 	mov.w	r3, #0
 8007476:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800747a:	4659      	mov	r1, fp
 800747c:	018b      	lsls	r3, r1, #6
 800747e:	4651      	mov	r1, sl
 8007480:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007484:	4651      	mov	r1, sl
 8007486:	018a      	lsls	r2, r1, #6
 8007488:	4651      	mov	r1, sl
 800748a:	ebb2 0801 	subs.w	r8, r2, r1
 800748e:	4659      	mov	r1, fp
 8007490:	eb63 0901 	sbc.w	r9, r3, r1
 8007494:	f04f 0200 	mov.w	r2, #0
 8007498:	f04f 0300 	mov.w	r3, #0
 800749c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80074a0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80074a4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80074a8:	4690      	mov	r8, r2
 80074aa:	4699      	mov	r9, r3
 80074ac:	4623      	mov	r3, r4
 80074ae:	eb18 0303 	adds.w	r3, r8, r3
 80074b2:	613b      	str	r3, [r7, #16]
 80074b4:	462b      	mov	r3, r5
 80074b6:	eb49 0303 	adc.w	r3, r9, r3
 80074ba:	617b      	str	r3, [r7, #20]
 80074bc:	f04f 0200 	mov.w	r2, #0
 80074c0:	f04f 0300 	mov.w	r3, #0
 80074c4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80074c8:	4629      	mov	r1, r5
 80074ca:	024b      	lsls	r3, r1, #9
 80074cc:	4621      	mov	r1, r4
 80074ce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80074d2:	4621      	mov	r1, r4
 80074d4:	024a      	lsls	r2, r1, #9
 80074d6:	4610      	mov	r0, r2
 80074d8:	4619      	mov	r1, r3
 80074da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80074de:	2200      	movs	r2, #0
 80074e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80074e2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80074e4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80074e8:	f7f9 fb9e 	bl	8000c28 <__aeabi_uldivmod>
 80074ec:	4602      	mov	r2, r0
 80074ee:	460b      	mov	r3, r1
 80074f0:	4613      	mov	r3, r2
 80074f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074f6:	e065      	b.n	80075c4 <HAL_RCC_GetSysClockFreq+0x420>
 80074f8:	40023800 	.word	0x40023800
 80074fc:	00f42400 	.word	0x00f42400
 8007500:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007504:	4b3d      	ldr	r3, [pc, #244]	@ (80075fc <HAL_RCC_GetSysClockFreq+0x458>)
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	099b      	lsrs	r3, r3, #6
 800750a:	2200      	movs	r2, #0
 800750c:	4618      	mov	r0, r3
 800750e:	4611      	mov	r1, r2
 8007510:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007514:	653b      	str	r3, [r7, #80]	@ 0x50
 8007516:	2300      	movs	r3, #0
 8007518:	657b      	str	r3, [r7, #84]	@ 0x54
 800751a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800751e:	4642      	mov	r2, r8
 8007520:	464b      	mov	r3, r9
 8007522:	f04f 0000 	mov.w	r0, #0
 8007526:	f04f 0100 	mov.w	r1, #0
 800752a:	0159      	lsls	r1, r3, #5
 800752c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007530:	0150      	lsls	r0, r2, #5
 8007532:	4602      	mov	r2, r0
 8007534:	460b      	mov	r3, r1
 8007536:	4641      	mov	r1, r8
 8007538:	1a51      	subs	r1, r2, r1
 800753a:	60b9      	str	r1, [r7, #8]
 800753c:	4649      	mov	r1, r9
 800753e:	eb63 0301 	sbc.w	r3, r3, r1
 8007542:	60fb      	str	r3, [r7, #12]
 8007544:	f04f 0200 	mov.w	r2, #0
 8007548:	f04f 0300 	mov.w	r3, #0
 800754c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007550:	4659      	mov	r1, fp
 8007552:	018b      	lsls	r3, r1, #6
 8007554:	4651      	mov	r1, sl
 8007556:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800755a:	4651      	mov	r1, sl
 800755c:	018a      	lsls	r2, r1, #6
 800755e:	4651      	mov	r1, sl
 8007560:	1a54      	subs	r4, r2, r1
 8007562:	4659      	mov	r1, fp
 8007564:	eb63 0501 	sbc.w	r5, r3, r1
 8007568:	f04f 0200 	mov.w	r2, #0
 800756c:	f04f 0300 	mov.w	r3, #0
 8007570:	00eb      	lsls	r3, r5, #3
 8007572:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007576:	00e2      	lsls	r2, r4, #3
 8007578:	4614      	mov	r4, r2
 800757a:	461d      	mov	r5, r3
 800757c:	4643      	mov	r3, r8
 800757e:	18e3      	adds	r3, r4, r3
 8007580:	603b      	str	r3, [r7, #0]
 8007582:	464b      	mov	r3, r9
 8007584:	eb45 0303 	adc.w	r3, r5, r3
 8007588:	607b      	str	r3, [r7, #4]
 800758a:	f04f 0200 	mov.w	r2, #0
 800758e:	f04f 0300 	mov.w	r3, #0
 8007592:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007596:	4629      	mov	r1, r5
 8007598:	028b      	lsls	r3, r1, #10
 800759a:	4621      	mov	r1, r4
 800759c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80075a0:	4621      	mov	r1, r4
 80075a2:	028a      	lsls	r2, r1, #10
 80075a4:	4610      	mov	r0, r2
 80075a6:	4619      	mov	r1, r3
 80075a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075ac:	2200      	movs	r2, #0
 80075ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075b0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80075b2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80075b6:	f7f9 fb37 	bl	8000c28 <__aeabi_uldivmod>
 80075ba:	4602      	mov	r2, r0
 80075bc:	460b      	mov	r3, r1
 80075be:	4613      	mov	r3, r2
 80075c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80075c4:	4b0d      	ldr	r3, [pc, #52]	@ (80075fc <HAL_RCC_GetSysClockFreq+0x458>)
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	0f1b      	lsrs	r3, r3, #28
 80075ca:	f003 0307 	and.w	r3, r3, #7
 80075ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80075d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80075d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80075da:	fbb2 f3f3 	udiv	r3, r2, r3
 80075de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80075e2:	e003      	b.n	80075ec <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80075e4:	4b06      	ldr	r3, [pc, #24]	@ (8007600 <HAL_RCC_GetSysClockFreq+0x45c>)
 80075e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80075ea:	bf00      	nop
    }
  }
  return sysclockfreq;
 80075ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	37b8      	adds	r7, #184	@ 0xb8
 80075f4:	46bd      	mov	sp, r7
 80075f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80075fa:	bf00      	nop
 80075fc:	40023800 	.word	0x40023800
 8007600:	00f42400 	.word	0x00f42400

08007604 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b086      	sub	sp, #24
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d101      	bne.n	8007616 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	e28d      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f003 0301 	and.w	r3, r3, #1
 800761e:	2b00      	cmp	r3, #0
 8007620:	f000 8083 	beq.w	800772a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007624:	4b94      	ldr	r3, [pc, #592]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	f003 030c 	and.w	r3, r3, #12
 800762c:	2b04      	cmp	r3, #4
 800762e:	d019      	beq.n	8007664 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007630:	4b91      	ldr	r3, [pc, #580]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	f003 030c 	and.w	r3, r3, #12
        || \
 8007638:	2b08      	cmp	r3, #8
 800763a:	d106      	bne.n	800764a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800763c:	4b8e      	ldr	r3, [pc, #568]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007644:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007648:	d00c      	beq.n	8007664 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800764a:	4b8b      	ldr	r3, [pc, #556]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 800764c:	689b      	ldr	r3, [r3, #8]
 800764e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8007652:	2b0c      	cmp	r3, #12
 8007654:	d112      	bne.n	800767c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007656:	4b88      	ldr	r3, [pc, #544]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800765e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007662:	d10b      	bne.n	800767c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007664:	4b84      	ldr	r3, [pc, #528]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800766c:	2b00      	cmp	r3, #0
 800766e:	d05b      	beq.n	8007728 <HAL_RCC_OscConfig+0x124>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d157      	bne.n	8007728 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	e25a      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007684:	d106      	bne.n	8007694 <HAL_RCC_OscConfig+0x90>
 8007686:	4b7c      	ldr	r3, [pc, #496]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a7b      	ldr	r2, [pc, #492]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 800768c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007690:	6013      	str	r3, [r2, #0]
 8007692:	e01d      	b.n	80076d0 <HAL_RCC_OscConfig+0xcc>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	685b      	ldr	r3, [r3, #4]
 8007698:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800769c:	d10c      	bne.n	80076b8 <HAL_RCC_OscConfig+0xb4>
 800769e:	4b76      	ldr	r3, [pc, #472]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a75      	ldr	r2, [pc, #468]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80076a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80076a8:	6013      	str	r3, [r2, #0]
 80076aa:	4b73      	ldr	r3, [pc, #460]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a72      	ldr	r2, [pc, #456]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80076b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076b4:	6013      	str	r3, [r2, #0]
 80076b6:	e00b      	b.n	80076d0 <HAL_RCC_OscConfig+0xcc>
 80076b8:	4b6f      	ldr	r3, [pc, #444]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a6e      	ldr	r2, [pc, #440]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80076be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80076c2:	6013      	str	r3, [r2, #0]
 80076c4:	4b6c      	ldr	r3, [pc, #432]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a6b      	ldr	r2, [pc, #428]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80076ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80076ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d013      	beq.n	8007700 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80076d8:	f7fe f916 	bl	8005908 <HAL_GetTick>
 80076dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076de:	e008      	b.n	80076f2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80076e0:	f7fe f912 	bl	8005908 <HAL_GetTick>
 80076e4:	4602      	mov	r2, r0
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	1ad3      	subs	r3, r2, r3
 80076ea:	2b64      	cmp	r3, #100	@ 0x64
 80076ec:	d901      	bls.n	80076f2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80076ee:	2303      	movs	r3, #3
 80076f0:	e21f      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80076f2:	4b61      	ldr	r3, [pc, #388]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d0f0      	beq.n	80076e0 <HAL_RCC_OscConfig+0xdc>
 80076fe:	e014      	b.n	800772a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007700:	f7fe f902 	bl	8005908 <HAL_GetTick>
 8007704:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007706:	e008      	b.n	800771a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007708:	f7fe f8fe 	bl	8005908 <HAL_GetTick>
 800770c:	4602      	mov	r2, r0
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	1ad3      	subs	r3, r2, r3
 8007712:	2b64      	cmp	r3, #100	@ 0x64
 8007714:	d901      	bls.n	800771a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8007716:	2303      	movs	r3, #3
 8007718:	e20b      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800771a:	4b57      	ldr	r3, [pc, #348]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007722:	2b00      	cmp	r3, #0
 8007724:	d1f0      	bne.n	8007708 <HAL_RCC_OscConfig+0x104>
 8007726:	e000      	b.n	800772a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007728:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 0302 	and.w	r3, r3, #2
 8007732:	2b00      	cmp	r3, #0
 8007734:	d06f      	beq.n	8007816 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007736:	4b50      	ldr	r3, [pc, #320]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	f003 030c 	and.w	r3, r3, #12
 800773e:	2b00      	cmp	r3, #0
 8007740:	d017      	beq.n	8007772 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007742:	4b4d      	ldr	r3, [pc, #308]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f003 030c 	and.w	r3, r3, #12
        || \
 800774a:	2b08      	cmp	r3, #8
 800774c:	d105      	bne.n	800775a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800774e:	4b4a      	ldr	r3, [pc, #296]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 8007750:	685b      	ldr	r3, [r3, #4]
 8007752:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007756:	2b00      	cmp	r3, #0
 8007758:	d00b      	beq.n	8007772 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800775a:	4b47      	ldr	r3, [pc, #284]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8007762:	2b0c      	cmp	r3, #12
 8007764:	d11c      	bne.n	80077a0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007766:	4b44      	ldr	r3, [pc, #272]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800776e:	2b00      	cmp	r3, #0
 8007770:	d116      	bne.n	80077a0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007772:	4b41      	ldr	r3, [pc, #260]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f003 0302 	and.w	r3, r3, #2
 800777a:	2b00      	cmp	r3, #0
 800777c:	d005      	beq.n	800778a <HAL_RCC_OscConfig+0x186>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	2b01      	cmp	r3, #1
 8007784:	d001      	beq.n	800778a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	e1d3      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800778a:	4b3b      	ldr	r3, [pc, #236]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	691b      	ldr	r3, [r3, #16]
 8007796:	00db      	lsls	r3, r3, #3
 8007798:	4937      	ldr	r1, [pc, #220]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 800779a:	4313      	orrs	r3, r2
 800779c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800779e:	e03a      	b.n	8007816 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	68db      	ldr	r3, [r3, #12]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d020      	beq.n	80077ea <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80077a8:	4b34      	ldr	r3, [pc, #208]	@ (800787c <HAL_RCC_OscConfig+0x278>)
 80077aa:	2201      	movs	r2, #1
 80077ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077ae:	f7fe f8ab 	bl	8005908 <HAL_GetTick>
 80077b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077b4:	e008      	b.n	80077c8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077b6:	f7fe f8a7 	bl	8005908 <HAL_GetTick>
 80077ba:	4602      	mov	r2, r0
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	1ad3      	subs	r3, r2, r3
 80077c0:	2b02      	cmp	r3, #2
 80077c2:	d901      	bls.n	80077c8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80077c4:	2303      	movs	r3, #3
 80077c6:	e1b4      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077c8:	4b2b      	ldr	r3, [pc, #172]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f003 0302 	and.w	r3, r3, #2
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d0f0      	beq.n	80077b6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80077d4:	4b28      	ldr	r3, [pc, #160]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	691b      	ldr	r3, [r3, #16]
 80077e0:	00db      	lsls	r3, r3, #3
 80077e2:	4925      	ldr	r1, [pc, #148]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 80077e4:	4313      	orrs	r3, r2
 80077e6:	600b      	str	r3, [r1, #0]
 80077e8:	e015      	b.n	8007816 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80077ea:	4b24      	ldr	r3, [pc, #144]	@ (800787c <HAL_RCC_OscConfig+0x278>)
 80077ec:	2200      	movs	r2, #0
 80077ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80077f0:	f7fe f88a 	bl	8005908 <HAL_GetTick>
 80077f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80077f6:	e008      	b.n	800780a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80077f8:	f7fe f886 	bl	8005908 <HAL_GetTick>
 80077fc:	4602      	mov	r2, r0
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	1ad3      	subs	r3, r2, r3
 8007802:	2b02      	cmp	r3, #2
 8007804:	d901      	bls.n	800780a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007806:	2303      	movs	r3, #3
 8007808:	e193      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800780a:	4b1b      	ldr	r3, [pc, #108]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 0302 	and.w	r3, r3, #2
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1f0      	bne.n	80077f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f003 0308 	and.w	r3, r3, #8
 800781e:	2b00      	cmp	r3, #0
 8007820:	d036      	beq.n	8007890 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	695b      	ldr	r3, [r3, #20]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d016      	beq.n	8007858 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800782a:	4b15      	ldr	r3, [pc, #84]	@ (8007880 <HAL_RCC_OscConfig+0x27c>)
 800782c:	2201      	movs	r2, #1
 800782e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007830:	f7fe f86a 	bl	8005908 <HAL_GetTick>
 8007834:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007836:	e008      	b.n	800784a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007838:	f7fe f866 	bl	8005908 <HAL_GetTick>
 800783c:	4602      	mov	r2, r0
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	2b02      	cmp	r3, #2
 8007844:	d901      	bls.n	800784a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007846:	2303      	movs	r3, #3
 8007848:	e173      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800784a:	4b0b      	ldr	r3, [pc, #44]	@ (8007878 <HAL_RCC_OscConfig+0x274>)
 800784c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800784e:	f003 0302 	and.w	r3, r3, #2
 8007852:	2b00      	cmp	r3, #0
 8007854:	d0f0      	beq.n	8007838 <HAL_RCC_OscConfig+0x234>
 8007856:	e01b      	b.n	8007890 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007858:	4b09      	ldr	r3, [pc, #36]	@ (8007880 <HAL_RCC_OscConfig+0x27c>)
 800785a:	2200      	movs	r2, #0
 800785c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800785e:	f7fe f853 	bl	8005908 <HAL_GetTick>
 8007862:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007864:	e00e      	b.n	8007884 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007866:	f7fe f84f 	bl	8005908 <HAL_GetTick>
 800786a:	4602      	mov	r2, r0
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	1ad3      	subs	r3, r2, r3
 8007870:	2b02      	cmp	r3, #2
 8007872:	d907      	bls.n	8007884 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007874:	2303      	movs	r3, #3
 8007876:	e15c      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
 8007878:	40023800 	.word	0x40023800
 800787c:	42470000 	.word	0x42470000
 8007880:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007884:	4b8a      	ldr	r3, [pc, #552]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007886:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007888:	f003 0302 	and.w	r3, r3, #2
 800788c:	2b00      	cmp	r3, #0
 800788e:	d1ea      	bne.n	8007866 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 0304 	and.w	r3, r3, #4
 8007898:	2b00      	cmp	r3, #0
 800789a:	f000 8097 	beq.w	80079cc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800789e:	2300      	movs	r3, #0
 80078a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80078a2:	4b83      	ldr	r3, [pc, #524]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 80078a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d10f      	bne.n	80078ce <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80078ae:	2300      	movs	r3, #0
 80078b0:	60bb      	str	r3, [r7, #8]
 80078b2:	4b7f      	ldr	r3, [pc, #508]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 80078b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078b6:	4a7e      	ldr	r2, [pc, #504]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 80078b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80078be:	4b7c      	ldr	r3, [pc, #496]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 80078c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078c6:	60bb      	str	r3, [r7, #8]
 80078c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078ca:	2301      	movs	r3, #1
 80078cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078ce:	4b79      	ldr	r3, [pc, #484]	@ (8007ab4 <HAL_RCC_OscConfig+0x4b0>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d118      	bne.n	800790c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80078da:	4b76      	ldr	r3, [pc, #472]	@ (8007ab4 <HAL_RCC_OscConfig+0x4b0>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a75      	ldr	r2, [pc, #468]	@ (8007ab4 <HAL_RCC_OscConfig+0x4b0>)
 80078e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80078e6:	f7fe f80f 	bl	8005908 <HAL_GetTick>
 80078ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80078ec:	e008      	b.n	8007900 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078ee:	f7fe f80b 	bl	8005908 <HAL_GetTick>
 80078f2:	4602      	mov	r2, r0
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	1ad3      	subs	r3, r2, r3
 80078f8:	2b02      	cmp	r3, #2
 80078fa:	d901      	bls.n	8007900 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80078fc:	2303      	movs	r3, #3
 80078fe:	e118      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007900:	4b6c      	ldr	r3, [pc, #432]	@ (8007ab4 <HAL_RCC_OscConfig+0x4b0>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007908:	2b00      	cmp	r3, #0
 800790a:	d0f0      	beq.n	80078ee <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	2b01      	cmp	r3, #1
 8007912:	d106      	bne.n	8007922 <HAL_RCC_OscConfig+0x31e>
 8007914:	4b66      	ldr	r3, [pc, #408]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007916:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007918:	4a65      	ldr	r2, [pc, #404]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 800791a:	f043 0301 	orr.w	r3, r3, #1
 800791e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007920:	e01c      	b.n	800795c <HAL_RCC_OscConfig+0x358>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	2b05      	cmp	r3, #5
 8007928:	d10c      	bne.n	8007944 <HAL_RCC_OscConfig+0x340>
 800792a:	4b61      	ldr	r3, [pc, #388]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 800792c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800792e:	4a60      	ldr	r2, [pc, #384]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007930:	f043 0304 	orr.w	r3, r3, #4
 8007934:	6713      	str	r3, [r2, #112]	@ 0x70
 8007936:	4b5e      	ldr	r3, [pc, #376]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800793a:	4a5d      	ldr	r2, [pc, #372]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 800793c:	f043 0301 	orr.w	r3, r3, #1
 8007940:	6713      	str	r3, [r2, #112]	@ 0x70
 8007942:	e00b      	b.n	800795c <HAL_RCC_OscConfig+0x358>
 8007944:	4b5a      	ldr	r3, [pc, #360]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007948:	4a59      	ldr	r2, [pc, #356]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 800794a:	f023 0301 	bic.w	r3, r3, #1
 800794e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007950:	4b57      	ldr	r3, [pc, #348]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007952:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007954:	4a56      	ldr	r2, [pc, #344]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007956:	f023 0304 	bic.w	r3, r3, #4
 800795a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	689b      	ldr	r3, [r3, #8]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d015      	beq.n	8007990 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007964:	f7fd ffd0 	bl	8005908 <HAL_GetTick>
 8007968:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800796a:	e00a      	b.n	8007982 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800796c:	f7fd ffcc 	bl	8005908 <HAL_GetTick>
 8007970:	4602      	mov	r2, r0
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	1ad3      	subs	r3, r2, r3
 8007976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800797a:	4293      	cmp	r3, r2
 800797c:	d901      	bls.n	8007982 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800797e:	2303      	movs	r3, #3
 8007980:	e0d7      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007982:	4b4b      	ldr	r3, [pc, #300]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007984:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007986:	f003 0302 	and.w	r3, r3, #2
 800798a:	2b00      	cmp	r3, #0
 800798c:	d0ee      	beq.n	800796c <HAL_RCC_OscConfig+0x368>
 800798e:	e014      	b.n	80079ba <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007990:	f7fd ffba 	bl	8005908 <HAL_GetTick>
 8007994:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007996:	e00a      	b.n	80079ae <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007998:	f7fd ffb6 	bl	8005908 <HAL_GetTick>
 800799c:	4602      	mov	r2, r0
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d901      	bls.n	80079ae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80079aa:	2303      	movs	r3, #3
 80079ac:	e0c1      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079ae:	4b40      	ldr	r3, [pc, #256]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 80079b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079b2:	f003 0302 	and.w	r3, r3, #2
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d1ee      	bne.n	8007998 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80079ba:	7dfb      	ldrb	r3, [r7, #23]
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d105      	bne.n	80079cc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079c0:	4b3b      	ldr	r3, [pc, #236]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 80079c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079c4:	4a3a      	ldr	r2, [pc, #232]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 80079c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80079ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	699b      	ldr	r3, [r3, #24]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	f000 80ad 	beq.w	8007b30 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80079d6:	4b36      	ldr	r3, [pc, #216]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 80079d8:	689b      	ldr	r3, [r3, #8]
 80079da:	f003 030c 	and.w	r3, r3, #12
 80079de:	2b08      	cmp	r3, #8
 80079e0:	d060      	beq.n	8007aa4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	699b      	ldr	r3, [r3, #24]
 80079e6:	2b02      	cmp	r3, #2
 80079e8:	d145      	bne.n	8007a76 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079ea:	4b33      	ldr	r3, [pc, #204]	@ (8007ab8 <HAL_RCC_OscConfig+0x4b4>)
 80079ec:	2200      	movs	r2, #0
 80079ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079f0:	f7fd ff8a 	bl	8005908 <HAL_GetTick>
 80079f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079f6:	e008      	b.n	8007a0a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079f8:	f7fd ff86 	bl	8005908 <HAL_GetTick>
 80079fc:	4602      	mov	r2, r0
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	1ad3      	subs	r3, r2, r3
 8007a02:	2b02      	cmp	r3, #2
 8007a04:	d901      	bls.n	8007a0a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007a06:	2303      	movs	r3, #3
 8007a08:	e093      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a0a:	4b29      	ldr	r3, [pc, #164]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d1f0      	bne.n	80079f8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	69da      	ldr	r2, [r3, #28]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6a1b      	ldr	r3, [r3, #32]
 8007a1e:	431a      	orrs	r2, r3
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a24:	019b      	lsls	r3, r3, #6
 8007a26:	431a      	orrs	r2, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a2c:	085b      	lsrs	r3, r3, #1
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	041b      	lsls	r3, r3, #16
 8007a32:	431a      	orrs	r2, r3
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a38:	061b      	lsls	r3, r3, #24
 8007a3a:	431a      	orrs	r2, r3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a40:	071b      	lsls	r3, r3, #28
 8007a42:	491b      	ldr	r1, [pc, #108]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007a48:	4b1b      	ldr	r3, [pc, #108]	@ (8007ab8 <HAL_RCC_OscConfig+0x4b4>)
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a4e:	f7fd ff5b 	bl	8005908 <HAL_GetTick>
 8007a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a54:	e008      	b.n	8007a68 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a56:	f7fd ff57 	bl	8005908 <HAL_GetTick>
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	2b02      	cmp	r3, #2
 8007a62:	d901      	bls.n	8007a68 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007a64:	2303      	movs	r3, #3
 8007a66:	e064      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a68:	4b11      	ldr	r3, [pc, #68]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d0f0      	beq.n	8007a56 <HAL_RCC_OscConfig+0x452>
 8007a74:	e05c      	b.n	8007b30 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a76:	4b10      	ldr	r3, [pc, #64]	@ (8007ab8 <HAL_RCC_OscConfig+0x4b4>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a7c:	f7fd ff44 	bl	8005908 <HAL_GetTick>
 8007a80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a82:	e008      	b.n	8007a96 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a84:	f7fd ff40 	bl	8005908 <HAL_GetTick>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	693b      	ldr	r3, [r7, #16]
 8007a8c:	1ad3      	subs	r3, r2, r3
 8007a8e:	2b02      	cmp	r3, #2
 8007a90:	d901      	bls.n	8007a96 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007a92:	2303      	movs	r3, #3
 8007a94:	e04d      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a96:	4b06      	ldr	r3, [pc, #24]	@ (8007ab0 <HAL_RCC_OscConfig+0x4ac>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1f0      	bne.n	8007a84 <HAL_RCC_OscConfig+0x480>
 8007aa2:	e045      	b.n	8007b30 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	699b      	ldr	r3, [r3, #24]
 8007aa8:	2b01      	cmp	r3, #1
 8007aaa:	d107      	bne.n	8007abc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e040      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
 8007ab0:	40023800 	.word	0x40023800
 8007ab4:	40007000 	.word	0x40007000
 8007ab8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007abc:	4b1f      	ldr	r3, [pc, #124]	@ (8007b3c <HAL_RCC_OscConfig+0x538>)
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	699b      	ldr	r3, [r3, #24]
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d030      	beq.n	8007b2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d129      	bne.n	8007b2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d122      	bne.n	8007b2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007aec:	4013      	ands	r3, r2
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007af2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d119      	bne.n	8007b2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b02:	085b      	lsrs	r3, r3, #1
 8007b04:	3b01      	subs	r3, #1
 8007b06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	d10f      	bne.n	8007b2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d107      	bne.n	8007b2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b26:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d001      	beq.n	8007b30 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e000      	b.n	8007b32 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007b30:	2300      	movs	r3, #0
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3718      	adds	r7, #24
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	40023800 	.word	0x40023800

08007b40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b082      	sub	sp, #8
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d101      	bne.n	8007b52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e07b      	b.n	8007c4a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d108      	bne.n	8007b6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b62:	d009      	beq.n	8007b78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	61da      	str	r2, [r3, #28]
 8007b6a:	e005      	b.n	8007b78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d106      	bne.n	8007b98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7fd f86c 	bl	8004c70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2202      	movs	r2, #2
 8007b9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007bc0:	431a      	orrs	r2, r3
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bca:	431a      	orrs	r2, r3
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	691b      	ldr	r3, [r3, #16]
 8007bd0:	f003 0302 	and.w	r3, r3, #2
 8007bd4:	431a      	orrs	r2, r3
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	695b      	ldr	r3, [r3, #20]
 8007bda:	f003 0301 	and.w	r3, r3, #1
 8007bde:	431a      	orrs	r2, r3
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	699b      	ldr	r3, [r3, #24]
 8007be4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007be8:	431a      	orrs	r2, r3
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	69db      	ldr	r3, [r3, #28]
 8007bee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007bf2:	431a      	orrs	r2, r3
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6a1b      	ldr	r3, [r3, #32]
 8007bf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bfc:	ea42 0103 	orr.w	r1, r2, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c04:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	430a      	orrs	r2, r1
 8007c0e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	699b      	ldr	r3, [r3, #24]
 8007c14:	0c1b      	lsrs	r3, r3, #16
 8007c16:	f003 0104 	and.w	r1, r3, #4
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c1e:	f003 0210 	and.w	r2, r3, #16
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	430a      	orrs	r2, r1
 8007c28:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	69da      	ldr	r2, [r3, #28]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c38:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007c48:	2300      	movs	r3, #0
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3708      	adds	r7, #8
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}

08007c52 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c52:	b580      	push	{r7, lr}
 8007c54:	b088      	sub	sp, #32
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	60f8      	str	r0, [r7, #12]
 8007c5a:	60b9      	str	r1, [r7, #8]
 8007c5c:	603b      	str	r3, [r7, #0]
 8007c5e:	4613      	mov	r3, r2
 8007c60:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c62:	f7fd fe51 	bl	8005908 <HAL_GetTick>
 8007c66:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007c68:	88fb      	ldrh	r3, [r7, #6]
 8007c6a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	2b01      	cmp	r3, #1
 8007c76:	d001      	beq.n	8007c7c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007c78:	2302      	movs	r3, #2
 8007c7a:	e12a      	b.n	8007ed2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d002      	beq.n	8007c88 <HAL_SPI_Transmit+0x36>
 8007c82:	88fb      	ldrh	r3, [r7, #6]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d101      	bne.n	8007c8c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e122      	b.n	8007ed2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d101      	bne.n	8007c9a <HAL_SPI_Transmit+0x48>
 8007c96:	2302      	movs	r3, #2
 8007c98:	e11b      	b.n	8007ed2 <HAL_SPI_Transmit+0x280>
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2203      	movs	r2, #3
 8007ca6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2200      	movs	r2, #0
 8007cae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	68ba      	ldr	r2, [r7, #8]
 8007cb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	88fa      	ldrh	r2, [r7, #6]
 8007cba:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	88fa      	ldrh	r2, [r7, #6]
 8007cc0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ce8:	d10f      	bne.n	8007d0a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cf8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681a      	ldr	r2, [r3, #0]
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d08:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d14:	2b40      	cmp	r3, #64	@ 0x40
 8007d16:	d007      	beq.n	8007d28 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	681a      	ldr	r2, [r3, #0]
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d26:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	68db      	ldr	r3, [r3, #12]
 8007d2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d30:	d152      	bne.n	8007dd8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d002      	beq.n	8007d40 <HAL_SPI_Transmit+0xee>
 8007d3a:	8b7b      	ldrh	r3, [r7, #26]
 8007d3c:	2b01      	cmp	r3, #1
 8007d3e:	d145      	bne.n	8007dcc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d44:	881a      	ldrh	r2, [r3, #0]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d50:	1c9a      	adds	r2, r3, #2
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	3b01      	subs	r3, #1
 8007d5e:	b29a      	uxth	r2, r3
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007d64:	e032      	b.n	8007dcc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	f003 0302 	and.w	r3, r3, #2
 8007d70:	2b02      	cmp	r3, #2
 8007d72:	d112      	bne.n	8007d9a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d78:	881a      	ldrh	r2, [r3, #0]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d84:	1c9a      	adds	r2, r3, #2
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	3b01      	subs	r3, #1
 8007d92:	b29a      	uxth	r2, r3
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007d98:	e018      	b.n	8007dcc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d9a:	f7fd fdb5 	bl	8005908 <HAL_GetTick>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	1ad3      	subs	r3, r2, r3
 8007da4:	683a      	ldr	r2, [r7, #0]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d803      	bhi.n	8007db2 <HAL_SPI_Transmit+0x160>
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db0:	d102      	bne.n	8007db8 <HAL_SPI_Transmit+0x166>
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d109      	bne.n	8007dcc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007dc8:	2303      	movs	r3, #3
 8007dca:	e082      	b.n	8007ed2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d1c7      	bne.n	8007d66 <HAL_SPI_Transmit+0x114>
 8007dd6:	e053      	b.n	8007e80 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	685b      	ldr	r3, [r3, #4]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d002      	beq.n	8007de6 <HAL_SPI_Transmit+0x194>
 8007de0:	8b7b      	ldrh	r3, [r7, #26]
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d147      	bne.n	8007e76 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	330c      	adds	r3, #12
 8007df0:	7812      	ldrb	r2, [r2, #0]
 8007df2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007df8:	1c5a      	adds	r2, r3, #1
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	3b01      	subs	r3, #1
 8007e06:	b29a      	uxth	r2, r3
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007e0c:	e033      	b.n	8007e76 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	f003 0302 	and.w	r3, r3, #2
 8007e18:	2b02      	cmp	r3, #2
 8007e1a:	d113      	bne.n	8007e44 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	330c      	adds	r3, #12
 8007e26:	7812      	ldrb	r2, [r2, #0]
 8007e28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e2e:	1c5a      	adds	r2, r3, #1
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e38:	b29b      	uxth	r3, r3
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007e42:	e018      	b.n	8007e76 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e44:	f7fd fd60 	bl	8005908 <HAL_GetTick>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	69fb      	ldr	r3, [r7, #28]
 8007e4c:	1ad3      	subs	r3, r2, r3
 8007e4e:	683a      	ldr	r2, [r7, #0]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d803      	bhi.n	8007e5c <HAL_SPI_Transmit+0x20a>
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e5a:	d102      	bne.n	8007e62 <HAL_SPI_Transmit+0x210>
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d109      	bne.n	8007e76 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2201      	movs	r2, #1
 8007e66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007e72:	2303      	movs	r3, #3
 8007e74:	e02d      	b.n	8007ed2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e7a:	b29b      	uxth	r3, r3
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d1c6      	bne.n	8007e0e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e80:	69fa      	ldr	r2, [r7, #28]
 8007e82:	6839      	ldr	r1, [r7, #0]
 8007e84:	68f8      	ldr	r0, [r7, #12]
 8007e86:	f000 fbd9 	bl	800863c <SPI_EndRxTxTransaction>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d002      	beq.n	8007e96 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2220      	movs	r2, #32
 8007e94:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d10a      	bne.n	8007eb4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	617b      	str	r3, [r7, #20]
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	617b      	str	r3, [r7, #20]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	617b      	str	r3, [r7, #20]
 8007eb2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d001      	beq.n	8007ed0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e000      	b.n	8007ed2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
  }
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3720      	adds	r7, #32
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}

08007eda <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007eda:	b580      	push	{r7, lr}
 8007edc:	b088      	sub	sp, #32
 8007ede:	af02      	add	r7, sp, #8
 8007ee0:	60f8      	str	r0, [r7, #12]
 8007ee2:	60b9      	str	r1, [r7, #8]
 8007ee4:	603b      	str	r3, [r7, #0]
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d001      	beq.n	8007efa <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007ef6:	2302      	movs	r3, #2
 8007ef8:	e104      	b.n	8008104 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d002      	beq.n	8007f06 <HAL_SPI_Receive+0x2c>
 8007f00:	88fb      	ldrh	r3, [r7, #6]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d101      	bne.n	8007f0a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8007f06:	2301      	movs	r3, #1
 8007f08:	e0fc      	b.n	8008104 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	685b      	ldr	r3, [r3, #4]
 8007f0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f12:	d112      	bne.n	8007f3a <HAL_SPI_Receive+0x60>
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d10e      	bne.n	8007f3a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2204      	movs	r2, #4
 8007f20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007f24:	88fa      	ldrh	r2, [r7, #6]
 8007f26:	683b      	ldr	r3, [r7, #0]
 8007f28:	9300      	str	r3, [sp, #0]
 8007f2a:	4613      	mov	r3, r2
 8007f2c:	68ba      	ldr	r2, [r7, #8]
 8007f2e:	68b9      	ldr	r1, [r7, #8]
 8007f30:	68f8      	ldr	r0, [r7, #12]
 8007f32:	f000 f8eb 	bl	800810c <HAL_SPI_TransmitReceive>
 8007f36:	4603      	mov	r3, r0
 8007f38:	e0e4      	b.n	8008104 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f3a:	f7fd fce5 	bl	8005908 <HAL_GetTick>
 8007f3e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d101      	bne.n	8007f4e <HAL_SPI_Receive+0x74>
 8007f4a:	2302      	movs	r3, #2
 8007f4c:	e0da      	b.n	8008104 <HAL_SPI_Receive+0x22a>
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2201      	movs	r2, #1
 8007f52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	2204      	movs	r2, #4
 8007f5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2200      	movs	r2, #0
 8007f62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	68ba      	ldr	r2, [r7, #8]
 8007f68:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	88fa      	ldrh	r2, [r7, #6]
 8007f6e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	88fa      	ldrh	r2, [r7, #6]
 8007f74:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2200      	movs	r2, #0
 8007f86:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2200      	movs	r2, #0
 8007f92:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	689b      	ldr	r3, [r3, #8]
 8007f98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f9c:	d10f      	bne.n	8007fbe <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	681a      	ldr	r2, [r3, #0]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007fbc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fc8:	2b40      	cmp	r3, #64	@ 0x40
 8007fca:	d007      	beq.n	8007fdc <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	681a      	ldr	r2, [r3, #0]
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007fda:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	68db      	ldr	r3, [r3, #12]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d170      	bne.n	80080c6 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007fe4:	e035      	b.n	8008052 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	f003 0301 	and.w	r3, r3, #1
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d115      	bne.n	8008020 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f103 020c 	add.w	r2, r3, #12
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008000:	7812      	ldrb	r2, [r2, #0]
 8008002:	b2d2      	uxtb	r2, r2
 8008004:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800800a:	1c5a      	adds	r2, r3, #1
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008014:	b29b      	uxth	r3, r3
 8008016:	3b01      	subs	r3, #1
 8008018:	b29a      	uxth	r2, r3
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800801e:	e018      	b.n	8008052 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008020:	f7fd fc72 	bl	8005908 <HAL_GetTick>
 8008024:	4602      	mov	r2, r0
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	1ad3      	subs	r3, r2, r3
 800802a:	683a      	ldr	r2, [r7, #0]
 800802c:	429a      	cmp	r2, r3
 800802e:	d803      	bhi.n	8008038 <HAL_SPI_Receive+0x15e>
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008036:	d102      	bne.n	800803e <HAL_SPI_Receive+0x164>
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d109      	bne.n	8008052 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2201      	movs	r2, #1
 8008042:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2200      	movs	r2, #0
 800804a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800804e:	2303      	movs	r3, #3
 8008050:	e058      	b.n	8008104 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008056:	b29b      	uxth	r3, r3
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1c4      	bne.n	8007fe6 <HAL_SPI_Receive+0x10c>
 800805c:	e038      	b.n	80080d0 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	f003 0301 	and.w	r3, r3, #1
 8008068:	2b01      	cmp	r3, #1
 800806a:	d113      	bne.n	8008094 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	68da      	ldr	r2, [r3, #12]
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008076:	b292      	uxth	r2, r2
 8008078:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800807e:	1c9a      	adds	r2, r3, #2
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008088:	b29b      	uxth	r3, r3
 800808a:	3b01      	subs	r3, #1
 800808c:	b29a      	uxth	r2, r3
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008092:	e018      	b.n	80080c6 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008094:	f7fd fc38 	bl	8005908 <HAL_GetTick>
 8008098:	4602      	mov	r2, r0
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	1ad3      	subs	r3, r2, r3
 800809e:	683a      	ldr	r2, [r7, #0]
 80080a0:	429a      	cmp	r2, r3
 80080a2:	d803      	bhi.n	80080ac <HAL_SPI_Receive+0x1d2>
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080aa:	d102      	bne.n	80080b2 <HAL_SPI_Receive+0x1d8>
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d109      	bne.n	80080c6 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2201      	movs	r2, #1
 80080b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2200      	movs	r2, #0
 80080be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80080c2:	2303      	movs	r3, #3
 80080c4:	e01e      	b.n	8008104 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d1c6      	bne.n	800805e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80080d0:	697a      	ldr	r2, [r7, #20]
 80080d2:	6839      	ldr	r1, [r7, #0]
 80080d4:	68f8      	ldr	r0, [r7, #12]
 80080d6:	f000 fa4b 	bl	8008570 <SPI_EndRxTransaction>
 80080da:	4603      	mov	r3, r0
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d002      	beq.n	80080e6 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2220      	movs	r2, #32
 80080e4:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2201      	movs	r2, #1
 80080ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	2200      	movs	r2, #0
 80080f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d001      	beq.n	8008102 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	e000      	b.n	8008104 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8008102:	2300      	movs	r3, #0
  }
}
 8008104:	4618      	mov	r0, r3
 8008106:	3718      	adds	r7, #24
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b08a      	sub	sp, #40	@ 0x28
 8008110:	af00      	add	r7, sp, #0
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	60b9      	str	r1, [r7, #8]
 8008116:	607a      	str	r2, [r7, #4]
 8008118:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800811a:	2301      	movs	r3, #1
 800811c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800811e:	f7fd fbf3 	bl	8005908 <HAL_GetTick>
 8008122:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800812a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008132:	887b      	ldrh	r3, [r7, #2]
 8008134:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008136:	7ffb      	ldrb	r3, [r7, #31]
 8008138:	2b01      	cmp	r3, #1
 800813a:	d00c      	beq.n	8008156 <HAL_SPI_TransmitReceive+0x4a>
 800813c:	69bb      	ldr	r3, [r7, #24]
 800813e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008142:	d106      	bne.n	8008152 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d102      	bne.n	8008152 <HAL_SPI_TransmitReceive+0x46>
 800814c:	7ffb      	ldrb	r3, [r7, #31]
 800814e:	2b04      	cmp	r3, #4
 8008150:	d001      	beq.n	8008156 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008152:	2302      	movs	r3, #2
 8008154:	e17f      	b.n	8008456 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d005      	beq.n	8008168 <HAL_SPI_TransmitReceive+0x5c>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d002      	beq.n	8008168 <HAL_SPI_TransmitReceive+0x5c>
 8008162:	887b      	ldrh	r3, [r7, #2]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d101      	bne.n	800816c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	e174      	b.n	8008456 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008172:	2b01      	cmp	r3, #1
 8008174:	d101      	bne.n	800817a <HAL_SPI_TransmitReceive+0x6e>
 8008176:	2302      	movs	r3, #2
 8008178:	e16d      	b.n	8008456 <HAL_SPI_TransmitReceive+0x34a>
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2201      	movs	r2, #1
 800817e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008188:	b2db      	uxtb	r3, r3
 800818a:	2b04      	cmp	r3, #4
 800818c:	d003      	beq.n	8008196 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	2205      	movs	r2, #5
 8008192:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2200      	movs	r2, #0
 800819a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	887a      	ldrh	r2, [r7, #2]
 80081a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	887a      	ldrh	r2, [r7, #2]
 80081ac:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	68ba      	ldr	r2, [r7, #8]
 80081b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	887a      	ldrh	r2, [r7, #2]
 80081b8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	887a      	ldrh	r2, [r7, #2]
 80081be:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2200      	movs	r2, #0
 80081c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2200      	movs	r2, #0
 80081ca:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081d6:	2b40      	cmp	r3, #64	@ 0x40
 80081d8:	d007      	beq.n	80081ea <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	68db      	ldr	r3, [r3, #12]
 80081ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081f2:	d17e      	bne.n	80082f2 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d002      	beq.n	8008202 <HAL_SPI_TransmitReceive+0xf6>
 80081fc:	8afb      	ldrh	r3, [r7, #22]
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d16c      	bne.n	80082dc <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008206:	881a      	ldrh	r2, [r3, #0]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008212:	1c9a      	adds	r2, r3, #2
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800821c:	b29b      	uxth	r3, r3
 800821e:	3b01      	subs	r3, #1
 8008220:	b29a      	uxth	r2, r3
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008226:	e059      	b.n	80082dc <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	f003 0302 	and.w	r3, r3, #2
 8008232:	2b02      	cmp	r3, #2
 8008234:	d11b      	bne.n	800826e <HAL_SPI_TransmitReceive+0x162>
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800823a:	b29b      	uxth	r3, r3
 800823c:	2b00      	cmp	r3, #0
 800823e:	d016      	beq.n	800826e <HAL_SPI_TransmitReceive+0x162>
 8008240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008242:	2b01      	cmp	r3, #1
 8008244:	d113      	bne.n	800826e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800824a:	881a      	ldrh	r2, [r3, #0]
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008256:	1c9a      	adds	r2, r3, #2
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008260:	b29b      	uxth	r3, r3
 8008262:	3b01      	subs	r3, #1
 8008264:	b29a      	uxth	r2, r3
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800826a:	2300      	movs	r3, #0
 800826c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	689b      	ldr	r3, [r3, #8]
 8008274:	f003 0301 	and.w	r3, r3, #1
 8008278:	2b01      	cmp	r3, #1
 800827a:	d119      	bne.n	80082b0 <HAL_SPI_TransmitReceive+0x1a4>
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008280:	b29b      	uxth	r3, r3
 8008282:	2b00      	cmp	r3, #0
 8008284:	d014      	beq.n	80082b0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	68da      	ldr	r2, [r3, #12]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008290:	b292      	uxth	r2, r2
 8008292:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008298:	1c9a      	adds	r2, r3, #2
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	3b01      	subs	r3, #1
 80082a6:	b29a      	uxth	r2, r3
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80082ac:	2301      	movs	r3, #1
 80082ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80082b0:	f7fd fb2a 	bl	8005908 <HAL_GetTick>
 80082b4:	4602      	mov	r2, r0
 80082b6:	6a3b      	ldr	r3, [r7, #32]
 80082b8:	1ad3      	subs	r3, r2, r3
 80082ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082bc:	429a      	cmp	r2, r3
 80082be:	d80d      	bhi.n	80082dc <HAL_SPI_TransmitReceive+0x1d0>
 80082c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082c6:	d009      	beq.n	80082dc <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2201      	movs	r2, #1
 80082cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2200      	movs	r2, #0
 80082d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80082d8:	2303      	movs	r3, #3
 80082da:	e0bc      	b.n	8008456 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d1a0      	bne.n	8008228 <HAL_SPI_TransmitReceive+0x11c>
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d19b      	bne.n	8008228 <HAL_SPI_TransmitReceive+0x11c>
 80082f0:	e082      	b.n	80083f8 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d002      	beq.n	8008300 <HAL_SPI_TransmitReceive+0x1f4>
 80082fa:	8afb      	ldrh	r3, [r7, #22]
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d171      	bne.n	80083e4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	330c      	adds	r3, #12
 800830a:	7812      	ldrb	r2, [r2, #0]
 800830c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008312:	1c5a      	adds	r2, r3, #1
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800831c:	b29b      	uxth	r3, r3
 800831e:	3b01      	subs	r3, #1
 8008320:	b29a      	uxth	r2, r3
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008326:	e05d      	b.n	80083e4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	689b      	ldr	r3, [r3, #8]
 800832e:	f003 0302 	and.w	r3, r3, #2
 8008332:	2b02      	cmp	r3, #2
 8008334:	d11c      	bne.n	8008370 <HAL_SPI_TransmitReceive+0x264>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800833a:	b29b      	uxth	r3, r3
 800833c:	2b00      	cmp	r3, #0
 800833e:	d017      	beq.n	8008370 <HAL_SPI_TransmitReceive+0x264>
 8008340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008342:	2b01      	cmp	r3, #1
 8008344:	d114      	bne.n	8008370 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	330c      	adds	r3, #12
 8008350:	7812      	ldrb	r2, [r2, #0]
 8008352:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008358:	1c5a      	adds	r2, r3, #1
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008362:	b29b      	uxth	r3, r3
 8008364:	3b01      	subs	r3, #1
 8008366:	b29a      	uxth	r2, r3
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800836c:	2300      	movs	r3, #0
 800836e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	f003 0301 	and.w	r3, r3, #1
 800837a:	2b01      	cmp	r3, #1
 800837c:	d119      	bne.n	80083b2 <HAL_SPI_TransmitReceive+0x2a6>
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008382:	b29b      	uxth	r3, r3
 8008384:	2b00      	cmp	r3, #0
 8008386:	d014      	beq.n	80083b2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68da      	ldr	r2, [r3, #12]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008392:	b2d2      	uxtb	r2, r2
 8008394:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800839a:	1c5a      	adds	r2, r3, #1
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083a4:	b29b      	uxth	r3, r3
 80083a6:	3b01      	subs	r3, #1
 80083a8:	b29a      	uxth	r2, r3
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80083ae:	2301      	movs	r3, #1
 80083b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80083b2:	f7fd faa9 	bl	8005908 <HAL_GetTick>
 80083b6:	4602      	mov	r2, r0
 80083b8:	6a3b      	ldr	r3, [r7, #32]
 80083ba:	1ad3      	subs	r3, r2, r3
 80083bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083be:	429a      	cmp	r2, r3
 80083c0:	d803      	bhi.n	80083ca <HAL_SPI_TransmitReceive+0x2be>
 80083c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083c8:	d102      	bne.n	80083d0 <HAL_SPI_TransmitReceive+0x2c4>
 80083ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d109      	bne.n	80083e4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e038      	b.n	8008456 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80083e8:	b29b      	uxth	r3, r3
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d19c      	bne.n	8008328 <HAL_SPI_TransmitReceive+0x21c>
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d197      	bne.n	8008328 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80083f8:	6a3a      	ldr	r2, [r7, #32]
 80083fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	f000 f91d 	bl	800863c <SPI_EndRxTxTransaction>
 8008402:	4603      	mov	r3, r0
 8008404:	2b00      	cmp	r3, #0
 8008406:	d008      	beq.n	800841a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2220      	movs	r2, #32
 800840c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2200      	movs	r2, #0
 8008412:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008416:	2301      	movs	r3, #1
 8008418:	e01d      	b.n	8008456 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d10a      	bne.n	8008438 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008422:	2300      	movs	r3, #0
 8008424:	613b      	str	r3, [r7, #16]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	68db      	ldr	r3, [r3, #12]
 800842c:	613b      	str	r3, [r7, #16]
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	613b      	str	r3, [r7, #16]
 8008436:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	2200      	movs	r2, #0
 8008444:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800844c:	2b00      	cmp	r3, #0
 800844e:	d001      	beq.n	8008454 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8008450:	2301      	movs	r3, #1
 8008452:	e000      	b.n	8008456 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8008454:	2300      	movs	r3, #0
  }
}
 8008456:	4618      	mov	r0, r3
 8008458:	3728      	adds	r7, #40	@ 0x28
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
	...

08008460 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b088      	sub	sp, #32
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	603b      	str	r3, [r7, #0]
 800846c:	4613      	mov	r3, r2
 800846e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008470:	f7fd fa4a 	bl	8005908 <HAL_GetTick>
 8008474:	4602      	mov	r2, r0
 8008476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008478:	1a9b      	subs	r3, r3, r2
 800847a:	683a      	ldr	r2, [r7, #0]
 800847c:	4413      	add	r3, r2
 800847e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008480:	f7fd fa42 	bl	8005908 <HAL_GetTick>
 8008484:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008486:	4b39      	ldr	r3, [pc, #228]	@ (800856c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	015b      	lsls	r3, r3, #5
 800848c:	0d1b      	lsrs	r3, r3, #20
 800848e:	69fa      	ldr	r2, [r7, #28]
 8008490:	fb02 f303 	mul.w	r3, r2, r3
 8008494:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008496:	e055      	b.n	8008544 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800849e:	d051      	beq.n	8008544 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80084a0:	f7fd fa32 	bl	8005908 <HAL_GetTick>
 80084a4:	4602      	mov	r2, r0
 80084a6:	69bb      	ldr	r3, [r7, #24]
 80084a8:	1ad3      	subs	r3, r2, r3
 80084aa:	69fa      	ldr	r2, [r7, #28]
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d902      	bls.n	80084b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d13d      	bne.n	8008532 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	685a      	ldr	r2, [r3, #4]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80084c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80084ce:	d111      	bne.n	80084f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084d8:	d004      	beq.n	80084e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084e2:	d107      	bne.n	80084f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084fc:	d10f      	bne.n	800851e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	681a      	ldr	r2, [r3, #0]
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800850c:	601a      	str	r2, [r3, #0]
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800851c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2201      	movs	r2, #1
 8008522:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800852e:	2303      	movs	r3, #3
 8008530:	e018      	b.n	8008564 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d102      	bne.n	800853e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008538:	2300      	movs	r3, #0
 800853a:	61fb      	str	r3, [r7, #28]
 800853c:	e002      	b.n	8008544 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	3b01      	subs	r3, #1
 8008542:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	689a      	ldr	r2, [r3, #8]
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	4013      	ands	r3, r2
 800854e:	68ba      	ldr	r2, [r7, #8]
 8008550:	429a      	cmp	r2, r3
 8008552:	bf0c      	ite	eq
 8008554:	2301      	moveq	r3, #1
 8008556:	2300      	movne	r3, #0
 8008558:	b2db      	uxtb	r3, r3
 800855a:	461a      	mov	r2, r3
 800855c:	79fb      	ldrb	r3, [r7, #7]
 800855e:	429a      	cmp	r2, r3
 8008560:	d19a      	bne.n	8008498 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008562:	2300      	movs	r3, #0
}
 8008564:	4618      	mov	r0, r3
 8008566:	3720      	adds	r7, #32
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}
 800856c:	2000000c 	.word	0x2000000c

08008570 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b086      	sub	sp, #24
 8008574:	af02      	add	r7, sp, #8
 8008576:	60f8      	str	r0, [r7, #12]
 8008578:	60b9      	str	r1, [r7, #8]
 800857a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008584:	d111      	bne.n	80085aa <SPI_EndRxTransaction+0x3a>
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800858e:	d004      	beq.n	800859a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	689b      	ldr	r3, [r3, #8]
 8008594:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008598:	d107      	bne.n	80085aa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80085a8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80085b2:	d12a      	bne.n	800860a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085bc:	d012      	beq.n	80085e4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	2200      	movs	r2, #0
 80085c6:	2180      	movs	r1, #128	@ 0x80
 80085c8:	68f8      	ldr	r0, [r7, #12]
 80085ca:	f7ff ff49 	bl	8008460 <SPI_WaitFlagStateUntilTimeout>
 80085ce:	4603      	mov	r3, r0
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d02d      	beq.n	8008630 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085d8:	f043 0220 	orr.w	r2, r3, #32
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80085e0:	2303      	movs	r3, #3
 80085e2:	e026      	b.n	8008632 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	9300      	str	r3, [sp, #0]
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	2200      	movs	r2, #0
 80085ec:	2101      	movs	r1, #1
 80085ee:	68f8      	ldr	r0, [r7, #12]
 80085f0:	f7ff ff36 	bl	8008460 <SPI_WaitFlagStateUntilTimeout>
 80085f4:	4603      	mov	r3, r0
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d01a      	beq.n	8008630 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085fe:	f043 0220 	orr.w	r2, r3, #32
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008606:	2303      	movs	r3, #3
 8008608:	e013      	b.n	8008632 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	9300      	str	r3, [sp, #0]
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	2200      	movs	r2, #0
 8008612:	2101      	movs	r1, #1
 8008614:	68f8      	ldr	r0, [r7, #12]
 8008616:	f7ff ff23 	bl	8008460 <SPI_WaitFlagStateUntilTimeout>
 800861a:	4603      	mov	r3, r0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d007      	beq.n	8008630 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008624:	f043 0220 	orr.w	r2, r3, #32
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800862c:	2303      	movs	r3, #3
 800862e:	e000      	b.n	8008632 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008630:	2300      	movs	r3, #0
}
 8008632:	4618      	mov	r0, r3
 8008634:	3710      	adds	r7, #16
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}
	...

0800863c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b088      	sub	sp, #32
 8008640:	af02      	add	r7, sp, #8
 8008642:	60f8      	str	r0, [r7, #12]
 8008644:	60b9      	str	r1, [r7, #8]
 8008646:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	9300      	str	r3, [sp, #0]
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	2201      	movs	r2, #1
 8008650:	2102      	movs	r1, #2
 8008652:	68f8      	ldr	r0, [r7, #12]
 8008654:	f7ff ff04 	bl	8008460 <SPI_WaitFlagStateUntilTimeout>
 8008658:	4603      	mov	r3, r0
 800865a:	2b00      	cmp	r3, #0
 800865c:	d007      	beq.n	800866e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008662:	f043 0220 	orr.w	r2, r3, #32
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800866a:	2303      	movs	r3, #3
 800866c:	e032      	b.n	80086d4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800866e:	4b1b      	ldr	r3, [pc, #108]	@ (80086dc <SPI_EndRxTxTransaction+0xa0>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a1b      	ldr	r2, [pc, #108]	@ (80086e0 <SPI_EndRxTxTransaction+0xa4>)
 8008674:	fba2 2303 	umull	r2, r3, r2, r3
 8008678:	0d5b      	lsrs	r3, r3, #21
 800867a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800867e:	fb02 f303 	mul.w	r3, r2, r3
 8008682:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800868c:	d112      	bne.n	80086b4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	9300      	str	r3, [sp, #0]
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	2200      	movs	r2, #0
 8008696:	2180      	movs	r1, #128	@ 0x80
 8008698:	68f8      	ldr	r0, [r7, #12]
 800869a:	f7ff fee1 	bl	8008460 <SPI_WaitFlagStateUntilTimeout>
 800869e:	4603      	mov	r3, r0
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d016      	beq.n	80086d2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80086a8:	f043 0220 	orr.w	r2, r3, #32
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80086b0:	2303      	movs	r3, #3
 80086b2:	e00f      	b.n	80086d4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00a      	beq.n	80086d0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	3b01      	subs	r3, #1
 80086be:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086ca:	2b80      	cmp	r3, #128	@ 0x80
 80086cc:	d0f2      	beq.n	80086b4 <SPI_EndRxTxTransaction+0x78>
 80086ce:	e000      	b.n	80086d2 <SPI_EndRxTxTransaction+0x96>
        break;
 80086d0:	bf00      	nop
  }

  return HAL_OK;
 80086d2:	2300      	movs	r3, #0
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3718      	adds	r7, #24
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}
 80086dc:	2000000c 	.word	0x2000000c
 80086e0:	165e9f81 	.word	0x165e9f81

080086e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d101      	bne.n	80086f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80086f2:	2301      	movs	r3, #1
 80086f4:	e041      	b.n	800877a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d106      	bne.n	8008710 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f7fc faf8 	bl	8004d00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2202      	movs	r2, #2
 8008714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681a      	ldr	r2, [r3, #0]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	3304      	adds	r3, #4
 8008720:	4619      	mov	r1, r3
 8008722:	4610      	mov	r0, r2
 8008724:	f000 fbfa 	bl	8008f1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2201      	movs	r2, #1
 800872c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2201      	movs	r2, #1
 8008734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2201      	movs	r2, #1
 800873c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2201      	movs	r2, #1
 8008744:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2201      	movs	r2, #1
 800874c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2201      	movs	r2, #1
 8008754:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2201      	movs	r2, #1
 800875c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2201      	movs	r2, #1
 8008764:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2201      	movs	r2, #1
 800876c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2201      	movs	r2, #1
 8008774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008778:	2300      	movs	r3, #0
}
 800877a:	4618      	mov	r0, r3
 800877c:	3708      	adds	r7, #8
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}

08008782 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008782:	b580      	push	{r7, lr}
 8008784:	b082      	sub	sp, #8
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d101      	bne.n	8008794 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008790:	2301      	movs	r3, #1
 8008792:	e041      	b.n	8008818 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800879a:	b2db      	uxtb	r3, r3
 800879c:	2b00      	cmp	r3, #0
 800879e:	d106      	bne.n	80087ae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2200      	movs	r2, #0
 80087a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f000 f839 	bl	8008820 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2202      	movs	r2, #2
 80087b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	3304      	adds	r3, #4
 80087be:	4619      	mov	r1, r3
 80087c0:	4610      	mov	r0, r2
 80087c2:	f000 fbab 	bl	8008f1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2201      	movs	r2, #1
 80087ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2201      	movs	r2, #1
 80087d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2201      	movs	r2, #1
 80087da:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2201      	movs	r2, #1
 80087e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2201      	movs	r2, #1
 80087ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2201      	movs	r2, #1
 80087f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2201      	movs	r2, #1
 80087fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2201      	movs	r2, #1
 8008802:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2201      	movs	r2, #1
 800880a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2201      	movs	r2, #1
 8008812:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008816:	2300      	movs	r3, #0
}
 8008818:	4618      	mov	r0, r3
 800881a:	3708      	adds	r7, #8
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}

08008820 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008828:	bf00      	nop
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b084      	sub	sp, #16
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
 800883c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d109      	bne.n	8008858 <HAL_TIM_PWM_Start+0x24>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800884a:	b2db      	uxtb	r3, r3
 800884c:	2b01      	cmp	r3, #1
 800884e:	bf14      	ite	ne
 8008850:	2301      	movne	r3, #1
 8008852:	2300      	moveq	r3, #0
 8008854:	b2db      	uxtb	r3, r3
 8008856:	e022      	b.n	800889e <HAL_TIM_PWM_Start+0x6a>
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	2b04      	cmp	r3, #4
 800885c:	d109      	bne.n	8008872 <HAL_TIM_PWM_Start+0x3e>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008864:	b2db      	uxtb	r3, r3
 8008866:	2b01      	cmp	r3, #1
 8008868:	bf14      	ite	ne
 800886a:	2301      	movne	r3, #1
 800886c:	2300      	moveq	r3, #0
 800886e:	b2db      	uxtb	r3, r3
 8008870:	e015      	b.n	800889e <HAL_TIM_PWM_Start+0x6a>
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	2b08      	cmp	r3, #8
 8008876:	d109      	bne.n	800888c <HAL_TIM_PWM_Start+0x58>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800887e:	b2db      	uxtb	r3, r3
 8008880:	2b01      	cmp	r3, #1
 8008882:	bf14      	ite	ne
 8008884:	2301      	movne	r3, #1
 8008886:	2300      	moveq	r3, #0
 8008888:	b2db      	uxtb	r3, r3
 800888a:	e008      	b.n	800889e <HAL_TIM_PWM_Start+0x6a>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008892:	b2db      	uxtb	r3, r3
 8008894:	2b01      	cmp	r3, #1
 8008896:	bf14      	ite	ne
 8008898:	2301      	movne	r3, #1
 800889a:	2300      	moveq	r3, #0
 800889c:	b2db      	uxtb	r3, r3
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d001      	beq.n	80088a6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	e07c      	b.n	80089a0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d104      	bne.n	80088b6 <HAL_TIM_PWM_Start+0x82>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2202      	movs	r2, #2
 80088b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80088b4:	e013      	b.n	80088de <HAL_TIM_PWM_Start+0xaa>
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	2b04      	cmp	r3, #4
 80088ba:	d104      	bne.n	80088c6 <HAL_TIM_PWM_Start+0x92>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2202      	movs	r2, #2
 80088c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80088c4:	e00b      	b.n	80088de <HAL_TIM_PWM_Start+0xaa>
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	2b08      	cmp	r3, #8
 80088ca:	d104      	bne.n	80088d6 <HAL_TIM_PWM_Start+0xa2>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2202      	movs	r2, #2
 80088d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088d4:	e003      	b.n	80088de <HAL_TIM_PWM_Start+0xaa>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2202      	movs	r2, #2
 80088da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	2201      	movs	r2, #1
 80088e4:	6839      	ldr	r1, [r7, #0]
 80088e6:	4618      	mov	r0, r3
 80088e8:	f000 fe08 	bl	80094fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a2d      	ldr	r2, [pc, #180]	@ (80089a8 <HAL_TIM_PWM_Start+0x174>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d004      	beq.n	8008900 <HAL_TIM_PWM_Start+0xcc>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4a2c      	ldr	r2, [pc, #176]	@ (80089ac <HAL_TIM_PWM_Start+0x178>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d101      	bne.n	8008904 <HAL_TIM_PWM_Start+0xd0>
 8008900:	2301      	movs	r3, #1
 8008902:	e000      	b.n	8008906 <HAL_TIM_PWM_Start+0xd2>
 8008904:	2300      	movs	r3, #0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d007      	beq.n	800891a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008918:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a22      	ldr	r2, [pc, #136]	@ (80089a8 <HAL_TIM_PWM_Start+0x174>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d022      	beq.n	800896a <HAL_TIM_PWM_Start+0x136>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800892c:	d01d      	beq.n	800896a <HAL_TIM_PWM_Start+0x136>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a1f      	ldr	r2, [pc, #124]	@ (80089b0 <HAL_TIM_PWM_Start+0x17c>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d018      	beq.n	800896a <HAL_TIM_PWM_Start+0x136>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a1d      	ldr	r2, [pc, #116]	@ (80089b4 <HAL_TIM_PWM_Start+0x180>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d013      	beq.n	800896a <HAL_TIM_PWM_Start+0x136>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a1c      	ldr	r2, [pc, #112]	@ (80089b8 <HAL_TIM_PWM_Start+0x184>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d00e      	beq.n	800896a <HAL_TIM_PWM_Start+0x136>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a16      	ldr	r2, [pc, #88]	@ (80089ac <HAL_TIM_PWM_Start+0x178>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d009      	beq.n	800896a <HAL_TIM_PWM_Start+0x136>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a18      	ldr	r2, [pc, #96]	@ (80089bc <HAL_TIM_PWM_Start+0x188>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d004      	beq.n	800896a <HAL_TIM_PWM_Start+0x136>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a16      	ldr	r2, [pc, #88]	@ (80089c0 <HAL_TIM_PWM_Start+0x18c>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d111      	bne.n	800898e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	f003 0307 	and.w	r3, r3, #7
 8008974:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2b06      	cmp	r3, #6
 800897a:	d010      	beq.n	800899e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f042 0201 	orr.w	r2, r2, #1
 800898a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800898c:	e007      	b.n	800899e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	681a      	ldr	r2, [r3, #0]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f042 0201 	orr.w	r2, r2, #1
 800899c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3710      	adds	r7, #16
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}
 80089a8:	40010000 	.word	0x40010000
 80089ac:	40010400 	.word	0x40010400
 80089b0:	40000400 	.word	0x40000400
 80089b4:	40000800 	.word	0x40000800
 80089b8:	40000c00 	.word	0x40000c00
 80089bc:	40014000 	.word	0x40014000
 80089c0:	40001800 	.word	0x40001800

080089c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b084      	sub	sp, #16
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	691b      	ldr	r3, [r3, #16]
 80089da:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	f003 0302 	and.w	r3, r3, #2
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d020      	beq.n	8008a28 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f003 0302 	and.w	r3, r3, #2
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d01b      	beq.n	8008a28 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	f06f 0202 	mvn.w	r2, #2
 80089f8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2201      	movs	r2, #1
 80089fe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	699b      	ldr	r3, [r3, #24]
 8008a06:	f003 0303 	and.w	r3, r3, #3
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d003      	beq.n	8008a16 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 fa65 	bl	8008ede <HAL_TIM_IC_CaptureCallback>
 8008a14:	e005      	b.n	8008a22 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 fa57 	bl	8008eca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f000 fa68 	bl	8008ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2200      	movs	r2, #0
 8008a26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	f003 0304 	and.w	r3, r3, #4
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d020      	beq.n	8008a74 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f003 0304 	and.w	r3, r3, #4
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d01b      	beq.n	8008a74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f06f 0204 	mvn.w	r2, #4
 8008a44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2202      	movs	r2, #2
 8008a4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	699b      	ldr	r3, [r3, #24]
 8008a52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d003      	beq.n	8008a62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 fa3f 	bl	8008ede <HAL_TIM_IC_CaptureCallback>
 8008a60:	e005      	b.n	8008a6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 fa31 	bl	8008eca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 fa42 	bl	8008ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2200      	movs	r2, #0
 8008a72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	f003 0308 	and.w	r3, r3, #8
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d020      	beq.n	8008ac0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f003 0308 	and.w	r3, r3, #8
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d01b      	beq.n	8008ac0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f06f 0208 	mvn.w	r2, #8
 8008a90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2204      	movs	r2, #4
 8008a96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	69db      	ldr	r3, [r3, #28]
 8008a9e:	f003 0303 	and.w	r3, r3, #3
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d003      	beq.n	8008aae <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 fa19 	bl	8008ede <HAL_TIM_IC_CaptureCallback>
 8008aac:	e005      	b.n	8008aba <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f000 fa0b 	bl	8008eca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f000 fa1c 	bl	8008ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	f003 0310 	and.w	r3, r3, #16
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d020      	beq.n	8008b0c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	f003 0310 	and.w	r3, r3, #16
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d01b      	beq.n	8008b0c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f06f 0210 	mvn.w	r2, #16
 8008adc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2208      	movs	r2, #8
 8008ae2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	69db      	ldr	r3, [r3, #28]
 8008aea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d003      	beq.n	8008afa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f000 f9f3 	bl	8008ede <HAL_TIM_IC_CaptureCallback>
 8008af8:	e005      	b.n	8008b06 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f000 f9e5 	bl	8008eca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f000 f9f6 	bl	8008ef2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	f003 0301 	and.w	r3, r3, #1
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d00c      	beq.n	8008b30 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f003 0301 	and.w	r3, r3, #1
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d007      	beq.n	8008b30 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f06f 0201 	mvn.w	r2, #1
 8008b28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f000 f9c3 	bl	8008eb6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d00c      	beq.n	8008b54 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d007      	beq.n	8008b54 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008b4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 fd80 	bl	8009654 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d00c      	beq.n	8008b78 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d007      	beq.n	8008b78 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008b70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f000 f9c7 	bl	8008f06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	f003 0320 	and.w	r3, r3, #32
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d00c      	beq.n	8008b9c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	f003 0320 	and.w	r3, r3, #32
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d007      	beq.n	8008b9c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f06f 0220 	mvn.w	r2, #32
 8008b94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f000 fd52 	bl	8009640 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b9c:	bf00      	nop
 8008b9e:	3710      	adds	r7, #16
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b086      	sub	sp, #24
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008bba:	2b01      	cmp	r3, #1
 8008bbc:	d101      	bne.n	8008bc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008bbe:	2302      	movs	r3, #2
 8008bc0:	e0ae      	b.n	8008d20 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	2201      	movs	r2, #1
 8008bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2b0c      	cmp	r3, #12
 8008bce:	f200 809f 	bhi.w	8008d10 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8008bd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bd8:	08008c0d 	.word	0x08008c0d
 8008bdc:	08008d11 	.word	0x08008d11
 8008be0:	08008d11 	.word	0x08008d11
 8008be4:	08008d11 	.word	0x08008d11
 8008be8:	08008c4d 	.word	0x08008c4d
 8008bec:	08008d11 	.word	0x08008d11
 8008bf0:	08008d11 	.word	0x08008d11
 8008bf4:	08008d11 	.word	0x08008d11
 8008bf8:	08008c8f 	.word	0x08008c8f
 8008bfc:	08008d11 	.word	0x08008d11
 8008c00:	08008d11 	.word	0x08008d11
 8008c04:	08008d11 	.word	0x08008d11
 8008c08:	08008ccf 	.word	0x08008ccf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	68b9      	ldr	r1, [r7, #8]
 8008c12:	4618      	mov	r0, r3
 8008c14:	f000 fa28 	bl	8009068 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	699a      	ldr	r2, [r3, #24]
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f042 0208 	orr.w	r2, r2, #8
 8008c26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	699a      	ldr	r2, [r3, #24]
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f022 0204 	bic.w	r2, r2, #4
 8008c36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	6999      	ldr	r1, [r3, #24]
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	691a      	ldr	r2, [r3, #16]
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	430a      	orrs	r2, r1
 8008c48:	619a      	str	r2, [r3, #24]
      break;
 8008c4a:	e064      	b.n	8008d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	68b9      	ldr	r1, [r7, #8]
 8008c52:	4618      	mov	r0, r3
 8008c54:	f000 fa78 	bl	8009148 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	699a      	ldr	r2, [r3, #24]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	699a      	ldr	r2, [r3, #24]
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	6999      	ldr	r1, [r3, #24]
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	691b      	ldr	r3, [r3, #16]
 8008c82:	021a      	lsls	r2, r3, #8
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	430a      	orrs	r2, r1
 8008c8a:	619a      	str	r2, [r3, #24]
      break;
 8008c8c:	e043      	b.n	8008d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	68b9      	ldr	r1, [r7, #8]
 8008c94:	4618      	mov	r0, r3
 8008c96:	f000 facd 	bl	8009234 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	69da      	ldr	r2, [r3, #28]
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	f042 0208 	orr.w	r2, r2, #8
 8008ca8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	69da      	ldr	r2, [r3, #28]
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f022 0204 	bic.w	r2, r2, #4
 8008cb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	69d9      	ldr	r1, [r3, #28]
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	691a      	ldr	r2, [r3, #16]
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	430a      	orrs	r2, r1
 8008cca:	61da      	str	r2, [r3, #28]
      break;
 8008ccc:	e023      	b.n	8008d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	68b9      	ldr	r1, [r7, #8]
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f000 fb21 	bl	800931c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	69da      	ldr	r2, [r3, #28]
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008ce8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	69da      	ldr	r2, [r3, #28]
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008cf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	69d9      	ldr	r1, [r3, #28]
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	691b      	ldr	r3, [r3, #16]
 8008d04:	021a      	lsls	r2, r3, #8
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	430a      	orrs	r2, r1
 8008d0c:	61da      	str	r2, [r3, #28]
      break;
 8008d0e:	e002      	b.n	8008d16 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008d10:	2301      	movs	r3, #1
 8008d12:	75fb      	strb	r3, [r7, #23]
      break;
 8008d14:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008d1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3718      	adds	r7, #24
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}

08008d28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008d32:	2300      	movs	r3, #0
 8008d34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d101      	bne.n	8008d44 <HAL_TIM_ConfigClockSource+0x1c>
 8008d40:	2302      	movs	r3, #2
 8008d42:	e0b4      	b.n	8008eae <HAL_TIM_ConfigClockSource+0x186>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2202      	movs	r2, #2
 8008d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	689b      	ldr	r3, [r3, #8]
 8008d5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008d62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	68ba      	ldr	r2, [r7, #8]
 8008d72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d7c:	d03e      	beq.n	8008dfc <HAL_TIM_ConfigClockSource+0xd4>
 8008d7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d82:	f200 8087 	bhi.w	8008e94 <HAL_TIM_ConfigClockSource+0x16c>
 8008d86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d8a:	f000 8086 	beq.w	8008e9a <HAL_TIM_ConfigClockSource+0x172>
 8008d8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d92:	d87f      	bhi.n	8008e94 <HAL_TIM_ConfigClockSource+0x16c>
 8008d94:	2b70      	cmp	r3, #112	@ 0x70
 8008d96:	d01a      	beq.n	8008dce <HAL_TIM_ConfigClockSource+0xa6>
 8008d98:	2b70      	cmp	r3, #112	@ 0x70
 8008d9a:	d87b      	bhi.n	8008e94 <HAL_TIM_ConfigClockSource+0x16c>
 8008d9c:	2b60      	cmp	r3, #96	@ 0x60
 8008d9e:	d050      	beq.n	8008e42 <HAL_TIM_ConfigClockSource+0x11a>
 8008da0:	2b60      	cmp	r3, #96	@ 0x60
 8008da2:	d877      	bhi.n	8008e94 <HAL_TIM_ConfigClockSource+0x16c>
 8008da4:	2b50      	cmp	r3, #80	@ 0x50
 8008da6:	d03c      	beq.n	8008e22 <HAL_TIM_ConfigClockSource+0xfa>
 8008da8:	2b50      	cmp	r3, #80	@ 0x50
 8008daa:	d873      	bhi.n	8008e94 <HAL_TIM_ConfigClockSource+0x16c>
 8008dac:	2b40      	cmp	r3, #64	@ 0x40
 8008dae:	d058      	beq.n	8008e62 <HAL_TIM_ConfigClockSource+0x13a>
 8008db0:	2b40      	cmp	r3, #64	@ 0x40
 8008db2:	d86f      	bhi.n	8008e94 <HAL_TIM_ConfigClockSource+0x16c>
 8008db4:	2b30      	cmp	r3, #48	@ 0x30
 8008db6:	d064      	beq.n	8008e82 <HAL_TIM_ConfigClockSource+0x15a>
 8008db8:	2b30      	cmp	r3, #48	@ 0x30
 8008dba:	d86b      	bhi.n	8008e94 <HAL_TIM_ConfigClockSource+0x16c>
 8008dbc:	2b20      	cmp	r3, #32
 8008dbe:	d060      	beq.n	8008e82 <HAL_TIM_ConfigClockSource+0x15a>
 8008dc0:	2b20      	cmp	r3, #32
 8008dc2:	d867      	bhi.n	8008e94 <HAL_TIM_ConfigClockSource+0x16c>
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d05c      	beq.n	8008e82 <HAL_TIM_ConfigClockSource+0x15a>
 8008dc8:	2b10      	cmp	r3, #16
 8008dca:	d05a      	beq.n	8008e82 <HAL_TIM_ConfigClockSource+0x15a>
 8008dcc:	e062      	b.n	8008e94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008dde:	f000 fb6d 	bl	80094bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008df0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	68ba      	ldr	r2, [r7, #8]
 8008df8:	609a      	str	r2, [r3, #8]
      break;
 8008dfa:	e04f      	b.n	8008e9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008e0c:	f000 fb56 	bl	80094bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	689a      	ldr	r2, [r3, #8]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008e1e:	609a      	str	r2, [r3, #8]
      break;
 8008e20:	e03c      	b.n	8008e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e2e:	461a      	mov	r2, r3
 8008e30:	f000 faca 	bl	80093c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	2150      	movs	r1, #80	@ 0x50
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f000 fb23 	bl	8009486 <TIM_ITRx_SetConfig>
      break;
 8008e40:	e02c      	b.n	8008e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e4e:	461a      	mov	r2, r3
 8008e50:	f000 fae9 	bl	8009426 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	2160      	movs	r1, #96	@ 0x60
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f000 fb13 	bl	8009486 <TIM_ITRx_SetConfig>
      break;
 8008e60:	e01c      	b.n	8008e9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e6e:	461a      	mov	r2, r3
 8008e70:	f000 faaa 	bl	80093c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2140      	movs	r1, #64	@ 0x40
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	f000 fb03 	bl	8009486 <TIM_ITRx_SetConfig>
      break;
 8008e80:	e00c      	b.n	8008e9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681a      	ldr	r2, [r3, #0]
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4619      	mov	r1, r3
 8008e8c:	4610      	mov	r0, r2
 8008e8e:	f000 fafa 	bl	8009486 <TIM_ITRx_SetConfig>
      break;
 8008e92:	e003      	b.n	8008e9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008e94:	2301      	movs	r3, #1
 8008e96:	73fb      	strb	r3, [r7, #15]
      break;
 8008e98:	e000      	b.n	8008e9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008e9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3710      	adds	r7, #16
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}

08008eb6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008eb6:	b480      	push	{r7}
 8008eb8:	b083      	sub	sp, #12
 8008eba:	af00      	add	r7, sp, #0
 8008ebc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008ebe:	bf00      	nop
 8008ec0:	370c      	adds	r7, #12
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec8:	4770      	bx	lr

08008eca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008eca:	b480      	push	{r7}
 8008ecc:	b083      	sub	sp, #12
 8008ece:	af00      	add	r7, sp, #0
 8008ed0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008ed2:	bf00      	nop
 8008ed4:	370c      	adds	r7, #12
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr

08008ede <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008ede:	b480      	push	{r7}
 8008ee0:	b083      	sub	sp, #12
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ee6:	bf00      	nop
 8008ee8:	370c      	adds	r7, #12
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr

08008ef2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008ef2:	b480      	push	{r7}
 8008ef4:	b083      	sub	sp, #12
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008efa:	bf00      	nop
 8008efc:	370c      	adds	r7, #12
 8008efe:	46bd      	mov	sp, r7
 8008f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f04:	4770      	bx	lr

08008f06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008f06:	b480      	push	{r7}
 8008f08:	b083      	sub	sp, #12
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008f0e:	bf00      	nop
 8008f10:	370c      	adds	r7, #12
 8008f12:	46bd      	mov	sp, r7
 8008f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f18:	4770      	bx	lr
	...

08008f1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b085      	sub	sp, #20
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
 8008f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	4a43      	ldr	r2, [pc, #268]	@ (800903c <TIM_Base_SetConfig+0x120>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d013      	beq.n	8008f5c <TIM_Base_SetConfig+0x40>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f3a:	d00f      	beq.n	8008f5c <TIM_Base_SetConfig+0x40>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	4a40      	ldr	r2, [pc, #256]	@ (8009040 <TIM_Base_SetConfig+0x124>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d00b      	beq.n	8008f5c <TIM_Base_SetConfig+0x40>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	4a3f      	ldr	r2, [pc, #252]	@ (8009044 <TIM_Base_SetConfig+0x128>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d007      	beq.n	8008f5c <TIM_Base_SetConfig+0x40>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	4a3e      	ldr	r2, [pc, #248]	@ (8009048 <TIM_Base_SetConfig+0x12c>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d003      	beq.n	8008f5c <TIM_Base_SetConfig+0x40>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4a3d      	ldr	r2, [pc, #244]	@ (800904c <TIM_Base_SetConfig+0x130>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d108      	bne.n	8008f6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	68fa      	ldr	r2, [r7, #12]
 8008f6a:	4313      	orrs	r3, r2
 8008f6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	4a32      	ldr	r2, [pc, #200]	@ (800903c <TIM_Base_SetConfig+0x120>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d02b      	beq.n	8008fce <TIM_Base_SetConfig+0xb2>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f7c:	d027      	beq.n	8008fce <TIM_Base_SetConfig+0xb2>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	4a2f      	ldr	r2, [pc, #188]	@ (8009040 <TIM_Base_SetConfig+0x124>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d023      	beq.n	8008fce <TIM_Base_SetConfig+0xb2>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	4a2e      	ldr	r2, [pc, #184]	@ (8009044 <TIM_Base_SetConfig+0x128>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d01f      	beq.n	8008fce <TIM_Base_SetConfig+0xb2>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	4a2d      	ldr	r2, [pc, #180]	@ (8009048 <TIM_Base_SetConfig+0x12c>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d01b      	beq.n	8008fce <TIM_Base_SetConfig+0xb2>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	4a2c      	ldr	r2, [pc, #176]	@ (800904c <TIM_Base_SetConfig+0x130>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d017      	beq.n	8008fce <TIM_Base_SetConfig+0xb2>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	4a2b      	ldr	r2, [pc, #172]	@ (8009050 <TIM_Base_SetConfig+0x134>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d013      	beq.n	8008fce <TIM_Base_SetConfig+0xb2>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	4a2a      	ldr	r2, [pc, #168]	@ (8009054 <TIM_Base_SetConfig+0x138>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d00f      	beq.n	8008fce <TIM_Base_SetConfig+0xb2>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	4a29      	ldr	r2, [pc, #164]	@ (8009058 <TIM_Base_SetConfig+0x13c>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d00b      	beq.n	8008fce <TIM_Base_SetConfig+0xb2>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	4a28      	ldr	r2, [pc, #160]	@ (800905c <TIM_Base_SetConfig+0x140>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d007      	beq.n	8008fce <TIM_Base_SetConfig+0xb2>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4a27      	ldr	r2, [pc, #156]	@ (8009060 <TIM_Base_SetConfig+0x144>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d003      	beq.n	8008fce <TIM_Base_SetConfig+0xb2>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	4a26      	ldr	r2, [pc, #152]	@ (8009064 <TIM_Base_SetConfig+0x148>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d108      	bne.n	8008fe0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	68db      	ldr	r3, [r3, #12]
 8008fda:	68fa      	ldr	r2, [r7, #12]
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008fe6:	683b      	ldr	r3, [r7, #0]
 8008fe8:	695b      	ldr	r3, [r3, #20]
 8008fea:	4313      	orrs	r3, r2
 8008fec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	689a      	ldr	r2, [r3, #8]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	681a      	ldr	r2, [r3, #0]
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	4a0e      	ldr	r2, [pc, #56]	@ (800903c <TIM_Base_SetConfig+0x120>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d003      	beq.n	800900e <TIM_Base_SetConfig+0xf2>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	4a10      	ldr	r2, [pc, #64]	@ (800904c <TIM_Base_SetConfig+0x130>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d103      	bne.n	8009016 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	691a      	ldr	r2, [r3, #16]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f043 0204 	orr.w	r2, r3, #4
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2201      	movs	r2, #1
 8009026:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	68fa      	ldr	r2, [r7, #12]
 800902c:	601a      	str	r2, [r3, #0]
}
 800902e:	bf00      	nop
 8009030:	3714      	adds	r7, #20
 8009032:	46bd      	mov	sp, r7
 8009034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009038:	4770      	bx	lr
 800903a:	bf00      	nop
 800903c:	40010000 	.word	0x40010000
 8009040:	40000400 	.word	0x40000400
 8009044:	40000800 	.word	0x40000800
 8009048:	40000c00 	.word	0x40000c00
 800904c:	40010400 	.word	0x40010400
 8009050:	40014000 	.word	0x40014000
 8009054:	40014400 	.word	0x40014400
 8009058:	40014800 	.word	0x40014800
 800905c:	40001800 	.word	0x40001800
 8009060:	40001c00 	.word	0x40001c00
 8009064:	40002000 	.word	0x40002000

08009068 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009068:	b480      	push	{r7}
 800906a:	b087      	sub	sp, #28
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	6a1b      	ldr	r3, [r3, #32]
 8009076:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	6a1b      	ldr	r3, [r3, #32]
 800907c:	f023 0201 	bic.w	r2, r3, #1
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	699b      	ldr	r3, [r3, #24]
 800908e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009096:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	f023 0303 	bic.w	r3, r3, #3
 800909e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	68fa      	ldr	r2, [r7, #12]
 80090a6:	4313      	orrs	r3, r2
 80090a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	f023 0302 	bic.w	r3, r3, #2
 80090b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	697a      	ldr	r2, [r7, #20]
 80090b8:	4313      	orrs	r3, r2
 80090ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a20      	ldr	r2, [pc, #128]	@ (8009140 <TIM_OC1_SetConfig+0xd8>)
 80090c0:	4293      	cmp	r3, r2
 80090c2:	d003      	beq.n	80090cc <TIM_OC1_SetConfig+0x64>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4a1f      	ldr	r2, [pc, #124]	@ (8009144 <TIM_OC1_SetConfig+0xdc>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d10c      	bne.n	80090e6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	f023 0308 	bic.w	r3, r3, #8
 80090d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	68db      	ldr	r3, [r3, #12]
 80090d8:	697a      	ldr	r2, [r7, #20]
 80090da:	4313      	orrs	r3, r2
 80090dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	f023 0304 	bic.w	r3, r3, #4
 80090e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	4a15      	ldr	r2, [pc, #84]	@ (8009140 <TIM_OC1_SetConfig+0xd8>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d003      	beq.n	80090f6 <TIM_OC1_SetConfig+0x8e>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	4a14      	ldr	r2, [pc, #80]	@ (8009144 <TIM_OC1_SetConfig+0xdc>)
 80090f2:	4293      	cmp	r3, r2
 80090f4:	d111      	bne.n	800911a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009104:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	695b      	ldr	r3, [r3, #20]
 800910a:	693a      	ldr	r2, [r7, #16]
 800910c:	4313      	orrs	r3, r2
 800910e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	699b      	ldr	r3, [r3, #24]
 8009114:	693a      	ldr	r2, [r7, #16]
 8009116:	4313      	orrs	r3, r2
 8009118:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	693a      	ldr	r2, [r7, #16]
 800911e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	68fa      	ldr	r2, [r7, #12]
 8009124:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	685a      	ldr	r2, [r3, #4]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	697a      	ldr	r2, [r7, #20]
 8009132:	621a      	str	r2, [r3, #32]
}
 8009134:	bf00      	nop
 8009136:	371c      	adds	r7, #28
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr
 8009140:	40010000 	.word	0x40010000
 8009144:	40010400 	.word	0x40010400

08009148 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009148:	b480      	push	{r7}
 800914a:	b087      	sub	sp, #28
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
 8009150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6a1b      	ldr	r3, [r3, #32]
 8009156:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6a1b      	ldr	r3, [r3, #32]
 800915c:	f023 0210 	bic.w	r2, r3, #16
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	685b      	ldr	r3, [r3, #4]
 8009168:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	699b      	ldr	r3, [r3, #24]
 800916e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009176:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800917e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	021b      	lsls	r3, r3, #8
 8009186:	68fa      	ldr	r2, [r7, #12]
 8009188:	4313      	orrs	r3, r2
 800918a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800918c:	697b      	ldr	r3, [r7, #20]
 800918e:	f023 0320 	bic.w	r3, r3, #32
 8009192:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	689b      	ldr	r3, [r3, #8]
 8009198:	011b      	lsls	r3, r3, #4
 800919a:	697a      	ldr	r2, [r7, #20]
 800919c:	4313      	orrs	r3, r2
 800919e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	4a22      	ldr	r2, [pc, #136]	@ (800922c <TIM_OC2_SetConfig+0xe4>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d003      	beq.n	80091b0 <TIM_OC2_SetConfig+0x68>
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	4a21      	ldr	r2, [pc, #132]	@ (8009230 <TIM_OC2_SetConfig+0xe8>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d10d      	bne.n	80091cc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80091b0:	697b      	ldr	r3, [r7, #20]
 80091b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	68db      	ldr	r3, [r3, #12]
 80091bc:	011b      	lsls	r3, r3, #4
 80091be:	697a      	ldr	r2, [r7, #20]
 80091c0:	4313      	orrs	r3, r2
 80091c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	4a17      	ldr	r2, [pc, #92]	@ (800922c <TIM_OC2_SetConfig+0xe4>)
 80091d0:	4293      	cmp	r3, r2
 80091d2:	d003      	beq.n	80091dc <TIM_OC2_SetConfig+0x94>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	4a16      	ldr	r2, [pc, #88]	@ (8009230 <TIM_OC2_SetConfig+0xe8>)
 80091d8:	4293      	cmp	r3, r2
 80091da:	d113      	bne.n	8009204 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80091e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80091ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	695b      	ldr	r3, [r3, #20]
 80091f0:	009b      	lsls	r3, r3, #2
 80091f2:	693a      	ldr	r2, [r7, #16]
 80091f4:	4313      	orrs	r3, r2
 80091f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	699b      	ldr	r3, [r3, #24]
 80091fc:	009b      	lsls	r3, r3, #2
 80091fe:	693a      	ldr	r2, [r7, #16]
 8009200:	4313      	orrs	r3, r2
 8009202:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	693a      	ldr	r2, [r7, #16]
 8009208:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	68fa      	ldr	r2, [r7, #12]
 800920e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	685a      	ldr	r2, [r3, #4]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	697a      	ldr	r2, [r7, #20]
 800921c:	621a      	str	r2, [r3, #32]
}
 800921e:	bf00      	nop
 8009220:	371c      	adds	r7, #28
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr
 800922a:	bf00      	nop
 800922c:	40010000 	.word	0x40010000
 8009230:	40010400 	.word	0x40010400

08009234 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009234:	b480      	push	{r7}
 8009236:	b087      	sub	sp, #28
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6a1b      	ldr	r3, [r3, #32]
 8009242:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a1b      	ldr	r3, [r3, #32]
 8009248:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	69db      	ldr	r3, [r3, #28]
 800925a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	f023 0303 	bic.w	r3, r3, #3
 800926a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	68fa      	ldr	r2, [r7, #12]
 8009272:	4313      	orrs	r3, r2
 8009274:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800927c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	021b      	lsls	r3, r3, #8
 8009284:	697a      	ldr	r2, [r7, #20]
 8009286:	4313      	orrs	r3, r2
 8009288:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4a21      	ldr	r2, [pc, #132]	@ (8009314 <TIM_OC3_SetConfig+0xe0>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d003      	beq.n	800929a <TIM_OC3_SetConfig+0x66>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	4a20      	ldr	r2, [pc, #128]	@ (8009318 <TIM_OC3_SetConfig+0xe4>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d10d      	bne.n	80092b6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80092a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	021b      	lsls	r3, r3, #8
 80092a8:	697a      	ldr	r2, [r7, #20]
 80092aa:	4313      	orrs	r3, r2
 80092ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80092b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	4a16      	ldr	r2, [pc, #88]	@ (8009314 <TIM_OC3_SetConfig+0xe0>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d003      	beq.n	80092c6 <TIM_OC3_SetConfig+0x92>
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	4a15      	ldr	r2, [pc, #84]	@ (8009318 <TIM_OC3_SetConfig+0xe4>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d113      	bne.n	80092ee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80092cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80092d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	695b      	ldr	r3, [r3, #20]
 80092da:	011b      	lsls	r3, r3, #4
 80092dc:	693a      	ldr	r2, [r7, #16]
 80092de:	4313      	orrs	r3, r2
 80092e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	699b      	ldr	r3, [r3, #24]
 80092e6:	011b      	lsls	r3, r3, #4
 80092e8:	693a      	ldr	r2, [r7, #16]
 80092ea:	4313      	orrs	r3, r2
 80092ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	693a      	ldr	r2, [r7, #16]
 80092f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	68fa      	ldr	r2, [r7, #12]
 80092f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	685a      	ldr	r2, [r3, #4]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	697a      	ldr	r2, [r7, #20]
 8009306:	621a      	str	r2, [r3, #32]
}
 8009308:	bf00      	nop
 800930a:	371c      	adds	r7, #28
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr
 8009314:	40010000 	.word	0x40010000
 8009318:	40010400 	.word	0x40010400

0800931c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800931c:	b480      	push	{r7}
 800931e:	b087      	sub	sp, #28
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6a1b      	ldr	r3, [r3, #32]
 800932a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6a1b      	ldr	r3, [r3, #32]
 8009330:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	685b      	ldr	r3, [r3, #4]
 800933c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	69db      	ldr	r3, [r3, #28]
 8009342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800934a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009352:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	021b      	lsls	r3, r3, #8
 800935a:	68fa      	ldr	r2, [r7, #12]
 800935c:	4313      	orrs	r3, r2
 800935e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009366:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	031b      	lsls	r3, r3, #12
 800936e:	693a      	ldr	r2, [r7, #16]
 8009370:	4313      	orrs	r3, r2
 8009372:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	4a12      	ldr	r2, [pc, #72]	@ (80093c0 <TIM_OC4_SetConfig+0xa4>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d003      	beq.n	8009384 <TIM_OC4_SetConfig+0x68>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	4a11      	ldr	r2, [pc, #68]	@ (80093c4 <TIM_OC4_SetConfig+0xa8>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d109      	bne.n	8009398 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800938a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	695b      	ldr	r3, [r3, #20]
 8009390:	019b      	lsls	r3, r3, #6
 8009392:	697a      	ldr	r2, [r7, #20]
 8009394:	4313      	orrs	r3, r2
 8009396:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	697a      	ldr	r2, [r7, #20]
 800939c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	68fa      	ldr	r2, [r7, #12]
 80093a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	685a      	ldr	r2, [r3, #4]
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	693a      	ldr	r2, [r7, #16]
 80093b0:	621a      	str	r2, [r3, #32]
}
 80093b2:	bf00      	nop
 80093b4:	371c      	adds	r7, #28
 80093b6:	46bd      	mov	sp, r7
 80093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop
 80093c0:	40010000 	.word	0x40010000
 80093c4:	40010400 	.word	0x40010400

080093c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093c8:	b480      	push	{r7}
 80093ca:	b087      	sub	sp, #28
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	60b9      	str	r1, [r7, #8]
 80093d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	6a1b      	ldr	r3, [r3, #32]
 80093d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	6a1b      	ldr	r3, [r3, #32]
 80093de:	f023 0201 	bic.w	r2, r3, #1
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	699b      	ldr	r3, [r3, #24]
 80093ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80093f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	011b      	lsls	r3, r3, #4
 80093f8:	693a      	ldr	r2, [r7, #16]
 80093fa:	4313      	orrs	r3, r2
 80093fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	f023 030a 	bic.w	r3, r3, #10
 8009404:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009406:	697a      	ldr	r2, [r7, #20]
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	4313      	orrs	r3, r2
 800940c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	693a      	ldr	r2, [r7, #16]
 8009412:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	697a      	ldr	r2, [r7, #20]
 8009418:	621a      	str	r2, [r3, #32]
}
 800941a:	bf00      	nop
 800941c:	371c      	adds	r7, #28
 800941e:	46bd      	mov	sp, r7
 8009420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009424:	4770      	bx	lr

08009426 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009426:	b480      	push	{r7}
 8009428:	b087      	sub	sp, #28
 800942a:	af00      	add	r7, sp, #0
 800942c:	60f8      	str	r0, [r7, #12]
 800942e:	60b9      	str	r1, [r7, #8]
 8009430:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	6a1b      	ldr	r3, [r3, #32]
 8009436:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	6a1b      	ldr	r3, [r3, #32]
 800943c:	f023 0210 	bic.w	r2, r3, #16
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	699b      	ldr	r3, [r3, #24]
 8009448:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800944a:	693b      	ldr	r3, [r7, #16]
 800944c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009450:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	031b      	lsls	r3, r3, #12
 8009456:	693a      	ldr	r2, [r7, #16]
 8009458:	4313      	orrs	r3, r2
 800945a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009462:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	011b      	lsls	r3, r3, #4
 8009468:	697a      	ldr	r2, [r7, #20]
 800946a:	4313      	orrs	r3, r2
 800946c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	693a      	ldr	r2, [r7, #16]
 8009472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	697a      	ldr	r2, [r7, #20]
 8009478:	621a      	str	r2, [r3, #32]
}
 800947a:	bf00      	nop
 800947c:	371c      	adds	r7, #28
 800947e:	46bd      	mov	sp, r7
 8009480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009484:	4770      	bx	lr

08009486 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009486:	b480      	push	{r7}
 8009488:	b085      	sub	sp, #20
 800948a:	af00      	add	r7, sp, #0
 800948c:	6078      	str	r0, [r7, #4]
 800948e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	689b      	ldr	r3, [r3, #8]
 8009494:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800949c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800949e:	683a      	ldr	r2, [r7, #0]
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	4313      	orrs	r3, r2
 80094a4:	f043 0307 	orr.w	r3, r3, #7
 80094a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	68fa      	ldr	r2, [r7, #12]
 80094ae:	609a      	str	r2, [r3, #8]
}
 80094b0:	bf00      	nop
 80094b2:	3714      	adds	r7, #20
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr

080094bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80094bc:	b480      	push	{r7}
 80094be:	b087      	sub	sp, #28
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	60f8      	str	r0, [r7, #12]
 80094c4:	60b9      	str	r1, [r7, #8]
 80094c6:	607a      	str	r2, [r7, #4]
 80094c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	689b      	ldr	r3, [r3, #8]
 80094ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80094d0:	697b      	ldr	r3, [r7, #20]
 80094d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80094d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	021a      	lsls	r2, r3, #8
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	431a      	orrs	r2, r3
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	697a      	ldr	r2, [r7, #20]
 80094e6:	4313      	orrs	r3, r2
 80094e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	697a      	ldr	r2, [r7, #20]
 80094ee:	609a      	str	r2, [r3, #8]
}
 80094f0:	bf00      	nop
 80094f2:	371c      	adds	r7, #28
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr

080094fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b087      	sub	sp, #28
 8009500:	af00      	add	r7, sp, #0
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	60b9      	str	r1, [r7, #8]
 8009506:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	f003 031f 	and.w	r3, r3, #31
 800950e:	2201      	movs	r2, #1
 8009510:	fa02 f303 	lsl.w	r3, r2, r3
 8009514:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	6a1a      	ldr	r2, [r3, #32]
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	43db      	mvns	r3, r3
 800951e:	401a      	ands	r2, r3
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	6a1a      	ldr	r2, [r3, #32]
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	f003 031f 	and.w	r3, r3, #31
 800952e:	6879      	ldr	r1, [r7, #4]
 8009530:	fa01 f303 	lsl.w	r3, r1, r3
 8009534:	431a      	orrs	r2, r3
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	621a      	str	r2, [r3, #32]
}
 800953a:	bf00      	nop
 800953c:	371c      	adds	r7, #28
 800953e:	46bd      	mov	sp, r7
 8009540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009544:	4770      	bx	lr
	...

08009548 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009548:	b480      	push	{r7}
 800954a:	b085      	sub	sp, #20
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
 8009550:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009558:	2b01      	cmp	r3, #1
 800955a:	d101      	bne.n	8009560 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800955c:	2302      	movs	r3, #2
 800955e:	e05a      	b.n	8009616 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2201      	movs	r2, #1
 8009564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2202      	movs	r2, #2
 800956c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	685b      	ldr	r3, [r3, #4]
 8009576:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	689b      	ldr	r3, [r3, #8]
 800957e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009586:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	68fa      	ldr	r2, [r7, #12]
 800958e:	4313      	orrs	r3, r2
 8009590:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	68fa      	ldr	r2, [r7, #12]
 8009598:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a21      	ldr	r2, [pc, #132]	@ (8009624 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d022      	beq.n	80095ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095ac:	d01d      	beq.n	80095ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a1d      	ldr	r2, [pc, #116]	@ (8009628 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d018      	beq.n	80095ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a1b      	ldr	r2, [pc, #108]	@ (800962c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d013      	beq.n	80095ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a1a      	ldr	r2, [pc, #104]	@ (8009630 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d00e      	beq.n	80095ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	4a18      	ldr	r2, [pc, #96]	@ (8009634 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d009      	beq.n	80095ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	4a17      	ldr	r2, [pc, #92]	@ (8009638 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80095dc:	4293      	cmp	r3, r2
 80095de:	d004      	beq.n	80095ea <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	4a15      	ldr	r2, [pc, #84]	@ (800963c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80095e6:	4293      	cmp	r3, r2
 80095e8:	d10c      	bne.n	8009604 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80095f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	685b      	ldr	r3, [r3, #4]
 80095f6:	68ba      	ldr	r2, [r7, #8]
 80095f8:	4313      	orrs	r3, r2
 80095fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	68ba      	ldr	r2, [r7, #8]
 8009602:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2201      	movs	r2, #1
 8009608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2200      	movs	r2, #0
 8009610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009614:	2300      	movs	r3, #0
}
 8009616:	4618      	mov	r0, r3
 8009618:	3714      	adds	r7, #20
 800961a:	46bd      	mov	sp, r7
 800961c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009620:	4770      	bx	lr
 8009622:	bf00      	nop
 8009624:	40010000 	.word	0x40010000
 8009628:	40000400 	.word	0x40000400
 800962c:	40000800 	.word	0x40000800
 8009630:	40000c00 	.word	0x40000c00
 8009634:	40010400 	.word	0x40010400
 8009638:	40014000 	.word	0x40014000
 800963c:	40001800 	.word	0x40001800

08009640 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009640:	b480      	push	{r7}
 8009642:	b083      	sub	sp, #12
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009648:	bf00      	nop
 800964a:	370c      	adds	r7, #12
 800964c:	46bd      	mov	sp, r7
 800964e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009652:	4770      	bx	lr

08009654 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009654:	b480      	push	{r7}
 8009656:	b083      	sub	sp, #12
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800965c:	bf00      	nop
 800965e:	370c      	adds	r7, #12
 8009660:	46bd      	mov	sp, r7
 8009662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009666:	4770      	bx	lr

08009668 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b082      	sub	sp, #8
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d101      	bne.n	800967a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	e042      	b.n	8009700 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009680:	b2db      	uxtb	r3, r3
 8009682:	2b00      	cmp	r3, #0
 8009684:	d106      	bne.n	8009694 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2200      	movs	r2, #0
 800968a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800968e:	6878      	ldr	r0, [r7, #4]
 8009690:	f7fb fbb2 	bl	8004df8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2224      	movs	r2, #36	@ 0x24
 8009698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	68da      	ldr	r2, [r3, #12]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80096aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f000 fa09 	bl	8009ac4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	691a      	ldr	r2, [r3, #16]
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80096c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	695a      	ldr	r2, [r3, #20]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80096d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	68da      	ldr	r2, [r3, #12]
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80096e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2200      	movs	r2, #0
 80096e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2220      	movs	r2, #32
 80096ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2220      	movs	r2, #32
 80096f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	2200      	movs	r2, #0
 80096fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3708      	adds	r7, #8
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b08a      	sub	sp, #40	@ 0x28
 800970c:	af02      	add	r7, sp, #8
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	603b      	str	r3, [r7, #0]
 8009714:	4613      	mov	r3, r2
 8009716:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009718:	2300      	movs	r3, #0
 800971a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009722:	b2db      	uxtb	r3, r3
 8009724:	2b20      	cmp	r3, #32
 8009726:	d175      	bne.n	8009814 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d002      	beq.n	8009734 <HAL_UART_Transmit+0x2c>
 800972e:	88fb      	ldrh	r3, [r7, #6]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d101      	bne.n	8009738 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009734:	2301      	movs	r3, #1
 8009736:	e06e      	b.n	8009816 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2200      	movs	r2, #0
 800973c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	2221      	movs	r2, #33	@ 0x21
 8009742:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009746:	f7fc f8df 	bl	8005908 <HAL_GetTick>
 800974a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	88fa      	ldrh	r2, [r7, #6]
 8009750:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	88fa      	ldrh	r2, [r7, #6]
 8009756:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009760:	d108      	bne.n	8009774 <HAL_UART_Transmit+0x6c>
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	691b      	ldr	r3, [r3, #16]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d104      	bne.n	8009774 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800976a:	2300      	movs	r3, #0
 800976c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	61bb      	str	r3, [r7, #24]
 8009772:	e003      	b.n	800977c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009774:	68bb      	ldr	r3, [r7, #8]
 8009776:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009778:	2300      	movs	r3, #0
 800977a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800977c:	e02e      	b.n	80097dc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	9300      	str	r3, [sp, #0]
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	2200      	movs	r2, #0
 8009786:	2180      	movs	r1, #128	@ 0x80
 8009788:	68f8      	ldr	r0, [r7, #12]
 800978a:	f000 f8df 	bl	800994c <UART_WaitOnFlagUntilTimeout>
 800978e:	4603      	mov	r3, r0
 8009790:	2b00      	cmp	r3, #0
 8009792:	d005      	beq.n	80097a0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	2220      	movs	r2, #32
 8009798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800979c:	2303      	movs	r3, #3
 800979e:	e03a      	b.n	8009816 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80097a0:	69fb      	ldr	r3, [r7, #28]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d10b      	bne.n	80097be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80097a6:	69bb      	ldr	r3, [r7, #24]
 80097a8:	881b      	ldrh	r3, [r3, #0]
 80097aa:	461a      	mov	r2, r3
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80097b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80097b6:	69bb      	ldr	r3, [r7, #24]
 80097b8:	3302      	adds	r3, #2
 80097ba:	61bb      	str	r3, [r7, #24]
 80097bc:	e007      	b.n	80097ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80097be:	69fb      	ldr	r3, [r7, #28]
 80097c0:	781a      	ldrb	r2, [r3, #0]
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80097c8:	69fb      	ldr	r3, [r7, #28]
 80097ca:	3301      	adds	r3, #1
 80097cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80097d2:	b29b      	uxth	r3, r3
 80097d4:	3b01      	subs	r3, #1
 80097d6:	b29a      	uxth	r2, r3
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80097e0:	b29b      	uxth	r3, r3
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d1cb      	bne.n	800977e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80097e6:	683b      	ldr	r3, [r7, #0]
 80097e8:	9300      	str	r3, [sp, #0]
 80097ea:	697b      	ldr	r3, [r7, #20]
 80097ec:	2200      	movs	r2, #0
 80097ee:	2140      	movs	r1, #64	@ 0x40
 80097f0:	68f8      	ldr	r0, [r7, #12]
 80097f2:	f000 f8ab 	bl	800994c <UART_WaitOnFlagUntilTimeout>
 80097f6:	4603      	mov	r3, r0
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d005      	beq.n	8009808 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	2220      	movs	r2, #32
 8009800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009804:	2303      	movs	r3, #3
 8009806:	e006      	b.n	8009816 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	2220      	movs	r2, #32
 800980c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009810:	2300      	movs	r3, #0
 8009812:	e000      	b.n	8009816 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009814:	2302      	movs	r3, #2
  }
}
 8009816:	4618      	mov	r0, r3
 8009818:	3720      	adds	r7, #32
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}

0800981e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800981e:	b580      	push	{r7, lr}
 8009820:	b08a      	sub	sp, #40	@ 0x28
 8009822:	af02      	add	r7, sp, #8
 8009824:	60f8      	str	r0, [r7, #12]
 8009826:	60b9      	str	r1, [r7, #8]
 8009828:	603b      	str	r3, [r7, #0]
 800982a:	4613      	mov	r3, r2
 800982c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800982e:	2300      	movs	r3, #0
 8009830:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009838:	b2db      	uxtb	r3, r3
 800983a:	2b20      	cmp	r3, #32
 800983c:	f040 8081 	bne.w	8009942 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8009840:	68bb      	ldr	r3, [r7, #8]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d002      	beq.n	800984c <HAL_UART_Receive+0x2e>
 8009846:	88fb      	ldrh	r3, [r7, #6]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d101      	bne.n	8009850 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800984c:	2301      	movs	r3, #1
 800984e:	e079      	b.n	8009944 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	2200      	movs	r2, #0
 8009854:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2222      	movs	r2, #34	@ 0x22
 800985a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2200      	movs	r2, #0
 8009862:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009864:	f7fc f850 	bl	8005908 <HAL_GetTick>
 8009868:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	88fa      	ldrh	r2, [r7, #6]
 800986e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	88fa      	ldrh	r2, [r7, #6]
 8009874:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	689b      	ldr	r3, [r3, #8]
 800987a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800987e:	d108      	bne.n	8009892 <HAL_UART_Receive+0x74>
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	691b      	ldr	r3, [r3, #16]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d104      	bne.n	8009892 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8009888:	2300      	movs	r3, #0
 800988a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	61bb      	str	r3, [r7, #24]
 8009890:	e003      	b.n	800989a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009896:	2300      	movs	r3, #0
 8009898:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800989a:	e047      	b.n	800992c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	9300      	str	r3, [sp, #0]
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	2200      	movs	r2, #0
 80098a4:	2120      	movs	r1, #32
 80098a6:	68f8      	ldr	r0, [r7, #12]
 80098a8:	f000 f850 	bl	800994c <UART_WaitOnFlagUntilTimeout>
 80098ac:	4603      	mov	r3, r0
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d005      	beq.n	80098be <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2220      	movs	r2, #32
 80098b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80098ba:	2303      	movs	r3, #3
 80098bc:	e042      	b.n	8009944 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80098be:	69fb      	ldr	r3, [r7, #28]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d10c      	bne.n	80098de <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	685b      	ldr	r3, [r3, #4]
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098d0:	b29a      	uxth	r2, r3
 80098d2:	69bb      	ldr	r3, [r7, #24]
 80098d4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80098d6:	69bb      	ldr	r3, [r7, #24]
 80098d8:	3302      	adds	r3, #2
 80098da:	61bb      	str	r3, [r7, #24]
 80098dc:	e01f      	b.n	800991e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	689b      	ldr	r3, [r3, #8]
 80098e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098e6:	d007      	beq.n	80098f8 <HAL_UART_Receive+0xda>
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	689b      	ldr	r3, [r3, #8]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d10a      	bne.n	8009906 <HAL_UART_Receive+0xe8>
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	691b      	ldr	r3, [r3, #16]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d106      	bne.n	8009906 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	b2da      	uxtb	r2, r3
 8009900:	69fb      	ldr	r3, [r7, #28]
 8009902:	701a      	strb	r2, [r3, #0]
 8009904:	e008      	b.n	8009918 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	685b      	ldr	r3, [r3, #4]
 800990c:	b2db      	uxtb	r3, r3
 800990e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009912:	b2da      	uxtb	r2, r3
 8009914:	69fb      	ldr	r3, [r7, #28]
 8009916:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	3301      	adds	r3, #1
 800991c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009922:	b29b      	uxth	r3, r3
 8009924:	3b01      	subs	r3, #1
 8009926:	b29a      	uxth	r2, r3
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009930:	b29b      	uxth	r3, r3
 8009932:	2b00      	cmp	r3, #0
 8009934:	d1b2      	bne.n	800989c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2220      	movs	r2, #32
 800993a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800993e:	2300      	movs	r3, #0
 8009940:	e000      	b.n	8009944 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8009942:	2302      	movs	r3, #2
  }
}
 8009944:	4618      	mov	r0, r3
 8009946:	3720      	adds	r7, #32
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b086      	sub	sp, #24
 8009950:	af00      	add	r7, sp, #0
 8009952:	60f8      	str	r0, [r7, #12]
 8009954:	60b9      	str	r1, [r7, #8]
 8009956:	603b      	str	r3, [r7, #0]
 8009958:	4613      	mov	r3, r2
 800995a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800995c:	e03b      	b.n	80099d6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800995e:	6a3b      	ldr	r3, [r7, #32]
 8009960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009964:	d037      	beq.n	80099d6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009966:	f7fb ffcf 	bl	8005908 <HAL_GetTick>
 800996a:	4602      	mov	r2, r0
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	1ad3      	subs	r3, r2, r3
 8009970:	6a3a      	ldr	r2, [r7, #32]
 8009972:	429a      	cmp	r2, r3
 8009974:	d302      	bcc.n	800997c <UART_WaitOnFlagUntilTimeout+0x30>
 8009976:	6a3b      	ldr	r3, [r7, #32]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d101      	bne.n	8009980 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800997c:	2303      	movs	r3, #3
 800997e:	e03a      	b.n	80099f6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	68db      	ldr	r3, [r3, #12]
 8009986:	f003 0304 	and.w	r3, r3, #4
 800998a:	2b00      	cmp	r3, #0
 800998c:	d023      	beq.n	80099d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	2b80      	cmp	r3, #128	@ 0x80
 8009992:	d020      	beq.n	80099d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	2b40      	cmp	r3, #64	@ 0x40
 8009998:	d01d      	beq.n	80099d6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	f003 0308 	and.w	r3, r3, #8
 80099a4:	2b08      	cmp	r3, #8
 80099a6:	d116      	bne.n	80099d6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80099a8:	2300      	movs	r3, #0
 80099aa:	617b      	str	r3, [r7, #20]
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	617b      	str	r3, [r7, #20]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	685b      	ldr	r3, [r3, #4]
 80099ba:	617b      	str	r3, [r7, #20]
 80099bc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099be:	68f8      	ldr	r0, [r7, #12]
 80099c0:	f000 f81d 	bl	80099fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	2208      	movs	r2, #8
 80099c8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	2200      	movs	r2, #0
 80099ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80099d2:	2301      	movs	r3, #1
 80099d4:	e00f      	b.n	80099f6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	681a      	ldr	r2, [r3, #0]
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	4013      	ands	r3, r2
 80099e0:	68ba      	ldr	r2, [r7, #8]
 80099e2:	429a      	cmp	r2, r3
 80099e4:	bf0c      	ite	eq
 80099e6:	2301      	moveq	r3, #1
 80099e8:	2300      	movne	r3, #0
 80099ea:	b2db      	uxtb	r3, r3
 80099ec:	461a      	mov	r2, r3
 80099ee:	79fb      	ldrb	r3, [r7, #7]
 80099f0:	429a      	cmp	r2, r3
 80099f2:	d0b4      	beq.n	800995e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80099f4:	2300      	movs	r3, #0
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3718      	adds	r7, #24
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}

080099fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80099fe:	b480      	push	{r7}
 8009a00:	b095      	sub	sp, #84	@ 0x54
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	330c      	adds	r3, #12
 8009a0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a10:	e853 3f00 	ldrex	r3, [r3]
 8009a14:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	330c      	adds	r3, #12
 8009a24:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009a26:	643a      	str	r2, [r7, #64]	@ 0x40
 8009a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a2a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009a2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009a2e:	e841 2300 	strex	r3, r2, [r1]
 8009a32:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d1e5      	bne.n	8009a06 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	3314      	adds	r3, #20
 8009a40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a42:	6a3b      	ldr	r3, [r7, #32]
 8009a44:	e853 3f00 	ldrex	r3, [r3]
 8009a48:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a4a:	69fb      	ldr	r3, [r7, #28]
 8009a4c:	f023 0301 	bic.w	r3, r3, #1
 8009a50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	3314      	adds	r3, #20
 8009a58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a62:	e841 2300 	strex	r3, r2, [r1]
 8009a66:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d1e5      	bne.n	8009a3a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	d119      	bne.n	8009aaa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	330c      	adds	r3, #12
 8009a7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	e853 3f00 	ldrex	r3, [r3]
 8009a84:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	f023 0310 	bic.w	r3, r3, #16
 8009a8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	330c      	adds	r3, #12
 8009a94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a96:	61ba      	str	r2, [r7, #24]
 8009a98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a9a:	6979      	ldr	r1, [r7, #20]
 8009a9c:	69ba      	ldr	r2, [r7, #24]
 8009a9e:	e841 2300 	strex	r3, r2, [r1]
 8009aa2:	613b      	str	r3, [r7, #16]
   return(result);
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d1e5      	bne.n	8009a76 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2220      	movs	r2, #32
 8009aae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009ab8:	bf00      	nop
 8009aba:	3754      	adds	r7, #84	@ 0x54
 8009abc:	46bd      	mov	sp, r7
 8009abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac2:	4770      	bx	lr

08009ac4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ac4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ac8:	b0c0      	sub	sp, #256	@ 0x100
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	691b      	ldr	r3, [r3, #16]
 8009ad8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ae0:	68d9      	ldr	r1, [r3, #12]
 8009ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ae6:	681a      	ldr	r2, [r3, #0]
 8009ae8:	ea40 0301 	orr.w	r3, r0, r1
 8009aec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009af2:	689a      	ldr	r2, [r3, #8]
 8009af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009af8:	691b      	ldr	r3, [r3, #16]
 8009afa:	431a      	orrs	r2, r3
 8009afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b00:	695b      	ldr	r3, [r3, #20]
 8009b02:	431a      	orrs	r2, r3
 8009b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b08:	69db      	ldr	r3, [r3, #28]
 8009b0a:	4313      	orrs	r3, r2
 8009b0c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009b10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	68db      	ldr	r3, [r3, #12]
 8009b18:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009b1c:	f021 010c 	bic.w	r1, r1, #12
 8009b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b24:	681a      	ldr	r2, [r3, #0]
 8009b26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009b2a:	430b      	orrs	r3, r1
 8009b2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009b2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	695b      	ldr	r3, [r3, #20]
 8009b36:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009b3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b3e:	6999      	ldr	r1, [r3, #24]
 8009b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b44:	681a      	ldr	r2, [r3, #0]
 8009b46:	ea40 0301 	orr.w	r3, r0, r1
 8009b4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b50:	681a      	ldr	r2, [r3, #0]
 8009b52:	4b8f      	ldr	r3, [pc, #572]	@ (8009d90 <UART_SetConfig+0x2cc>)
 8009b54:	429a      	cmp	r2, r3
 8009b56:	d005      	beq.n	8009b64 <UART_SetConfig+0xa0>
 8009b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b5c:	681a      	ldr	r2, [r3, #0]
 8009b5e:	4b8d      	ldr	r3, [pc, #564]	@ (8009d94 <UART_SetConfig+0x2d0>)
 8009b60:	429a      	cmp	r2, r3
 8009b62:	d104      	bne.n	8009b6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009b64:	f7fd fb0a 	bl	800717c <HAL_RCC_GetPCLK2Freq>
 8009b68:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009b6c:	e003      	b.n	8009b76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009b6e:	f7fd faf1 	bl	8007154 <HAL_RCC_GetPCLK1Freq>
 8009b72:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b7a:	69db      	ldr	r3, [r3, #28]
 8009b7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b80:	f040 810c 	bne.w	8009d9c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009b84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b88:	2200      	movs	r2, #0
 8009b8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009b8e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009b92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009b96:	4622      	mov	r2, r4
 8009b98:	462b      	mov	r3, r5
 8009b9a:	1891      	adds	r1, r2, r2
 8009b9c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009b9e:	415b      	adcs	r3, r3
 8009ba0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009ba2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009ba6:	4621      	mov	r1, r4
 8009ba8:	eb12 0801 	adds.w	r8, r2, r1
 8009bac:	4629      	mov	r1, r5
 8009bae:	eb43 0901 	adc.w	r9, r3, r1
 8009bb2:	f04f 0200 	mov.w	r2, #0
 8009bb6:	f04f 0300 	mov.w	r3, #0
 8009bba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009bbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009bc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009bc6:	4690      	mov	r8, r2
 8009bc8:	4699      	mov	r9, r3
 8009bca:	4623      	mov	r3, r4
 8009bcc:	eb18 0303 	adds.w	r3, r8, r3
 8009bd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009bd4:	462b      	mov	r3, r5
 8009bd6:	eb49 0303 	adc.w	r3, r9, r3
 8009bda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009bde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009be2:	685b      	ldr	r3, [r3, #4]
 8009be4:	2200      	movs	r2, #0
 8009be6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009bea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009bee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	18db      	adds	r3, r3, r3
 8009bf6:	653b      	str	r3, [r7, #80]	@ 0x50
 8009bf8:	4613      	mov	r3, r2
 8009bfa:	eb42 0303 	adc.w	r3, r2, r3
 8009bfe:	657b      	str	r3, [r7, #84]	@ 0x54
 8009c00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009c04:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009c08:	f7f7 f80e 	bl	8000c28 <__aeabi_uldivmod>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	4b61      	ldr	r3, [pc, #388]	@ (8009d98 <UART_SetConfig+0x2d4>)
 8009c12:	fba3 2302 	umull	r2, r3, r3, r2
 8009c16:	095b      	lsrs	r3, r3, #5
 8009c18:	011c      	lsls	r4, r3, #4
 8009c1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c1e:	2200      	movs	r2, #0
 8009c20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009c24:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009c28:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009c2c:	4642      	mov	r2, r8
 8009c2e:	464b      	mov	r3, r9
 8009c30:	1891      	adds	r1, r2, r2
 8009c32:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009c34:	415b      	adcs	r3, r3
 8009c36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c38:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009c3c:	4641      	mov	r1, r8
 8009c3e:	eb12 0a01 	adds.w	sl, r2, r1
 8009c42:	4649      	mov	r1, r9
 8009c44:	eb43 0b01 	adc.w	fp, r3, r1
 8009c48:	f04f 0200 	mov.w	r2, #0
 8009c4c:	f04f 0300 	mov.w	r3, #0
 8009c50:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009c54:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009c58:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009c5c:	4692      	mov	sl, r2
 8009c5e:	469b      	mov	fp, r3
 8009c60:	4643      	mov	r3, r8
 8009c62:	eb1a 0303 	adds.w	r3, sl, r3
 8009c66:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c6a:	464b      	mov	r3, r9
 8009c6c:	eb4b 0303 	adc.w	r3, fp, r3
 8009c70:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009c80:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009c84:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009c88:	460b      	mov	r3, r1
 8009c8a:	18db      	adds	r3, r3, r3
 8009c8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c8e:	4613      	mov	r3, r2
 8009c90:	eb42 0303 	adc.w	r3, r2, r3
 8009c94:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c96:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009c9a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009c9e:	f7f6 ffc3 	bl	8000c28 <__aeabi_uldivmod>
 8009ca2:	4602      	mov	r2, r0
 8009ca4:	460b      	mov	r3, r1
 8009ca6:	4611      	mov	r1, r2
 8009ca8:	4b3b      	ldr	r3, [pc, #236]	@ (8009d98 <UART_SetConfig+0x2d4>)
 8009caa:	fba3 2301 	umull	r2, r3, r3, r1
 8009cae:	095b      	lsrs	r3, r3, #5
 8009cb0:	2264      	movs	r2, #100	@ 0x64
 8009cb2:	fb02 f303 	mul.w	r3, r2, r3
 8009cb6:	1acb      	subs	r3, r1, r3
 8009cb8:	00db      	lsls	r3, r3, #3
 8009cba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009cbe:	4b36      	ldr	r3, [pc, #216]	@ (8009d98 <UART_SetConfig+0x2d4>)
 8009cc0:	fba3 2302 	umull	r2, r3, r3, r2
 8009cc4:	095b      	lsrs	r3, r3, #5
 8009cc6:	005b      	lsls	r3, r3, #1
 8009cc8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009ccc:	441c      	add	r4, r3
 8009cce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009cd8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009cdc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009ce0:	4642      	mov	r2, r8
 8009ce2:	464b      	mov	r3, r9
 8009ce4:	1891      	adds	r1, r2, r2
 8009ce6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009ce8:	415b      	adcs	r3, r3
 8009cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009cec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009cf0:	4641      	mov	r1, r8
 8009cf2:	1851      	adds	r1, r2, r1
 8009cf4:	6339      	str	r1, [r7, #48]	@ 0x30
 8009cf6:	4649      	mov	r1, r9
 8009cf8:	414b      	adcs	r3, r1
 8009cfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cfc:	f04f 0200 	mov.w	r2, #0
 8009d00:	f04f 0300 	mov.w	r3, #0
 8009d04:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009d08:	4659      	mov	r1, fp
 8009d0a:	00cb      	lsls	r3, r1, #3
 8009d0c:	4651      	mov	r1, sl
 8009d0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d12:	4651      	mov	r1, sl
 8009d14:	00ca      	lsls	r2, r1, #3
 8009d16:	4610      	mov	r0, r2
 8009d18:	4619      	mov	r1, r3
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	4642      	mov	r2, r8
 8009d1e:	189b      	adds	r3, r3, r2
 8009d20:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009d24:	464b      	mov	r3, r9
 8009d26:	460a      	mov	r2, r1
 8009d28:	eb42 0303 	adc.w	r3, r2, r3
 8009d2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	2200      	movs	r2, #0
 8009d38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009d3c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009d40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009d44:	460b      	mov	r3, r1
 8009d46:	18db      	adds	r3, r3, r3
 8009d48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d4a:	4613      	mov	r3, r2
 8009d4c:	eb42 0303 	adc.w	r3, r2, r3
 8009d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d52:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009d56:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009d5a:	f7f6 ff65 	bl	8000c28 <__aeabi_uldivmod>
 8009d5e:	4602      	mov	r2, r0
 8009d60:	460b      	mov	r3, r1
 8009d62:	4b0d      	ldr	r3, [pc, #52]	@ (8009d98 <UART_SetConfig+0x2d4>)
 8009d64:	fba3 1302 	umull	r1, r3, r3, r2
 8009d68:	095b      	lsrs	r3, r3, #5
 8009d6a:	2164      	movs	r1, #100	@ 0x64
 8009d6c:	fb01 f303 	mul.w	r3, r1, r3
 8009d70:	1ad3      	subs	r3, r2, r3
 8009d72:	00db      	lsls	r3, r3, #3
 8009d74:	3332      	adds	r3, #50	@ 0x32
 8009d76:	4a08      	ldr	r2, [pc, #32]	@ (8009d98 <UART_SetConfig+0x2d4>)
 8009d78:	fba2 2303 	umull	r2, r3, r2, r3
 8009d7c:	095b      	lsrs	r3, r3, #5
 8009d7e:	f003 0207 	and.w	r2, r3, #7
 8009d82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4422      	add	r2, r4
 8009d8a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009d8c:	e106      	b.n	8009f9c <UART_SetConfig+0x4d8>
 8009d8e:	bf00      	nop
 8009d90:	40011000 	.word	0x40011000
 8009d94:	40011400 	.word	0x40011400
 8009d98:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009d9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009da0:	2200      	movs	r2, #0
 8009da2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009da6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009daa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009dae:	4642      	mov	r2, r8
 8009db0:	464b      	mov	r3, r9
 8009db2:	1891      	adds	r1, r2, r2
 8009db4:	6239      	str	r1, [r7, #32]
 8009db6:	415b      	adcs	r3, r3
 8009db8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009dba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009dbe:	4641      	mov	r1, r8
 8009dc0:	1854      	adds	r4, r2, r1
 8009dc2:	4649      	mov	r1, r9
 8009dc4:	eb43 0501 	adc.w	r5, r3, r1
 8009dc8:	f04f 0200 	mov.w	r2, #0
 8009dcc:	f04f 0300 	mov.w	r3, #0
 8009dd0:	00eb      	lsls	r3, r5, #3
 8009dd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009dd6:	00e2      	lsls	r2, r4, #3
 8009dd8:	4614      	mov	r4, r2
 8009dda:	461d      	mov	r5, r3
 8009ddc:	4643      	mov	r3, r8
 8009dde:	18e3      	adds	r3, r4, r3
 8009de0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009de4:	464b      	mov	r3, r9
 8009de6:	eb45 0303 	adc.w	r3, r5, r3
 8009dea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009dee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009df2:	685b      	ldr	r3, [r3, #4]
 8009df4:	2200      	movs	r2, #0
 8009df6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009dfa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009dfe:	f04f 0200 	mov.w	r2, #0
 8009e02:	f04f 0300 	mov.w	r3, #0
 8009e06:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009e0a:	4629      	mov	r1, r5
 8009e0c:	008b      	lsls	r3, r1, #2
 8009e0e:	4621      	mov	r1, r4
 8009e10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e14:	4621      	mov	r1, r4
 8009e16:	008a      	lsls	r2, r1, #2
 8009e18:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009e1c:	f7f6 ff04 	bl	8000c28 <__aeabi_uldivmod>
 8009e20:	4602      	mov	r2, r0
 8009e22:	460b      	mov	r3, r1
 8009e24:	4b60      	ldr	r3, [pc, #384]	@ (8009fa8 <UART_SetConfig+0x4e4>)
 8009e26:	fba3 2302 	umull	r2, r3, r3, r2
 8009e2a:	095b      	lsrs	r3, r3, #5
 8009e2c:	011c      	lsls	r4, r3, #4
 8009e2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e32:	2200      	movs	r2, #0
 8009e34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e38:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009e3c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009e40:	4642      	mov	r2, r8
 8009e42:	464b      	mov	r3, r9
 8009e44:	1891      	adds	r1, r2, r2
 8009e46:	61b9      	str	r1, [r7, #24]
 8009e48:	415b      	adcs	r3, r3
 8009e4a:	61fb      	str	r3, [r7, #28]
 8009e4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009e50:	4641      	mov	r1, r8
 8009e52:	1851      	adds	r1, r2, r1
 8009e54:	6139      	str	r1, [r7, #16]
 8009e56:	4649      	mov	r1, r9
 8009e58:	414b      	adcs	r3, r1
 8009e5a:	617b      	str	r3, [r7, #20]
 8009e5c:	f04f 0200 	mov.w	r2, #0
 8009e60:	f04f 0300 	mov.w	r3, #0
 8009e64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009e68:	4659      	mov	r1, fp
 8009e6a:	00cb      	lsls	r3, r1, #3
 8009e6c:	4651      	mov	r1, sl
 8009e6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e72:	4651      	mov	r1, sl
 8009e74:	00ca      	lsls	r2, r1, #3
 8009e76:	4610      	mov	r0, r2
 8009e78:	4619      	mov	r1, r3
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	4642      	mov	r2, r8
 8009e7e:	189b      	adds	r3, r3, r2
 8009e80:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009e84:	464b      	mov	r3, r9
 8009e86:	460a      	mov	r2, r1
 8009e88:	eb42 0303 	adc.w	r3, r2, r3
 8009e8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009e9a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009e9c:	f04f 0200 	mov.w	r2, #0
 8009ea0:	f04f 0300 	mov.w	r3, #0
 8009ea4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009ea8:	4649      	mov	r1, r9
 8009eaa:	008b      	lsls	r3, r1, #2
 8009eac:	4641      	mov	r1, r8
 8009eae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009eb2:	4641      	mov	r1, r8
 8009eb4:	008a      	lsls	r2, r1, #2
 8009eb6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009eba:	f7f6 feb5 	bl	8000c28 <__aeabi_uldivmod>
 8009ebe:	4602      	mov	r2, r0
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	4611      	mov	r1, r2
 8009ec4:	4b38      	ldr	r3, [pc, #224]	@ (8009fa8 <UART_SetConfig+0x4e4>)
 8009ec6:	fba3 2301 	umull	r2, r3, r3, r1
 8009eca:	095b      	lsrs	r3, r3, #5
 8009ecc:	2264      	movs	r2, #100	@ 0x64
 8009ece:	fb02 f303 	mul.w	r3, r2, r3
 8009ed2:	1acb      	subs	r3, r1, r3
 8009ed4:	011b      	lsls	r3, r3, #4
 8009ed6:	3332      	adds	r3, #50	@ 0x32
 8009ed8:	4a33      	ldr	r2, [pc, #204]	@ (8009fa8 <UART_SetConfig+0x4e4>)
 8009eda:	fba2 2303 	umull	r2, r3, r2, r3
 8009ede:	095b      	lsrs	r3, r3, #5
 8009ee0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009ee4:	441c      	add	r4, r3
 8009ee6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009eea:	2200      	movs	r2, #0
 8009eec:	673b      	str	r3, [r7, #112]	@ 0x70
 8009eee:	677a      	str	r2, [r7, #116]	@ 0x74
 8009ef0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009ef4:	4642      	mov	r2, r8
 8009ef6:	464b      	mov	r3, r9
 8009ef8:	1891      	adds	r1, r2, r2
 8009efa:	60b9      	str	r1, [r7, #8]
 8009efc:	415b      	adcs	r3, r3
 8009efe:	60fb      	str	r3, [r7, #12]
 8009f00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009f04:	4641      	mov	r1, r8
 8009f06:	1851      	adds	r1, r2, r1
 8009f08:	6039      	str	r1, [r7, #0]
 8009f0a:	4649      	mov	r1, r9
 8009f0c:	414b      	adcs	r3, r1
 8009f0e:	607b      	str	r3, [r7, #4]
 8009f10:	f04f 0200 	mov.w	r2, #0
 8009f14:	f04f 0300 	mov.w	r3, #0
 8009f18:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009f1c:	4659      	mov	r1, fp
 8009f1e:	00cb      	lsls	r3, r1, #3
 8009f20:	4651      	mov	r1, sl
 8009f22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f26:	4651      	mov	r1, sl
 8009f28:	00ca      	lsls	r2, r1, #3
 8009f2a:	4610      	mov	r0, r2
 8009f2c:	4619      	mov	r1, r3
 8009f2e:	4603      	mov	r3, r0
 8009f30:	4642      	mov	r2, r8
 8009f32:	189b      	adds	r3, r3, r2
 8009f34:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f36:	464b      	mov	r3, r9
 8009f38:	460a      	mov	r2, r1
 8009f3a:	eb42 0303 	adc.w	r3, r2, r3
 8009f3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f44:	685b      	ldr	r3, [r3, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	663b      	str	r3, [r7, #96]	@ 0x60
 8009f4a:	667a      	str	r2, [r7, #100]	@ 0x64
 8009f4c:	f04f 0200 	mov.w	r2, #0
 8009f50:	f04f 0300 	mov.w	r3, #0
 8009f54:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009f58:	4649      	mov	r1, r9
 8009f5a:	008b      	lsls	r3, r1, #2
 8009f5c:	4641      	mov	r1, r8
 8009f5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f62:	4641      	mov	r1, r8
 8009f64:	008a      	lsls	r2, r1, #2
 8009f66:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009f6a:	f7f6 fe5d 	bl	8000c28 <__aeabi_uldivmod>
 8009f6e:	4602      	mov	r2, r0
 8009f70:	460b      	mov	r3, r1
 8009f72:	4b0d      	ldr	r3, [pc, #52]	@ (8009fa8 <UART_SetConfig+0x4e4>)
 8009f74:	fba3 1302 	umull	r1, r3, r3, r2
 8009f78:	095b      	lsrs	r3, r3, #5
 8009f7a:	2164      	movs	r1, #100	@ 0x64
 8009f7c:	fb01 f303 	mul.w	r3, r1, r3
 8009f80:	1ad3      	subs	r3, r2, r3
 8009f82:	011b      	lsls	r3, r3, #4
 8009f84:	3332      	adds	r3, #50	@ 0x32
 8009f86:	4a08      	ldr	r2, [pc, #32]	@ (8009fa8 <UART_SetConfig+0x4e4>)
 8009f88:	fba2 2303 	umull	r2, r3, r2, r3
 8009f8c:	095b      	lsrs	r3, r3, #5
 8009f8e:	f003 020f 	and.w	r2, r3, #15
 8009f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4422      	add	r2, r4
 8009f9a:	609a      	str	r2, [r3, #8]
}
 8009f9c:	bf00      	nop
 8009f9e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009fa8:	51eb851f 	.word	0x51eb851f

08009fac <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b084      	sub	sp, #16
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 8009fba:	6839      	ldr	r1, [r7, #0]
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f004 fe4b 	bl	800ec58 <VL53L0X_get_device_info>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8009fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3710      	adds	r7, #16
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}

08009fd2 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8009fd2:	b580      	push	{r7, lr}
 8009fd4:	b084      	sub	sp, #16
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	6078      	str	r0, [r7, #4]
 8009fda:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8009fe0:	6839      	ldr	r1, [r7, #0]
 8009fe2:	6878      	ldr	r0, [r7, #4]
 8009fe4:	f001 fc93 	bl	800b90e <VL53L0X_get_offset_calibration_data_micro_meter>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8009fec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3710      	adds	r7, #16
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8009ff8:	b5b0      	push	{r4, r5, r7, lr}
 8009ffa:	b096      	sub	sp, #88	@ 0x58
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a000:	2300      	movs	r3, #0
 800a002:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800a006:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d107      	bne.n	800a01e <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800a00e:	2200      	movs	r2, #0
 800a010:	2188      	movs	r1, #136	@ 0x88
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f7fb f9d0 	bl	80053b8 <VL53L0X_WrByte>
 800a018:	4603      	mov	r3, r0
 800a01a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	2200      	movs	r2, #0
 800a022:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a02c:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800a036:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	4a9e      	ldr	r2, [pc, #632]	@ (800a2b8 <VL53L0X_DataInit+0x2c0>)
 800a03e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	4a9d      	ldr	r2, [pc, #628]	@ (800a2bc <VL53L0X_DataInit+0x2c4>)
 800a046:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2200      	movs	r2, #0
 800a04e:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800a050:	f107 0310 	add.w	r3, r7, #16
 800a054:	4619      	mov	r1, r3
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f000 fab2 	bl	800a5c0 <VL53L0X_GetDeviceParameters>
 800a05c:	4603      	mov	r3, r0
 800a05e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 800a062:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a066:	2b00      	cmp	r3, #0
 800a068:	d112      	bne.n	800a090 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800a06a:	2300      	movs	r3, #0
 800a06c:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800a06e:	2300      	movs	r3, #0
 800a070:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	f103 0410 	add.w	r4, r3, #16
 800a078:	f107 0510 	add.w	r5, r7, #16
 800a07c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a07e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a080:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a082:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a084:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a086:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a088:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800a08c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2264      	movs	r2, #100	@ 0x64
 800a094:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800a09e:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800a0a8:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800a0b2:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2201      	movs	r2, #1
 800a0ba:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800a0be:	2201      	movs	r2, #1
 800a0c0:	2180      	movs	r1, #128	@ 0x80
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f7fb f978 	bl	80053b8 <VL53L0X_WrByte>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	461a      	mov	r2, r3
 800a0cc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	21ff      	movs	r1, #255	@ 0xff
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f7fb f96c 	bl	80053b8 <VL53L0X_WrByte>
 800a0e0:	4603      	mov	r3, r0
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	2100      	movs	r1, #0
 800a0f2:	6878      	ldr	r0, [r7, #4]
 800a0f4:	f7fb f960 	bl	80053b8 <VL53L0X_WrByte>
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	461a      	mov	r2, r3
 800a0fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a100:	4313      	orrs	r3, r2
 800a102:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 800a106:	f107 030f 	add.w	r3, r7, #15
 800a10a:	461a      	mov	r2, r3
 800a10c:	2191      	movs	r1, #145	@ 0x91
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f7fb f965 	bl	80053de <VL53L0X_RdByte>
 800a114:	4603      	mov	r3, r0
 800a116:	461a      	mov	r2, r3
 800a118:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a11c:	4313      	orrs	r3, r2
 800a11e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 800a122:	7bfa      	ldrb	r2, [r7, #15]
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a12a:	2201      	movs	r2, #1
 800a12c:	2100      	movs	r1, #0
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	f7fb f942 	bl	80053b8 <VL53L0X_WrByte>
 800a134:	4603      	mov	r3, r0
 800a136:	461a      	mov	r2, r3
 800a138:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a13c:	4313      	orrs	r3, r2
 800a13e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a142:	2200      	movs	r2, #0
 800a144:	21ff      	movs	r1, #255	@ 0xff
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	f7fb f936 	bl	80053b8 <VL53L0X_WrByte>
 800a14c:	4603      	mov	r3, r0
 800a14e:	461a      	mov	r2, r3
 800a150:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a154:	4313      	orrs	r3, r2
 800a156:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800a15a:	2200      	movs	r2, #0
 800a15c:	2180      	movs	r1, #128	@ 0x80
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f7fb f92a 	bl	80053b8 <VL53L0X_WrByte>
 800a164:	4603      	mov	r3, r0
 800a166:	461a      	mov	r2, r3
 800a168:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a16c:	4313      	orrs	r3, r2
 800a16e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a172:	2300      	movs	r3, #0
 800a174:	653b      	str	r3, [r7, #80]	@ 0x50
 800a176:	e014      	b.n	800a1a2 <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 800a178:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d114      	bne.n	800a1aa <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800a180:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a182:	b29b      	uxth	r3, r3
 800a184:	2201      	movs	r2, #1
 800a186:	4619      	mov	r1, r3
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f000 fd23 	bl	800abd4 <VL53L0X_SetLimitCheckEnable>
 800a18e:	4603      	mov	r3, r0
 800a190:	461a      	mov	r2, r3
 800a192:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a196:	4313      	orrs	r3, r2
 800a198:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a19c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a19e:	3301      	adds	r3, #1
 800a1a0:	653b      	str	r3, [r7, #80]	@ 0x50
 800a1a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1a4:	2b05      	cmp	r3, #5
 800a1a6:	dde7      	ble.n	800a178 <VL53L0X_DataInit+0x180>
 800a1a8:	e000      	b.n	800a1ac <VL53L0X_DataInit+0x1b4>
		else
			break;
 800a1aa:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 800a1ac:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d107      	bne.n	800a1c4 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	2102      	movs	r1, #2
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f000 fd0b 	bl	800abd4 <VL53L0X_SetLimitCheckEnable>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800a1c4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d107      	bne.n	800a1dc <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	2103      	movs	r1, #3
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 fcff 	bl	800abd4 <VL53L0X_SetLimitCheckEnable>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800a1dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d107      	bne.n	800a1f4 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	2104      	movs	r1, #4
 800a1e8:	6878      	ldr	r0, [r7, #4]
 800a1ea:	f000 fcf3 	bl	800abd4 <VL53L0X_SetLimitCheckEnable>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800a1f4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d107      	bne.n	800a20c <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	2105      	movs	r1, #5
 800a200:	6878      	ldr	r0, [r7, #4]
 800a202:	f000 fce7 	bl	800abd4 <VL53L0X_SetLimitCheckEnable>
 800a206:	4603      	mov	r3, r0
 800a208:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 800a20c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a210:	2b00      	cmp	r3, #0
 800a212:	d108      	bne.n	800a226 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a214:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 800a218:	2100      	movs	r1, #0
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f000 fd8a 	bl	800ad34 <VL53L0X_SetLimitCheckValue>
 800a220:	4603      	mov	r3, r0
 800a222:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800a226:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d108      	bne.n	800a240 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a22e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800a232:	2101      	movs	r1, #1
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f000 fd7d 	bl	800ad34 <VL53L0X_SetLimitCheckValue>
 800a23a:	4603      	mov	r3, r0
 800a23c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a240:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a244:	2b00      	cmp	r3, #0
 800a246:	d108      	bne.n	800a25a <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a248:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 800a24c:	2102      	movs	r1, #2
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f000 fd70 	bl	800ad34 <VL53L0X_SetLimitCheckValue>
 800a254:	4603      	mov	r3, r0
 800a256:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a25a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d107      	bne.n	800a272 <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800a262:	2200      	movs	r2, #0
 800a264:	2103      	movs	r1, #3
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f000 fd64 	bl	800ad34 <VL53L0X_SetLimitCheckValue>
 800a26c:	4603      	mov	r3, r0
 800a26e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a272:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a276:	2b00      	cmp	r3, #0
 800a278:	d10f      	bne.n	800a29a <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	22ff      	movs	r2, #255	@ 0xff
 800a27e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a282:	22ff      	movs	r2, #255	@ 0xff
 800a284:	2101      	movs	r1, #1
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f7fb f896 	bl	80053b8 <VL53L0X_WrByte>
 800a28c:	4603      	mov	r3, r0
 800a28e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2201      	movs	r2, #1
 800a296:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800a29a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d103      	bne.n	800a2aa <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800a2aa:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3758      	adds	r7, #88	@ 0x58
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bdb0      	pop	{r4, r5, r7, pc}
 800a2b6:	bf00      	nop
 800a2b8:	00016b85 	.word	0x00016b85
 800a2bc:	000970a4 	.word	0x000970a4

0800a2c0 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 800a2c0:	b5b0      	push	{r4, r5, r7, lr}
 800a2c2:	b09e      	sub	sp, #120	@ 0x78
 800a2c4:	af02      	add	r7, sp, #8
 800a2c6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800a2ce:	f107 031c 	add.w	r3, r7, #28
 800a2d2:	2240      	movs	r2, #64	@ 0x40
 800a2d4:	2100      	movs	r1, #0
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f005 fd24 	bl	800fd24 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 800a2ea:	2300      	movs	r3, #0
 800a2ec:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 800a2fc:	2101      	movs	r1, #1
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f002 fa5b 	bl	800c7ba <VL53L0X_get_info_from_device>
 800a304:	4603      	mov	r3, r0
 800a306:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800a310:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800a318:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 800a31c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a320:	2b01      	cmp	r3, #1
 800a322:	d80d      	bhi.n	800a340 <VL53L0X_StaticInit+0x80>
 800a324:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a328:	2b01      	cmp	r3, #1
 800a32a:	d102      	bne.n	800a332 <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 800a32c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a32e:	2b20      	cmp	r3, #32
 800a330:	d806      	bhi.n	800a340 <VL53L0X_StaticInit+0x80>
 800a332:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a336:	2b00      	cmp	r3, #0
 800a338:	d10e      	bne.n	800a358 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800a33a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a33c:	2b0c      	cmp	r3, #12
 800a33e:	d90b      	bls.n	800a358 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800a340:	f107 0218 	add.w	r2, r7, #24
 800a344:	f107 0314 	add.w	r3, r7, #20
 800a348:	4619      	mov	r1, r3
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	f001 fcda 	bl	800bd04 <VL53L0X_perform_ref_spad_management>
 800a350:	4603      	mov	r3, r0
 800a352:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800a356:	e009      	b.n	800a36c <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800a358:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a35c:	461a      	mov	r2, r3
 800a35e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	f001 fedb 	bl	800c11c <VL53L0X_set_reference_spads>
 800a366:	4603      	mov	r3, r0
 800a368:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 800a36c:	4b93      	ldr	r3, [pc, #588]	@ (800a5bc <VL53L0X_StaticInit+0x2fc>)
 800a36e:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 800a370:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a374:	2b00      	cmp	r3, #0
 800a376:	d10f      	bne.n	800a398 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800a37e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 800a382:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a386:	2b00      	cmp	r3, #0
 800a388:	d104      	bne.n	800a394 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 800a390:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a392:	e001      	b.n	800a398 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 800a394:	4b89      	ldr	r3, [pc, #548]	@ (800a5bc <VL53L0X_StaticInit+0x2fc>)
 800a396:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800a398:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d106      	bne.n	800a3ae <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800a3a0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f003 fdaa 	bl	800defc <VL53L0X_load_tuning_settings>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800a3ae:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d10a      	bne.n	800a3cc <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	9300      	str	r3, [sp, #0]
 800a3ba:	2304      	movs	r3, #4
 800a3bc:	2200      	movs	r2, #0
 800a3be:	2100      	movs	r1, #0
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f001 f8d7 	bl	800b574 <VL53L0X_SetGpioConfig>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a3cc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d121      	bne.n	800a418 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	21ff      	movs	r1, #255	@ 0xff
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f7fa ffed 	bl	80053b8 <VL53L0X_WrByte>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800a3e4:	f107 031a 	add.w	r3, r7, #26
 800a3e8:	461a      	mov	r2, r3
 800a3ea:	2184      	movs	r1, #132	@ 0x84
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f7fb f824 	bl	800543a <VL53L0X_RdWord>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	461a      	mov	r2, r3
 800a3f6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a400:	2200      	movs	r2, #0
 800a402:	21ff      	movs	r1, #255	@ 0xff
 800a404:	6878      	ldr	r0, [r7, #4]
 800a406:	f7fa ffd7 	bl	80053b8 <VL53L0X_WrByte>
 800a40a:	4603      	mov	r3, r0
 800a40c:	461a      	mov	r2, r3
 800a40e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800a412:	4313      	orrs	r3, r2
 800a414:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a418:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d104      	bne.n	800a42a <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 800a420:	8b7b      	ldrh	r3, [r7, #26]
 800a422:	011a      	lsls	r2, r3, #4
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 800a42a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d108      	bne.n	800a444 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800a432:	f107 031c 	add.w	r3, r7, #28
 800a436:	4619      	mov	r1, r3
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 f8c1 	bl	800a5c0 <VL53L0X_GetDeviceParameters>
 800a43e:	4603      	mov	r3, r0
 800a440:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800a444:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d110      	bne.n	800a46e <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800a44c:	f107 0319 	add.w	r3, r7, #25
 800a450:	4619      	mov	r1, r3
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 f983 	bl	800a75e <VL53L0X_GetFractionEnable>
 800a458:	4603      	mov	r3, r0
 800a45a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800a45e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a462:	2b00      	cmp	r3, #0
 800a464:	d103      	bne.n	800a46e <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800a466:	7e7a      	ldrb	r2, [r7, #25]
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 800a46e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a472:	2b00      	cmp	r3, #0
 800a474:	d10e      	bne.n	800a494 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f103 0410 	add.w	r4, r3, #16
 800a47c:	f107 051c 	add.w	r5, r7, #28
 800a480:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a482:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a484:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a486:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a488:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a48a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a48c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800a490:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800a494:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d111      	bne.n	800a4c0 <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 800a49c:	f107 0319 	add.w	r3, r7, #25
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	2101      	movs	r1, #1
 800a4a4:	6878      	ldr	r0, [r7, #4]
 800a4a6:	f7fa ff9a 	bl	80053de <VL53L0X_RdByte>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800a4b0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d103      	bne.n	800a4c0 <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800a4b8:	7e7a      	ldrb	r2, [r7, #25]
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 800a4c0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d107      	bne.n	800a4d8 <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800a4c8:	2200      	movs	r2, #0
 800a4ca:	2100      	movs	r1, #0
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f000 f9bb 	bl	800a848 <VL53L0X_SetSequenceStepEnable>
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800a4d8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d107      	bne.n	800a4f0 <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	2102      	movs	r1, #2
 800a4e4:	6878      	ldr	r0, [r7, #4]
 800a4e6:	f000 f9af 	bl	800a848 <VL53L0X_SetSequenceStepEnable>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 800a4f0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d103      	bne.n	800a500 <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2203      	movs	r2, #3
 800a4fc:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800a500:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a504:	2b00      	cmp	r3, #0
 800a506:	d109      	bne.n	800a51c <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 800a508:	f107 0313 	add.w	r3, r7, #19
 800a50c:	461a      	mov	r2, r3
 800a50e:	2100      	movs	r1, #0
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f000 f981 	bl	800a818 <VL53L0X_GetVcselPulsePeriod>
 800a516:	4603      	mov	r3, r0
 800a518:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a51c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a520:	2b00      	cmp	r3, #0
 800a522:	d103      	bne.n	800a52c <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a524:	7cfa      	ldrb	r2, [r7, #19]
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800a52c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a530:	2b00      	cmp	r3, #0
 800a532:	d109      	bne.n	800a548 <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 800a534:	f107 0313 	add.w	r3, r7, #19
 800a538:	461a      	mov	r2, r3
 800a53a:	2101      	movs	r1, #1
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f000 f96b 	bl	800a818 <VL53L0X_GetVcselPulsePeriod>
 800a542:	4603      	mov	r3, r0
 800a544:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a548:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d103      	bne.n	800a558 <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a550:	7cfa      	ldrb	r2, [r7, #19]
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800a558:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d109      	bne.n	800a574 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 800a560:	f107 030c 	add.w	r3, r7, #12
 800a564:	461a      	mov	r2, r3
 800a566:	2103      	movs	r1, #3
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f002 fea5 	bl	800d2b8 <get_sequence_step_timeout>
 800a56e:	4603      	mov	r3, r0
 800a570:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a574:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d103      	bne.n	800a584 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a57c:	68fa      	ldr	r2, [r7, #12]
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800a584:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d109      	bne.n	800a5a0 <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 800a58c:	f107 030c 	add.w	r3, r7, #12
 800a590:	461a      	mov	r2, r3
 800a592:	2104      	movs	r1, #4
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f002 fe8f 	bl	800d2b8 <get_sequence_step_timeout>
 800a59a:	4603      	mov	r3, r0
 800a59c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a5a0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d103      	bne.n	800a5b0 <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800a5a8:	68fa      	ldr	r2, [r7, #12]
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a5b0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	3770      	adds	r7, #112	@ 0x70
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	bdb0      	pop	{r4, r5, r7, pc}
 800a5bc:	20000018 	.word	0x20000018

0800a5c0 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 800a5c0:	b580      	push	{r7, lr}
 800a5c2:	b084      	sub	sp, #16
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
 800a5c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f000 f8b0 	bl	800a738 <VL53L0X_GetDeviceMode>
 800a5d8:	4603      	mov	r3, r0
 800a5da:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a5dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d107      	bne.n	800a5f4 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	3308      	adds	r3, #8
 800a5e8:	4619      	mov	r1, r3
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 fa76 	bl	800aadc <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 800a5f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d102      	bne.n	800a602 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 800a5fc:	683b      	ldr	r3, [r7, #0]
 800a5fe:	2200      	movs	r2, #0
 800a600:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 800a602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d107      	bne.n	800a61a <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	3310      	adds	r3, #16
 800a60e:	4619      	mov	r1, r3
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f000 faac 	bl	800ab6e <VL53L0X_GetXTalkCompensationRateMegaCps>
 800a616:	4603      	mov	r3, r0
 800a618:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800a61a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d107      	bne.n	800a632 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	3314      	adds	r3, #20
 800a626:	4619      	mov	r1, r3
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f7ff fcd2 	bl	8009fd2 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800a62e:	4603      	mov	r3, r0
 800a630:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800a632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d134      	bne.n	800a6a4 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a63a:	2300      	movs	r3, #0
 800a63c:	60bb      	str	r3, [r7, #8]
 800a63e:	e02a      	b.n	800a696 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800a640:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d12a      	bne.n	800a69e <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	b299      	uxth	r1, r3
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	3308      	adds	r3, #8
 800a650:	009b      	lsls	r3, r3, #2
 800a652:	683a      	ldr	r2, [r7, #0]
 800a654:	4413      	add	r3, r2
 800a656:	3304      	adds	r3, #4
 800a658:	461a      	mov	r2, r3
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f000 fbcc 	bl	800adf8 <VL53L0X_GetLimitCheckValue>
 800a660:	4603      	mov	r3, r0
 800a662:	461a      	mov	r2, r3
 800a664:	7bfb      	ldrb	r3, [r7, #15]
 800a666:	4313      	orrs	r3, r2
 800a668:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800a66a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d117      	bne.n	800a6a2 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800a672:	68bb      	ldr	r3, [r7, #8]
 800a674:	b299      	uxth	r1, r3
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	3318      	adds	r3, #24
 800a67a:	683a      	ldr	r2, [r7, #0]
 800a67c:	4413      	add	r3, r2
 800a67e:	461a      	mov	r2, r3
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 fb33 	bl	800acec <VL53L0X_GetLimitCheckEnable>
 800a686:	4603      	mov	r3, r0
 800a688:	461a      	mov	r2, r3
 800a68a:	7bfb      	ldrb	r3, [r7, #15]
 800a68c:	4313      	orrs	r3, r2
 800a68e:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	3301      	adds	r3, #1
 800a694:	60bb      	str	r3, [r7, #8]
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	2b05      	cmp	r3, #5
 800a69a:	ddd1      	ble.n	800a640 <VL53L0X_GetDeviceParameters+0x80>
 800a69c:	e002      	b.n	800a6a4 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800a69e:	bf00      	nop
 800a6a0:	e000      	b.n	800a6a4 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800a6a2:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a6a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d107      	bne.n	800a6bc <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	333c      	adds	r3, #60	@ 0x3c
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 fc2e 	bl	800af14 <VL53L0X_GetWrapAroundCheckEnable>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 800a6bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d107      	bne.n	800a6d4 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	3304      	adds	r3, #4
 800a6c8:	4619      	mov	r1, r3
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f000 f879 	bl	800a7c2 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a6d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3710      	adds	r7, #16
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	bd80      	pop	{r7, pc}

0800a6e0 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	b085      	sub	sp, #20
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 800a6f0:	78fb      	ldrb	r3, [r7, #3]
 800a6f2:	2b15      	cmp	r3, #21
 800a6f4:	bf8c      	ite	hi
 800a6f6:	2201      	movhi	r2, #1
 800a6f8:	2200      	movls	r2, #0
 800a6fa:	b2d2      	uxtb	r2, r2
 800a6fc:	2a00      	cmp	r2, #0
 800a6fe:	d10f      	bne.n	800a720 <VL53L0X_SetDeviceMode+0x40>
 800a700:	4a0c      	ldr	r2, [pc, #48]	@ (800a734 <VL53L0X_SetDeviceMode+0x54>)
 800a702:	fa22 f303 	lsr.w	r3, r2, r3
 800a706:	f003 0301 	and.w	r3, r3, #1
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	bf14      	ite	ne
 800a70e:	2301      	movne	r3, #1
 800a710:	2300      	moveq	r3, #0
 800a712:	b2db      	uxtb	r3, r3
 800a714:	2b00      	cmp	r3, #0
 800a716:	d003      	beq.n	800a720 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	78fa      	ldrb	r2, [r7, #3]
 800a71c:	741a      	strb	r2, [r3, #16]
		break;
 800a71e:	e001      	b.n	800a724 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800a720:	23f8      	movs	r3, #248	@ 0xf8
 800a722:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a724:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a728:	4618      	mov	r0, r3
 800a72a:	3714      	adds	r7, #20
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr
 800a734:	0030000b 	.word	0x0030000b

0800a738 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 800a738:	b480      	push	{r7}
 800a73a:	b085      	sub	sp, #20
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
 800a740:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a742:	2300      	movs	r3, #0
 800a744:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	7c1a      	ldrb	r2, [r3, #16]
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800a74e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a752:	4618      	mov	r0, r3
 800a754:	3714      	adds	r7, #20
 800a756:	46bd      	mov	sp, r7
 800a758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75c:	4770      	bx	lr

0800a75e <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800a75e:	b580      	push	{r7, lr}
 800a760:	b084      	sub	sp, #16
 800a762:	af00      	add	r7, sp, #0
 800a764:	6078      	str	r0, [r7, #4]
 800a766:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a768:	2300      	movs	r3, #0
 800a76a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800a76c:	683a      	ldr	r2, [r7, #0]
 800a76e:	2109      	movs	r1, #9
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f7fa fe34 	bl	80053de <VL53L0X_RdByte>
 800a776:	4603      	mov	r3, r0
 800a778:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800a77a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d106      	bne.n	800a790 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	781b      	ldrb	r3, [r3, #0]
 800a786:	f003 0301 	and.w	r3, r3, #1
 800a78a:	b2da      	uxtb	r2, r3
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800a790:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a794:	4618      	mov	r0, r3
 800a796:	3710      	adds	r7, #16
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}

0800a79c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
 800a7a4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800a7aa:	6839      	ldr	r1, [r7, #0]
 800a7ac:	6878      	ldr	r0, [r7, #4]
 800a7ae:	f003 fa13 	bl	800dbd8 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800a7b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3710      	adds	r7, #16
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}

0800a7c2 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800a7c2:	b580      	push	{r7, lr}
 800a7c4:	b084      	sub	sp, #16
 800a7c6:	af00      	add	r7, sp, #0
 800a7c8:	6078      	str	r0, [r7, #4]
 800a7ca:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800a7d0:	6839      	ldr	r1, [r7, #0]
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f003 fae0 	bl	800dd98 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800a7dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	3710      	adds	r7, #16
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}

0800a7e8 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b084      	sub	sp, #16
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
 800a7f0:	460b      	mov	r3, r1
 800a7f2:	70fb      	strb	r3, [r7, #3]
 800a7f4:	4613      	mov	r3, r2
 800a7f6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800a7fc:	78ba      	ldrb	r2, [r7, #2]
 800a7fe:	78fb      	ldrb	r3, [r7, #3]
 800a800:	4619      	mov	r1, r3
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f002 ff2a 	bl	800d65c <VL53L0X_set_vcsel_pulse_period>
 800a808:	4603      	mov	r3, r0
 800a80a:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800a80c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a810:	4618      	mov	r0, r3
 800a812:	3710      	adds	r7, #16
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}

0800a818 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b086      	sub	sp, #24
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	60f8      	str	r0, [r7, #12]
 800a820:	460b      	mov	r3, r1
 800a822:	607a      	str	r2, [r7, #4]
 800a824:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a826:	2300      	movs	r3, #0
 800a828:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800a82a:	7afb      	ldrb	r3, [r7, #11]
 800a82c:	687a      	ldr	r2, [r7, #4]
 800a82e:	4619      	mov	r1, r3
 800a830:	68f8      	ldr	r0, [r7, #12]
 800a832:	f003 f99a 	bl	800db6a <VL53L0X_get_vcsel_pulse_period>
 800a836:	4603      	mov	r3, r0
 800a838:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800a83a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3718      	adds	r7, #24
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
	...

0800a848 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b086      	sub	sp, #24
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	460b      	mov	r3, r1
 800a852:	70fb      	strb	r3, [r7, #3]
 800a854:	4613      	mov	r3, r2
 800a856:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a858:	2300      	movs	r3, #0
 800a85a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800a85c:	2300      	movs	r3, #0
 800a85e:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800a860:	2300      	movs	r3, #0
 800a862:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800a864:	f107 030f 	add.w	r3, r7, #15
 800a868:	461a      	mov	r2, r3
 800a86a:	2101      	movs	r1, #1
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f7fa fdb6 	bl	80053de <VL53L0X_RdByte>
 800a872:	4603      	mov	r3, r0
 800a874:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800a876:	7bfb      	ldrb	r3, [r7, #15]
 800a878:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800a87a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d159      	bne.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 800a882:	78bb      	ldrb	r3, [r7, #2]
 800a884:	2b01      	cmp	r3, #1
 800a886:	d12b      	bne.n	800a8e0 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800a888:	78fb      	ldrb	r3, [r7, #3]
 800a88a:	2b04      	cmp	r3, #4
 800a88c:	d825      	bhi.n	800a8da <VL53L0X_SetSequenceStepEnable+0x92>
 800a88e:	a201      	add	r2, pc, #4	@ (adr r2, 800a894 <VL53L0X_SetSequenceStepEnable+0x4c>)
 800a890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a894:	0800a8a9 	.word	0x0800a8a9
 800a898:	0800a8b3 	.word	0x0800a8b3
 800a89c:	0800a8bd 	.word	0x0800a8bd
 800a8a0:	0800a8c7 	.word	0x0800a8c7
 800a8a4:	0800a8d1 	.word	0x0800a8d1
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800a8a8:	7dbb      	ldrb	r3, [r7, #22]
 800a8aa:	f043 0310 	orr.w	r3, r3, #16
 800a8ae:	75bb      	strb	r3, [r7, #22]
				break;
 800a8b0:	e041      	b.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800a8b2:	7dbb      	ldrb	r3, [r7, #22]
 800a8b4:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800a8b8:	75bb      	strb	r3, [r7, #22]
				break;
 800a8ba:	e03c      	b.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800a8bc:	7dbb      	ldrb	r3, [r7, #22]
 800a8be:	f043 0304 	orr.w	r3, r3, #4
 800a8c2:	75bb      	strb	r3, [r7, #22]
				break;
 800a8c4:	e037      	b.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800a8c6:	7dbb      	ldrb	r3, [r7, #22]
 800a8c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8cc:	75bb      	strb	r3, [r7, #22]
				break;
 800a8ce:	e032      	b.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 800a8d0:	7dbb      	ldrb	r3, [r7, #22]
 800a8d2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a8d6:	75bb      	strb	r3, [r7, #22]
				break;
 800a8d8:	e02d      	b.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a8da:	23fc      	movs	r3, #252	@ 0xfc
 800a8dc:	75fb      	strb	r3, [r7, #23]
 800a8de:	e02a      	b.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 800a8e0:	78fb      	ldrb	r3, [r7, #3]
 800a8e2:	2b04      	cmp	r3, #4
 800a8e4:	d825      	bhi.n	800a932 <VL53L0X_SetSequenceStepEnable+0xea>
 800a8e6:	a201      	add	r2, pc, #4	@ (adr r2, 800a8ec <VL53L0X_SetSequenceStepEnable+0xa4>)
 800a8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ec:	0800a901 	.word	0x0800a901
 800a8f0:	0800a90b 	.word	0x0800a90b
 800a8f4:	0800a915 	.word	0x0800a915
 800a8f8:	0800a91f 	.word	0x0800a91f
 800a8fc:	0800a929 	.word	0x0800a929
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 800a900:	7dbb      	ldrb	r3, [r7, #22]
 800a902:	f023 0310 	bic.w	r3, r3, #16
 800a906:	75bb      	strb	r3, [r7, #22]
				break;
 800a908:	e015      	b.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800a90a:	7dbb      	ldrb	r3, [r7, #22]
 800a90c:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800a910:	75bb      	strb	r3, [r7, #22]
				break;
 800a912:	e010      	b.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 800a914:	7dbb      	ldrb	r3, [r7, #22]
 800a916:	f023 0304 	bic.w	r3, r3, #4
 800a91a:	75bb      	strb	r3, [r7, #22]
				break;
 800a91c:	e00b      	b.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800a91e:	7dbb      	ldrb	r3, [r7, #22]
 800a920:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a924:	75bb      	strb	r3, [r7, #22]
				break;
 800a926:	e006      	b.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800a928:	7dbb      	ldrb	r3, [r7, #22]
 800a92a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a92e:	75bb      	strb	r3, [r7, #22]
				break;
 800a930:	e001      	b.n	800a936 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800a932:	23fc      	movs	r3, #252	@ 0xfc
 800a934:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 800a936:	7bfb      	ldrb	r3, [r7, #15]
 800a938:	7dba      	ldrb	r2, [r7, #22]
 800a93a:	429a      	cmp	r2, r3
 800a93c:	d01e      	beq.n	800a97c <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800a93e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a942:	2b00      	cmp	r3, #0
 800a944:	d107      	bne.n	800a956 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 800a946:	7dbb      	ldrb	r3, [r7, #22]
 800a948:	461a      	mov	r2, r3
 800a94a:	2101      	movs	r1, #1
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f7fa fd33 	bl	80053b8 <VL53L0X_WrByte>
 800a952:	4603      	mov	r3, r0
 800a954:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800a956:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d103      	bne.n	800a966 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	7dba      	ldrb	r2, [r7, #22]
 800a962:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800a966:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d106      	bne.n	800a97c <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	695b      	ldr	r3, [r3, #20]
 800a972:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800a974:	6939      	ldr	r1, [r7, #16]
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f7ff ff10 	bl	800a79c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800a97c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a980:	4618      	mov	r0, r3
 800a982:	3718      	adds	r7, #24
 800a984:	46bd      	mov	sp, r7
 800a986:	bd80      	pop	{r7, pc}

0800a988 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800a988:	b480      	push	{r7}
 800a98a:	b087      	sub	sp, #28
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	60f8      	str	r0, [r7, #12]
 800a990:	607b      	str	r3, [r7, #4]
 800a992:	460b      	mov	r3, r1
 800a994:	72fb      	strb	r3, [r7, #11]
 800a996:	4613      	mov	r3, r2
 800a998:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a99a:	2300      	movs	r3, #0
 800a99c:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 800a9a4:	7afb      	ldrb	r3, [r7, #11]
 800a9a6:	2b04      	cmp	r3, #4
 800a9a8:	d836      	bhi.n	800aa18 <sequence_step_enabled+0x90>
 800a9aa:	a201      	add	r2, pc, #4	@ (adr r2, 800a9b0 <sequence_step_enabled+0x28>)
 800a9ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9b0:	0800a9c5 	.word	0x0800a9c5
 800a9b4:	0800a9d7 	.word	0x0800a9d7
 800a9b8:	0800a9e9 	.word	0x0800a9e9
 800a9bc:	0800a9fb 	.word	0x0800a9fb
 800a9c0:	0800aa0d 	.word	0x0800aa0d
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800a9c4:	7abb      	ldrb	r3, [r7, #10]
 800a9c6:	111b      	asrs	r3, r3, #4
 800a9c8:	b2db      	uxtb	r3, r3
 800a9ca:	f003 0301 	and.w	r3, r3, #1
 800a9ce:	b2da      	uxtb	r2, r3
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	701a      	strb	r2, [r3, #0]
		break;
 800a9d4:	e022      	b.n	800aa1c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800a9d6:	7abb      	ldrb	r3, [r7, #10]
 800a9d8:	10db      	asrs	r3, r3, #3
 800a9da:	b2db      	uxtb	r3, r3
 800a9dc:	f003 0301 	and.w	r3, r3, #1
 800a9e0:	b2da      	uxtb	r2, r3
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	701a      	strb	r2, [r3, #0]
		break;
 800a9e6:	e019      	b.n	800aa1c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800a9e8:	7abb      	ldrb	r3, [r7, #10]
 800a9ea:	109b      	asrs	r3, r3, #2
 800a9ec:	b2db      	uxtb	r3, r3
 800a9ee:	f003 0301 	and.w	r3, r3, #1
 800a9f2:	b2da      	uxtb	r2, r3
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	701a      	strb	r2, [r3, #0]
		break;
 800a9f8:	e010      	b.n	800aa1c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800a9fa:	7abb      	ldrb	r3, [r7, #10]
 800a9fc:	119b      	asrs	r3, r3, #6
 800a9fe:	b2db      	uxtb	r3, r3
 800aa00:	f003 0301 	and.w	r3, r3, #1
 800aa04:	b2da      	uxtb	r2, r3
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	701a      	strb	r2, [r3, #0]
		break;
 800aa0a:	e007      	b.n	800aa1c <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800aa0c:	7abb      	ldrb	r3, [r7, #10]
 800aa0e:	09db      	lsrs	r3, r3, #7
 800aa10:	b2da      	uxtb	r2, r3
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	701a      	strb	r2, [r3, #0]
		break;
 800aa16:	e001      	b.n	800aa1c <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aa18:	23fc      	movs	r3, #252	@ 0xfc
 800aa1a:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800aa1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	371c      	adds	r7, #28
 800aa24:	46bd      	mov	sp, r7
 800aa26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2a:	4770      	bx	lr

0800aa2c <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b084      	sub	sp, #16
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
 800aa34:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aa36:	2300      	movs	r3, #0
 800aa38:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800aa3e:	f107 030e 	add.w	r3, r7, #14
 800aa42:	461a      	mov	r2, r3
 800aa44:	2101      	movs	r1, #1
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f7fa fcc9 	bl	80053de <VL53L0X_RdByte>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800aa50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d107      	bne.n	800aa68 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 800aa58:	7bba      	ldrb	r2, [r7, #14]
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	2100      	movs	r1, #0
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f7ff ff92 	bl	800a988 <sequence_step_enabled>
 800aa64:	4603      	mov	r3, r0
 800aa66:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800aa68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d108      	bne.n	800aa82 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800aa70:	7bba      	ldrb	r2, [r7, #14]
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	3302      	adds	r3, #2
 800aa76:	2101      	movs	r1, #1
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f7ff ff85 	bl	800a988 <sequence_step_enabled>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800aa82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d108      	bne.n	800aa9c <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800aa8a:	7bba      	ldrb	r2, [r7, #14]
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	3301      	adds	r3, #1
 800aa90:	2102      	movs	r1, #2
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f7ff ff78 	bl	800a988 <sequence_step_enabled>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800aa9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d108      	bne.n	800aab6 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 800aaa4:	7bba      	ldrb	r2, [r7, #14]
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	3303      	adds	r3, #3
 800aaaa:	2103      	movs	r1, #3
 800aaac:	6878      	ldr	r0, [r7, #4]
 800aaae:	f7ff ff6b 	bl	800a988 <sequence_step_enabled>
 800aab2:	4603      	mov	r3, r0
 800aab4:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800aab6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d108      	bne.n	800aad0 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800aabe:	7bba      	ldrb	r2, [r7, #14]
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	3304      	adds	r3, #4
 800aac4:	2104      	movs	r1, #4
 800aac6:	6878      	ldr	r0, [r7, #4]
 800aac8:	f7ff ff5e 	bl	800a988 <sequence_step_enabled>
 800aacc:	4603      	mov	r3, r0
 800aace:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800aad0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3710      	adds	r7, #16
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}

0800aadc <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b084      	sub	sp, #16
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aae6:	2300      	movs	r3, #0
 800aae8:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800aaea:	f107 030c 	add.w	r3, r7, #12
 800aaee:	461a      	mov	r2, r3
 800aaf0:	21f8      	movs	r1, #248	@ 0xf8
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f7fa fca1 	bl	800543a <VL53L0X_RdWord>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800aafc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d108      	bne.n	800ab16 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800ab04:	f107 0308 	add.w	r3, r7, #8
 800ab08:	461a      	mov	r2, r3
 800ab0a:	2104      	movs	r1, #4
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f7fa fcb5 	bl	800547c <VL53L0X_RdDWord>
 800ab12:	4603      	mov	r3, r0
 800ab14:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ab16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d10c      	bne.n	800ab38 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800ab1e:	89bb      	ldrh	r3, [r7, #12]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d005      	beq.n	800ab30 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	89ba      	ldrh	r2, [r7, #12]
 800ab28:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	681a      	ldr	r2, [r3, #0]
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ab38:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	3710      	adds	r7, #16
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd80      	pop	{r7, pc}

0800ab44 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b085      	sub	sp, #20
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
 800ab4c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ab4e:	2300      	movs	r3, #0
 800ab50:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	7f1b      	ldrb	r3, [r3, #28]
 800ab56:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	7bba      	ldrb	r2, [r7, #14]
 800ab5c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800ab5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	3714      	adds	r7, #20
 800ab66:	46bd      	mov	sp, r7
 800ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6c:	4770      	bx	lr

0800ab6e <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800ab6e:	b580      	push	{r7, lr}
 800ab70:	b086      	sub	sp, #24
 800ab72:	af00      	add	r7, sp, #0
 800ab74:	6078      	str	r0, [r7, #4]
 800ab76:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 800ab7c:	f107 030e 	add.w	r3, r7, #14
 800ab80:	461a      	mov	r2, r3
 800ab82:	2120      	movs	r1, #32
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	f7fa fc58 	bl	800543a <VL53L0X_RdWord>
 800ab8a:	4603      	mov	r3, r0
 800ab8c:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800ab8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d118      	bne.n	800abc8 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800ab96:	89fb      	ldrh	r3, [r7, #14]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d109      	bne.n	800abb0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	6a1b      	ldr	r3, [r3, #32]
 800aba0:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800aba2:	683b      	ldr	r3, [r7, #0]
 800aba4:	693a      	ldr	r2, [r7, #16]
 800aba6:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2200      	movs	r2, #0
 800abac:	771a      	strb	r2, [r3, #28]
 800abae:	e00b      	b.n	800abc8 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800abb0:	89fb      	ldrh	r3, [r7, #14]
 800abb2:	00db      	lsls	r3, r3, #3
 800abb4:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	693a      	ldr	r2, [r7, #16]
 800abba:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	693a      	ldr	r2, [r7, #16]
 800abc0:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2201      	movs	r2, #1
 800abc6:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800abc8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3718      	adds	r7, #24
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b086      	sub	sp, #24
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
 800abdc:	460b      	mov	r3, r1
 800abde:	807b      	strh	r3, [r7, #2]
 800abe0:	4613      	mov	r3, r2
 800abe2:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800abe4:	2300      	movs	r3, #0
 800abe6:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800abe8:	2300      	movs	r3, #0
 800abea:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 800abec:	2300      	movs	r3, #0
 800abee:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 800abf0:	2300      	movs	r3, #0
 800abf2:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800abf4:	887b      	ldrh	r3, [r7, #2]
 800abf6:	2b05      	cmp	r3, #5
 800abf8:	d902      	bls.n	800ac00 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800abfa:	23fc      	movs	r3, #252	@ 0xfc
 800abfc:	75fb      	strb	r3, [r7, #23]
 800abfe:	e05b      	b.n	800acb8 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 800ac00:	787b      	ldrb	r3, [r7, #1]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d106      	bne.n	800ac14 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800ac06:	2300      	movs	r3, #0
 800ac08:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800ac0e:	2301      	movs	r3, #1
 800ac10:	73bb      	strb	r3, [r7, #14]
 800ac12:	e00a      	b.n	800ac2a <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ac14:	887b      	ldrh	r3, [r7, #2]
 800ac16:	687a      	ldr	r2, [r7, #4]
 800ac18:	330c      	adds	r3, #12
 800ac1a:	009b      	lsls	r3, r3, #2
 800ac1c:	4413      	add	r3, r2
 800ac1e:	685b      	ldr	r3, [r3, #4]
 800ac20:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800ac22:	2300      	movs	r3, #0
 800ac24:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800ac26:	2301      	movs	r3, #1
 800ac28:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800ac2a:	887b      	ldrh	r3, [r7, #2]
 800ac2c:	2b05      	cmp	r3, #5
 800ac2e:	d841      	bhi.n	800acb4 <VL53L0X_SetLimitCheckEnable+0xe0>
 800ac30:	a201      	add	r2, pc, #4	@ (adr r2, 800ac38 <VL53L0X_SetLimitCheckEnable+0x64>)
 800ac32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac36:	bf00      	nop
 800ac38:	0800ac51 	.word	0x0800ac51
 800ac3c:	0800ac5b 	.word	0x0800ac5b
 800ac40:	0800ac71 	.word	0x0800ac71
 800ac44:	0800ac7b 	.word	0x0800ac7b
 800ac48:	0800ac85 	.word	0x0800ac85
 800ac4c:	0800ac9d 	.word	0x0800ac9d

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	7bfa      	ldrb	r2, [r7, #15]
 800ac54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 800ac58:	e02e      	b.n	800acb8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800ac5a:	693b      	ldr	r3, [r7, #16]
 800ac5c:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800ac5e:	b29b      	uxth	r3, r3
 800ac60:	461a      	mov	r2, r3
 800ac62:	2144      	movs	r1, #68	@ 0x44
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f7fa fbcc 	bl	8005402 <VL53L0X_WrWord>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	75fb      	strb	r3, [r7, #23]

			break;
 800ac6e:	e023      	b.n	800acb8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	7bfa      	ldrb	r2, [r7, #15]
 800ac74:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 800ac78:	e01e      	b.n	800acb8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	7bfa      	ldrb	r2, [r7, #15]
 800ac7e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800ac82:	e019      	b.n	800acb8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 800ac84:	7bbb      	ldrb	r3, [r7, #14]
 800ac86:	005b      	lsls	r3, r3, #1
 800ac88:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800ac8a:	7b7b      	ldrb	r3, [r7, #13]
 800ac8c:	22fe      	movs	r2, #254	@ 0xfe
 800ac8e:	2160      	movs	r1, #96	@ 0x60
 800ac90:	6878      	ldr	r0, [r7, #4]
 800ac92:	f7fa fc21 	bl	80054d8 <VL53L0X_UpdateByte>
 800ac96:	4603      	mov	r3, r0
 800ac98:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 800ac9a:	e00d      	b.n	800acb8 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 800ac9c:	7bbb      	ldrb	r3, [r7, #14]
 800ac9e:	011b      	lsls	r3, r3, #4
 800aca0:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800aca2:	7b7b      	ldrb	r3, [r7, #13]
 800aca4:	22ef      	movs	r2, #239	@ 0xef
 800aca6:	2160      	movs	r1, #96	@ 0x60
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f7fa fc15 	bl	80054d8 <VL53L0X_UpdateByte>
 800acae:	4603      	mov	r3, r0
 800acb0:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 800acb2:	e001      	b.n	800acb8 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800acb4:	23fc      	movs	r3, #252	@ 0xfc
 800acb6:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800acb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d10f      	bne.n	800ace0 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 800acc0:	787b      	ldrb	r3, [r7, #1]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d106      	bne.n	800acd4 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800acc6:	887b      	ldrh	r3, [r7, #2]
 800acc8:	687a      	ldr	r2, [r7, #4]
 800acca:	4413      	add	r3, r2
 800accc:	2200      	movs	r2, #0
 800acce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800acd2:	e005      	b.n	800ace0 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800acd4:	887b      	ldrh	r3, [r7, #2]
 800acd6:	687a      	ldr	r2, [r7, #4]
 800acd8:	4413      	add	r3, r2
 800acda:	2201      	movs	r2, #1
 800acdc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ace0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3718      	adds	r7, #24
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}

0800acec <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800acec:	b480      	push	{r7}
 800acee:	b087      	sub	sp, #28
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	60f8      	str	r0, [r7, #12]
 800acf4:	460b      	mov	r3, r1
 800acf6:	607a      	str	r2, [r7, #4]
 800acf8:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800acfa:	2300      	movs	r3, #0
 800acfc:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800acfe:	897b      	ldrh	r3, [r7, #10]
 800ad00:	2b05      	cmp	r3, #5
 800ad02:	d905      	bls.n	800ad10 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ad04:	23fc      	movs	r3, #252	@ 0xfc
 800ad06:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	701a      	strb	r2, [r3, #0]
 800ad0e:	e008      	b.n	800ad22 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800ad10:	897b      	ldrh	r3, [r7, #10]
 800ad12:	68fa      	ldr	r2, [r7, #12]
 800ad14:	4413      	add	r3, r2
 800ad16:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad1a:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	7dba      	ldrb	r2, [r7, #22]
 800ad20:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ad22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ad26:	4618      	mov	r0, r3
 800ad28:	371c      	adds	r7, #28
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad30:	4770      	bx	lr
	...

0800ad34 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b086      	sub	sp, #24
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	60f8      	str	r0, [r7, #12]
 800ad3c:	460b      	mov	r3, r1
 800ad3e:	607a      	str	r2, [r7, #4]
 800ad40:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ad42:	2300      	movs	r3, #0
 800ad44:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800ad46:	897b      	ldrh	r3, [r7, #10]
 800ad48:	68fa      	ldr	r2, [r7, #12]
 800ad4a:	4413      	add	r3, r2
 800ad4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad50:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800ad52:	7dbb      	ldrb	r3, [r7, #22]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d107      	bne.n	800ad68 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ad58:	897b      	ldrh	r3, [r7, #10]
 800ad5a:	68fa      	ldr	r2, [r7, #12]
 800ad5c:	330c      	adds	r3, #12
 800ad5e:	009b      	lsls	r3, r3, #2
 800ad60:	4413      	add	r3, r2
 800ad62:	687a      	ldr	r2, [r7, #4]
 800ad64:	605a      	str	r2, [r3, #4]
 800ad66:	e040      	b.n	800adea <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 800ad68:	897b      	ldrh	r3, [r7, #10]
 800ad6a:	2b05      	cmp	r3, #5
 800ad6c:	d830      	bhi.n	800add0 <VL53L0X_SetLimitCheckValue+0x9c>
 800ad6e:	a201      	add	r2, pc, #4	@ (adr r2, 800ad74 <VL53L0X_SetLimitCheckValue+0x40>)
 800ad70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad74:	0800ad8d 	.word	0x0800ad8d
 800ad78:	0800ad95 	.word	0x0800ad95
 800ad7c:	0800adab 	.word	0x0800adab
 800ad80:	0800adb3 	.word	0x0800adb3
 800ad84:	0800adbb 	.word	0x0800adbb
 800ad88:	0800adbb 	.word	0x0800adbb

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	687a      	ldr	r2, [r7, #4]
 800ad90:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800ad92:	e01f      	b.n	800add4 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800ad98:	b29b      	uxth	r3, r3
 800ad9a:	461a      	mov	r2, r3
 800ad9c:	2144      	movs	r1, #68	@ 0x44
 800ad9e:	68f8      	ldr	r0, [r7, #12]
 800ada0:	f7fa fb2f 	bl	8005402 <VL53L0X_WrWord>
 800ada4:	4603      	mov	r3, r0
 800ada6:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800ada8:	e014      	b.n	800add4 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	687a      	ldr	r2, [r7, #4]
 800adae:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 800adb0:	e010      	b.n	800add4 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	687a      	ldr	r2, [r7, #4]
 800adb6:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800adb8:	e00c      	b.n	800add4 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800adbe:	b29b      	uxth	r3, r3
 800adc0:	461a      	mov	r2, r3
 800adc2:	2164      	movs	r1, #100	@ 0x64
 800adc4:	68f8      	ldr	r0, [r7, #12]
 800adc6:	f7fa fb1c 	bl	8005402 <VL53L0X_WrWord>
 800adca:	4603      	mov	r3, r0
 800adcc:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800adce:	e001      	b.n	800add4 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800add0:	23fc      	movs	r3, #252	@ 0xfc
 800add2:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 800add4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d106      	bne.n	800adea <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800addc:	897b      	ldrh	r3, [r7, #10]
 800adde:	68fa      	ldr	r2, [r7, #12]
 800ade0:	330c      	adds	r3, #12
 800ade2:	009b      	lsls	r3, r3, #2
 800ade4:	4413      	add	r3, r2
 800ade6:	687a      	ldr	r2, [r7, #4]
 800ade8:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800adea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800adee:	4618      	mov	r0, r3
 800adf0:	3718      	adds	r7, #24
 800adf2:	46bd      	mov	sp, r7
 800adf4:	bd80      	pop	{r7, pc}
 800adf6:	bf00      	nop

0800adf8 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b088      	sub	sp, #32
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	60f8      	str	r0, [r7, #12]
 800ae00:	460b      	mov	r3, r1
 800ae02:	607a      	str	r2, [r7, #4]
 800ae04:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ae06:	2300      	movs	r3, #0
 800ae08:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800ae0e:	897b      	ldrh	r3, [r7, #10]
 800ae10:	2b05      	cmp	r3, #5
 800ae12:	d847      	bhi.n	800aea4 <VL53L0X_GetLimitCheckValue+0xac>
 800ae14:	a201      	add	r2, pc, #4	@ (adr r2, 800ae1c <VL53L0X_GetLimitCheckValue+0x24>)
 800ae16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae1a:	bf00      	nop
 800ae1c:	0800ae35 	.word	0x0800ae35
 800ae20:	0800ae41 	.word	0x0800ae41
 800ae24:	0800ae67 	.word	0x0800ae67
 800ae28:	0800ae73 	.word	0x0800ae73
 800ae2c:	0800ae7f 	.word	0x0800ae7f
 800ae30:	0800ae7f 	.word	0x0800ae7f

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae38:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	77bb      	strb	r3, [r7, #30]
		break;
 800ae3e:	e033      	b.n	800aea8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800ae40:	f107 0316 	add.w	r3, r7, #22
 800ae44:	461a      	mov	r2, r3
 800ae46:	2144      	movs	r1, #68	@ 0x44
 800ae48:	68f8      	ldr	r0, [r7, #12]
 800ae4a:	f7fa faf6 	bl	800543a <VL53L0X_RdWord>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800ae52:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d102      	bne.n	800ae60 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800ae5a:	8afb      	ldrh	r3, [r7, #22]
 800ae5c:	025b      	lsls	r3, r3, #9
 800ae5e:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 800ae60:	2301      	movs	r3, #1
 800ae62:	77bb      	strb	r3, [r7, #30]
		break;
 800ae64:	e020      	b.n	800aea8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae6a:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	77bb      	strb	r3, [r7, #30]
		break;
 800ae70:	e01a      	b.n	800aea8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae76:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	77bb      	strb	r3, [r7, #30]
		break;
 800ae7c:	e014      	b.n	800aea8 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800ae7e:	f107 0316 	add.w	r3, r7, #22
 800ae82:	461a      	mov	r2, r3
 800ae84:	2164      	movs	r1, #100	@ 0x64
 800ae86:	68f8      	ldr	r0, [r7, #12]
 800ae88:	f7fa fad7 	bl	800543a <VL53L0X_RdWord>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800ae90:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d102      	bne.n	800ae9e <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800ae98:	8afb      	ldrh	r3, [r7, #22]
 800ae9a:	025b      	lsls	r3, r3, #9
 800ae9c:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 800ae9e:	2300      	movs	r3, #0
 800aea0:	77bb      	strb	r3, [r7, #30]
		break;
 800aea2:	e001      	b.n	800aea8 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aea4:	23fc      	movs	r3, #252	@ 0xfc
 800aea6:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800aea8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d12a      	bne.n	800af06 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 800aeb0:	7fbb      	ldrb	r3, [r7, #30]
 800aeb2:	2b01      	cmp	r3, #1
 800aeb4:	d124      	bne.n	800af00 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800aeb6:	69bb      	ldr	r3, [r7, #24]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d110      	bne.n	800aede <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 800aebc:	897b      	ldrh	r3, [r7, #10]
 800aebe:	68fa      	ldr	r2, [r7, #12]
 800aec0:	330c      	adds	r3, #12
 800aec2:	009b      	lsls	r3, r3, #2
 800aec4:	4413      	add	r3, r2
 800aec6:	685b      	ldr	r3, [r3, #4]
 800aec8:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	69ba      	ldr	r2, [r7, #24]
 800aece:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800aed0:	897b      	ldrh	r3, [r7, #10]
 800aed2:	68fa      	ldr	r2, [r7, #12]
 800aed4:	4413      	add	r3, r2
 800aed6:	2200      	movs	r2, #0
 800aed8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800aedc:	e013      	b.n	800af06 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	69ba      	ldr	r2, [r7, #24]
 800aee2:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800aee4:	897b      	ldrh	r3, [r7, #10]
 800aee6:	68fa      	ldr	r2, [r7, #12]
 800aee8:	330c      	adds	r3, #12
 800aeea:	009b      	lsls	r3, r3, #2
 800aeec:	4413      	add	r3, r2
 800aeee:	69ba      	ldr	r2, [r7, #24]
 800aef0:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800aef2:	897b      	ldrh	r3, [r7, #10]
 800aef4:	68fa      	ldr	r2, [r7, #12]
 800aef6:	4413      	add	r3, r2
 800aef8:	2201      	movs	r2, #1
 800aefa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800aefe:	e002      	b.n	800af06 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	69ba      	ldr	r2, [r7, #24]
 800af04:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800af06:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800af0a:	4618      	mov	r0, r3
 800af0c:	3720      	adds	r7, #32
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
 800af12:	bf00      	nop

0800af14 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b084      	sub	sp, #16
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
 800af1c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af1e:	2300      	movs	r3, #0
 800af20:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800af22:	f107 030e 	add.w	r3, r7, #14
 800af26:	461a      	mov	r2, r3
 800af28:	2101      	movs	r1, #1
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f7fa fa57 	bl	80053de <VL53L0X_RdByte>
 800af30:	4603      	mov	r3, r0
 800af32:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 800af34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d10e      	bne.n	800af5a <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 800af3c:	7bba      	ldrb	r2, [r7, #14]
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 800af44:	7bbb      	ldrb	r3, [r7, #14]
 800af46:	b25b      	sxtb	r3, r3
 800af48:	2b00      	cmp	r3, #0
 800af4a:	da03      	bge.n	800af54 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	2201      	movs	r2, #1
 800af50:	701a      	strb	r2, [r3, #0]
 800af52:	e002      	b.n	800af5a <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	2200      	movs	r2, #0
 800af58:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800af5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d104      	bne.n	800af6c <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	781a      	ldrb	r2, [r3, #0]
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800af6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800af70:	4618      	mov	r0, r3
 800af72:	3710      	adds	r7, #16
 800af74:	46bd      	mov	sp, r7
 800af76:	bd80      	pop	{r7, pc}

0800af78 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b084      	sub	sp, #16
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800af80:	2300      	movs	r3, #0
 800af82:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800af84:	f107 030e 	add.w	r3, r7, #14
 800af88:	4619      	mov	r1, r3
 800af8a:	6878      	ldr	r0, [r7, #4]
 800af8c:	f7ff fbd4 	bl	800a738 <VL53L0X_GetDeviceMode>
 800af90:	4603      	mov	r3, r0
 800af92:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800af94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d107      	bne.n	800afac <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800af9c:	7bbb      	ldrb	r3, [r7, #14]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d104      	bne.n	800afac <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f000 f898 	bl	800b0d8 <VL53L0X_StartMeasurement>
 800afa8:	4603      	mov	r3, r0
 800afaa:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800afac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d104      	bne.n	800afbe <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800afb4:	6878      	ldr	r0, [r7, #4]
 800afb6:	f001 fb33 	bl	800c620 <VL53L0X_measurement_poll_for_completion>
 800afba:	4603      	mov	r3, r0
 800afbc:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800afbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d106      	bne.n	800afd4 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800afc6:	7bbb      	ldrb	r3, [r7, #14]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d103      	bne.n	800afd4 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2203      	movs	r2, #3
 800afd0:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 800afd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800afd8:	4618      	mov	r0, r3
 800afda:	3710      	adds	r7, #16
 800afdc:	46bd      	mov	sp, r7
 800afde:	bd80      	pop	{r7, pc}

0800afe0 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b086      	sub	sp, #24
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	60f8      	str	r0, [r7, #12]
 800afe8:	60b9      	str	r1, [r7, #8]
 800afea:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800afec:	2300      	movs	r3, #0
 800afee:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 800aff0:	2301      	movs	r3, #1
 800aff2:	687a      	ldr	r2, [r7, #4]
 800aff4:	68b9      	ldr	r1, [r7, #8]
 800aff6:	68f8      	ldr	r0, [r7, #12]
 800aff8:	f001 fad5 	bl	800c5a6 <VL53L0X_perform_ref_calibration>
 800affc:	4603      	mov	r3, r0
 800affe:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 800b000:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b004:	4618      	mov	r0, r3
 800b006:	3718      	adds	r7, #24
 800b008:	46bd      	mov	sp, r7
 800b00a:	bd80      	pop	{r7, pc}

0800b00c <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b086      	sub	sp, #24
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
 800b014:	460b      	mov	r3, r1
 800b016:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b018:	2300      	movs	r3, #0
 800b01a:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800b022:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800b024:	7dbb      	ldrb	r3, [r7, #22]
 800b026:	2b01      	cmp	r3, #1
 800b028:	d005      	beq.n	800b036 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800b02a:	7dbb      	ldrb	r3, [r7, #22]
 800b02c:	2b02      	cmp	r3, #2
 800b02e:	d002      	beq.n	800b036 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800b030:	7dbb      	ldrb	r3, [r7, #22]
 800b032:	2b03      	cmp	r3, #3
 800b034:	d147      	bne.n	800b0c6 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800b036:	f107 030c 	add.w	r3, r7, #12
 800b03a:	f107 0210 	add.w	r2, r7, #16
 800b03e:	2101      	movs	r1, #1
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f000 fbb9 	bl	800b7b8 <VL53L0X_GetInterruptThresholds>
 800b046:	4603      	mov	r3, r0
 800b048:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 800b04a:	693b      	ldr	r3, [r7, #16]
 800b04c:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 800b050:	d803      	bhi.n	800b05a <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800b052:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800b054:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 800b058:	d935      	bls.n	800b0c6 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 800b05a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d131      	bne.n	800b0c6 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800b062:	78fb      	ldrb	r3, [r7, #3]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d006      	beq.n	800b076 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 800b068:	491a      	ldr	r1, [pc, #104]	@ (800b0d4 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f002 ff46 	bl	800defc <VL53L0X_load_tuning_settings>
 800b070:	4603      	mov	r3, r0
 800b072:	75fb      	strb	r3, [r7, #23]
 800b074:	e027      	b.n	800b0c6 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800b076:	2204      	movs	r2, #4
 800b078:	21ff      	movs	r1, #255	@ 0xff
 800b07a:	6878      	ldr	r0, [r7, #4]
 800b07c:	f7fa f99c 	bl	80053b8 <VL53L0X_WrByte>
 800b080:	4603      	mov	r3, r0
 800b082:	461a      	mov	r2, r3
 800b084:	7dfb      	ldrb	r3, [r7, #23]
 800b086:	4313      	orrs	r3, r2
 800b088:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800b08a:	2200      	movs	r2, #0
 800b08c:	2170      	movs	r1, #112	@ 0x70
 800b08e:	6878      	ldr	r0, [r7, #4]
 800b090:	f7fa f992 	bl	80053b8 <VL53L0X_WrByte>
 800b094:	4603      	mov	r3, r0
 800b096:	461a      	mov	r2, r3
 800b098:	7dfb      	ldrb	r3, [r7, #23]
 800b09a:	4313      	orrs	r3, r2
 800b09c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b09e:	2200      	movs	r2, #0
 800b0a0:	21ff      	movs	r1, #255	@ 0xff
 800b0a2:	6878      	ldr	r0, [r7, #4]
 800b0a4:	f7fa f988 	bl	80053b8 <VL53L0X_WrByte>
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	461a      	mov	r2, r3
 800b0ac:	7dfb      	ldrb	r3, [r7, #23]
 800b0ae:	4313      	orrs	r3, r2
 800b0b0:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	2180      	movs	r1, #128	@ 0x80
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	f7fa f97e 	bl	80053b8 <VL53L0X_WrByte>
 800b0bc:	4603      	mov	r3, r0
 800b0be:	461a      	mov	r2, r3
 800b0c0:	7dfb      	ldrb	r3, [r7, #23]
 800b0c2:	4313      	orrs	r3, r2
 800b0c4:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800b0c6:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	3718      	adds	r7, #24
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	bd80      	pop	{r7, pc}
 800b0d2:	bf00      	nop
 800b0d4:	2000010c 	.word	0x2000010c

0800b0d8 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b086      	sub	sp, #24
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800b0e8:	f107 030e 	add.w	r3, r7, #14
 800b0ec:	4619      	mov	r1, r3
 800b0ee:	6878      	ldr	r0, [r7, #4]
 800b0f0:	f7ff fb22 	bl	800a738 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	2180      	movs	r1, #128	@ 0x80
 800b0f8:	6878      	ldr	r0, [r7, #4]
 800b0fa:	f7fa f95d 	bl	80053b8 <VL53L0X_WrByte>
 800b0fe:	4603      	mov	r3, r0
 800b100:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b102:	2201      	movs	r2, #1
 800b104:	21ff      	movs	r1, #255	@ 0xff
 800b106:	6878      	ldr	r0, [r7, #4]
 800b108:	f7fa f956 	bl	80053b8 <VL53L0X_WrByte>
 800b10c:	4603      	mov	r3, r0
 800b10e:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b110:	2200      	movs	r2, #0
 800b112:	2100      	movs	r1, #0
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f7fa f94f 	bl	80053b8 <VL53L0X_WrByte>
 800b11a:	4603      	mov	r3, r0
 800b11c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 800b124:	461a      	mov	r2, r3
 800b126:	2191      	movs	r1, #145	@ 0x91
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	f7fa f945 	bl	80053b8 <VL53L0X_WrByte>
 800b12e:	4603      	mov	r3, r0
 800b130:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800b132:	2201      	movs	r2, #1
 800b134:	2100      	movs	r1, #0
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f7fa f93e 	bl	80053b8 <VL53L0X_WrByte>
 800b13c:	4603      	mov	r3, r0
 800b13e:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b140:	2200      	movs	r2, #0
 800b142:	21ff      	movs	r1, #255	@ 0xff
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f7fa f937 	bl	80053b8 <VL53L0X_WrByte>
 800b14a:	4603      	mov	r3, r0
 800b14c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800b14e:	2200      	movs	r2, #0
 800b150:	2180      	movs	r1, #128	@ 0x80
 800b152:	6878      	ldr	r0, [r7, #4]
 800b154:	f7fa f930 	bl	80053b8 <VL53L0X_WrByte>
 800b158:	4603      	mov	r3, r0
 800b15a:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 800b15c:	7bbb      	ldrb	r3, [r7, #14]
 800b15e:	2b03      	cmp	r3, #3
 800b160:	d054      	beq.n	800b20c <VL53L0X_StartMeasurement+0x134>
 800b162:	2b03      	cmp	r3, #3
 800b164:	dc6c      	bgt.n	800b240 <VL53L0X_StartMeasurement+0x168>
 800b166:	2b00      	cmp	r3, #0
 800b168:	d002      	beq.n	800b170 <VL53L0X_StartMeasurement+0x98>
 800b16a:	2b01      	cmp	r3, #1
 800b16c:	d034      	beq.n	800b1d8 <VL53L0X_StartMeasurement+0x100>
 800b16e:	e067      	b.n	800b240 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800b170:	2201      	movs	r2, #1
 800b172:	2100      	movs	r1, #0
 800b174:	6878      	ldr	r0, [r7, #4]
 800b176:	f7fa f91f 	bl	80053b8 <VL53L0X_WrByte>
 800b17a:	4603      	mov	r3, r0
 800b17c:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800b17e:	7bfb      	ldrb	r3, [r7, #15]
 800b180:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800b182:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d15d      	bne.n	800b246 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800b18a:	2300      	movs	r3, #0
 800b18c:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800b18e:	693b      	ldr	r3, [r7, #16]
 800b190:	2b00      	cmp	r3, #0
 800b192:	d008      	beq.n	800b1a6 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800b194:	f107 030d 	add.w	r3, r7, #13
 800b198:	461a      	mov	r2, r3
 800b19a:	2100      	movs	r1, #0
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f7fa f91e 	bl	80053de <VL53L0X_RdByte>
 800b1a2:	4603      	mov	r3, r0
 800b1a4:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800b1a6:	693b      	ldr	r3, [r7, #16]
 800b1a8:	3301      	adds	r3, #1
 800b1aa:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800b1ac:	7b7a      	ldrb	r2, [r7, #13]
 800b1ae:	7bfb      	ldrb	r3, [r7, #15]
 800b1b0:	4013      	ands	r3, r2
 800b1b2:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800b1b4:	7bfa      	ldrb	r2, [r7, #15]
 800b1b6:	429a      	cmp	r2, r3
 800b1b8:	d107      	bne.n	800b1ca <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800b1ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d103      	bne.n	800b1ca <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800b1c2:	693b      	ldr	r3, [r7, #16]
 800b1c4:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800b1c8:	d3e1      	bcc.n	800b18e <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800b1ca:	693b      	ldr	r3, [r7, #16]
 800b1cc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800b1d0:	d339      	bcc.n	800b246 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800b1d2:	23f9      	movs	r3, #249	@ 0xf9
 800b1d4:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800b1d6:	e036      	b.n	800b246 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800b1d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d105      	bne.n	800b1ec <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800b1e0:	2101      	movs	r1, #1
 800b1e2:	6878      	ldr	r0, [r7, #4]
 800b1e4:	f7ff ff12 	bl	800b00c <VL53L0X_CheckAndLoadInterruptSettings>
 800b1e8:	4603      	mov	r3, r0
 800b1ea:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800b1ec:	2202      	movs	r2, #2
 800b1ee:	2100      	movs	r1, #0
 800b1f0:	6878      	ldr	r0, [r7, #4]
 800b1f2:	f7fa f8e1 	bl	80053b8 <VL53L0X_WrByte>
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800b1fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d123      	bne.n	800b24a <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2204      	movs	r2, #4
 800b206:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800b20a:	e01e      	b.n	800b24a <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800b20c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d105      	bne.n	800b220 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800b214:	2101      	movs	r1, #1
 800b216:	6878      	ldr	r0, [r7, #4]
 800b218:	f7ff fef8 	bl	800b00c <VL53L0X_CheckAndLoadInterruptSettings>
 800b21c:	4603      	mov	r3, r0
 800b21e:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800b220:	2204      	movs	r2, #4
 800b222:	2100      	movs	r1, #0
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f7fa f8c7 	bl	80053b8 <VL53L0X_WrByte>
 800b22a:	4603      	mov	r3, r0
 800b22c:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800b22e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d10b      	bne.n	800b24e <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	2204      	movs	r2, #4
 800b23a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800b23e:	e006      	b.n	800b24e <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800b240:	23f8      	movs	r3, #248	@ 0xf8
 800b242:	75fb      	strb	r3, [r7, #23]
 800b244:	e004      	b.n	800b250 <VL53L0X_StartMeasurement+0x178>
		break;
 800b246:	bf00      	nop
 800b248:	e002      	b.n	800b250 <VL53L0X_StartMeasurement+0x178>
		break;
 800b24a:	bf00      	nop
 800b24c:	e000      	b.n	800b250 <VL53L0X_StartMeasurement+0x178>
		break;
 800b24e:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800b250:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b254:	4618      	mov	r0, r3
 800b256:	3718      	adds	r7, #24
 800b258:	46bd      	mov	sp, r7
 800b25a:	bd80      	pop	{r7, pc}

0800b25c <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b084      	sub	sp, #16
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
 800b264:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b266:	2300      	movs	r3, #0
 800b268:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 800b270:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800b272:	7bbb      	ldrb	r3, [r7, #14]
 800b274:	2b04      	cmp	r3, #4
 800b276:	d112      	bne.n	800b29e <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 800b278:	f107 0308 	add.w	r3, r7, #8
 800b27c:	4619      	mov	r1, r3
 800b27e:	6878      	ldr	r0, [r7, #4]
 800b280:	f000 fb0e 	bl	800b8a0 <VL53L0X_GetInterruptMaskStatus>
 800b284:	4603      	mov	r3, r0
 800b286:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800b288:	68bb      	ldr	r3, [r7, #8]
 800b28a:	2b04      	cmp	r3, #4
 800b28c:	d103      	bne.n	800b296 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	2201      	movs	r2, #1
 800b292:	701a      	strb	r2, [r3, #0]
 800b294:	e01c      	b.n	800b2d0 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	2200      	movs	r2, #0
 800b29a:	701a      	strb	r2, [r3, #0]
 800b29c:	e018      	b.n	800b2d0 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800b29e:	f107 030d 	add.w	r3, r7, #13
 800b2a2:	461a      	mov	r2, r3
 800b2a4:	2114      	movs	r1, #20
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f7fa f899 	bl	80053de <VL53L0X_RdByte>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800b2b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d10b      	bne.n	800b2d0 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800b2b8:	7b7b      	ldrb	r3, [r7, #13]
 800b2ba:	f003 0301 	and.w	r3, r3, #1
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d003      	beq.n	800b2ca <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	2201      	movs	r2, #1
 800b2c6:	701a      	strb	r2, [r3, #0]
 800b2c8:	e002      	b.n	800b2d0 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b2d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3710      	adds	r7, #16
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800b2dc:	b5b0      	push	{r4, r5, r7, lr}
 800b2de:	b096      	sub	sp, #88	@ 0x58
 800b2e0:	af02      	add	r7, sp, #8
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800b2ec:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800b2f0:	230c      	movs	r3, #12
 800b2f2:	2114      	movs	r1, #20
 800b2f4:	6878      	ldr	r0, [r7, #4]
 800b2f6:	f7fa f833 	bl	8005360 <VL53L0X_ReadMulti>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800b300:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800b304:	2b00      	cmp	r3, #0
 800b306:	f040 80c8 	bne.w	800b49a <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	2200      	movs	r2, #0
 800b30e:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	2200      	movs	r2, #0
 800b314:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800b316:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b31a:	021b      	lsls	r3, r3, #8
 800b31c:	b29b      	uxth	r3, r3
 800b31e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800b322:	4413      	add	r3, r2
 800b324:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	2200      	movs	r2, #0
 800b32c:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800b32e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b332:	021b      	lsls	r3, r3, #8
 800b334:	b29b      	uxth	r3, r3
 800b336:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800b33a:	4413      	add	r3, r2
 800b33c:	b29b      	uxth	r3, r3
 800b33e:	025b      	lsls	r3, r3, #9
 800b340:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b346:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800b348:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b34c:	021b      	lsls	r3, r3, #8
 800b34e:	b29b      	uxth	r3, r3
 800b350:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800b354:	4413      	add	r3, r2
 800b356:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800b35a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800b35e:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800b364:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b368:	021b      	lsls	r3, r3, #8
 800b36a:	b29b      	uxth	r3, r3
 800b36c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800b370:	4413      	add	r3, r2
 800b372:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800b37c:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800b37e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b382:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 800b38c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800b394:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800b398:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b39a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b39e:	d046      	beq.n	800b42e <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800b3a0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b3a2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800b3a6:	fb02 f303 	mul.w	r3, r2, r3
 800b3aa:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b3ae:	4a58      	ldr	r2, [pc, #352]	@ (800b510 <VL53L0X_GetRangingMeasurementData+0x234>)
 800b3b0:	fb82 1203 	smull	r1, r2, r2, r3
 800b3b4:	1192      	asrs	r2, r2, #6
 800b3b6:	17db      	asrs	r3, r3, #31
 800b3b8:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800b3ba:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6a1b      	ldr	r3, [r3, #32]
 800b3c2:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	7f1b      	ldrb	r3, [r3, #28]
 800b3c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800b3cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d02c      	beq.n	800b42e <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800b3d4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800b3d6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800b3da:	fb02 f303 	mul.w	r3, r2, r3
 800b3de:	121a      	asrs	r2, r3, #8
					<= 0) {
 800b3e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 800b3e2:	429a      	cmp	r2, r3
 800b3e4:	d10d      	bne.n	800b402 <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 800b3e6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	d004      	beq.n	800b3f8 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 800b3ee:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 800b3f2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800b3f6:	e016      	b.n	800b426 <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 800b3f8:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 800b3fc:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800b400:	e011      	b.n	800b426 <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800b402:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800b406:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b408:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800b40c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800b40e:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800b412:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800b416:	121b      	asrs	r3, r3, #8
 800b418:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800b41a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b41c:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800b41e:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800b422:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800b426:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800b42a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800b42e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800b432:	2b00      	cmp	r3, #0
 800b434:	d00d      	beq.n	800b452 <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800b436:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800b43a:	089b      	lsrs	r3, r3, #2
 800b43c:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800b43e:	683b      	ldr	r3, [r7, #0]
 800b440:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800b442:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800b446:	b2db      	uxtb	r3, r3
 800b448:	019b      	lsls	r3, r3, #6
 800b44a:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800b44c:	683b      	ldr	r3, [r7, #0]
 800b44e:	75da      	strb	r2, [r3, #23]
 800b450:	e006      	b.n	800b460 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800b458:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	2200      	movs	r2, #0
 800b45e:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800b460:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800b464:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800b468:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 800b46c:	9301      	str	r3, [sp, #4]
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	9300      	str	r3, [sp, #0]
 800b472:	4613      	mov	r3, r2
 800b474:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b476:	6878      	ldr	r0, [r7, #4]
 800b478:	f003 f9de 	bl	800e838 <VL53L0X_get_pal_range_status>
 800b47c:	4603      	mov	r3, r0
 800b47e:	461a      	mov	r2, r3
 800b480:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800b484:	4313      	orrs	r3, r2
 800b486:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800b48a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d103      	bne.n	800b49a <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800b492:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b49a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d12f      	bne.n	800b502 <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	f107 040c 	add.w	r4, r7, #12
 800b4a8:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 800b4ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b4ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b4b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b4b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800b4bc:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800b4c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800b4ca:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800b4d0:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800b4d2:	683b      	ldr	r3, [r7, #0]
 800b4d4:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800b4d6:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800b4d8:	683b      	ldr	r3, [r7, #0]
 800b4da:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800b4dc:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800b4e2:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800b4e8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 800b4f2:	f107 050c 	add.w	r5, r7, #12
 800b4f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b4f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b4fa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b4fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b502:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800b506:	4618      	mov	r0, r3
 800b508:	3750      	adds	r7, #80	@ 0x50
 800b50a:	46bd      	mov	sp, r7
 800b50c:	bdb0      	pop	{r4, r5, r7, pc}
 800b50e:	bf00      	nop
 800b510:	10624dd3 	.word	0x10624dd3

0800b514 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800b514:	b580      	push	{r7, lr}
 800b516:	b084      	sub	sp, #16
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
 800b51c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b51e:	2300      	movs	r3, #0
 800b520:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800b522:	2100      	movs	r1, #0
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f7ff f8db 	bl	800a6e0 <VL53L0X_SetDeviceMode>
 800b52a:	4603      	mov	r3, r0
 800b52c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800b52e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d104      	bne.n	800b540 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f7ff fd1e 	bl	800af78 <VL53L0X_PerformSingleMeasurement>
 800b53c:	4603      	mov	r3, r0
 800b53e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800b540:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d105      	bne.n	800b554 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800b548:	6839      	ldr	r1, [r7, #0]
 800b54a:	6878      	ldr	r0, [r7, #4]
 800b54c:	f7ff fec6 	bl	800b2dc <VL53L0X_GetRangingMeasurementData>
 800b550:	4603      	mov	r3, r0
 800b552:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800b554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d105      	bne.n	800b568 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800b55c:	2100      	movs	r1, #0
 800b55e:	6878      	ldr	r0, [r7, #4]
 800b560:	f000 f95e 	bl	800b820 <VL53L0X_ClearInterruptMask>
 800b564:	4603      	mov	r3, r0
 800b566:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 800b568:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	3710      	adds	r7, #16
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}

0800b574 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b084      	sub	sp, #16
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
 800b57c:	4608      	mov	r0, r1
 800b57e:	4611      	mov	r1, r2
 800b580:	461a      	mov	r2, r3
 800b582:	4603      	mov	r3, r0
 800b584:	70fb      	strb	r3, [r7, #3]
 800b586:	460b      	mov	r3, r1
 800b588:	70bb      	strb	r3, [r7, #2]
 800b58a:	4613      	mov	r3, r2
 800b58c:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b58e:	2300      	movs	r3, #0
 800b590:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800b592:	78fb      	ldrb	r3, [r7, #3]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d002      	beq.n	800b59e <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800b598:	23f6      	movs	r3, #246	@ 0xf6
 800b59a:	73fb      	strb	r3, [r7, #15]
 800b59c:	e105      	b.n	800b7aa <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800b59e:	78bb      	ldrb	r3, [r7, #2]
 800b5a0:	2b14      	cmp	r3, #20
 800b5a2:	d110      	bne.n	800b5c6 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800b5a4:	7e3b      	ldrb	r3, [r7, #24]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d102      	bne.n	800b5b0 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800b5aa:	2310      	movs	r3, #16
 800b5ac:	73bb      	strb	r3, [r7, #14]
 800b5ae:	e001      	b.n	800b5b4 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800b5b0:	2301      	movs	r3, #1
 800b5b2:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800b5b4:	7bbb      	ldrb	r3, [r7, #14]
 800b5b6:	461a      	mov	r2, r3
 800b5b8:	2184      	movs	r1, #132	@ 0x84
 800b5ba:	6878      	ldr	r0, [r7, #4]
 800b5bc:	f7f9 fefc 	bl	80053b8 <VL53L0X_WrByte>
 800b5c0:	4603      	mov	r3, r0
 800b5c2:	73fb      	strb	r3, [r7, #15]
 800b5c4:	e0f1      	b.n	800b7aa <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800b5c6:	78bb      	ldrb	r3, [r7, #2]
 800b5c8:	2b15      	cmp	r3, #21
 800b5ca:	f040 8097 	bne.w	800b6fc <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b5ce:	2201      	movs	r2, #1
 800b5d0:	21ff      	movs	r1, #255	@ 0xff
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f7f9 fef0 	bl	80053b8 <VL53L0X_WrByte>
 800b5d8:	4603      	mov	r3, r0
 800b5da:	461a      	mov	r2, r3
 800b5dc:	7bfb      	ldrb	r3, [r7, #15]
 800b5de:	4313      	orrs	r3, r2
 800b5e0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	2100      	movs	r1, #0
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f7f9 fee6 	bl	80053b8 <VL53L0X_WrByte>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	461a      	mov	r2, r3
 800b5f0:	7bfb      	ldrb	r3, [r7, #15]
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	21ff      	movs	r1, #255	@ 0xff
 800b5fa:	6878      	ldr	r0, [r7, #4]
 800b5fc:	f7f9 fedc 	bl	80053b8 <VL53L0X_WrByte>
 800b600:	4603      	mov	r3, r0
 800b602:	461a      	mov	r2, r3
 800b604:	7bfb      	ldrb	r3, [r7, #15]
 800b606:	4313      	orrs	r3, r2
 800b608:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b60a:	2201      	movs	r2, #1
 800b60c:	2180      	movs	r1, #128	@ 0x80
 800b60e:	6878      	ldr	r0, [r7, #4]
 800b610:	f7f9 fed2 	bl	80053b8 <VL53L0X_WrByte>
 800b614:	4603      	mov	r3, r0
 800b616:	461a      	mov	r2, r3
 800b618:	7bfb      	ldrb	r3, [r7, #15]
 800b61a:	4313      	orrs	r3, r2
 800b61c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800b61e:	2202      	movs	r2, #2
 800b620:	2185      	movs	r1, #133	@ 0x85
 800b622:	6878      	ldr	r0, [r7, #4]
 800b624:	f7f9 fec8 	bl	80053b8 <VL53L0X_WrByte>
 800b628:	4603      	mov	r3, r0
 800b62a:	461a      	mov	r2, r3
 800b62c:	7bfb      	ldrb	r3, [r7, #15]
 800b62e:	4313      	orrs	r3, r2
 800b630:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800b632:	2204      	movs	r2, #4
 800b634:	21ff      	movs	r1, #255	@ 0xff
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f7f9 febe 	bl	80053b8 <VL53L0X_WrByte>
 800b63c:	4603      	mov	r3, r0
 800b63e:	461a      	mov	r2, r3
 800b640:	7bfb      	ldrb	r3, [r7, #15]
 800b642:	4313      	orrs	r3, r2
 800b644:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800b646:	2200      	movs	r2, #0
 800b648:	21cd      	movs	r1, #205	@ 0xcd
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f7f9 feb4 	bl	80053b8 <VL53L0X_WrByte>
 800b650:	4603      	mov	r3, r0
 800b652:	461a      	mov	r2, r3
 800b654:	7bfb      	ldrb	r3, [r7, #15]
 800b656:	4313      	orrs	r3, r2
 800b658:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800b65a:	2211      	movs	r2, #17
 800b65c:	21cc      	movs	r1, #204	@ 0xcc
 800b65e:	6878      	ldr	r0, [r7, #4]
 800b660:	f7f9 feaa 	bl	80053b8 <VL53L0X_WrByte>
 800b664:	4603      	mov	r3, r0
 800b666:	461a      	mov	r2, r3
 800b668:	7bfb      	ldrb	r3, [r7, #15]
 800b66a:	4313      	orrs	r3, r2
 800b66c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800b66e:	2207      	movs	r2, #7
 800b670:	21ff      	movs	r1, #255	@ 0xff
 800b672:	6878      	ldr	r0, [r7, #4]
 800b674:	f7f9 fea0 	bl	80053b8 <VL53L0X_WrByte>
 800b678:	4603      	mov	r3, r0
 800b67a:	461a      	mov	r2, r3
 800b67c:	7bfb      	ldrb	r3, [r7, #15]
 800b67e:	4313      	orrs	r3, r2
 800b680:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800b682:	2200      	movs	r2, #0
 800b684:	21be      	movs	r1, #190	@ 0xbe
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f7f9 fe96 	bl	80053b8 <VL53L0X_WrByte>
 800b68c:	4603      	mov	r3, r0
 800b68e:	461a      	mov	r2, r3
 800b690:	7bfb      	ldrb	r3, [r7, #15]
 800b692:	4313      	orrs	r3, r2
 800b694:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800b696:	2206      	movs	r2, #6
 800b698:	21ff      	movs	r1, #255	@ 0xff
 800b69a:	6878      	ldr	r0, [r7, #4]
 800b69c:	f7f9 fe8c 	bl	80053b8 <VL53L0X_WrByte>
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	7bfb      	ldrb	r3, [r7, #15]
 800b6a6:	4313      	orrs	r3, r2
 800b6a8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800b6aa:	2209      	movs	r2, #9
 800b6ac:	21cc      	movs	r1, #204	@ 0xcc
 800b6ae:	6878      	ldr	r0, [r7, #4]
 800b6b0:	f7f9 fe82 	bl	80053b8 <VL53L0X_WrByte>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	461a      	mov	r2, r3
 800b6b8:	7bfb      	ldrb	r3, [r7, #15]
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800b6be:	2200      	movs	r2, #0
 800b6c0:	21ff      	movs	r1, #255	@ 0xff
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f7f9 fe78 	bl	80053b8 <VL53L0X_WrByte>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	461a      	mov	r2, r3
 800b6cc:	7bfb      	ldrb	r3, [r7, #15]
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800b6d2:	2201      	movs	r2, #1
 800b6d4:	21ff      	movs	r1, #255	@ 0xff
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f7f9 fe6e 	bl	80053b8 <VL53L0X_WrByte>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	461a      	mov	r2, r3
 800b6e0:	7bfb      	ldrb	r3, [r7, #15]
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	2100      	movs	r1, #0
 800b6ea:	6878      	ldr	r0, [r7, #4]
 800b6ec:	f7f9 fe64 	bl	80053b8 <VL53L0X_WrByte>
 800b6f0:	4603      	mov	r3, r0
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	7bfb      	ldrb	r3, [r7, #15]
 800b6f6:	4313      	orrs	r3, r2
 800b6f8:	73fb      	strb	r3, [r7, #15]
 800b6fa:	e056      	b.n	800b7aa <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800b6fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d120      	bne.n	800b746 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 800b704:	787b      	ldrb	r3, [r7, #1]
 800b706:	2b04      	cmp	r3, #4
 800b708:	d81b      	bhi.n	800b742 <VL53L0X_SetGpioConfig+0x1ce>
 800b70a:	a201      	add	r2, pc, #4	@ (adr r2, 800b710 <VL53L0X_SetGpioConfig+0x19c>)
 800b70c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b710:	0800b725 	.word	0x0800b725
 800b714:	0800b72b 	.word	0x0800b72b
 800b718:	0800b731 	.word	0x0800b731
 800b71c:	0800b737 	.word	0x0800b737
 800b720:	0800b73d 	.word	0x0800b73d
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800b724:	2300      	movs	r3, #0
 800b726:	73bb      	strb	r3, [r7, #14]
				break;
 800b728:	e00d      	b.n	800b746 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800b72a:	2301      	movs	r3, #1
 800b72c:	73bb      	strb	r3, [r7, #14]
				break;
 800b72e:	e00a      	b.n	800b746 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800b730:	2302      	movs	r3, #2
 800b732:	73bb      	strb	r3, [r7, #14]
				break;
 800b734:	e007      	b.n	800b746 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800b736:	2303      	movs	r3, #3
 800b738:	73bb      	strb	r3, [r7, #14]
				break;
 800b73a:	e004      	b.n	800b746 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800b73c:	2304      	movs	r3, #4
 800b73e:	73bb      	strb	r3, [r7, #14]
				break;
 800b740:	e001      	b.n	800b746 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 800b742:	23f5      	movs	r3, #245	@ 0xf5
 800b744:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 800b746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d107      	bne.n	800b75e <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 800b74e:	7bbb      	ldrb	r3, [r7, #14]
 800b750:	461a      	mov	r2, r3
 800b752:	210a      	movs	r1, #10
 800b754:	6878      	ldr	r0, [r7, #4]
 800b756:	f7f9 fe2f 	bl	80053b8 <VL53L0X_WrByte>
 800b75a:	4603      	mov	r3, r0
 800b75c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800b75e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d10f      	bne.n	800b786 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800b766:	7e3b      	ldrb	r3, [r7, #24]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d102      	bne.n	800b772 <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 800b76c:	2300      	movs	r3, #0
 800b76e:	73bb      	strb	r3, [r7, #14]
 800b770:	e001      	b.n	800b776 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 800b772:	2310      	movs	r3, #16
 800b774:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800b776:	7bbb      	ldrb	r3, [r7, #14]
 800b778:	22ef      	movs	r2, #239	@ 0xef
 800b77a:	2184      	movs	r1, #132	@ 0x84
 800b77c:	6878      	ldr	r0, [r7, #4]
 800b77e:	f7f9 feab 	bl	80054d8 <VL53L0X_UpdateByte>
 800b782:	4603      	mov	r3, r0
 800b784:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800b786:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d103      	bne.n	800b796 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	787a      	ldrb	r2, [r7, #1]
 800b792:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800b796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d105      	bne.n	800b7aa <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800b79e:	2100      	movs	r1, #0
 800b7a0:	6878      	ldr	r0, [r7, #4]
 800b7a2:	f000 f83d 	bl	800b820 <VL53L0X_ClearInterruptMask>
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b7aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	3710      	adds	r7, #16
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}
 800b7b6:	bf00      	nop

0800b7b8 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b086      	sub	sp, #24
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	60f8      	str	r0, [r7, #12]
 800b7c0:	607a      	str	r2, [r7, #4]
 800b7c2:	603b      	str	r3, [r7, #0]
 800b7c4:	460b      	mov	r3, r1
 800b7c6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800b7cc:	f107 0314 	add.w	r3, r7, #20
 800b7d0:	461a      	mov	r2, r3
 800b7d2:	210e      	movs	r1, #14
 800b7d4:	68f8      	ldr	r0, [r7, #12]
 800b7d6:	f7f9 fe30 	bl	800543a <VL53L0X_RdWord>
 800b7da:	4603      	mov	r3, r0
 800b7dc:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800b7de:	8abb      	ldrh	r3, [r7, #20]
 800b7e0:	045a      	lsls	r2, r3, #17
 800b7e2:	4b0e      	ldr	r3, [pc, #56]	@ (800b81c <VL53L0X_GetInterruptThresholds+0x64>)
 800b7e4:	4013      	ands	r3, r2
 800b7e6:	687a      	ldr	r2, [r7, #4]
 800b7e8:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800b7ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d10e      	bne.n	800b810 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800b7f2:	f107 0314 	add.w	r3, r7, #20
 800b7f6:	461a      	mov	r2, r3
 800b7f8:	210c      	movs	r1, #12
 800b7fa:	68f8      	ldr	r0, [r7, #12]
 800b7fc:	f7f9 fe1d 	bl	800543a <VL53L0X_RdWord>
 800b800:	4603      	mov	r3, r0
 800b802:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800b804:	8abb      	ldrh	r3, [r7, #20]
 800b806:	045a      	lsls	r2, r3, #17
 800b808:	4b04      	ldr	r3, [pc, #16]	@ (800b81c <VL53L0X_GetInterruptThresholds+0x64>)
 800b80a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800b80c:	683a      	ldr	r2, [r7, #0]
 800b80e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b810:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b814:	4618      	mov	r0, r3
 800b816:	3718      	adds	r7, #24
 800b818:	46bd      	mov	sp, r7
 800b81a:	bd80      	pop	{r7, pc}
 800b81c:	1ffe0000 	.word	0x1ffe0000

0800b820 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b084      	sub	sp, #16
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
 800b828:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b82a:	2300      	movs	r3, #0
 800b82c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800b82e:	2300      	movs	r3, #0
 800b830:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800b832:	2201      	movs	r2, #1
 800b834:	210b      	movs	r1, #11
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	f7f9 fdbe 	bl	80053b8 <VL53L0X_WrByte>
 800b83c:	4603      	mov	r3, r0
 800b83e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800b840:	2200      	movs	r2, #0
 800b842:	210b      	movs	r1, #11
 800b844:	6878      	ldr	r0, [r7, #4]
 800b846:	f7f9 fdb7 	bl	80053b8 <VL53L0X_WrByte>
 800b84a:	4603      	mov	r3, r0
 800b84c:	461a      	mov	r2, r3
 800b84e:	7bfb      	ldrb	r3, [r7, #15]
 800b850:	4313      	orrs	r3, r2
 800b852:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800b854:	f107 030d 	add.w	r3, r7, #13
 800b858:	461a      	mov	r2, r3
 800b85a:	2113      	movs	r1, #19
 800b85c:	6878      	ldr	r0, [r7, #4]
 800b85e:	f7f9 fdbe 	bl	80053de <VL53L0X_RdByte>
 800b862:	4603      	mov	r3, r0
 800b864:	461a      	mov	r2, r3
 800b866:	7bfb      	ldrb	r3, [r7, #15]
 800b868:	4313      	orrs	r3, r2
 800b86a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800b86c:	7bbb      	ldrb	r3, [r7, #14]
 800b86e:	3301      	adds	r3, #1
 800b870:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800b872:	7b7b      	ldrb	r3, [r7, #13]
 800b874:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d006      	beq.n	800b88a <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800b87c:	7bbb      	ldrb	r3, [r7, #14]
 800b87e:	2b02      	cmp	r3, #2
 800b880:	d803      	bhi.n	800b88a <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800b882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d0d3      	beq.n	800b832 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800b88a:	7bbb      	ldrb	r3, [r7, #14]
 800b88c:	2b02      	cmp	r3, #2
 800b88e:	d901      	bls.n	800b894 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800b890:	23f4      	movs	r3, #244	@ 0xf4
 800b892:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800b894:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b898:	4618      	mov	r0, r3
 800b89a:	3710      	adds	r7, #16
 800b89c:	46bd      	mov	sp, r7
 800b89e:	bd80      	pop	{r7, pc}

0800b8a0 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b084      	sub	sp, #16
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
 800b8a8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800b8ae:	f107 030e 	add.w	r3, r7, #14
 800b8b2:	461a      	mov	r2, r3
 800b8b4:	2113      	movs	r1, #19
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	f7f9 fd91 	bl	80053de <VL53L0X_RdByte>
 800b8bc:	4603      	mov	r3, r0
 800b8be:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800b8c0:	7bbb      	ldrb	r3, [r7, #14]
 800b8c2:	f003 0207 	and.w	r2, r3, #7
 800b8c6:	683b      	ldr	r3, [r7, #0]
 800b8c8:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800b8ca:	7bbb      	ldrb	r3, [r7, #14]
 800b8cc:	f003 0318 	and.w	r3, r3, #24
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d001      	beq.n	800b8d8 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800b8d4:	23fa      	movs	r3, #250	@ 0xfa
 800b8d6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800b8d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	3710      	adds	r7, #16
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	bd80      	pop	{r7, pc}

0800b8e4 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b086      	sub	sp, #24
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	60f8      	str	r0, [r7, #12]
 800b8ec:	60b9      	str	r1, [r7, #8]
 800b8ee:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b8f0:	2300      	movs	r3, #0
 800b8f2:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800b8f4:	687a      	ldr	r2, [r7, #4]
 800b8f6:	68b9      	ldr	r1, [r7, #8]
 800b8f8:	68f8      	ldr	r0, [r7, #12]
 800b8fa:	f000 fa03 	bl	800bd04 <VL53L0X_perform_ref_spad_management>
 800b8fe:	4603      	mov	r3, r0
 800b900:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800b902:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b906:	4618      	mov	r0, r3
 800b908:	3718      	adds	r7, #24
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}

0800b90e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800b90e:	b580      	push	{r7, lr}
 800b910:	b084      	sub	sp, #16
 800b912:	af00      	add	r7, sp, #0
 800b914:	6078      	str	r0, [r7, #4]
 800b916:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b918:	2300      	movs	r3, #0
 800b91a:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800b91c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800b920:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800b922:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b926:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800b928:	f107 0308 	add.w	r3, r7, #8
 800b92c:	461a      	mov	r2, r3
 800b92e:	2128      	movs	r1, #40	@ 0x28
 800b930:	6878      	ldr	r0, [r7, #4]
 800b932:	f7f9 fd82 	bl	800543a <VL53L0X_RdWord>
 800b936:	4603      	mov	r3, r0
 800b938:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800b93a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d11e      	bne.n	800b980 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800b942:	893b      	ldrh	r3, [r7, #8]
 800b944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b948:	b29b      	uxth	r3, r3
 800b94a:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800b94c:	893b      	ldrh	r3, [r7, #8]
 800b94e:	461a      	mov	r2, r3
 800b950:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800b954:	429a      	cmp	r2, r3
 800b956:	dd0b      	ble.n	800b970 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800b958:	893a      	ldrh	r2, [r7, #8]
 800b95a:	897b      	ldrh	r3, [r7, #10]
 800b95c:	1ad3      	subs	r3, r2, r3
 800b95e:	b29b      	uxth	r3, r3
 800b960:	b21b      	sxth	r3, r3
 800b962:	461a      	mov	r2, r3
					* 250;
 800b964:	23fa      	movs	r3, #250	@ 0xfa
 800b966:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	601a      	str	r2, [r3, #0]
 800b96e:	e007      	b.n	800b980 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800b970:	893b      	ldrh	r3, [r7, #8]
 800b972:	b21b      	sxth	r3, r3
 800b974:	461a      	mov	r2, r3
 800b976:	23fa      	movs	r3, #250	@ 0xfa
 800b978:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800b980:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b984:	4618      	mov	r0, r3
 800b986:	3710      	adds	r7, #16
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}

0800b98c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800b98c:	b480      	push	{r7}
 800b98e:	b08b      	sub	sp, #44	@ 0x2c
 800b990:	af00      	add	r7, sp, #0
 800b992:	60f8      	str	r0, [r7, #12]
 800b994:	60b9      	str	r1, [r7, #8]
 800b996:	607a      	str	r2, [r7, #4]
 800b998:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800b99a:	2308      	movs	r3, #8
 800b99c:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800b99e:	2300      	movs	r3, #0
 800b9a0:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b9a8:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800b9aa:	687a      	ldr	r2, [r7, #4]
 800b9ac:	69bb      	ldr	r3, [r7, #24]
 800b9ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800b9b2:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	69ba      	ldr	r2, [r7, #24]
 800b9b8:	fbb3 f2f2 	udiv	r2, r3, r2
 800b9bc:	69b9      	ldr	r1, [r7, #24]
 800b9be:	fb01 f202 	mul.w	r2, r1, r2
 800b9c2:	1a9b      	subs	r3, r3, r2
 800b9c4:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800b9c6:	697b      	ldr	r3, [r7, #20]
 800b9c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800b9ca:	e030      	b.n	800ba2e <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800b9d0:	68fa      	ldr	r2, [r7, #12]
 800b9d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9d4:	4413      	add	r3, r2
 800b9d6:	781b      	ldrb	r3, [r3, #0]
 800b9d8:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800b9da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b9dc:	697b      	ldr	r3, [r7, #20]
 800b9de:	429a      	cmp	r2, r3
 800b9e0:	d11e      	bne.n	800ba20 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800b9e2:	7ffa      	ldrb	r2, [r7, #31]
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	fa42 f303 	asr.w	r3, r2, r3
 800b9ea:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800b9f0:	e016      	b.n	800ba20 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800b9f2:	7ffb      	ldrb	r3, [r7, #31]
 800b9f4:	f003 0301 	and.w	r3, r3, #1
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d00b      	beq.n	800ba14 <get_next_good_spad+0x88>
				success = 1;
 800b9fc:	2301      	movs	r3, #1
 800b9fe:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800ba00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba02:	69ba      	ldr	r2, [r7, #24]
 800ba04:	fb03 f202 	mul.w	r2, r3, r2
 800ba08:	6a3b      	ldr	r3, [r7, #32]
 800ba0a:	4413      	add	r3, r2
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	601a      	str	r2, [r3, #0]
				break;
 800ba12:	e009      	b.n	800ba28 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800ba14:	7ffb      	ldrb	r3, [r7, #31]
 800ba16:	085b      	lsrs	r3, r3, #1
 800ba18:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800ba1a:	6a3b      	ldr	r3, [r7, #32]
 800ba1c:	3301      	adds	r3, #1
 800ba1e:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800ba20:	6a3a      	ldr	r2, [r7, #32]
 800ba22:	69bb      	ldr	r3, [r7, #24]
 800ba24:	429a      	cmp	r2, r3
 800ba26:	d3e4      	bcc.n	800b9f2 <get_next_good_spad+0x66>
				coarseIndex++) {
 800ba28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba2a:	3301      	adds	r3, #1
 800ba2c:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800ba2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba30:	68bb      	ldr	r3, [r7, #8]
 800ba32:	429a      	cmp	r2, r3
 800ba34:	d202      	bcs.n	800ba3c <get_next_good_spad+0xb0>
 800ba36:	7fbb      	ldrb	r3, [r7, #30]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d0c7      	beq.n	800b9cc <get_next_good_spad+0x40>
		}
	}
}
 800ba3c:	bf00      	nop
 800ba3e:	372c      	adds	r7, #44	@ 0x2c
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	4770      	bx	lr

0800ba48 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800ba48:	b480      	push	{r7}
 800ba4a:	b085      	sub	sp, #20
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800ba50:	2301      	movs	r3, #1
 800ba52:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	099b      	lsrs	r3, r3, #6
 800ba58:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800ba5a:	4a07      	ldr	r2, [pc, #28]	@ (800ba78 <is_aperture+0x30>)
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d101      	bne.n	800ba6a <is_aperture+0x22>
		isAperture = 0;
 800ba66:	2300      	movs	r3, #0
 800ba68:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800ba6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3714      	adds	r7, #20
 800ba70:	46bd      	mov	sp, r7
 800ba72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba76:	4770      	bx	lr
 800ba78:	200002c4 	.word	0x200002c4

0800ba7c <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800ba7c:	b480      	push	{r7}
 800ba7e:	b089      	sub	sp, #36	@ 0x24
 800ba80:	af00      	add	r7, sp, #0
 800ba82:	60f8      	str	r0, [r7, #12]
 800ba84:	60b9      	str	r1, [r7, #8]
 800ba86:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800ba88:	2300      	movs	r3, #0
 800ba8a:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800ba8c:	2308      	movs	r3, #8
 800ba8e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800ba90:	687a      	ldr	r2, [r7, #4]
 800ba92:	69bb      	ldr	r3, [r7, #24]
 800ba94:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba98:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	69ba      	ldr	r2, [r7, #24]
 800ba9e:	fbb3 f2f2 	udiv	r2, r3, r2
 800baa2:	69b9      	ldr	r1, [r7, #24]
 800baa4:	fb01 f202 	mul.w	r2, r1, r2
 800baa8:	1a9b      	subs	r3, r3, r2
 800baaa:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800baac:	697a      	ldr	r2, [r7, #20]
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	429a      	cmp	r2, r3
 800bab2:	d302      	bcc.n	800baba <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800bab4:	23ce      	movs	r3, #206	@ 0xce
 800bab6:	77fb      	strb	r3, [r7, #31]
 800bab8:	e010      	b.n	800badc <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800baba:	68fa      	ldr	r2, [r7, #12]
 800babc:	697b      	ldr	r3, [r7, #20]
 800babe:	4413      	add	r3, r2
 800bac0:	781b      	ldrb	r3, [r3, #0]
 800bac2:	b25a      	sxtb	r2, r3
 800bac4:	2101      	movs	r1, #1
 800bac6:	693b      	ldr	r3, [r7, #16]
 800bac8:	fa01 f303 	lsl.w	r3, r1, r3
 800bacc:	b25b      	sxtb	r3, r3
 800bace:	4313      	orrs	r3, r2
 800bad0:	b259      	sxtb	r1, r3
 800bad2:	68fa      	ldr	r2, [r7, #12]
 800bad4:	697b      	ldr	r3, [r7, #20]
 800bad6:	4413      	add	r3, r2
 800bad8:	b2ca      	uxtb	r2, r1
 800bada:	701a      	strb	r2, [r3, #0]

	return status;
 800badc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	3724      	adds	r7, #36	@ 0x24
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr

0800baec <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
 800baf4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800baf6:	2306      	movs	r3, #6
 800baf8:	683a      	ldr	r2, [r7, #0]
 800bafa:	21b0      	movs	r1, #176	@ 0xb0
 800bafc:	6878      	ldr	r0, [r7, #4]
 800bafe:	f7f9 fbed 	bl	80052dc <VL53L0X_WriteMulti>
 800bb02:	4603      	mov	r3, r0
 800bb04:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800bb06:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	3710      	adds	r7, #16
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	bd80      	pop	{r7, pc}

0800bb12 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800bb12:	b580      	push	{r7, lr}
 800bb14:	b084      	sub	sp, #16
 800bb16:	af00      	add	r7, sp, #0
 800bb18:	6078      	str	r0, [r7, #4]
 800bb1a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800bb1c:	2306      	movs	r3, #6
 800bb1e:	683a      	ldr	r2, [r7, #0]
 800bb20:	21b0      	movs	r1, #176	@ 0xb0
 800bb22:	6878      	ldr	r0, [r7, #4]
 800bb24:	f7f9 fc1c 	bl	8005360 <VL53L0X_ReadMulti>
 800bb28:	4603      	mov	r3, r0
 800bb2a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800bb2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bb30:	4618      	mov	r0, r3
 800bb32:	3710      	adds	r7, #16
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}

0800bb38 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b08c      	sub	sp, #48	@ 0x30
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	60f8      	str	r0, [r7, #12]
 800bb40:	607a      	str	r2, [r7, #4]
 800bb42:	603b      	str	r3, [r7, #0]
 800bb44:	460b      	mov	r3, r1
 800bb46:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800bb48:	2300      	movs	r3, #0
 800bb4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800bb4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb50:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800bb52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb54:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800bb56:	2300      	movs	r3, #0
 800bb58:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb5a:	e02b      	b.n	800bbb4 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800bb5c:	f107 031c 	add.w	r3, r7, #28
 800bb60:	6a3a      	ldr	r2, [r7, #32]
 800bb62:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f7ff ff11 	bl	800b98c <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800bb6a:	69fb      	ldr	r3, [r7, #28]
 800bb6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb70:	d103      	bne.n	800bb7a <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800bb72:	23ce      	movs	r3, #206	@ 0xce
 800bb74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 800bb78:	e020      	b.n	800bbbc <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800bb7a:	69fb      	ldr	r3, [r7, #28]
 800bb7c:	461a      	mov	r2, r3
 800bb7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb80:	4413      	add	r3, r2
 800bb82:	4618      	mov	r0, r3
 800bb84:	f7ff ff60 	bl	800ba48 <is_aperture>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	7afb      	ldrb	r3, [r7, #11]
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d003      	beq.n	800bb9a <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800bb92:	23ce      	movs	r3, #206	@ 0xce
 800bb94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 800bb98:	e010      	b.n	800bbbc <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800bb9a:	69fb      	ldr	r3, [r7, #28]
 800bb9c:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800bb9e:	6a3a      	ldr	r2, [r7, #32]
 800bba0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800bba2:	6838      	ldr	r0, [r7, #0]
 800bba4:	f7ff ff6a 	bl	800ba7c <enable_spad_bit>
		currentSpad++;
 800bba8:	6a3b      	ldr	r3, [r7, #32]
 800bbaa:	3301      	adds	r3, #1
 800bbac:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800bbae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bbb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bbb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bbb8:	429a      	cmp	r2, r3
 800bbba:	d3cf      	bcc.n	800bb5c <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800bbbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbbe:	6a3a      	ldr	r2, [r7, #32]
 800bbc0:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800bbc2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d106      	bne.n	800bbd8 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800bbca:	6839      	ldr	r1, [r7, #0]
 800bbcc:	68f8      	ldr	r0, [r7, #12]
 800bbce:	f7ff ff8d 	bl	800baec <set_ref_spad_map>
 800bbd2:	4603      	mov	r3, r0
 800bbd4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800bbd8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d121      	bne.n	800bc24 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800bbe0:	f107 0314 	add.w	r3, r7, #20
 800bbe4:	4619      	mov	r1, r3
 800bbe6:	68f8      	ldr	r0, [r7, #12]
 800bbe8:	f7ff ff93 	bl	800bb12 <get_ref_spad_map>
 800bbec:	4603      	mov	r3, r0
 800bbee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800bbf6:	e011      	b.n	800bc1c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800bbf8:	683a      	ldr	r2, [r7, #0]
 800bbfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbfc:	4413      	add	r3, r2
 800bbfe:	781a      	ldrb	r2, [r3, #0]
 800bc00:	f107 0114 	add.w	r1, r7, #20
 800bc04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc06:	440b      	add	r3, r1
 800bc08:	781b      	ldrb	r3, [r3, #0]
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	d003      	beq.n	800bc16 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800bc0e:	23ce      	movs	r3, #206	@ 0xce
 800bc10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 800bc14:	e006      	b.n	800bc24 <enable_ref_spads+0xec>
			}
			i++;
 800bc16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc18:	3301      	adds	r3, #1
 800bc1a:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 800bc1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc20:	429a      	cmp	r2, r3
 800bc22:	d3e9      	bcc.n	800bbf8 <enable_ref_spads+0xc0>
		}
	}
	return status;
 800bc24:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800bc28:	4618      	mov	r0, r3
 800bc2a:	3730      	adds	r7, #48	@ 0x30
 800bc2c:	46bd      	mov	sp, r7
 800bc2e:	bd80      	pop	{r7, pc}

0800bc30 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b08a      	sub	sp, #40	@ 0x28
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]
 800bc38:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800bc3a:	2300      	movs	r3, #0
 800bc3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800bc40:	2300      	movs	r3, #0
 800bc42:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800bc4c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800bc50:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d107      	bne.n	800bc68 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800bc58:	22c0      	movs	r2, #192	@ 0xc0
 800bc5a:	2101      	movs	r1, #1
 800bc5c:	6878      	ldr	r0, [r7, #4]
 800bc5e:	f7f9 fbab 	bl	80053b8 <VL53L0X_WrByte>
 800bc62:	4603      	mov	r3, r0
 800bc64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800bc68:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d108      	bne.n	800bc82 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800bc70:	f107 0308 	add.w	r3, r7, #8
 800bc74:	4619      	mov	r1, r3
 800bc76:	6878      	ldr	r0, [r7, #4]
 800bc78:	f7ff fc4c 	bl	800b514 <VL53L0X_PerformSingleRangingMeasurement>
 800bc7c:	4603      	mov	r3, r0
 800bc7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800bc82:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d107      	bne.n	800bc9a <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bc8a:	2201      	movs	r2, #1
 800bc8c:	21ff      	movs	r1, #255	@ 0xff
 800bc8e:	6878      	ldr	r0, [r7, #4]
 800bc90:	f7f9 fb92 	bl	80053b8 <VL53L0X_WrByte>
 800bc94:	4603      	mov	r3, r0
 800bc96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 800bc9a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d107      	bne.n	800bcb2 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800bca2:	683a      	ldr	r2, [r7, #0]
 800bca4:	21b6      	movs	r1, #182	@ 0xb6
 800bca6:	6878      	ldr	r0, [r7, #4]
 800bca8:	f7f9 fbc7 	bl	800543a <VL53L0X_RdWord>
 800bcac:	4603      	mov	r3, r0
 800bcae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800bcb2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d107      	bne.n	800bcca <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bcba:	2200      	movs	r2, #0
 800bcbc:	21ff      	movs	r1, #255	@ 0xff
 800bcbe:	6878      	ldr	r0, [r7, #4]
 800bcc0:	f7f9 fb7a 	bl	80053b8 <VL53L0X_WrByte>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800bcca:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d112      	bne.n	800bcf8 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800bcd2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bcd6:	461a      	mov	r2, r3
 800bcd8:	2101      	movs	r1, #1
 800bcda:	6878      	ldr	r0, [r7, #4]
 800bcdc:	f7f9 fb6c 	bl	80053b8 <VL53L0X_WrByte>
 800bce0:	4603      	mov	r3, r0
 800bce2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800bce6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d104      	bne.n	800bcf8 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800bcf4:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 800bcf8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	3728      	adds	r7, #40	@ 0x28
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}

0800bd04 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800bd04:	b590      	push	{r4, r7, lr}
 800bd06:	b09d      	sub	sp, #116	@ 0x74
 800bd08:	af06      	add	r7, sp, #24
 800bd0a:	60f8      	str	r0, [r7, #12]
 800bd0c:	60b9      	str	r1, [r7, #8]
 800bd0e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bd10:	2300      	movs	r3, #0
 800bd12:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800bd16:	23b4      	movs	r3, #180	@ 0xb4
 800bd18:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 800bd1c:	2303      	movs	r3, #3
 800bd1e:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 800bd20:	232c      	movs	r3, #44	@ 0x2c
 800bd22:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 800bd24:	2300      	movs	r3, #0
 800bd26:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800bd30:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 800bd34:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800bd36:	2300      	movs	r3, #0
 800bd38:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 800bd3a:	2300      	movs	r3, #0
 800bd3c:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 800bd3e:	2306      	movs	r3, #6
 800bd40:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 800bd42:	2300      	movs	r3, #0
 800bd44:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 800bd46:	2300      	movs	r3, #0
 800bd48:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 800bd50:	2300      	movs	r3, #0
 800bd52:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800bd54:	2300      	movs	r3, #0
 800bd56:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800bd58:	2300      	movs	r3, #0
 800bd5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 800bd68:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd6e:	e009      	b.n	800bd84 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800bd70:	68fa      	ldr	r2, [r7, #12]
 800bd72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd74:	4413      	add	r3, r2
 800bd76:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800bd7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bd80:	3301      	adds	r3, #1
 800bd82:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bd84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bd86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd88:	429a      	cmp	r2, r3
 800bd8a:	d3f1      	bcc.n	800bd70 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800bd8c:	2201      	movs	r2, #1
 800bd8e:	21ff      	movs	r1, #255	@ 0xff
 800bd90:	68f8      	ldr	r0, [r7, #12]
 800bd92:	f7f9 fb11 	bl	80053b8 <VL53L0X_WrByte>
 800bd96:	4603      	mov	r3, r0
 800bd98:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800bd9c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d107      	bne.n	800bdb4 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800bda4:	2200      	movs	r2, #0
 800bda6:	214f      	movs	r1, #79	@ 0x4f
 800bda8:	68f8      	ldr	r0, [r7, #12]
 800bdaa:	f7f9 fb05 	bl	80053b8 <VL53L0X_WrByte>
 800bdae:	4603      	mov	r3, r0
 800bdb0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800bdb4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d107      	bne.n	800bdcc <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800bdbc:	222c      	movs	r2, #44	@ 0x2c
 800bdbe:	214e      	movs	r1, #78	@ 0x4e
 800bdc0:	68f8      	ldr	r0, [r7, #12]
 800bdc2:	f7f9 faf9 	bl	80053b8 <VL53L0X_WrByte>
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800bdcc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d107      	bne.n	800bde4 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	21ff      	movs	r1, #255	@ 0xff
 800bdd8:	68f8      	ldr	r0, [r7, #12]
 800bdda:	f7f9 faed 	bl	80053b8 <VL53L0X_WrByte>
 800bdde:	4603      	mov	r3, r0
 800bde0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800bde4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d109      	bne.n	800be00 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800bdec:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800bdf0:	461a      	mov	r2, r3
 800bdf2:	21b6      	movs	r1, #182	@ 0xb6
 800bdf4:	68f8      	ldr	r0, [r7, #12]
 800bdf6:	f7f9 fadf 	bl	80053b8 <VL53L0X_WrByte>
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800be00:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800be04:	2b00      	cmp	r3, #0
 800be06:	d107      	bne.n	800be18 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800be08:	2200      	movs	r2, #0
 800be0a:	2180      	movs	r1, #128	@ 0x80
 800be0c:	68f8      	ldr	r0, [r7, #12]
 800be0e:	f7f9 fad3 	bl	80053b8 <VL53L0X_WrByte>
 800be12:	4603      	mov	r3, r0
 800be14:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800be18:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d10a      	bne.n	800be36 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800be20:	f107 0210 	add.w	r2, r7, #16
 800be24:	f107 0111 	add.w	r1, r7, #17
 800be28:	2300      	movs	r3, #0
 800be2a:	68f8      	ldr	r0, [r7, #12]
 800be2c:	f000 fbbb 	bl	800c5a6 <VL53L0X_perform_ref_calibration>
 800be30:	4603      	mov	r3, r0
 800be32:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800be36:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d121      	bne.n	800be82 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800be3e:	2300      	movs	r3, #0
 800be40:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 800be42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800be44:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800be46:	2300      	movs	r3, #0
 800be48:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 800be4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be4c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800be4e:	68fb      	ldr	r3, [r7, #12]
 800be50:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 800be5a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800be5e:	f107 0218 	add.w	r2, r7, #24
 800be62:	9204      	str	r2, [sp, #16]
 800be64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800be66:	9203      	str	r2, [sp, #12]
 800be68:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800be6a:	9202      	str	r2, [sp, #8]
 800be6c:	9301      	str	r3, [sp, #4]
 800be6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be70:	9300      	str	r3, [sp, #0]
 800be72:	4623      	mov	r3, r4
 800be74:	4602      	mov	r2, r0
 800be76:	68f8      	ldr	r0, [r7, #12]
 800be78:	f7ff fe5e 	bl	800bb38 <enable_ref_spads>
 800be7c:	4603      	mov	r3, r0
 800be7e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800be82:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800be86:	2b00      	cmp	r3, #0
 800be88:	d174      	bne.n	800bf74 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800be8a:	69bb      	ldr	r3, [r7, #24]
 800be8c:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 800be8e:	f107 0312 	add.w	r3, r7, #18
 800be92:	4619      	mov	r1, r3
 800be94:	68f8      	ldr	r0, [r7, #12]
 800be96:	f7ff fecb 	bl	800bc30 <perform_ref_signal_measurement>
 800be9a:	4603      	mov	r3, r0
 800be9c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800bea0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d161      	bne.n	800bf6c <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800bea8:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800beaa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800beac:	429a      	cmp	r2, r3
 800beae:	d25d      	bcs.n	800bf6c <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800beb0:	2300      	movs	r3, #0
 800beb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800beb4:	e009      	b.n	800beca <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800beb6:	68fa      	ldr	r2, [r7, #12]
 800beb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800beba:	4413      	add	r3, r2
 800bebc:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800bec0:	2200      	movs	r2, #0
 800bec2:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800bec4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bec6:	3301      	adds	r3, #1
 800bec8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800beca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800becc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bece:	429a      	cmp	r2, r3
 800bed0:	d3f1      	bcc.n	800beb6 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800bed2:	e002      	b.n	800beda <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800bed4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bed6:	3301      	adds	r3, #1
 800bed8:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800beda:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800bede:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bee0:	4413      	add	r3, r2
 800bee2:	4618      	mov	r0, r3
 800bee4:	f7ff fdb0 	bl	800ba48 <is_aperture>
 800bee8:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800beea:	2b00      	cmp	r3, #0
 800beec:	d103      	bne.n	800bef6 <VL53L0X_perform_ref_spad_management+0x1f2>
 800beee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bef2:	429a      	cmp	r2, r3
 800bef4:	d3ee      	bcc.n	800bed4 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800bef6:	2301      	movs	r3, #1
 800bef8:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 800befa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800befc:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 800bf0a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800bf0e:	f107 0218 	add.w	r2, r7, #24
 800bf12:	9204      	str	r2, [sp, #16]
 800bf14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bf16:	9203      	str	r2, [sp, #12]
 800bf18:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bf1a:	9202      	str	r2, [sp, #8]
 800bf1c:	9301      	str	r3, [sp, #4]
 800bf1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf20:	9300      	str	r3, [sp, #0]
 800bf22:	4623      	mov	r3, r4
 800bf24:	4602      	mov	r2, r0
 800bf26:	68f8      	ldr	r0, [r7, #12]
 800bf28:	f7ff fe06 	bl	800bb38 <enable_ref_spads>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800bf32:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d11b      	bne.n	800bf72 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800bf3a:	69bb      	ldr	r3, [r7, #24]
 800bf3c:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 800bf3e:	f107 0312 	add.w	r3, r7, #18
 800bf42:	4619      	mov	r1, r3
 800bf44:	68f8      	ldr	r0, [r7, #12]
 800bf46:	f7ff fe73 	bl	800bc30 <perform_ref_signal_measurement>
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800bf50:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d10c      	bne.n	800bf72 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800bf58:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800bf5a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bf5c:	429a      	cmp	r2, r3
 800bf5e:	d208      	bcs.n	800bf72 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800bf60:	2301      	movs	r3, #1
 800bf62:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 800bf66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf68:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800bf6a:	e002      	b.n	800bf72 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bf70:	e000      	b.n	800bf74 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800bf72:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800bf74:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	f040 80af 	bne.w	800c0dc <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800bf7e:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800bf80:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bf82:	429a      	cmp	r2, r3
 800bf84:	f240 80aa 	bls.w	800c0dc <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800bf88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf8a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 800bf8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf90:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 800bf98:	f107 031c 	add.w	r3, r7, #28
 800bf9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f003 ff6b 	bl	800fe7a <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800bfa4:	8a7b      	ldrh	r3, [r7, #18]
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800bfaa:	1ad3      	subs	r3, r2, r3
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	bfb8      	it	lt
 800bfb0:	425b      	neglt	r3, r3
 800bfb2:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 800bfba:	e086      	b.n	800c0ca <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 800bfc2:	f107 0314 	add.w	r3, r7, #20
 800bfc6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bfc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bfca:	f7ff fcdf 	bl	800b98c <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800bfce:	697b      	ldr	r3, [r7, #20]
 800bfd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfd4:	d103      	bne.n	800bfde <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800bfd6:	23ce      	movs	r3, #206	@ 0xce
 800bfd8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 800bfdc:	e07e      	b.n	800c0dc <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800bfde:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800bfe2:	697a      	ldr	r2, [r7, #20]
 800bfe4:	4413      	add	r3, r2
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	f7ff fd2e 	bl	800ba48 <is_aperture>
 800bfec:	4603      	mov	r3, r0
 800bfee:	461a      	mov	r2, r3
 800bff0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bff2:	4293      	cmp	r3, r2
 800bff4:	d003      	beq.n	800bffe <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800bff6:	2301      	movs	r3, #1
 800bff8:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 800bffc:	e06e      	b.n	800c0dc <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800bffe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c000:	3301      	adds	r3, #1
 800c002:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 800c004:	697b      	ldr	r3, [r7, #20]
 800c006:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 800c00e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c010:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c012:	4618      	mov	r0, r3
 800c014:	f7ff fd32 	bl	800ba7c <enable_spad_bit>
 800c018:	4603      	mov	r3, r0
 800c01a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800c01e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c022:	2b00      	cmp	r3, #0
 800c024:	d10c      	bne.n	800c040 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800c026:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c028:	3301      	adds	r3, #1
 800c02a:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 800c032:	4619      	mov	r1, r3
 800c034:	68f8      	ldr	r0, [r7, #12]
 800c036:	f7ff fd59 	bl	800baec <set_ref_spad_map>
 800c03a:	4603      	mov	r3, r0
 800c03c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800c040:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c044:	2b00      	cmp	r3, #0
 800c046:	d146      	bne.n	800c0d6 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800c048:	f107 0312 	add.w	r3, r7, #18
 800c04c:	4619      	mov	r1, r3
 800c04e:	68f8      	ldr	r0, [r7, #12]
 800c050:	f7ff fdee 	bl	800bc30 <perform_ref_signal_measurement>
 800c054:	4603      	mov	r3, r0
 800c056:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800c05a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d13b      	bne.n	800c0da <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800c062:	8a7b      	ldrh	r3, [r7, #18]
 800c064:	461a      	mov	r2, r3
 800c066:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c068:	1ad3      	subs	r3, r2, r3
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	bfb8      	it	lt
 800c06e:	425b      	neglt	r3, r3
 800c070:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 800c072:	8a7b      	ldrh	r3, [r7, #18]
 800c074:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c076:	429a      	cmp	r2, r3
 800c078:	d21c      	bcs.n	800c0b4 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800c07a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c07c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c07e:	429a      	cmp	r2, r3
 800c080:	d914      	bls.n	800c0ac <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800c082:	f107 031c 	add.w	r3, r7, #28
 800c086:	4619      	mov	r1, r3
 800c088:	68f8      	ldr	r0, [r7, #12]
 800c08a:	f7ff fd2f 	bl	800baec <set_ref_spad_map>
 800c08e:	4603      	mov	r3, r0
 800c090:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 800c09a:	f107 011c 	add.w	r1, r7, #28
 800c09e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	f003 feea 	bl	800fe7a <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800c0a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0a8:	3b01      	subs	r3, #1
 800c0aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0b2:	e00a      	b.n	800c0ca <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800c0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0b6:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 800c0be:	f107 031c 	add.w	r3, r7, #28
 800c0c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	f003 fed8 	bl	800fe7a <memcpy>
		while (!complete) {
 800c0ca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	f43f af74 	beq.w	800bfbc <VL53L0X_perform_ref_spad_management+0x2b8>
 800c0d4:	e002      	b.n	800c0dc <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800c0d6:	bf00      	nop
 800c0d8:	e000      	b.n	800c0dc <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800c0da:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c0dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d115      	bne.n	800c110 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c0e8:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800c0f0:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	2201      	movs	r2, #1
 800c0f6:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c0fa:	68bb      	ldr	r3, [r7, #8]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	b2da      	uxtb	r2, r3
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	781a      	ldrb	r2, [r3, #0]
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800c110:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800c114:	4618      	mov	r0, r3
 800c116:	375c      	adds	r7, #92	@ 0x5c
 800c118:	46bd      	mov	sp, r7
 800c11a:	bd90      	pop	{r4, r7, pc}

0800c11c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800c11c:	b590      	push	{r4, r7, lr}
 800c11e:	b093      	sub	sp, #76	@ 0x4c
 800c120:	af06      	add	r7, sp, #24
 800c122:	60f8      	str	r0, [r7, #12]
 800c124:	60b9      	str	r1, [r7, #8]
 800c126:	4613      	mov	r3, r2
 800c128:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c12a:	2300      	movs	r3, #0
 800c12c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 800c130:	2300      	movs	r3, #0
 800c132:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 800c134:	23b4      	movs	r3, #180	@ 0xb4
 800c136:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 800c13a:	2306      	movs	r3, #6
 800c13c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800c13e:	232c      	movs	r3, #44	@ 0x2c
 800c140:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c142:	2201      	movs	r2, #1
 800c144:	21ff      	movs	r1, #255	@ 0xff
 800c146:	68f8      	ldr	r0, [r7, #12]
 800c148:	f7f9 f936 	bl	80053b8 <VL53L0X_WrByte>
 800c14c:	4603      	mov	r3, r0
 800c14e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800c152:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c156:	2b00      	cmp	r3, #0
 800c158:	d107      	bne.n	800c16a <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800c15a:	2200      	movs	r2, #0
 800c15c:	214f      	movs	r1, #79	@ 0x4f
 800c15e:	68f8      	ldr	r0, [r7, #12]
 800c160:	f7f9 f92a 	bl	80053b8 <VL53L0X_WrByte>
 800c164:	4603      	mov	r3, r0
 800c166:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800c16a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d107      	bne.n	800c182 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800c172:	222c      	movs	r2, #44	@ 0x2c
 800c174:	214e      	movs	r1, #78	@ 0x4e
 800c176:	68f8      	ldr	r0, [r7, #12]
 800c178:	f7f9 f91e 	bl	80053b8 <VL53L0X_WrByte>
 800c17c:	4603      	mov	r3, r0
 800c17e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800c182:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c186:	2b00      	cmp	r3, #0
 800c188:	d107      	bne.n	800c19a <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c18a:	2200      	movs	r2, #0
 800c18c:	21ff      	movs	r1, #255	@ 0xff
 800c18e:	68f8      	ldr	r0, [r7, #12]
 800c190:	f7f9 f912 	bl	80053b8 <VL53L0X_WrByte>
 800c194:	4603      	mov	r3, r0
 800c196:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800c19a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d109      	bne.n	800c1b6 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800c1a2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c1a6:	461a      	mov	r2, r3
 800c1a8:	21b6      	movs	r1, #182	@ 0xb6
 800c1aa:	68f8      	ldr	r0, [r7, #12]
 800c1ac:	f7f9 f904 	bl	80053b8 <VL53L0X_WrByte>
 800c1b0:	4603      	mov	r3, r0
 800c1b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1ba:	e009      	b.n	800c1d0 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800c1bc:	68fa      	ldr	r2, [r7, #12]
 800c1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1c0:	4413      	add	r3, r2
 800c1c2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800c1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1cc:	3301      	adds	r3, #1
 800c1ce:	627b      	str	r3, [r7, #36]	@ 0x24
 800c1d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1d2:	69fb      	ldr	r3, [r7, #28]
 800c1d4:	429a      	cmp	r2, r3
 800c1d6:	d3f1      	bcc.n	800c1bc <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800c1d8:	79fb      	ldrb	r3, [r7, #7]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d011      	beq.n	800c202 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800c1de:	e002      	b.n	800c1e6 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800c1e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1e2:	3301      	adds	r3, #1
 800c1e4:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800c1e6:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800c1ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1ec:	4413      	add	r3, r2
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f7ff fc2a 	bl	800ba48 <is_aperture>
 800c1f4:	4603      	mov	r3, r0
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d103      	bne.n	800c202 <VL53L0X_set_reference_spads+0xe6>
 800c1fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c1fc:	69bb      	ldr	r3, [r7, #24]
 800c1fe:	429a      	cmp	r2, r3
 800c200:	d3ee      	bcc.n	800c1e0 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 800c20e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c212:	79f9      	ldrb	r1, [r7, #7]
 800c214:	f107 0214 	add.w	r2, r7, #20
 800c218:	9204      	str	r2, [sp, #16]
 800c21a:	68ba      	ldr	r2, [r7, #8]
 800c21c:	9203      	str	r2, [sp, #12]
 800c21e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c220:	9202      	str	r2, [sp, #8]
 800c222:	9301      	str	r3, [sp, #4]
 800c224:	69fb      	ldr	r3, [r7, #28]
 800c226:	9300      	str	r3, [sp, #0]
 800c228:	4623      	mov	r3, r4
 800c22a:	4602      	mov	r2, r0
 800c22c:	68f8      	ldr	r0, [r7, #12]
 800c22e:	f7ff fc83 	bl	800bb38 <enable_ref_spads>
 800c232:	4603      	mov	r3, r0
 800c234:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800c238:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d10c      	bne.n	800c25a <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	2201      	movs	r2, #1
 800c244:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c248:	68bb      	ldr	r3, [r7, #8]
 800c24a:	b2da      	uxtb	r2, r3
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	79fa      	ldrb	r2, [r7, #7]
 800c256:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800c25a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800c25e:	4618      	mov	r0, r3
 800c260:	3734      	adds	r7, #52	@ 0x34
 800c262:	46bd      	mov	sp, r7
 800c264:	bd90      	pop	{r4, r7, pc}

0800c266 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800c266:	b580      	push	{r7, lr}
 800c268:	b084      	sub	sp, #16
 800c26a:	af00      	add	r7, sp, #0
 800c26c:	6078      	str	r0, [r7, #4]
 800c26e:	460b      	mov	r3, r1
 800c270:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c272:	2300      	movs	r3, #0
 800c274:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800c276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d10a      	bne.n	800c294 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800c27e:	78fb      	ldrb	r3, [r7, #3]
 800c280:	f043 0301 	orr.w	r3, r3, #1
 800c284:	b2db      	uxtb	r3, r3
 800c286:	461a      	mov	r2, r3
 800c288:	2100      	movs	r1, #0
 800c28a:	6878      	ldr	r0, [r7, #4]
 800c28c:	f7f9 f894 	bl	80053b8 <VL53L0X_WrByte>
 800c290:	4603      	mov	r3, r0
 800c292:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800c294:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d104      	bne.n	800c2a6 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800c29c:	6878      	ldr	r0, [r7, #4]
 800c29e:	f000 f9bf 	bl	800c620 <VL53L0X_measurement_poll_for_completion>
 800c2a2:	4603      	mov	r3, r0
 800c2a4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800c2a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d105      	bne.n	800c2ba <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800c2ae:	2100      	movs	r1, #0
 800c2b0:	6878      	ldr	r0, [r7, #4]
 800c2b2:	f7ff fab5 	bl	800b820 <VL53L0X_ClearInterruptMask>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800c2ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d106      	bne.n	800c2d0 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	2100      	movs	r1, #0
 800c2c6:	6878      	ldr	r0, [r7, #4]
 800c2c8:	f7f9 f876 	bl	80053b8 <VL53L0X_WrByte>
 800c2cc:	4603      	mov	r3, r0
 800c2ce:	73fb      	strb	r3, [r7, #15]

	return Status;
 800c2d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	3710      	adds	r7, #16
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	bd80      	pop	{r7, pc}

0800c2dc <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b084      	sub	sp, #16
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	4608      	mov	r0, r1
 800c2e6:	4611      	mov	r1, r2
 800c2e8:	461a      	mov	r2, r3
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	70fb      	strb	r3, [r7, #3]
 800c2ee:	460b      	mov	r3, r1
 800c2f0:	70bb      	strb	r3, [r7, #2]
 800c2f2:	4613      	mov	r3, r2
 800c2f4:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c2fe:	2201      	movs	r2, #1
 800c300:	21ff      	movs	r1, #255	@ 0xff
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f7f9 f858 	bl	80053b8 <VL53L0X_WrByte>
 800c308:	4603      	mov	r3, r0
 800c30a:	461a      	mov	r2, r3
 800c30c:	7bfb      	ldrb	r3, [r7, #15]
 800c30e:	4313      	orrs	r3, r2
 800c310:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800c312:	2200      	movs	r2, #0
 800c314:	2100      	movs	r1, #0
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f7f9 f84e 	bl	80053b8 <VL53L0X_WrByte>
 800c31c:	4603      	mov	r3, r0
 800c31e:	461a      	mov	r2, r3
 800c320:	7bfb      	ldrb	r3, [r7, #15]
 800c322:	4313      	orrs	r3, r2
 800c324:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c326:	2200      	movs	r2, #0
 800c328:	21ff      	movs	r1, #255	@ 0xff
 800c32a:	6878      	ldr	r0, [r7, #4]
 800c32c:	f7f9 f844 	bl	80053b8 <VL53L0X_WrByte>
 800c330:	4603      	mov	r3, r0
 800c332:	461a      	mov	r2, r3
 800c334:	7bfb      	ldrb	r3, [r7, #15]
 800c336:	4313      	orrs	r3, r2
 800c338:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800c33a:	78fb      	ldrb	r3, [r7, #3]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d01e      	beq.n	800c37e <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800c340:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d009      	beq.n	800c35c <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800c348:	69ba      	ldr	r2, [r7, #24]
 800c34a:	21cb      	movs	r1, #203	@ 0xcb
 800c34c:	6878      	ldr	r0, [r7, #4]
 800c34e:	f7f9 f846 	bl	80053de <VL53L0X_RdByte>
 800c352:	4603      	mov	r3, r0
 800c354:	461a      	mov	r2, r3
 800c356:	7bfb      	ldrb	r3, [r7, #15]
 800c358:	4313      	orrs	r3, r2
 800c35a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800c35c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c360:	2b00      	cmp	r3, #0
 800c362:	d02a      	beq.n	800c3ba <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800c364:	f107 030e 	add.w	r3, r7, #14
 800c368:	461a      	mov	r2, r3
 800c36a:	21ee      	movs	r1, #238	@ 0xee
 800c36c:	6878      	ldr	r0, [r7, #4]
 800c36e:	f7f9 f836 	bl	80053de <VL53L0X_RdByte>
 800c372:	4603      	mov	r3, r0
 800c374:	461a      	mov	r2, r3
 800c376:	7bfb      	ldrb	r3, [r7, #15]
 800c378:	4313      	orrs	r3, r2
 800c37a:	73fb      	strb	r3, [r7, #15]
 800c37c:	e01d      	b.n	800c3ba <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800c37e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d00a      	beq.n	800c39c <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800c386:	78bb      	ldrb	r3, [r7, #2]
 800c388:	461a      	mov	r2, r3
 800c38a:	21cb      	movs	r1, #203	@ 0xcb
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f7f9 f813 	bl	80053b8 <VL53L0X_WrByte>
 800c392:	4603      	mov	r3, r0
 800c394:	461a      	mov	r2, r3
 800c396:	7bfb      	ldrb	r3, [r7, #15]
 800c398:	4313      	orrs	r3, r2
 800c39a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800c39c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d00a      	beq.n	800c3ba <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800c3a4:	787b      	ldrb	r3, [r7, #1]
 800c3a6:	2280      	movs	r2, #128	@ 0x80
 800c3a8:	21ee      	movs	r1, #238	@ 0xee
 800c3aa:	6878      	ldr	r0, [r7, #4]
 800c3ac:	f7f9 f894 	bl	80054d8 <VL53L0X_UpdateByte>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	461a      	mov	r2, r3
 800c3b4:	7bfb      	ldrb	r3, [r7, #15]
 800c3b6:	4313      	orrs	r3, r2
 800c3b8:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c3ba:	2201      	movs	r2, #1
 800c3bc:	21ff      	movs	r1, #255	@ 0xff
 800c3be:	6878      	ldr	r0, [r7, #4]
 800c3c0:	f7f8 fffa 	bl	80053b8 <VL53L0X_WrByte>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	461a      	mov	r2, r3
 800c3c8:	7bfb      	ldrb	r3, [r7, #15]
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	2100      	movs	r1, #0
 800c3d2:	6878      	ldr	r0, [r7, #4]
 800c3d4:	f7f8 fff0 	bl	80053b8 <VL53L0X_WrByte>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	461a      	mov	r2, r3
 800c3dc:	7bfb      	ldrb	r3, [r7, #15]
 800c3de:	4313      	orrs	r3, r2
 800c3e0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	21ff      	movs	r1, #255	@ 0xff
 800c3e6:	6878      	ldr	r0, [r7, #4]
 800c3e8:	f7f8 ffe6 	bl	80053b8 <VL53L0X_WrByte>
 800c3ec:	4603      	mov	r3, r0
 800c3ee:	461a      	mov	r2, r3
 800c3f0:	7bfb      	ldrb	r3, [r7, #15]
 800c3f2:	4313      	orrs	r3, r2
 800c3f4:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800c3f6:	7bbb      	ldrb	r3, [r7, #14]
 800c3f8:	f023 0310 	bic.w	r3, r3, #16
 800c3fc:	b2da      	uxtb	r2, r3
 800c3fe:	69fb      	ldr	r3, [r7, #28]
 800c400:	701a      	strb	r2, [r3, #0]

	return Status;
 800c402:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c406:	4618      	mov	r0, r3
 800c408:	3710      	adds	r7, #16
 800c40a:	46bd      	mov	sp, r7
 800c40c:	bd80      	pop	{r7, pc}

0800c40e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800c40e:	b580      	push	{r7, lr}
 800c410:	b08a      	sub	sp, #40	@ 0x28
 800c412:	af04      	add	r7, sp, #16
 800c414:	60f8      	str	r0, [r7, #12]
 800c416:	60b9      	str	r1, [r7, #8]
 800c418:	4611      	mov	r1, r2
 800c41a:	461a      	mov	r2, r3
 800c41c:	460b      	mov	r3, r1
 800c41e:	71fb      	strb	r3, [r7, #7]
 800c420:	4613      	mov	r3, r2
 800c422:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c424:	2300      	movs	r3, #0
 800c426:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800c428:	2300      	movs	r3, #0
 800c42a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800c42c:	2300      	movs	r3, #0
 800c42e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800c430:	2300      	movs	r3, #0
 800c432:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800c434:	2300      	movs	r3, #0
 800c436:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800c438:	79bb      	ldrb	r3, [r7, #6]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d003      	beq.n	800c446 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800c444:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800c446:	2201      	movs	r2, #1
 800c448:	2101      	movs	r1, #1
 800c44a:	68f8      	ldr	r0, [r7, #12]
 800c44c:	f7f8 ffb4 	bl	80053b8 <VL53L0X_WrByte>
 800c450:	4603      	mov	r3, r0
 800c452:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800c454:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d105      	bne.n	800c468 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800c45c:	2140      	movs	r1, #64	@ 0x40
 800c45e:	68f8      	ldr	r0, [r7, #12]
 800c460:	f7ff ff01 	bl	800c266 <VL53L0X_perform_single_ref_calibration>
 800c464:	4603      	mov	r3, r0
 800c466:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800c468:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d115      	bne.n	800c49c <VL53L0X_perform_vhv_calibration+0x8e>
 800c470:	79fb      	ldrb	r3, [r7, #7]
 800c472:	2b01      	cmp	r3, #1
 800c474:	d112      	bne.n	800c49c <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800c476:	7d39      	ldrb	r1, [r7, #20]
 800c478:	7d7a      	ldrb	r2, [r7, #21]
 800c47a:	2300      	movs	r3, #0
 800c47c:	9303      	str	r3, [sp, #12]
 800c47e:	2301      	movs	r3, #1
 800c480:	9302      	str	r3, [sp, #8]
 800c482:	f107 0313 	add.w	r3, r7, #19
 800c486:	9301      	str	r3, [sp, #4]
 800c488:	68bb      	ldr	r3, [r7, #8]
 800c48a:	9300      	str	r3, [sp, #0]
 800c48c:	460b      	mov	r3, r1
 800c48e:	2101      	movs	r1, #1
 800c490:	68f8      	ldr	r0, [r7, #12]
 800c492:	f7ff ff23 	bl	800c2dc <VL53L0X_ref_calibration_io>
 800c496:	4603      	mov	r3, r0
 800c498:	75fb      	strb	r3, [r7, #23]
 800c49a:	e002      	b.n	800c4a2 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800c49c:	68bb      	ldr	r3, [r7, #8]
 800c49e:	2200      	movs	r2, #0
 800c4a0:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800c4a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d112      	bne.n	800c4d0 <VL53L0X_perform_vhv_calibration+0xc2>
 800c4aa:	79bb      	ldrb	r3, [r7, #6]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d00f      	beq.n	800c4d0 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800c4b0:	7dbb      	ldrb	r3, [r7, #22]
 800c4b2:	461a      	mov	r2, r3
 800c4b4:	2101      	movs	r1, #1
 800c4b6:	68f8      	ldr	r0, [r7, #12]
 800c4b8:	f7f8 ff7e 	bl	80053b8 <VL53L0X_WrByte>
 800c4bc:	4603      	mov	r3, r0
 800c4be:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800c4c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d103      	bne.n	800c4d0 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	7dba      	ldrb	r2, [r7, #22]
 800c4cc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800c4d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c4d4:	4618      	mov	r0, r3
 800c4d6:	3718      	adds	r7, #24
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	bd80      	pop	{r7, pc}

0800c4dc <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b08a      	sub	sp, #40	@ 0x28
 800c4e0:	af04      	add	r7, sp, #16
 800c4e2:	60f8      	str	r0, [r7, #12]
 800c4e4:	60b9      	str	r1, [r7, #8]
 800c4e6:	4611      	mov	r1, r2
 800c4e8:	461a      	mov	r2, r3
 800c4ea:	460b      	mov	r3, r1
 800c4ec:	71fb      	strb	r3, [r7, #7]
 800c4ee:	4613      	mov	r3, r2
 800c4f0:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800c4fe:	2300      	movs	r3, #0
 800c500:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800c502:	79bb      	ldrb	r3, [r7, #6]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d003      	beq.n	800c510 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800c50e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800c510:	2202      	movs	r2, #2
 800c512:	2101      	movs	r1, #1
 800c514:	68f8      	ldr	r0, [r7, #12]
 800c516:	f7f8 ff4f 	bl	80053b8 <VL53L0X_WrByte>
 800c51a:	4603      	mov	r3, r0
 800c51c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800c51e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d105      	bne.n	800c532 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800c526:	2100      	movs	r1, #0
 800c528:	68f8      	ldr	r0, [r7, #12]
 800c52a:	f7ff fe9c 	bl	800c266 <VL53L0X_perform_single_ref_calibration>
 800c52e:	4603      	mov	r3, r0
 800c530:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800c532:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c536:	2b00      	cmp	r3, #0
 800c538:	d115      	bne.n	800c566 <VL53L0X_perform_phase_calibration+0x8a>
 800c53a:	79fb      	ldrb	r3, [r7, #7]
 800c53c:	2b01      	cmp	r3, #1
 800c53e:	d112      	bne.n	800c566 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800c540:	7d39      	ldrb	r1, [r7, #20]
 800c542:	7d7a      	ldrb	r2, [r7, #21]
 800c544:	2301      	movs	r3, #1
 800c546:	9303      	str	r3, [sp, #12]
 800c548:	2300      	movs	r3, #0
 800c54a:	9302      	str	r3, [sp, #8]
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	9301      	str	r3, [sp, #4]
 800c550:	f107 0313 	add.w	r3, r7, #19
 800c554:	9300      	str	r3, [sp, #0]
 800c556:	460b      	mov	r3, r1
 800c558:	2101      	movs	r1, #1
 800c55a:	68f8      	ldr	r0, [r7, #12]
 800c55c:	f7ff febe 	bl	800c2dc <VL53L0X_ref_calibration_io>
 800c560:	4603      	mov	r3, r0
 800c562:	75fb      	strb	r3, [r7, #23]
 800c564:	e002      	b.n	800c56c <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	2200      	movs	r2, #0
 800c56a:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800c56c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d112      	bne.n	800c59a <VL53L0X_perform_phase_calibration+0xbe>
 800c574:	79bb      	ldrb	r3, [r7, #6]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d00f      	beq.n	800c59a <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800c57a:	7dbb      	ldrb	r3, [r7, #22]
 800c57c:	461a      	mov	r2, r3
 800c57e:	2101      	movs	r1, #1
 800c580:	68f8      	ldr	r0, [r7, #12]
 800c582:	f7f8 ff19 	bl	80053b8 <VL53L0X_WrByte>
 800c586:	4603      	mov	r3, r0
 800c588:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800c58a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d103      	bne.n	800c59a <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	7dba      	ldrb	r2, [r7, #22]
 800c596:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800c59a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	3718      	adds	r7, #24
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}

0800c5a6 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800c5a6:	b580      	push	{r7, lr}
 800c5a8:	b086      	sub	sp, #24
 800c5aa:	af00      	add	r7, sp, #0
 800c5ac:	60f8      	str	r0, [r7, #12]
 800c5ae:	60b9      	str	r1, [r7, #8]
 800c5b0:	607a      	str	r2, [r7, #4]
 800c5b2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800c5c2:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800c5c4:	78fa      	ldrb	r2, [r7, #3]
 800c5c6:	2300      	movs	r3, #0
 800c5c8:	68b9      	ldr	r1, [r7, #8]
 800c5ca:	68f8      	ldr	r0, [r7, #12]
 800c5cc:	f7ff ff1f 	bl	800c40e <VL53L0X_perform_vhv_calibration>
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800c5d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d107      	bne.n	800c5ec <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800c5dc:	78fa      	ldrb	r2, [r7, #3]
 800c5de:	2300      	movs	r3, #0
 800c5e0:	6879      	ldr	r1, [r7, #4]
 800c5e2:	68f8      	ldr	r0, [r7, #12]
 800c5e4:	f7ff ff7a 	bl	800c4dc <VL53L0X_perform_phase_calibration>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800c5ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d10f      	bne.n	800c614 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800c5f4:	7dbb      	ldrb	r3, [r7, #22]
 800c5f6:	461a      	mov	r2, r3
 800c5f8:	2101      	movs	r1, #1
 800c5fa:	68f8      	ldr	r0, [r7, #12]
 800c5fc:	f7f8 fedc 	bl	80053b8 <VL53L0X_WrByte>
 800c600:	4603      	mov	r3, r0
 800c602:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800c604:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d103      	bne.n	800c614 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800c60c:	68fb      	ldr	r3, [r7, #12]
 800c60e:	7dba      	ldrb	r2, [r7, #22]
 800c610:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 800c614:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c618:	4618      	mov	r0, r3
 800c61a:	3718      	adds	r7, #24
 800c61c:	46bd      	mov	sp, r7
 800c61e:	bd80      	pop	{r7, pc}

0800c620 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800c620:	b580      	push	{r7, lr}
 800c622:	b086      	sub	sp, #24
 800c624:	af00      	add	r7, sp, #0
 800c626:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c628:	2300      	movs	r3, #0
 800c62a:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800c62c:	2300      	movs	r3, #0
 800c62e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800c630:	2300      	movs	r3, #0
 800c632:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800c634:	f107 030f 	add.w	r3, r7, #15
 800c638:	4619      	mov	r1, r3
 800c63a:	6878      	ldr	r0, [r7, #4]
 800c63c:	f7fe fe0e 	bl	800b25c <VL53L0X_GetMeasurementDataReady>
 800c640:	4603      	mov	r3, r0
 800c642:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800c644:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d110      	bne.n	800c66e <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800c64c:	7bfb      	ldrb	r3, [r7, #15]
 800c64e:	2b01      	cmp	r3, #1
 800c650:	d00f      	beq.n	800c672 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800c652:	693b      	ldr	r3, [r7, #16]
 800c654:	3301      	adds	r3, #1
 800c656:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800c658:	693b      	ldr	r3, [r7, #16]
 800c65a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c65e:	d302      	bcc.n	800c666 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800c660:	23f9      	movs	r3, #249	@ 0xf9
 800c662:	75fb      	strb	r3, [r7, #23]
			break;
 800c664:	e006      	b.n	800c674 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800c666:	6878      	ldr	r0, [r7, #4]
 800c668:	f7f8 ff2a 	bl	80054c0 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800c66c:	e7e2      	b.n	800c634 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800c66e:	bf00      	nop
 800c670:	e000      	b.n	800c674 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800c672:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800c674:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c678:	4618      	mov	r0, r3
 800c67a:	3718      	adds	r7, #24
 800c67c:	46bd      	mov	sp, r7
 800c67e:	bd80      	pop	{r7, pc}

0800c680 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800c680:	b480      	push	{r7}
 800c682:	b085      	sub	sp, #20
 800c684:	af00      	add	r7, sp, #0
 800c686:	4603      	mov	r3, r0
 800c688:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800c68a:	2300      	movs	r3, #0
 800c68c:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800c68e:	79fb      	ldrb	r3, [r7, #7]
 800c690:	3301      	adds	r3, #1
 800c692:	b2db      	uxtb	r3, r3
 800c694:	005b      	lsls	r3, r3, #1
 800c696:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800c698:	7bfb      	ldrb	r3, [r7, #15]
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	3714      	adds	r7, #20
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a4:	4770      	bx	lr

0800c6a6 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800c6a6:	b480      	push	{r7}
 800c6a8:	b085      	sub	sp, #20
 800c6aa:	af00      	add	r7, sp, #0
 800c6ac:	4603      	mov	r3, r0
 800c6ae:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800c6b4:	79fb      	ldrb	r3, [r7, #7]
 800c6b6:	085b      	lsrs	r3, r3, #1
 800c6b8:	b2db      	uxtb	r3, r3
 800c6ba:	3b01      	subs	r3, #1
 800c6bc:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800c6be:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	3714      	adds	r7, #20
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ca:	4770      	bx	lr

0800c6cc <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800c6cc:	b480      	push	{r7}
 800c6ce:	b085      	sub	sp, #20
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800c6d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c6dc:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800c6de:	e002      	b.n	800c6e6 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800c6e0:	68bb      	ldr	r3, [r7, #8]
 800c6e2:	089b      	lsrs	r3, r3, #2
 800c6e4:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800c6e6:	68ba      	ldr	r2, [r7, #8]
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	429a      	cmp	r2, r3
 800c6ec:	d8f8      	bhi.n	800c6e0 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800c6ee:	e017      	b.n	800c720 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800c6f0:	68fa      	ldr	r2, [r7, #12]
 800c6f2:	68bb      	ldr	r3, [r7, #8]
 800c6f4:	4413      	add	r3, r2
 800c6f6:	687a      	ldr	r2, [r7, #4]
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d30b      	bcc.n	800c714 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800c6fc:	68fa      	ldr	r2, [r7, #12]
 800c6fe:	68bb      	ldr	r3, [r7, #8]
 800c700:	4413      	add	r3, r2
 800c702:	687a      	ldr	r2, [r7, #4]
 800c704:	1ad3      	subs	r3, r2, r3
 800c706:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	085b      	lsrs	r3, r3, #1
 800c70c:	68ba      	ldr	r2, [r7, #8]
 800c70e:	4413      	add	r3, r2
 800c710:	60fb      	str	r3, [r7, #12]
 800c712:	e002      	b.n	800c71a <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	085b      	lsrs	r3, r3, #1
 800c718:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800c71a:	68bb      	ldr	r3, [r7, #8]
 800c71c:	089b      	lsrs	r3, r3, #2
 800c71e:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d1e4      	bne.n	800c6f0 <VL53L0X_isqrt+0x24>
	}

	return res;
 800c726:	68fb      	ldr	r3, [r7, #12]
}
 800c728:	4618      	mov	r0, r3
 800c72a:	3714      	adds	r7, #20
 800c72c:	46bd      	mov	sp, r7
 800c72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c732:	4770      	bx	lr

0800c734 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800c734:	b580      	push	{r7, lr}
 800c736:	b086      	sub	sp, #24
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c73c:	2300      	movs	r3, #0
 800c73e:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800c740:	2200      	movs	r2, #0
 800c742:	2183      	movs	r1, #131	@ 0x83
 800c744:	6878      	ldr	r0, [r7, #4]
 800c746:	f7f8 fe37 	bl	80053b8 <VL53L0X_WrByte>
 800c74a:	4603      	mov	r3, r0
 800c74c:	461a      	mov	r2, r3
 800c74e:	7dfb      	ldrb	r3, [r7, #23]
 800c750:	4313      	orrs	r3, r2
 800c752:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800c754:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d11e      	bne.n	800c79a <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800c75c:	2300      	movs	r3, #0
 800c75e:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800c760:	f107 030f 	add.w	r3, r7, #15
 800c764:	461a      	mov	r2, r3
 800c766:	2183      	movs	r1, #131	@ 0x83
 800c768:	6878      	ldr	r0, [r7, #4]
 800c76a:	f7f8 fe38 	bl	80053de <VL53L0X_RdByte>
 800c76e:	4603      	mov	r3, r0
 800c770:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800c772:	7bfb      	ldrb	r3, [r7, #15]
 800c774:	2b00      	cmp	r3, #0
 800c776:	d10a      	bne.n	800c78e <VL53L0X_device_read_strobe+0x5a>
 800c778:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d106      	bne.n	800c78e <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800c780:	693b      	ldr	r3, [r7, #16]
 800c782:	3301      	adds	r3, #1
 800c784:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800c786:	693b      	ldr	r3, [r7, #16]
 800c788:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c78c:	d3e8      	bcc.n	800c760 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800c78e:	693b      	ldr	r3, [r7, #16]
 800c790:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800c794:	d301      	bcc.n	800c79a <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800c796:	23f9      	movs	r3, #249	@ 0xf9
 800c798:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800c79a:	2201      	movs	r2, #1
 800c79c:	2183      	movs	r1, #131	@ 0x83
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f7f8 fe0a 	bl	80053b8 <VL53L0X_WrByte>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	461a      	mov	r2, r3
 800c7a8:	7dfb      	ldrb	r3, [r7, #23]
 800c7aa:	4313      	orrs	r3, r2
 800c7ac:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800c7ae:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	3718      	adds	r7, #24
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	bd80      	pop	{r7, pc}

0800c7ba <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800c7ba:	b580      	push	{r7, lr}
 800c7bc:	b098      	sub	sp, #96	@ 0x60
 800c7be:	af00      	add	r7, sp, #0
 800c7c0:	6078      	str	r0, [r7, #4]
 800c7c2:	460b      	mov	r3, r1
 800c7c4:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 800c7d8:	2300      	movs	r3, #0
 800c7da:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 800c7dc:	2300      	movs	r3, #0
 800c7de:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800c7ea:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800c7ee:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800c802:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800c806:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c80a:	2b07      	cmp	r3, #7
 800c80c:	f000 8408 	beq.w	800d020 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800c810:	2201      	movs	r2, #1
 800c812:	2180      	movs	r1, #128	@ 0x80
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	f7f8 fdcf 	bl	80053b8 <VL53L0X_WrByte>
 800c81a:	4603      	mov	r3, r0
 800c81c:	461a      	mov	r2, r3
 800c81e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c822:	4313      	orrs	r3, r2
 800c824:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c828:	2201      	movs	r2, #1
 800c82a:	21ff      	movs	r1, #255	@ 0xff
 800c82c:	6878      	ldr	r0, [r7, #4]
 800c82e:	f7f8 fdc3 	bl	80053b8 <VL53L0X_WrByte>
 800c832:	4603      	mov	r3, r0
 800c834:	461a      	mov	r2, r3
 800c836:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c83a:	4313      	orrs	r3, r2
 800c83c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800c840:	2200      	movs	r2, #0
 800c842:	2100      	movs	r1, #0
 800c844:	6878      	ldr	r0, [r7, #4]
 800c846:	f7f8 fdb7 	bl	80053b8 <VL53L0X_WrByte>
 800c84a:	4603      	mov	r3, r0
 800c84c:	461a      	mov	r2, r3
 800c84e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c852:	4313      	orrs	r3, r2
 800c854:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800c858:	2206      	movs	r2, #6
 800c85a:	21ff      	movs	r1, #255	@ 0xff
 800c85c:	6878      	ldr	r0, [r7, #4]
 800c85e:	f7f8 fdab 	bl	80053b8 <VL53L0X_WrByte>
 800c862:	4603      	mov	r3, r0
 800c864:	461a      	mov	r2, r3
 800c866:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c86a:	4313      	orrs	r3, r2
 800c86c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800c870:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 800c874:	461a      	mov	r2, r3
 800c876:	2183      	movs	r1, #131	@ 0x83
 800c878:	6878      	ldr	r0, [r7, #4]
 800c87a:	f7f8 fdb0 	bl	80053de <VL53L0X_RdByte>
 800c87e:	4603      	mov	r3, r0
 800c880:	461a      	mov	r2, r3
 800c882:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c886:	4313      	orrs	r3, r2
 800c888:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800c88c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c890:	f043 0304 	orr.w	r3, r3, #4
 800c894:	b2db      	uxtb	r3, r3
 800c896:	461a      	mov	r2, r3
 800c898:	2183      	movs	r1, #131	@ 0x83
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f7f8 fd8c 	bl	80053b8 <VL53L0X_WrByte>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c8a8:	4313      	orrs	r3, r2
 800c8aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800c8ae:	2207      	movs	r2, #7
 800c8b0:	21ff      	movs	r1, #255	@ 0xff
 800c8b2:	6878      	ldr	r0, [r7, #4]
 800c8b4:	f7f8 fd80 	bl	80053b8 <VL53L0X_WrByte>
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	461a      	mov	r2, r3
 800c8bc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c8c0:	4313      	orrs	r3, r2
 800c8c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800c8c6:	2201      	movs	r2, #1
 800c8c8:	2181      	movs	r1, #129	@ 0x81
 800c8ca:	6878      	ldr	r0, [r7, #4]
 800c8cc:	f7f8 fd74 	bl	80053b8 <VL53L0X_WrByte>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	461a      	mov	r2, r3
 800c8d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c8d8:	4313      	orrs	r3, r2
 800c8da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800c8de:	6878      	ldr	r0, [r7, #4]
 800c8e0:	f7f8 fdee 	bl	80054c0 <VL53L0X_PollingDelay>
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	461a      	mov	r2, r3
 800c8e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c8ec:	4313      	orrs	r3, r2
 800c8ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800c8f2:	2201      	movs	r2, #1
 800c8f4:	2180      	movs	r1, #128	@ 0x80
 800c8f6:	6878      	ldr	r0, [r7, #4]
 800c8f8:	f7f8 fd5e 	bl	80053b8 <VL53L0X_WrByte>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	461a      	mov	r2, r3
 800c900:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c904:	4313      	orrs	r3, r2
 800c906:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 800c90a:	78fb      	ldrb	r3, [r7, #3]
 800c90c:	f003 0301 	and.w	r3, r3, #1
 800c910:	2b00      	cmp	r3, #0
 800c912:	f000 8098 	beq.w	800ca46 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800c916:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c91a:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800c91e:	2b00      	cmp	r3, #0
 800c920:	f040 8091 	bne.w	800ca46 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800c924:	226b      	movs	r2, #107	@ 0x6b
 800c926:	2194      	movs	r1, #148	@ 0x94
 800c928:	6878      	ldr	r0, [r7, #4]
 800c92a:	f7f8 fd45 	bl	80053b8 <VL53L0X_WrByte>
 800c92e:	4603      	mov	r3, r0
 800c930:	461a      	mov	r2, r3
 800c932:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c936:	4313      	orrs	r3, r2
 800c938:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f7ff fef9 	bl	800c734 <VL53L0X_device_read_strobe>
 800c942:	4603      	mov	r3, r0
 800c944:	461a      	mov	r2, r3
 800c946:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c94a:	4313      	orrs	r3, r2
 800c94c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c950:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c954:	461a      	mov	r2, r3
 800c956:	2190      	movs	r1, #144	@ 0x90
 800c958:	6878      	ldr	r0, [r7, #4]
 800c95a:	f7f8 fd8f 	bl	800547c <VL53L0X_RdDWord>
 800c95e:	4603      	mov	r3, r0
 800c960:	461a      	mov	r2, r3
 800c962:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c966:	4313      	orrs	r3, r2
 800c968:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800c96c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c96e:	0a1b      	lsrs	r3, r3, #8
 800c970:	b2db      	uxtb	r3, r3
 800c972:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c976:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800c97a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c97c:	0bdb      	lsrs	r3, r3, #15
 800c97e:	b2db      	uxtb	r3, r3
 800c980:	f003 0301 	and.w	r3, r3, #1
 800c984:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800c988:	2224      	movs	r2, #36	@ 0x24
 800c98a:	2194      	movs	r1, #148	@ 0x94
 800c98c:	6878      	ldr	r0, [r7, #4]
 800c98e:	f7f8 fd13 	bl	80053b8 <VL53L0X_WrByte>
 800c992:	4603      	mov	r3, r0
 800c994:	461a      	mov	r2, r3
 800c996:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c99a:	4313      	orrs	r3, r2
 800c99c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800c9a0:	6878      	ldr	r0, [r7, #4]
 800c9a2:	f7ff fec7 	bl	800c734 <VL53L0X_device_read_strobe>
 800c9a6:	4603      	mov	r3, r0
 800c9a8:	461a      	mov	r2, r3
 800c9aa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c9ae:	4313      	orrs	r3, r2
 800c9b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800c9b4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800c9b8:	461a      	mov	r2, r3
 800c9ba:	2190      	movs	r1, #144	@ 0x90
 800c9bc:	6878      	ldr	r0, [r7, #4]
 800c9be:	f7f8 fd5d 	bl	800547c <VL53L0X_RdDWord>
 800c9c2:	4603      	mov	r3, r0
 800c9c4:	461a      	mov	r2, r3
 800c9c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c9ca:	4313      	orrs	r3, r2
 800c9cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800c9d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9d2:	0e1b      	lsrs	r3, r3, #24
 800c9d4:	b2db      	uxtb	r3, r3
 800c9d6:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800c9d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9da:	0c1b      	lsrs	r3, r3, #16
 800c9dc:	b2db      	uxtb	r3, r3
 800c9de:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800c9e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9e2:	0a1b      	lsrs	r3, r3, #8
 800c9e4:	b2db      	uxtb	r3, r3
 800c9e6:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800c9e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ea:	b2db      	uxtb	r3, r3
 800c9ec:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800c9ee:	2225      	movs	r2, #37	@ 0x25
 800c9f0:	2194      	movs	r1, #148	@ 0x94
 800c9f2:	6878      	ldr	r0, [r7, #4]
 800c9f4:	f7f8 fce0 	bl	80053b8 <VL53L0X_WrByte>
 800c9f8:	4603      	mov	r3, r0
 800c9fa:	461a      	mov	r2, r3
 800c9fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca00:	4313      	orrs	r3, r2
 800ca02:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ca06:	6878      	ldr	r0, [r7, #4]
 800ca08:	f7ff fe94 	bl	800c734 <VL53L0X_device_read_strobe>
 800ca0c:	4603      	mov	r3, r0
 800ca0e:	461a      	mov	r2, r3
 800ca10:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca14:	4313      	orrs	r3, r2
 800ca16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ca1a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ca1e:	461a      	mov	r2, r3
 800ca20:	2190      	movs	r1, #144	@ 0x90
 800ca22:	6878      	ldr	r0, [r7, #4]
 800ca24:	f7f8 fd2a 	bl	800547c <VL53L0X_RdDWord>
 800ca28:	4603      	mov	r3, r0
 800ca2a:	461a      	mov	r2, r3
 800ca2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca30:	4313      	orrs	r3, r2
 800ca32:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800ca36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca38:	0e1b      	lsrs	r3, r3, #24
 800ca3a:	b2db      	uxtb	r3, r3
 800ca3c:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800ca3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca40:	0c1b      	lsrs	r3, r3, #16
 800ca42:	b2db      	uxtb	r3, r3
 800ca44:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800ca46:	78fb      	ldrb	r3, [r7, #3]
 800ca48:	f003 0302 	and.w	r3, r3, #2
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	f000 8189 	beq.w	800cd64 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800ca52:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ca56:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	f040 8182 	bne.w	800cd64 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800ca60:	2202      	movs	r2, #2
 800ca62:	2194      	movs	r1, #148	@ 0x94
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	f7f8 fca7 	bl	80053b8 <VL53L0X_WrByte>
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	461a      	mov	r2, r3
 800ca6e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca72:	4313      	orrs	r3, r2
 800ca74:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ca78:	6878      	ldr	r0, [r7, #4]
 800ca7a:	f7ff fe5b 	bl	800c734 <VL53L0X_device_read_strobe>
 800ca7e:	4603      	mov	r3, r0
 800ca80:	461a      	mov	r2, r3
 800ca82:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ca86:	4313      	orrs	r3, r2
 800ca88:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800ca8c:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 800ca90:	461a      	mov	r2, r3
 800ca92:	2190      	movs	r1, #144	@ 0x90
 800ca94:	6878      	ldr	r0, [r7, #4]
 800ca96:	f7f8 fca2 	bl	80053de <VL53L0X_RdByte>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	461a      	mov	r2, r3
 800ca9e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800caa2:	4313      	orrs	r3, r2
 800caa4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800caa8:	227b      	movs	r2, #123	@ 0x7b
 800caaa:	2194      	movs	r1, #148	@ 0x94
 800caac:	6878      	ldr	r0, [r7, #4]
 800caae:	f7f8 fc83 	bl	80053b8 <VL53L0X_WrByte>
 800cab2:	4603      	mov	r3, r0
 800cab4:	461a      	mov	r2, r3
 800cab6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800caba:	4313      	orrs	r3, r2
 800cabc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cac0:	6878      	ldr	r0, [r7, #4]
 800cac2:	f7ff fe37 	bl	800c734 <VL53L0X_device_read_strobe>
 800cac6:	4603      	mov	r3, r0
 800cac8:	461a      	mov	r2, r3
 800caca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cace:	4313      	orrs	r3, r2
 800cad0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800cad4:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 800cad8:	461a      	mov	r2, r3
 800cada:	2190      	movs	r1, #144	@ 0x90
 800cadc:	6878      	ldr	r0, [r7, #4]
 800cade:	f7f8 fc7e 	bl	80053de <VL53L0X_RdByte>
 800cae2:	4603      	mov	r3, r0
 800cae4:	461a      	mov	r2, r3
 800cae6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800caea:	4313      	orrs	r3, r2
 800caec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800caf0:	2277      	movs	r2, #119	@ 0x77
 800caf2:	2194      	movs	r1, #148	@ 0x94
 800caf4:	6878      	ldr	r0, [r7, #4]
 800caf6:	f7f8 fc5f 	bl	80053b8 <VL53L0X_WrByte>
 800cafa:	4603      	mov	r3, r0
 800cafc:	461a      	mov	r2, r3
 800cafe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb02:	4313      	orrs	r3, r2
 800cb04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cb08:	6878      	ldr	r0, [r7, #4]
 800cb0a:	f7ff fe13 	bl	800c734 <VL53L0X_device_read_strobe>
 800cb0e:	4603      	mov	r3, r0
 800cb10:	461a      	mov	r2, r3
 800cb12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb16:	4313      	orrs	r3, r2
 800cb18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cb1c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cb20:	461a      	mov	r2, r3
 800cb22:	2190      	movs	r1, #144	@ 0x90
 800cb24:	6878      	ldr	r0, [r7, #4]
 800cb26:	f7f8 fca9 	bl	800547c <VL53L0X_RdDWord>
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	461a      	mov	r2, r3
 800cb2e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb32:	4313      	orrs	r3, r2
 800cb34:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800cb38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb3a:	0e5b      	lsrs	r3, r3, #25
 800cb3c:	b2db      	uxtb	r3, r3
 800cb3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb42:	b2db      	uxtb	r3, r3
 800cb44:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800cb46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb48:	0c9b      	lsrs	r3, r3, #18
 800cb4a:	b2db      	uxtb	r3, r3
 800cb4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb50:	b2db      	uxtb	r3, r3
 800cb52:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800cb54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb56:	0adb      	lsrs	r3, r3, #11
 800cb58:	b2db      	uxtb	r3, r3
 800cb5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb5e:	b2db      	uxtb	r3, r3
 800cb60:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800cb62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb64:	091b      	lsrs	r3, r3, #4
 800cb66:	b2db      	uxtb	r3, r3
 800cb68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb6c:	b2db      	uxtb	r3, r3
 800cb6e:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800cb70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb72:	b2db      	uxtb	r3, r3
 800cb74:	00db      	lsls	r3, r3, #3
 800cb76:	b2db      	uxtb	r3, r3
 800cb78:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 800cb7c:	b2db      	uxtb	r3, r3
 800cb7e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800cb82:	2278      	movs	r2, #120	@ 0x78
 800cb84:	2194      	movs	r1, #148	@ 0x94
 800cb86:	6878      	ldr	r0, [r7, #4]
 800cb88:	f7f8 fc16 	bl	80053b8 <VL53L0X_WrByte>
 800cb8c:	4603      	mov	r3, r0
 800cb8e:	461a      	mov	r2, r3
 800cb90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cb94:	4313      	orrs	r3, r2
 800cb96:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cb9a:	6878      	ldr	r0, [r7, #4]
 800cb9c:	f7ff fdca 	bl	800c734 <VL53L0X_device_read_strobe>
 800cba0:	4603      	mov	r3, r0
 800cba2:	461a      	mov	r2, r3
 800cba4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cba8:	4313      	orrs	r3, r2
 800cbaa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cbae:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cbb2:	461a      	mov	r2, r3
 800cbb4:	2190      	movs	r1, #144	@ 0x90
 800cbb6:	6878      	ldr	r0, [r7, #4]
 800cbb8:	f7f8 fc60 	bl	800547c <VL53L0X_RdDWord>
 800cbbc:	4603      	mov	r3, r0
 800cbbe:	461a      	mov	r2, r3
 800cbc0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cbc4:	4313      	orrs	r3, r2
 800cbc6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800cbca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbcc:	0f5b      	lsrs	r3, r3, #29
 800cbce:	b2db      	uxtb	r3, r3
 800cbd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbd4:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800cbd6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cbda:	4413      	add	r3, r2
 800cbdc:	b2db      	uxtb	r3, r3
 800cbde:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800cbe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbe2:	0d9b      	lsrs	r3, r3, #22
 800cbe4:	b2db      	uxtb	r3, r3
 800cbe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbea:	b2db      	uxtb	r3, r3
 800cbec:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800cbee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbf0:	0bdb      	lsrs	r3, r3, #15
 800cbf2:	b2db      	uxtb	r3, r3
 800cbf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbf8:	b2db      	uxtb	r3, r3
 800cbfa:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800cbfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbfe:	0a1b      	lsrs	r3, r3, #8
 800cc00:	b2db      	uxtb	r3, r3
 800cc02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc06:	b2db      	uxtb	r3, r3
 800cc08:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800cc0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc0c:	085b      	lsrs	r3, r3, #1
 800cc0e:	b2db      	uxtb	r3, r3
 800cc10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc14:	b2db      	uxtb	r3, r3
 800cc16:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800cc18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc1a:	b2db      	uxtb	r3, r3
 800cc1c:	019b      	lsls	r3, r3, #6
 800cc1e:	b2db      	uxtb	r3, r3
 800cc20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc24:	b2db      	uxtb	r3, r3
 800cc26:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800cc2a:	2279      	movs	r2, #121	@ 0x79
 800cc2c:	2194      	movs	r1, #148	@ 0x94
 800cc2e:	6878      	ldr	r0, [r7, #4]
 800cc30:	f7f8 fbc2 	bl	80053b8 <VL53L0X_WrByte>
 800cc34:	4603      	mov	r3, r0
 800cc36:	461a      	mov	r2, r3
 800cc38:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc3c:	4313      	orrs	r3, r2
 800cc3e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800cc42:	6878      	ldr	r0, [r7, #4]
 800cc44:	f7ff fd76 	bl	800c734 <VL53L0X_device_read_strobe>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	461a      	mov	r2, r3
 800cc4c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc50:	4313      	orrs	r3, r2
 800cc52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cc56:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cc5a:	461a      	mov	r2, r3
 800cc5c:	2190      	movs	r1, #144	@ 0x90
 800cc5e:	6878      	ldr	r0, [r7, #4]
 800cc60:	f7f8 fc0c 	bl	800547c <VL53L0X_RdDWord>
 800cc64:	4603      	mov	r3, r0
 800cc66:	461a      	mov	r2, r3
 800cc68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc6c:	4313      	orrs	r3, r2
 800cc6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800cc72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc74:	0e9b      	lsrs	r3, r3, #26
 800cc76:	b2db      	uxtb	r3, r3
 800cc78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc7c:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800cc7e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cc82:	4413      	add	r3, r2
 800cc84:	b2db      	uxtb	r3, r3
 800cc86:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800cc88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc8a:	0cdb      	lsrs	r3, r3, #19
 800cc8c:	b2db      	uxtb	r3, r3
 800cc8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc92:	b2db      	uxtb	r3, r3
 800cc94:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800cc96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc98:	0b1b      	lsrs	r3, r3, #12
 800cc9a:	b2db      	uxtb	r3, r3
 800cc9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cca0:	b2db      	uxtb	r3, r3
 800cca2:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800cca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cca6:	095b      	lsrs	r3, r3, #5
 800cca8:	b2db      	uxtb	r3, r3
 800ccaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ccae:	b2db      	uxtb	r3, r3
 800ccb0:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800ccb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccb4:	b2db      	uxtb	r3, r3
 800ccb6:	009b      	lsls	r3, r3, #2
 800ccb8:	b2db      	uxtb	r3, r3
 800ccba:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800ccbe:	b2db      	uxtb	r3, r3
 800ccc0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800ccc4:	227a      	movs	r2, #122	@ 0x7a
 800ccc6:	2194      	movs	r1, #148	@ 0x94
 800ccc8:	6878      	ldr	r0, [r7, #4]
 800ccca:	f7f8 fb75 	bl	80053b8 <VL53L0X_WrByte>
 800ccce:	4603      	mov	r3, r0
 800ccd0:	461a      	mov	r2, r3
 800ccd2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ccd6:	4313      	orrs	r3, r2
 800ccd8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800ccdc:	6878      	ldr	r0, [r7, #4]
 800ccde:	f7ff fd29 	bl	800c734 <VL53L0X_device_read_strobe>
 800cce2:	4603      	mov	r3, r0
 800cce4:	461a      	mov	r2, r3
 800cce6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ccea:	4313      	orrs	r3, r2
 800ccec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ccf0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ccf4:	461a      	mov	r2, r3
 800ccf6:	2190      	movs	r1, #144	@ 0x90
 800ccf8:	6878      	ldr	r0, [r7, #4]
 800ccfa:	f7f8 fbbf 	bl	800547c <VL53L0X_RdDWord>
 800ccfe:	4603      	mov	r3, r0
 800cd00:	461a      	mov	r2, r3
 800cd02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd06:	4313      	orrs	r3, r2
 800cd08:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800cd0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd0e:	0f9b      	lsrs	r3, r3, #30
 800cd10:	b2db      	uxtb	r3, r3
 800cd12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd16:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800cd18:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cd1c:	4413      	add	r3, r2
 800cd1e:	b2db      	uxtb	r3, r3
 800cd20:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800cd22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd24:	0ddb      	lsrs	r3, r3, #23
 800cd26:	b2db      	uxtb	r3, r3
 800cd28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd2c:	b2db      	uxtb	r3, r3
 800cd2e:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800cd30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd32:	0c1b      	lsrs	r3, r3, #16
 800cd34:	b2db      	uxtb	r3, r3
 800cd36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd3a:	b2db      	uxtb	r3, r3
 800cd3c:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800cd3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd40:	0a5b      	lsrs	r3, r3, #9
 800cd42:	b2db      	uxtb	r3, r3
 800cd44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd48:	b2db      	uxtb	r3, r3
 800cd4a:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800cd4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd50:	089b      	lsrs	r3, r3, #2
 800cd52:	b2db      	uxtb	r3, r3
 800cd54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd58:	b2db      	uxtb	r3, r3
 800cd5a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 800cd5e:	2300      	movs	r3, #0
 800cd60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 800cd64:	78fb      	ldrb	r3, [r7, #3]
 800cd66:	f003 0304 	and.w	r3, r3, #4
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	f000 80f1 	beq.w	800cf52 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800cd70:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cd74:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	f040 80ea 	bne.w	800cf52 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800cd7e:	227b      	movs	r2, #123	@ 0x7b
 800cd80:	2194      	movs	r1, #148	@ 0x94
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	f7f8 fb18 	bl	80053b8 <VL53L0X_WrByte>
 800cd88:	4603      	mov	r3, r0
 800cd8a:	461a      	mov	r2, r3
 800cd8c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd90:	4313      	orrs	r3, r2
 800cd92:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	f7ff fccc 	bl	800c734 <VL53L0X_device_read_strobe>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	461a      	mov	r2, r3
 800cda0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cda4:	4313      	orrs	r3, r2
 800cda6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800cdaa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800cdae:	461a      	mov	r2, r3
 800cdb0:	2190      	movs	r1, #144	@ 0x90
 800cdb2:	6878      	ldr	r0, [r7, #4]
 800cdb4:	f7f8 fb62 	bl	800547c <VL53L0X_RdDWord>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	461a      	mov	r2, r3
 800cdbc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cdc0:	4313      	orrs	r3, r2
 800cdc2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800cdc6:	227c      	movs	r2, #124	@ 0x7c
 800cdc8:	2194      	movs	r1, #148	@ 0x94
 800cdca:	6878      	ldr	r0, [r7, #4]
 800cdcc:	f7f8 faf4 	bl	80053b8 <VL53L0X_WrByte>
 800cdd0:	4603      	mov	r3, r0
 800cdd2:	461a      	mov	r2, r3
 800cdd4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cdd8:	4313      	orrs	r3, r2
 800cdda:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cdde:	6878      	ldr	r0, [r7, #4]
 800cde0:	f7ff fca8 	bl	800c734 <VL53L0X_device_read_strobe>
 800cde4:	4603      	mov	r3, r0
 800cde6:	461a      	mov	r2, r3
 800cde8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cdec:	4313      	orrs	r3, r2
 800cdee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800cdf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cdf6:	461a      	mov	r2, r3
 800cdf8:	2190      	movs	r1, #144	@ 0x90
 800cdfa:	6878      	ldr	r0, [r7, #4]
 800cdfc:	f7f8 fb3e 	bl	800547c <VL53L0X_RdDWord>
 800ce00:	4603      	mov	r3, r0
 800ce02:	461a      	mov	r2, r3
 800ce04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce08:	4313      	orrs	r3, r2
 800ce0a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800ce0e:	2273      	movs	r2, #115	@ 0x73
 800ce10:	2194      	movs	r1, #148	@ 0x94
 800ce12:	6878      	ldr	r0, [r7, #4]
 800ce14:	f7f8 fad0 	bl	80053b8 <VL53L0X_WrByte>
 800ce18:	4603      	mov	r3, r0
 800ce1a:	461a      	mov	r2, r3
 800ce1c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce20:	4313      	orrs	r3, r2
 800ce22:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ce26:	6878      	ldr	r0, [r7, #4]
 800ce28:	f7ff fc84 	bl	800c734 <VL53L0X_device_read_strobe>
 800ce2c:	4603      	mov	r3, r0
 800ce2e:	461a      	mov	r2, r3
 800ce30:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce34:	4313      	orrs	r3, r2
 800ce36:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ce3a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ce3e:	461a      	mov	r2, r3
 800ce40:	2190      	movs	r1, #144	@ 0x90
 800ce42:	6878      	ldr	r0, [r7, #4]
 800ce44:	f7f8 fb1a 	bl	800547c <VL53L0X_RdDWord>
 800ce48:	4603      	mov	r3, r0
 800ce4a:	461a      	mov	r2, r3
 800ce4c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce50:	4313      	orrs	r3, r2
 800ce52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800ce56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce58:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800ce5a:	b29b      	uxth	r3, r3
 800ce5c:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800ce5e:	2274      	movs	r2, #116	@ 0x74
 800ce60:	2194      	movs	r1, #148	@ 0x94
 800ce62:	6878      	ldr	r0, [r7, #4]
 800ce64:	f7f8 faa8 	bl	80053b8 <VL53L0X_WrByte>
 800ce68:	4603      	mov	r3, r0
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce70:	4313      	orrs	r3, r2
 800ce72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f7ff fc5c 	bl	800c734 <VL53L0X_device_read_strobe>
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	461a      	mov	r2, r3
 800ce80:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce84:	4313      	orrs	r3, r2
 800ce86:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800ce8a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800ce8e:	461a      	mov	r2, r3
 800ce90:	2190      	movs	r1, #144	@ 0x90
 800ce92:	6878      	ldr	r0, [r7, #4]
 800ce94:	f7f8 faf2 	bl	800547c <VL53L0X_RdDWord>
 800ce98:	4603      	mov	r3, r0
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cea0:	4313      	orrs	r3, r2
 800cea2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800cea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cea8:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800ceaa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ceac:	4313      	orrs	r3, r2
 800ceae:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800ceb0:	2275      	movs	r2, #117	@ 0x75
 800ceb2:	2194      	movs	r1, #148	@ 0x94
 800ceb4:	6878      	ldr	r0, [r7, #4]
 800ceb6:	f7f8 fa7f 	bl	80053b8 <VL53L0X_WrByte>
 800ceba:	4603      	mov	r3, r0
 800cebc:	461a      	mov	r2, r3
 800cebe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cec2:	4313      	orrs	r3, r2
 800cec4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cec8:	6878      	ldr	r0, [r7, #4]
 800ceca:	f7ff fc33 	bl	800c734 <VL53L0X_device_read_strobe>
 800cece:	4603      	mov	r3, r0
 800ced0:	461a      	mov	r2, r3
 800ced2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ced6:	4313      	orrs	r3, r2
 800ced8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cedc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cee0:	461a      	mov	r2, r3
 800cee2:	2190      	movs	r1, #144	@ 0x90
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f7f8 fac9 	bl	800547c <VL53L0X_RdDWord>
 800ceea:	4603      	mov	r3, r0
 800ceec:	461a      	mov	r2, r3
 800ceee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cef2:	4313      	orrs	r3, r2
 800cef4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800cef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cefa:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800cefc:	b29b      	uxth	r3, r3
 800cefe:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800cf00:	2276      	movs	r2, #118	@ 0x76
 800cf02:	2194      	movs	r1, #148	@ 0x94
 800cf04:	6878      	ldr	r0, [r7, #4]
 800cf06:	f7f8 fa57 	bl	80053b8 <VL53L0X_WrByte>
 800cf0a:	4603      	mov	r3, r0
 800cf0c:	461a      	mov	r2, r3
 800cf0e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cf12:	4313      	orrs	r3, r2
 800cf14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800cf18:	6878      	ldr	r0, [r7, #4]
 800cf1a:	f7ff fc0b 	bl	800c734 <VL53L0X_device_read_strobe>
 800cf1e:	4603      	mov	r3, r0
 800cf20:	461a      	mov	r2, r3
 800cf22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cf26:	4313      	orrs	r3, r2
 800cf28:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800cf2c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cf30:	461a      	mov	r2, r3
 800cf32:	2190      	movs	r1, #144	@ 0x90
 800cf34:	6878      	ldr	r0, [r7, #4]
 800cf36:	f7f8 faa1 	bl	800547c <VL53L0X_RdDWord>
 800cf3a:	4603      	mov	r3, r0
 800cf3c:	461a      	mov	r2, r3
 800cf3e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cf42:	4313      	orrs	r3, r2
 800cf44:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800cf48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf4a:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800cf4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cf4e:	4313      	orrs	r3, r2
 800cf50:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800cf52:	2200      	movs	r2, #0
 800cf54:	2181      	movs	r1, #129	@ 0x81
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	f7f8 fa2e 	bl	80053b8 <VL53L0X_WrByte>
 800cf5c:	4603      	mov	r3, r0
 800cf5e:	461a      	mov	r2, r3
 800cf60:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cf64:	4313      	orrs	r3, r2
 800cf66:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800cf6a:	2206      	movs	r2, #6
 800cf6c:	21ff      	movs	r1, #255	@ 0xff
 800cf6e:	6878      	ldr	r0, [r7, #4]
 800cf70:	f7f8 fa22 	bl	80053b8 <VL53L0X_WrByte>
 800cf74:	4603      	mov	r3, r0
 800cf76:	461a      	mov	r2, r3
 800cf78:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cf7c:	4313      	orrs	r3, r2
 800cf7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800cf82:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 800cf86:	461a      	mov	r2, r3
 800cf88:	2183      	movs	r1, #131	@ 0x83
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f7f8 fa27 	bl	80053de <VL53L0X_RdByte>
 800cf90:	4603      	mov	r3, r0
 800cf92:	461a      	mov	r2, r3
 800cf94:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cf98:	4313      	orrs	r3, r2
 800cf9a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800cf9e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cfa2:	f023 0304 	bic.w	r3, r3, #4
 800cfa6:	b2db      	uxtb	r3, r3
 800cfa8:	461a      	mov	r2, r3
 800cfaa:	2183      	movs	r1, #131	@ 0x83
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f7f8 fa03 	bl	80053b8 <VL53L0X_WrByte>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	461a      	mov	r2, r3
 800cfb6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cfba:	4313      	orrs	r3, r2
 800cfbc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800cfc0:	2201      	movs	r2, #1
 800cfc2:	21ff      	movs	r1, #255	@ 0xff
 800cfc4:	6878      	ldr	r0, [r7, #4]
 800cfc6:	f7f8 f9f7 	bl	80053b8 <VL53L0X_WrByte>
 800cfca:	4603      	mov	r3, r0
 800cfcc:	461a      	mov	r2, r3
 800cfce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cfd2:	4313      	orrs	r3, r2
 800cfd4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800cfd8:	2201      	movs	r2, #1
 800cfda:	2100      	movs	r1, #0
 800cfdc:	6878      	ldr	r0, [r7, #4]
 800cfde:	f7f8 f9eb 	bl	80053b8 <VL53L0X_WrByte>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	461a      	mov	r2, r3
 800cfe6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cfea:	4313      	orrs	r3, r2
 800cfec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800cff0:	2200      	movs	r2, #0
 800cff2:	21ff      	movs	r1, #255	@ 0xff
 800cff4:	6878      	ldr	r0, [r7, #4]
 800cff6:	f7f8 f9df 	bl	80053b8 <VL53L0X_WrByte>
 800cffa:	4603      	mov	r3, r0
 800cffc:	461a      	mov	r2, r3
 800cffe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d002:	4313      	orrs	r3, r2
 800d004:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800d008:	2200      	movs	r2, #0
 800d00a:	2180      	movs	r1, #128	@ 0x80
 800d00c:	6878      	ldr	r0, [r7, #4]
 800d00e:	f7f8 f9d3 	bl	80053b8 <VL53L0X_WrByte>
 800d012:	4603      	mov	r3, r0
 800d014:	461a      	mov	r2, r3
 800d016:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d01a:	4313      	orrs	r3, r2
 800d01c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800d020:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 800d024:	2b00      	cmp	r3, #0
 800d026:	f040 808f 	bne.w	800d148 <VL53L0X_get_info_from_device+0x98e>
 800d02a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d02e:	2b07      	cmp	r3, #7
 800d030:	f000 808a 	beq.w	800d148 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800d034:	78fb      	ldrb	r3, [r7, #3]
 800d036:	f003 0301 	and.w	r3, r3, #1
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d024      	beq.n	800d088 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800d03e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d042:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800d046:	2b00      	cmp	r3, #0
 800d048:	d11e      	bne.n	800d088 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 800d050:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 800d05a:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800d05e:	2300      	movs	r3, #0
 800d060:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d062:	e00e      	b.n	800d082 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800d064:	f107 0208 	add.w	r2, r7, #8
 800d068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d06a:	4413      	add	r3, r2
 800d06c:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800d06e:	687a      	ldr	r2, [r7, #4]
 800d070:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d072:	4413      	add	r3, r2
 800d074:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800d078:	460a      	mov	r2, r1
 800d07a:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800d07c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d07e:	3301      	adds	r3, #1
 800d080:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d082:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d084:	2b05      	cmp	r3, #5
 800d086:	dded      	ble.n	800d064 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800d088:	78fb      	ldrb	r3, [r7, #3]
 800d08a:	f003 0302 	and.w	r3, r3, #2
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d018      	beq.n	800d0c4 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800d092:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d096:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d112      	bne.n	800d0c4 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d09e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d0a8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	33f3      	adds	r3, #243	@ 0xf3
 800d0b6:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800d0b8:	f107 0310 	add.w	r3, r7, #16
 800d0bc:	4619      	mov	r1, r3
 800d0be:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d0c0:	f002 fed3 	bl	800fe6a <strcpy>

		}

		if (((option & 4) == 4) &&
 800d0c4:	78fb      	ldrb	r3, [r7, #3]
 800d0c6:	f003 0304 	and.w	r3, r3, #4
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d030      	beq.n	800d130 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800d0ce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d0d2:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d12a      	bne.n	800d130 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d0da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d0e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800d0ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0ec:	025b      	lsls	r3, r3, #9
 800d0ee:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d0f4:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800d0f8:	2300      	movs	r3, #0
 800d0fa:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800d0fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d100:	2b00      	cmp	r3, #0
 800d102:	d011      	beq.n	800d128 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800d104:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d106:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d108:	1ad3      	subs	r3, r2, r3
 800d10a:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800d10c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d10e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d112:	fb02 f303 	mul.w	r3, r2, r3
 800d116:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800d118:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 800d11c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800d120:	425b      	negs	r3, r3
 800d122:	b29b      	uxth	r3, r3
 800d124:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 800d128:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800d130:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800d134:	78fb      	ldrb	r3, [r7, #3]
 800d136:	4313      	orrs	r3, r2
 800d138:	b2db      	uxtb	r3, r3
 800d13a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800d13e:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800d148:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	3760      	adds	r7, #96	@ 0x60
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}

0800d154 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800d154:	b480      	push	{r7}
 800d156:	b087      	sub	sp, #28
 800d158:	af00      	add	r7, sp, #0
 800d15a:	6078      	str	r0, [r7, #4]
 800d15c:	460b      	mov	r3, r1
 800d15e:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800d160:	f240 6277 	movw	r2, #1655	@ 0x677
 800d164:	f04f 0300 	mov.w	r3, #0
 800d168:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800d16c:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800d170:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800d172:	78fb      	ldrb	r3, [r7, #3]
 800d174:	68fa      	ldr	r2, [r7, #12]
 800d176:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800d17a:	693a      	ldr	r2, [r7, #16]
 800d17c:	fb02 f303 	mul.w	r3, r2, r3
 800d180:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800d182:	68bb      	ldr	r3, [r7, #8]
}
 800d184:	4618      	mov	r0, r3
 800d186:	371c      	adds	r7, #28
 800d188:	46bd      	mov	sp, r7
 800d18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18e:	4770      	bx	lr

0800d190 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800d190:	b480      	push	{r7}
 800d192:	b087      	sub	sp, #28
 800d194:	af00      	add	r7, sp, #0
 800d196:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800d198:	2300      	movs	r3, #0
 800d19a:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800d19c:	2300      	movs	r3, #0
 800d19e:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800d1a0:	2300      	movs	r3, #0
 800d1a2:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d015      	beq.n	800d1d6 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	3b01      	subs	r3, #1
 800d1ae:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800d1b0:	e005      	b.n	800d1be <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800d1b2:	693b      	ldr	r3, [r7, #16]
 800d1b4:	085b      	lsrs	r3, r3, #1
 800d1b6:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800d1b8:	89fb      	ldrh	r3, [r7, #14]
 800d1ba:	3301      	adds	r3, #1
 800d1bc:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800d1be:	693b      	ldr	r3, [r7, #16]
 800d1c0:	2bff      	cmp	r3, #255	@ 0xff
 800d1c2:	d8f6      	bhi.n	800d1b2 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800d1c4:	89fb      	ldrh	r3, [r7, #14]
 800d1c6:	021b      	lsls	r3, r3, #8
 800d1c8:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800d1ca:	693b      	ldr	r3, [r7, #16]
 800d1cc:	b29b      	uxth	r3, r3
 800d1ce:	b2db      	uxtb	r3, r3
 800d1d0:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800d1d2:	4413      	add	r3, r2
 800d1d4:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800d1d6:	8afb      	ldrh	r3, [r7, #22]

}
 800d1d8:	4618      	mov	r0, r3
 800d1da:	371c      	adds	r7, #28
 800d1dc:	46bd      	mov	sp, r7
 800d1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e2:	4770      	bx	lr

0800d1e4 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800d1e4:	b480      	push	{r7}
 800d1e6:	b085      	sub	sp, #20
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800d1f2:	88fb      	ldrh	r3, [r7, #6]
 800d1f4:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800d1f6:	88fa      	ldrh	r2, [r7, #6]
 800d1f8:	0a12      	lsrs	r2, r2, #8
 800d1fa:	b292      	uxth	r2, r2
 800d1fc:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800d1fe:	3301      	adds	r3, #1
 800d200:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800d202:	68fb      	ldr	r3, [r7, #12]
}
 800d204:	4618      	mov	r0, r3
 800d206:	3714      	adds	r7, #20
 800d208:	46bd      	mov	sp, r7
 800d20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20e:	4770      	bx	lr

0800d210 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b088      	sub	sp, #32
 800d214:	af00      	add	r7, sp, #0
 800d216:	60f8      	str	r0, [r7, #12]
 800d218:	60b9      	str	r1, [r7, #8]
 800d21a:	4613      	mov	r3, r2
 800d21c:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800d21e:	2300      	movs	r3, #0
 800d220:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800d222:	79fb      	ldrb	r3, [r7, #7]
 800d224:	4619      	mov	r1, r3
 800d226:	68f8      	ldr	r0, [r7, #12]
 800d228:	f7ff ff94 	bl	800d154 <VL53L0X_calc_macro_period_ps>
 800d22c:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800d22e:	69bb      	ldr	r3, [r7, #24]
 800d230:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d234:	4a0a      	ldr	r2, [pc, #40]	@ (800d260 <VL53L0X_calc_timeout_mclks+0x50>)
 800d236:	fba2 2303 	umull	r2, r3, r2, r3
 800d23a:	099b      	lsrs	r3, r3, #6
 800d23c:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800d23e:	68bb      	ldr	r3, [r7, #8]
 800d240:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800d244:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800d248:	697b      	ldr	r3, [r7, #20]
 800d24a:	085b      	lsrs	r3, r3, #1
 800d24c:	441a      	add	r2, r3
	timeout_period_mclks =
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	fbb2 f3f3 	udiv	r3, r2, r3
 800d254:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800d256:	69fb      	ldr	r3, [r7, #28]
}
 800d258:	4618      	mov	r0, r3
 800d25a:	3720      	adds	r7, #32
 800d25c:	46bd      	mov	sp, r7
 800d25e:	bd80      	pop	{r7, pc}
 800d260:	10624dd3 	.word	0x10624dd3

0800d264 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b086      	sub	sp, #24
 800d268:	af00      	add	r7, sp, #0
 800d26a:	6078      	str	r0, [r7, #4]
 800d26c:	460b      	mov	r3, r1
 800d26e:	807b      	strh	r3, [r7, #2]
 800d270:	4613      	mov	r3, r2
 800d272:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800d274:	2300      	movs	r3, #0
 800d276:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800d278:	787b      	ldrb	r3, [r7, #1]
 800d27a:	4619      	mov	r1, r3
 800d27c:	6878      	ldr	r0, [r7, #4]
 800d27e:	f7ff ff69 	bl	800d154 <VL53L0X_calc_macro_period_ps>
 800d282:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800d284:	693b      	ldr	r3, [r7, #16]
 800d286:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800d28a:	4a0a      	ldr	r2, [pc, #40]	@ (800d2b4 <VL53L0X_calc_timeout_us+0x50>)
 800d28c:	fba2 2303 	umull	r2, r3, r2, r3
 800d290:	099b      	lsrs	r3, r3, #6
 800d292:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800d294:	887b      	ldrh	r3, [r7, #2]
 800d296:	68fa      	ldr	r2, [r7, #12]
 800d298:	fb02 f303 	mul.w	r3, r2, r3
 800d29c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 800d2a0:	4a04      	ldr	r2, [pc, #16]	@ (800d2b4 <VL53L0X_calc_timeout_us+0x50>)
 800d2a2:	fba2 2303 	umull	r2, r3, r2, r3
 800d2a6:	099b      	lsrs	r3, r3, #6
 800d2a8:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800d2aa:	697b      	ldr	r3, [r7, #20]
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	3718      	adds	r7, #24
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}
 800d2b4:	10624dd3 	.word	0x10624dd3

0800d2b8 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b08c      	sub	sp, #48	@ 0x30
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	60f8      	str	r0, [r7, #12]
 800d2c0:	460b      	mov	r3, r1
 800d2c2:	607a      	str	r2, [r7, #4]
 800d2c4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d2c6:	2300      	movs	r3, #0
 800d2c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800d2de:	7afb      	ldrb	r3, [r7, #11]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d005      	beq.n	800d2f0 <get_sequence_step_timeout+0x38>
 800d2e4:	7afb      	ldrb	r3, [r7, #11]
 800d2e6:	2b01      	cmp	r3, #1
 800d2e8:	d002      	beq.n	800d2f0 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800d2ea:	7afb      	ldrb	r3, [r7, #11]
 800d2ec:	2b02      	cmp	r3, #2
 800d2ee:	d127      	bne.n	800d340 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d2f0:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800d2f4:	461a      	mov	r2, r3
 800d2f6:	2100      	movs	r1, #0
 800d2f8:	68f8      	ldr	r0, [r7, #12]
 800d2fa:	f7fd fa8d 	bl	800a818 <VL53L0X_GetVcselPulsePeriod>
 800d2fe:	4603      	mov	r3, r0
 800d300:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800d304:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d109      	bne.n	800d320 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800d30c:	f107 0320 	add.w	r3, r7, #32
 800d310:	461a      	mov	r2, r3
 800d312:	2146      	movs	r1, #70	@ 0x46
 800d314:	68f8      	ldr	r0, [r7, #12]
 800d316:	f7f8 f862 	bl	80053de <VL53L0X_RdByte>
 800d31a:	4603      	mov	r3, r0
 800d31c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800d320:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d324:	4618      	mov	r0, r3
 800d326:	f7ff ff5d 	bl	800d1e4 <VL53L0X_decode_timeout>
 800d32a:	4603      	mov	r3, r0
 800d32c:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800d32e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800d332:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d334:	4619      	mov	r1, r3
 800d336:	68f8      	ldr	r0, [r7, #12]
 800d338:	f7ff ff94 	bl	800d264 <VL53L0X_calc_timeout_us>
 800d33c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d33e:	e092      	b.n	800d466 <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800d340:	7afb      	ldrb	r3, [r7, #11]
 800d342:	2b03      	cmp	r3, #3
 800d344:	d135      	bne.n	800d3b2 <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d346:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800d34a:	461a      	mov	r2, r3
 800d34c:	2100      	movs	r1, #0
 800d34e:	68f8      	ldr	r0, [r7, #12]
 800d350:	f7fd fa62 	bl	800a818 <VL53L0X_GetVcselPulsePeriod>
 800d354:	4603      	mov	r3, r0
 800d356:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800d35a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d35e:	2b00      	cmp	r3, #0
 800d360:	f040 8081 	bne.w	800d466 <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d364:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800d368:	461a      	mov	r2, r3
 800d36a:	2100      	movs	r1, #0
 800d36c:	68f8      	ldr	r0, [r7, #12]
 800d36e:	f7fd fa53 	bl	800a818 <VL53L0X_GetVcselPulsePeriod>
 800d372:	4603      	mov	r3, r0
 800d374:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800d378:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d109      	bne.n	800d394 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 800d380:	f107 031e 	add.w	r3, r7, #30
 800d384:	461a      	mov	r2, r3
 800d386:	2151      	movs	r1, #81	@ 0x51
 800d388:	68f8      	ldr	r0, [r7, #12]
 800d38a:	f7f8 f856 	bl	800543a <VL53L0X_RdWord>
 800d38e:	4603      	mov	r3, r0
 800d390:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800d394:	8bfb      	ldrh	r3, [r7, #30]
 800d396:	4618      	mov	r0, r3
 800d398:	f7ff ff24 	bl	800d1e4 <VL53L0X_decode_timeout>
 800d39c:	4603      	mov	r3, r0
 800d39e:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800d3a0:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800d3a4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d3a6:	4619      	mov	r1, r3
 800d3a8:	68f8      	ldr	r0, [r7, #12]
 800d3aa:	f7ff ff5b 	bl	800d264 <VL53L0X_calc_timeout_us>
 800d3ae:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d3b0:	e059      	b.n	800d466 <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800d3b2:	7afb      	ldrb	r3, [r7, #11]
 800d3b4:	2b04      	cmp	r3, #4
 800d3b6:	d156      	bne.n	800d466 <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800d3b8:	f107 0314 	add.w	r3, r7, #20
 800d3bc:	4619      	mov	r1, r3
 800d3be:	68f8      	ldr	r0, [r7, #12]
 800d3c0:	f7fd fb34 	bl	800aa2c <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800d3c8:	7dfb      	ldrb	r3, [r7, #23]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d01d      	beq.n	800d40a <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d3ce:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800d3d2:	461a      	mov	r2, r3
 800d3d4:	2100      	movs	r1, #0
 800d3d6:	68f8      	ldr	r0, [r7, #12]
 800d3d8:	f7fd fa1e 	bl	800a818 <VL53L0X_GetVcselPulsePeriod>
 800d3dc:	4603      	mov	r3, r0
 800d3de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800d3e2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d10f      	bne.n	800d40a <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800d3ea:	f107 031e 	add.w	r3, r7, #30
 800d3ee:	461a      	mov	r2, r3
 800d3f0:	2151      	movs	r1, #81	@ 0x51
 800d3f2:	68f8      	ldr	r0, [r7, #12]
 800d3f4:	f7f8 f821 	bl	800543a <VL53L0X_RdWord>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800d3fe:	8bfb      	ldrh	r3, [r7, #30]
 800d400:	4618      	mov	r0, r3
 800d402:	f7ff feef 	bl	800d1e4 <VL53L0X_decode_timeout>
 800d406:	4603      	mov	r3, r0
 800d408:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800d40a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d109      	bne.n	800d426 <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d412:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800d416:	461a      	mov	r2, r3
 800d418:	2101      	movs	r1, #1
 800d41a:	68f8      	ldr	r0, [r7, #12]
 800d41c:	f7fd f9fc 	bl	800a818 <VL53L0X_GetVcselPulsePeriod>
 800d420:	4603      	mov	r3, r0
 800d422:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800d426:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d10f      	bne.n	800d44e <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 800d42e:	f107 031c 	add.w	r3, r7, #28
 800d432:	461a      	mov	r2, r3
 800d434:	2171      	movs	r1, #113	@ 0x71
 800d436:	68f8      	ldr	r0, [r7, #12]
 800d438:	f7f7 ffff 	bl	800543a <VL53L0X_RdWord>
 800d43c:	4603      	mov	r3, r0
 800d43e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800d442:	8bbb      	ldrh	r3, [r7, #28]
 800d444:	4618      	mov	r0, r3
 800d446:	f7ff fecd 	bl	800d1e4 <VL53L0X_decode_timeout>
 800d44a:	4603      	mov	r3, r0
 800d44c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800d44e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800d450:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d452:	1ad3      	subs	r3, r2, r3
 800d454:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800d456:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800d45a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d45c:	4619      	mov	r1, r3
 800d45e:	68f8      	ldr	r0, [r7, #12]
 800d460:	f7ff ff00 	bl	800d264 <VL53L0X_calc_timeout_us>
 800d464:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d46a:	601a      	str	r2, [r3, #0]

	return Status;
 800d46c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800d470:	4618      	mov	r0, r3
 800d472:	3730      	adds	r7, #48	@ 0x30
 800d474:	46bd      	mov	sp, r7
 800d476:	bd80      	pop	{r7, pc}

0800d478 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800d478:	b580      	push	{r7, lr}
 800d47a:	b08a      	sub	sp, #40	@ 0x28
 800d47c:	af00      	add	r7, sp, #0
 800d47e:	60f8      	str	r0, [r7, #12]
 800d480:	460b      	mov	r3, r1
 800d482:	607a      	str	r2, [r7, #4]
 800d484:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d486:	2300      	movs	r3, #0
 800d488:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800d48c:	7afb      	ldrb	r3, [r7, #11]
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d005      	beq.n	800d49e <set_sequence_step_timeout+0x26>
 800d492:	7afb      	ldrb	r3, [r7, #11]
 800d494:	2b01      	cmp	r3, #1
 800d496:	d002      	beq.n	800d49e <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800d498:	7afb      	ldrb	r3, [r7, #11]
 800d49a:	2b02      	cmp	r3, #2
 800d49c:	d138      	bne.n	800d510 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d49e:	f107 031b 	add.w	r3, r7, #27
 800d4a2:	461a      	mov	r2, r3
 800d4a4:	2100      	movs	r1, #0
 800d4a6:	68f8      	ldr	r0, [r7, #12]
 800d4a8:	f7fd f9b6 	bl	800a818 <VL53L0X_GetVcselPulsePeriod>
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800d4b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d11a      	bne.n	800d4f0 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800d4ba:	7efb      	ldrb	r3, [r7, #27]
 800d4bc:	461a      	mov	r2, r3
 800d4be:	6879      	ldr	r1, [r7, #4]
 800d4c0:	68f8      	ldr	r0, [r7, #12]
 800d4c2:	f7ff fea5 	bl	800d210 <VL53L0X_calc_timeout_mclks>
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800d4ca:	8bbb      	ldrh	r3, [r7, #28]
 800d4cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d4d0:	d903      	bls.n	800d4da <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800d4d2:	23ff      	movs	r3, #255	@ 0xff
 800d4d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d4d8:	e004      	b.n	800d4e4 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800d4da:	8bbb      	ldrh	r3, [r7, #28]
 800d4dc:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800d4de:	3b01      	subs	r3, #1
 800d4e0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d4e4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d4e8:	b29a      	uxth	r2, r3
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800d4f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	f040 80ab 	bne.w	800d650 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800d4fa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d4fe:	461a      	mov	r2, r3
 800d500:	2146      	movs	r1, #70	@ 0x46
 800d502:	68f8      	ldr	r0, [r7, #12]
 800d504:	f7f7 ff58 	bl	80053b8 <VL53L0X_WrByte>
 800d508:	4603      	mov	r3, r0
 800d50a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800d50e:	e09f      	b.n	800d650 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800d510:	7afb      	ldrb	r3, [r7, #11]
 800d512:	2b03      	cmp	r3, #3
 800d514:	d135      	bne.n	800d582 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800d516:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d11b      	bne.n	800d556 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d51e:	f107 031b 	add.w	r3, r7, #27
 800d522:	461a      	mov	r2, r3
 800d524:	2100      	movs	r1, #0
 800d526:	68f8      	ldr	r0, [r7, #12]
 800d528:	f7fd f976 	bl	800a818 <VL53L0X_GetVcselPulsePeriod>
 800d52c:	4603      	mov	r3, r0
 800d52e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800d532:	7efb      	ldrb	r3, [r7, #27]
 800d534:	461a      	mov	r2, r3
 800d536:	6879      	ldr	r1, [r7, #4]
 800d538:	68f8      	ldr	r0, [r7, #12]
 800d53a:	f7ff fe69 	bl	800d210 <VL53L0X_calc_timeout_mclks>
 800d53e:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800d540:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800d542:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d544:	4618      	mov	r0, r3
 800d546:	f7ff fe23 	bl	800d190 <VL53L0X_encode_timeout>
 800d54a:	4603      	mov	r3, r0
 800d54c:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d54e:	8b3a      	ldrh	r2, [r7, #24]
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800d556:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d108      	bne.n	800d570 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800d55e:	8b3b      	ldrh	r3, [r7, #24]
 800d560:	461a      	mov	r2, r3
 800d562:	2151      	movs	r1, #81	@ 0x51
 800d564:	68f8      	ldr	r0, [r7, #12]
 800d566:	f7f7 ff4c 	bl	8005402 <VL53L0X_WrWord>
 800d56a:	4603      	mov	r3, r0
 800d56c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800d570:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d574:	2b00      	cmp	r3, #0
 800d576:	d16b      	bne.n	800d650 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	687a      	ldr	r2, [r7, #4]
 800d57c:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 800d580:	e066      	b.n	800d650 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800d582:	7afb      	ldrb	r3, [r7, #11]
 800d584:	2b04      	cmp	r3, #4
 800d586:	d160      	bne.n	800d64a <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800d588:	f107 0310 	add.w	r3, r7, #16
 800d58c:	4619      	mov	r1, r3
 800d58e:	68f8      	ldr	r0, [r7, #12]
 800d590:	f7fd fa4c 	bl	800aa2c <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800d594:	2300      	movs	r3, #0
 800d596:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800d598:	7cfb      	ldrb	r3, [r7, #19]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d01d      	beq.n	800d5da <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d59e:	f107 031b 	add.w	r3, r7, #27
 800d5a2:	461a      	mov	r2, r3
 800d5a4:	2100      	movs	r1, #0
 800d5a6:	68f8      	ldr	r0, [r7, #12]
 800d5a8:	f7fd f936 	bl	800a818 <VL53L0X_GetVcselPulsePeriod>
 800d5ac:	4603      	mov	r3, r0
 800d5ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800d5b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d10f      	bne.n	800d5da <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800d5ba:	f107 0318 	add.w	r3, r7, #24
 800d5be:	461a      	mov	r2, r3
 800d5c0:	2151      	movs	r1, #81	@ 0x51
 800d5c2:	68f8      	ldr	r0, [r7, #12]
 800d5c4:	f7f7 ff39 	bl	800543a <VL53L0X_RdWord>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800d5ce:	8b3b      	ldrh	r3, [r7, #24]
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	f7ff fe07 	bl	800d1e4 <VL53L0X_decode_timeout>
 800d5d6:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800d5d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800d5da:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d109      	bne.n	800d5f6 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800d5e2:	f107 031b 	add.w	r3, r7, #27
 800d5e6:	461a      	mov	r2, r3
 800d5e8:	2101      	movs	r1, #1
 800d5ea:	68f8      	ldr	r0, [r7, #12]
 800d5ec:	f7fd f914 	bl	800a818 <VL53L0X_GetVcselPulsePeriod>
 800d5f0:	4603      	mov	r3, r0
 800d5f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800d5f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d128      	bne.n	800d650 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800d5fe:	7efb      	ldrb	r3, [r7, #27]
 800d600:	461a      	mov	r2, r3
 800d602:	6879      	ldr	r1, [r7, #4]
 800d604:	68f8      	ldr	r0, [r7, #12]
 800d606:	f7ff fe03 	bl	800d210 <VL53L0X_calc_timeout_mclks>
 800d60a:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800d60c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d60e:	6a3a      	ldr	r2, [r7, #32]
 800d610:	4413      	add	r3, r2
 800d612:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800d614:	6a38      	ldr	r0, [r7, #32]
 800d616:	f7ff fdbb 	bl	800d190 <VL53L0X_encode_timeout>
 800d61a:	4603      	mov	r3, r0
 800d61c:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800d61e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d622:	2b00      	cmp	r3, #0
 800d624:	d108      	bne.n	800d638 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800d626:	8bfb      	ldrh	r3, [r7, #30]
 800d628:	461a      	mov	r2, r3
 800d62a:	2171      	movs	r1, #113	@ 0x71
 800d62c:	68f8      	ldr	r0, [r7, #12]
 800d62e:	f7f7 fee8 	bl	8005402 <VL53L0X_WrWord>
 800d632:	4603      	mov	r3, r0
 800d634:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800d638:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d107      	bne.n	800d650 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	687a      	ldr	r2, [r7, #4]
 800d644:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 800d648:	e002      	b.n	800d650 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d64a:	23fc      	movs	r3, #252	@ 0xfc
 800d64c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 800d650:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800d654:	4618      	mov	r0, r3
 800d656:	3728      	adds	r7, #40	@ 0x28
 800d658:	46bd      	mov	sp, r7
 800d65a:	bd80      	pop	{r7, pc}

0800d65c <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b08a      	sub	sp, #40	@ 0x28
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
 800d664:	460b      	mov	r3, r1
 800d666:	70fb      	strb	r3, [r7, #3]
 800d668:	4613      	mov	r3, r2
 800d66a:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d66c:	2300      	movs	r3, #0
 800d66e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800d672:	230c      	movs	r3, #12
 800d674:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800d678:	2312      	movs	r3, #18
 800d67a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800d67e:	2308      	movs	r3, #8
 800d680:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800d684:	230e      	movs	r3, #14
 800d686:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800d68a:	2300      	movs	r3, #0
 800d68c:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800d68e:	78bb      	ldrb	r3, [r7, #2]
 800d690:	f003 0301 	and.w	r3, r3, #1
 800d694:	b2db      	uxtb	r3, r3
 800d696:	2b00      	cmp	r3, #0
 800d698:	d003      	beq.n	800d6a2 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d69a:	23fc      	movs	r3, #252	@ 0xfc
 800d69c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d6a0:	e020      	b.n	800d6e4 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800d6a2:	78fb      	ldrb	r3, [r7, #3]
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d10d      	bne.n	800d6c4 <VL53L0X_set_vcsel_pulse_period+0x68>
 800d6a8:	78ba      	ldrb	r2, [r7, #2]
 800d6aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d6ae:	429a      	cmp	r2, r3
 800d6b0:	d304      	bcc.n	800d6bc <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800d6b2:	78ba      	ldrb	r2, [r7, #2]
 800d6b4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800d6b8:	429a      	cmp	r2, r3
 800d6ba:	d903      	bls.n	800d6c4 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d6bc:	23fc      	movs	r3, #252	@ 0xfc
 800d6be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d6c2:	e00f      	b.n	800d6e4 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800d6c4:	78fb      	ldrb	r3, [r7, #3]
 800d6c6:	2b01      	cmp	r3, #1
 800d6c8:	d10c      	bne.n	800d6e4 <VL53L0X_set_vcsel_pulse_period+0x88>
 800d6ca:	78ba      	ldrb	r2, [r7, #2]
 800d6cc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d6d0:	429a      	cmp	r2, r3
 800d6d2:	d304      	bcc.n	800d6de <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800d6d4:	78ba      	ldrb	r2, [r7, #2]
 800d6d6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800d6da:	429a      	cmp	r2, r3
 800d6dc:	d902      	bls.n	800d6e4 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800d6de:	23fc      	movs	r3, #252	@ 0xfc
 800d6e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800d6e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d002      	beq.n	800d6f2 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800d6ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d6f0:	e237      	b.n	800db62 <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800d6f2:	78fb      	ldrb	r3, [r7, #3]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d150      	bne.n	800d79a <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800d6f8:	78bb      	ldrb	r3, [r7, #2]
 800d6fa:	2b0c      	cmp	r3, #12
 800d6fc:	d110      	bne.n	800d720 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800d6fe:	2218      	movs	r2, #24
 800d700:	2157      	movs	r1, #87	@ 0x57
 800d702:	6878      	ldr	r0, [r7, #4]
 800d704:	f7f7 fe58 	bl	80053b8 <VL53L0X_WrByte>
 800d708:	4603      	mov	r3, r0
 800d70a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800d70e:	2208      	movs	r2, #8
 800d710:	2156      	movs	r1, #86	@ 0x56
 800d712:	6878      	ldr	r0, [r7, #4]
 800d714:	f7f7 fe50 	bl	80053b8 <VL53L0X_WrByte>
 800d718:	4603      	mov	r3, r0
 800d71a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d71e:	e17f      	b.n	800da20 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800d720:	78bb      	ldrb	r3, [r7, #2]
 800d722:	2b0e      	cmp	r3, #14
 800d724:	d110      	bne.n	800d748 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800d726:	2230      	movs	r2, #48	@ 0x30
 800d728:	2157      	movs	r1, #87	@ 0x57
 800d72a:	6878      	ldr	r0, [r7, #4]
 800d72c:	f7f7 fe44 	bl	80053b8 <VL53L0X_WrByte>
 800d730:	4603      	mov	r3, r0
 800d732:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800d736:	2208      	movs	r2, #8
 800d738:	2156      	movs	r1, #86	@ 0x56
 800d73a:	6878      	ldr	r0, [r7, #4]
 800d73c:	f7f7 fe3c 	bl	80053b8 <VL53L0X_WrByte>
 800d740:	4603      	mov	r3, r0
 800d742:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d746:	e16b      	b.n	800da20 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800d748:	78bb      	ldrb	r3, [r7, #2]
 800d74a:	2b10      	cmp	r3, #16
 800d74c:	d110      	bne.n	800d770 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800d74e:	2240      	movs	r2, #64	@ 0x40
 800d750:	2157      	movs	r1, #87	@ 0x57
 800d752:	6878      	ldr	r0, [r7, #4]
 800d754:	f7f7 fe30 	bl	80053b8 <VL53L0X_WrByte>
 800d758:	4603      	mov	r3, r0
 800d75a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800d75e:	2208      	movs	r2, #8
 800d760:	2156      	movs	r1, #86	@ 0x56
 800d762:	6878      	ldr	r0, [r7, #4]
 800d764:	f7f7 fe28 	bl	80053b8 <VL53L0X_WrByte>
 800d768:	4603      	mov	r3, r0
 800d76a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d76e:	e157      	b.n	800da20 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800d770:	78bb      	ldrb	r3, [r7, #2]
 800d772:	2b12      	cmp	r3, #18
 800d774:	f040 8154 	bne.w	800da20 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800d778:	2250      	movs	r2, #80	@ 0x50
 800d77a:	2157      	movs	r1, #87	@ 0x57
 800d77c:	6878      	ldr	r0, [r7, #4]
 800d77e:	f7f7 fe1b 	bl	80053b8 <VL53L0X_WrByte>
 800d782:	4603      	mov	r3, r0
 800d784:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800d788:	2208      	movs	r2, #8
 800d78a:	2156      	movs	r1, #86	@ 0x56
 800d78c:	6878      	ldr	r0, [r7, #4]
 800d78e:	f7f7 fe13 	bl	80053b8 <VL53L0X_WrByte>
 800d792:	4603      	mov	r3, r0
 800d794:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d798:	e142      	b.n	800da20 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800d79a:	78fb      	ldrb	r3, [r7, #3]
 800d79c:	2b01      	cmp	r3, #1
 800d79e:	f040 813f 	bne.w	800da20 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800d7a2:	78bb      	ldrb	r3, [r7, #2]
 800d7a4:	2b08      	cmp	r3, #8
 800d7a6:	d14c      	bne.n	800d842 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800d7a8:	2210      	movs	r2, #16
 800d7aa:	2148      	movs	r1, #72	@ 0x48
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	f7f7 fe03 	bl	80053b8 <VL53L0X_WrByte>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800d7b8:	2208      	movs	r2, #8
 800d7ba:	2147      	movs	r1, #71	@ 0x47
 800d7bc:	6878      	ldr	r0, [r7, #4]
 800d7be:	f7f7 fdfb 	bl	80053b8 <VL53L0X_WrByte>
 800d7c2:	4603      	mov	r3, r0
 800d7c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d7c8:	2202      	movs	r2, #2
 800d7ca:	2132      	movs	r1, #50	@ 0x32
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f7f7 fdf3 	bl	80053b8 <VL53L0X_WrByte>
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	461a      	mov	r2, r3
 800d7d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7da:	4313      	orrs	r3, r2
 800d7dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800d7e0:	220c      	movs	r2, #12
 800d7e2:	2130      	movs	r1, #48	@ 0x30
 800d7e4:	6878      	ldr	r0, [r7, #4]
 800d7e6:	f7f7 fde7 	bl	80053b8 <VL53L0X_WrByte>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	461a      	mov	r2, r3
 800d7ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7f2:	4313      	orrs	r3, r2
 800d7f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d7f8:	2201      	movs	r2, #1
 800d7fa:	21ff      	movs	r1, #255	@ 0xff
 800d7fc:	6878      	ldr	r0, [r7, #4]
 800d7fe:	f7f7 fddb 	bl	80053b8 <VL53L0X_WrByte>
 800d802:	4603      	mov	r3, r0
 800d804:	461a      	mov	r2, r3
 800d806:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d80a:	4313      	orrs	r3, r2
 800d80c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d810:	2230      	movs	r2, #48	@ 0x30
 800d812:	2130      	movs	r1, #48	@ 0x30
 800d814:	6878      	ldr	r0, [r7, #4]
 800d816:	f7f7 fdcf 	bl	80053b8 <VL53L0X_WrByte>
 800d81a:	4603      	mov	r3, r0
 800d81c:	461a      	mov	r2, r3
 800d81e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d822:	4313      	orrs	r3, r2
 800d824:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800d828:	2200      	movs	r2, #0
 800d82a:	21ff      	movs	r1, #255	@ 0xff
 800d82c:	6878      	ldr	r0, [r7, #4]
 800d82e:	f7f7 fdc3 	bl	80053b8 <VL53L0X_WrByte>
 800d832:	4603      	mov	r3, r0
 800d834:	461a      	mov	r2, r3
 800d836:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d83a:	4313      	orrs	r3, r2
 800d83c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d840:	e0ee      	b.n	800da20 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800d842:	78bb      	ldrb	r3, [r7, #2]
 800d844:	2b0a      	cmp	r3, #10
 800d846:	d14c      	bne.n	800d8e2 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800d848:	2228      	movs	r2, #40	@ 0x28
 800d84a:	2148      	movs	r1, #72	@ 0x48
 800d84c:	6878      	ldr	r0, [r7, #4]
 800d84e:	f7f7 fdb3 	bl	80053b8 <VL53L0X_WrByte>
 800d852:	4603      	mov	r3, r0
 800d854:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800d858:	2208      	movs	r2, #8
 800d85a:	2147      	movs	r1, #71	@ 0x47
 800d85c:	6878      	ldr	r0, [r7, #4]
 800d85e:	f7f7 fdab 	bl	80053b8 <VL53L0X_WrByte>
 800d862:	4603      	mov	r3, r0
 800d864:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d868:	2203      	movs	r2, #3
 800d86a:	2132      	movs	r1, #50	@ 0x32
 800d86c:	6878      	ldr	r0, [r7, #4]
 800d86e:	f7f7 fda3 	bl	80053b8 <VL53L0X_WrByte>
 800d872:	4603      	mov	r3, r0
 800d874:	461a      	mov	r2, r3
 800d876:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d87a:	4313      	orrs	r3, r2
 800d87c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800d880:	2209      	movs	r2, #9
 800d882:	2130      	movs	r1, #48	@ 0x30
 800d884:	6878      	ldr	r0, [r7, #4]
 800d886:	f7f7 fd97 	bl	80053b8 <VL53L0X_WrByte>
 800d88a:	4603      	mov	r3, r0
 800d88c:	461a      	mov	r2, r3
 800d88e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d892:	4313      	orrs	r3, r2
 800d894:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d898:	2201      	movs	r2, #1
 800d89a:	21ff      	movs	r1, #255	@ 0xff
 800d89c:	6878      	ldr	r0, [r7, #4]
 800d89e:	f7f7 fd8b 	bl	80053b8 <VL53L0X_WrByte>
 800d8a2:	4603      	mov	r3, r0
 800d8a4:	461a      	mov	r2, r3
 800d8a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8aa:	4313      	orrs	r3, r2
 800d8ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d8b0:	2220      	movs	r2, #32
 800d8b2:	2130      	movs	r1, #48	@ 0x30
 800d8b4:	6878      	ldr	r0, [r7, #4]
 800d8b6:	f7f7 fd7f 	bl	80053b8 <VL53L0X_WrByte>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	461a      	mov	r2, r3
 800d8be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8c2:	4313      	orrs	r3, r2
 800d8c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	21ff      	movs	r1, #255	@ 0xff
 800d8cc:	6878      	ldr	r0, [r7, #4]
 800d8ce:	f7f7 fd73 	bl	80053b8 <VL53L0X_WrByte>
 800d8d2:	4603      	mov	r3, r0
 800d8d4:	461a      	mov	r2, r3
 800d8d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8da:	4313      	orrs	r3, r2
 800d8dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d8e0:	e09e      	b.n	800da20 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800d8e2:	78bb      	ldrb	r3, [r7, #2]
 800d8e4:	2b0c      	cmp	r3, #12
 800d8e6:	d14c      	bne.n	800d982 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800d8e8:	2238      	movs	r2, #56	@ 0x38
 800d8ea:	2148      	movs	r1, #72	@ 0x48
 800d8ec:	6878      	ldr	r0, [r7, #4]
 800d8ee:	f7f7 fd63 	bl	80053b8 <VL53L0X_WrByte>
 800d8f2:	4603      	mov	r3, r0
 800d8f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800d8f8:	2208      	movs	r2, #8
 800d8fa:	2147      	movs	r1, #71	@ 0x47
 800d8fc:	6878      	ldr	r0, [r7, #4]
 800d8fe:	f7f7 fd5b 	bl	80053b8 <VL53L0X_WrByte>
 800d902:	4603      	mov	r3, r0
 800d904:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d908:	2203      	movs	r2, #3
 800d90a:	2132      	movs	r1, #50	@ 0x32
 800d90c:	6878      	ldr	r0, [r7, #4]
 800d90e:	f7f7 fd53 	bl	80053b8 <VL53L0X_WrByte>
 800d912:	4603      	mov	r3, r0
 800d914:	461a      	mov	r2, r3
 800d916:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d91a:	4313      	orrs	r3, r2
 800d91c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800d920:	2208      	movs	r2, #8
 800d922:	2130      	movs	r1, #48	@ 0x30
 800d924:	6878      	ldr	r0, [r7, #4]
 800d926:	f7f7 fd47 	bl	80053b8 <VL53L0X_WrByte>
 800d92a:	4603      	mov	r3, r0
 800d92c:	461a      	mov	r2, r3
 800d92e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d932:	4313      	orrs	r3, r2
 800d934:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d938:	2201      	movs	r2, #1
 800d93a:	21ff      	movs	r1, #255	@ 0xff
 800d93c:	6878      	ldr	r0, [r7, #4]
 800d93e:	f7f7 fd3b 	bl	80053b8 <VL53L0X_WrByte>
 800d942:	4603      	mov	r3, r0
 800d944:	461a      	mov	r2, r3
 800d946:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d94a:	4313      	orrs	r3, r2
 800d94c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d950:	2220      	movs	r2, #32
 800d952:	2130      	movs	r1, #48	@ 0x30
 800d954:	6878      	ldr	r0, [r7, #4]
 800d956:	f7f7 fd2f 	bl	80053b8 <VL53L0X_WrByte>
 800d95a:	4603      	mov	r3, r0
 800d95c:	461a      	mov	r2, r3
 800d95e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d962:	4313      	orrs	r3, r2
 800d964:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800d968:	2200      	movs	r2, #0
 800d96a:	21ff      	movs	r1, #255	@ 0xff
 800d96c:	6878      	ldr	r0, [r7, #4]
 800d96e:	f7f7 fd23 	bl	80053b8 <VL53L0X_WrByte>
 800d972:	4603      	mov	r3, r0
 800d974:	461a      	mov	r2, r3
 800d976:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d97a:	4313      	orrs	r3, r2
 800d97c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d980:	e04e      	b.n	800da20 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800d982:	78bb      	ldrb	r3, [r7, #2]
 800d984:	2b0e      	cmp	r3, #14
 800d986:	d14b      	bne.n	800da20 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800d988:	2248      	movs	r2, #72	@ 0x48
 800d98a:	2148      	movs	r1, #72	@ 0x48
 800d98c:	6878      	ldr	r0, [r7, #4]
 800d98e:	f7f7 fd13 	bl	80053b8 <VL53L0X_WrByte>
 800d992:	4603      	mov	r3, r0
 800d994:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800d998:	2208      	movs	r2, #8
 800d99a:	2147      	movs	r1, #71	@ 0x47
 800d99c:	6878      	ldr	r0, [r7, #4]
 800d99e:	f7f7 fd0b 	bl	80053b8 <VL53L0X_WrByte>
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800d9a8:	2203      	movs	r2, #3
 800d9aa:	2132      	movs	r1, #50	@ 0x32
 800d9ac:	6878      	ldr	r0, [r7, #4]
 800d9ae:	f7f7 fd03 	bl	80053b8 <VL53L0X_WrByte>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	461a      	mov	r2, r3
 800d9b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d9ba:	4313      	orrs	r3, r2
 800d9bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800d9c0:	2207      	movs	r2, #7
 800d9c2:	2130      	movs	r1, #48	@ 0x30
 800d9c4:	6878      	ldr	r0, [r7, #4]
 800d9c6:	f7f7 fcf7 	bl	80053b8 <VL53L0X_WrByte>
 800d9ca:	4603      	mov	r3, r0
 800d9cc:	461a      	mov	r2, r3
 800d9ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d9d2:	4313      	orrs	r3, r2
 800d9d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800d9d8:	2201      	movs	r2, #1
 800d9da:	21ff      	movs	r1, #255	@ 0xff
 800d9dc:	6878      	ldr	r0, [r7, #4]
 800d9de:	f7f7 fceb 	bl	80053b8 <VL53L0X_WrByte>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	461a      	mov	r2, r3
 800d9e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d9ea:	4313      	orrs	r3, r2
 800d9ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800d9f0:	2220      	movs	r2, #32
 800d9f2:	2130      	movs	r1, #48	@ 0x30
 800d9f4:	6878      	ldr	r0, [r7, #4]
 800d9f6:	f7f7 fcdf 	bl	80053b8 <VL53L0X_WrByte>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	461a      	mov	r2, r3
 800d9fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800da02:	4313      	orrs	r3, r2
 800da04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800da08:	2200      	movs	r2, #0
 800da0a:	21ff      	movs	r1, #255	@ 0xff
 800da0c:	6878      	ldr	r0, [r7, #4]
 800da0e:	f7f7 fcd3 	bl	80053b8 <VL53L0X_WrByte>
 800da12:	4603      	mov	r3, r0
 800da14:	461a      	mov	r2, r3
 800da16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800da1a:	4313      	orrs	r3, r2
 800da1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800da20:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800da24:	2b00      	cmp	r3, #0
 800da26:	d17e      	bne.n	800db26 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800da28:	78bb      	ldrb	r3, [r7, #2]
 800da2a:	4618      	mov	r0, r3
 800da2c:	f7fe fe3b 	bl	800c6a6 <VL53L0X_encode_vcsel_period>
 800da30:	4603      	mov	r3, r0
 800da32:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800da36:	78fb      	ldrb	r3, [r7, #3]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d002      	beq.n	800da42 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	d045      	beq.n	800dacc <VL53L0X_set_vcsel_pulse_period+0x470>
 800da40:	e06e      	b.n	800db20 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800da42:	f107 0314 	add.w	r3, r7, #20
 800da46:	461a      	mov	r2, r3
 800da48:	2103      	movs	r1, #3
 800da4a:	6878      	ldr	r0, [r7, #4]
 800da4c:	f7ff fc34 	bl	800d2b8 <get_sequence_step_timeout>
 800da50:	4603      	mov	r3, r0
 800da52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800da56:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d109      	bne.n	800da72 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800da5e:	f107 0310 	add.w	r3, r7, #16
 800da62:	461a      	mov	r2, r3
 800da64:	2102      	movs	r1, #2
 800da66:	6878      	ldr	r0, [r7, #4]
 800da68:	f7ff fc26 	bl	800d2b8 <get_sequence_step_timeout>
 800da6c:	4603      	mov	r3, r0
 800da6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800da72:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800da76:	2b00      	cmp	r3, #0
 800da78:	d109      	bne.n	800da8e <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800da7a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800da7e:	461a      	mov	r2, r3
 800da80:	2150      	movs	r1, #80	@ 0x50
 800da82:	6878      	ldr	r0, [r7, #4]
 800da84:	f7f7 fc98 	bl	80053b8 <VL53L0X_WrByte>
 800da88:	4603      	mov	r3, r0
 800da8a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800da8e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800da92:	2b00      	cmp	r3, #0
 800da94:	d108      	bne.n	800daa8 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800da96:	697b      	ldr	r3, [r7, #20]
 800da98:	461a      	mov	r2, r3
 800da9a:	2103      	movs	r1, #3
 800da9c:	6878      	ldr	r0, [r7, #4]
 800da9e:	f7ff fceb 	bl	800d478 <set_sequence_step_timeout>
 800daa2:	4603      	mov	r3, r0
 800daa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800daa8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800daac:	2b00      	cmp	r3, #0
 800daae:	d108      	bne.n	800dac2 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800dab0:	693b      	ldr	r3, [r7, #16]
 800dab2:	461a      	mov	r2, r3
 800dab4:	2102      	movs	r1, #2
 800dab6:	6878      	ldr	r0, [r7, #4]
 800dab8:	f7ff fcde 	bl	800d478 <set_sequence_step_timeout>
 800dabc:	4603      	mov	r3, r0
 800dabe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	78ba      	ldrb	r2, [r7, #2]
 800dac6:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800daca:	e02c      	b.n	800db26 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800dacc:	f107 0318 	add.w	r3, r7, #24
 800dad0:	461a      	mov	r2, r3
 800dad2:	2104      	movs	r1, #4
 800dad4:	6878      	ldr	r0, [r7, #4]
 800dad6:	f7ff fbef 	bl	800d2b8 <get_sequence_step_timeout>
 800dada:	4603      	mov	r3, r0
 800dadc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800dae0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d109      	bne.n	800dafc <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800dae8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800daec:	461a      	mov	r2, r3
 800daee:	2170      	movs	r1, #112	@ 0x70
 800daf0:	6878      	ldr	r0, [r7, #4]
 800daf2:	f7f7 fc61 	bl	80053b8 <VL53L0X_WrByte>
 800daf6:	4603      	mov	r3, r0
 800daf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800dafc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800db00:	2b00      	cmp	r3, #0
 800db02:	d108      	bne.n	800db16 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800db04:	69bb      	ldr	r3, [r7, #24]
 800db06:	461a      	mov	r2, r3
 800db08:	2104      	movs	r1, #4
 800db0a:	6878      	ldr	r0, [r7, #4]
 800db0c:	f7ff fcb4 	bl	800d478 <set_sequence_step_timeout>
 800db10:	4603      	mov	r3, r0
 800db12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	78ba      	ldrb	r2, [r7, #2]
 800db1a:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800db1e:	e002      	b.n	800db26 <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800db20:	23fc      	movs	r3, #252	@ 0xfc
 800db22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800db26:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d109      	bne.n	800db42 <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	695b      	ldr	r3, [r3, #20]
 800db32:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800db34:	69f9      	ldr	r1, [r7, #28]
 800db36:	6878      	ldr	r0, [r7, #4]
 800db38:	f7fc fe30 	bl	800a79c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800db3c:	4603      	mov	r3, r0
 800db3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800db42:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800db46:	2b00      	cmp	r3, #0
 800db48:	d109      	bne.n	800db5e <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 800db4a:	f107 010f 	add.w	r1, r7, #15
 800db4e:	2301      	movs	r3, #1
 800db50:	2200      	movs	r2, #0
 800db52:	6878      	ldr	r0, [r7, #4]
 800db54:	f7fe fcc2 	bl	800c4dc <VL53L0X_perform_phase_calibration>
 800db58:	4603      	mov	r3, r0
 800db5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800db5e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800db62:	4618      	mov	r0, r3
 800db64:	3728      	adds	r7, #40	@ 0x28
 800db66:	46bd      	mov	sp, r7
 800db68:	bd80      	pop	{r7, pc}

0800db6a <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800db6a:	b580      	push	{r7, lr}
 800db6c:	b086      	sub	sp, #24
 800db6e:	af00      	add	r7, sp, #0
 800db70:	60f8      	str	r0, [r7, #12]
 800db72:	460b      	mov	r3, r1
 800db74:	607a      	str	r2, [r7, #4]
 800db76:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800db78:	2300      	movs	r3, #0
 800db7a:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800db7c:	7afb      	ldrb	r3, [r7, #11]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d002      	beq.n	800db88 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800db82:	2b01      	cmp	r3, #1
 800db84:	d00a      	beq.n	800db9c <VL53L0X_get_vcsel_pulse_period+0x32>
 800db86:	e013      	b.n	800dbb0 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800db88:	f107 0316 	add.w	r3, r7, #22
 800db8c:	461a      	mov	r2, r3
 800db8e:	2150      	movs	r1, #80	@ 0x50
 800db90:	68f8      	ldr	r0, [r7, #12]
 800db92:	f7f7 fc24 	bl	80053de <VL53L0X_RdByte>
 800db96:	4603      	mov	r3, r0
 800db98:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800db9a:	e00b      	b.n	800dbb4 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800db9c:	f107 0316 	add.w	r3, r7, #22
 800dba0:	461a      	mov	r2, r3
 800dba2:	2170      	movs	r1, #112	@ 0x70
 800dba4:	68f8      	ldr	r0, [r7, #12]
 800dba6:	f7f7 fc1a 	bl	80053de <VL53L0X_RdByte>
 800dbaa:	4603      	mov	r3, r0
 800dbac:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800dbae:	e001      	b.n	800dbb4 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800dbb0:	23fc      	movs	r3, #252	@ 0xfc
 800dbb2:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800dbb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d107      	bne.n	800dbcc <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800dbbc:	7dbb      	ldrb	r3, [r7, #22]
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	f7fe fd5e 	bl	800c680 <VL53L0X_decode_vcsel_period>
 800dbc4:	4603      	mov	r3, r0
 800dbc6:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	701a      	strb	r2, [r3, #0]

	return Status;
 800dbcc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	3718      	adds	r7, #24
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	bd80      	pop	{r7, pc}

0800dbd8 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b092      	sub	sp, #72	@ 0x48
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
 800dbe0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800dbe8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800dbec:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800dbee:	f240 7376 	movw	r3, #1910	@ 0x776
 800dbf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800dbf4:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800dbf8:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800dbfa:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800dbfe:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800dc00:	f240 234e 	movw	r3, #590	@ 0x24e
 800dc04:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800dc06:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800dc0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800dc0c:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800dc10:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800dc12:	f240 2326 	movw	r3, #550	@ 0x226
 800dc16:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800dc18:	2300      	movs	r3, #0
 800dc1a:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800dc1c:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800dc20:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800dc22:	2300      	movs	r3, #0
 800dc24:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800dc26:	683a      	ldr	r2, [r7, #0]
 800dc28:	6a3b      	ldr	r3, [r7, #32]
 800dc2a:	429a      	cmp	r2, r3
 800dc2c:	d205      	bcs.n	800dc3a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800dc2e:	23fc      	movs	r3, #252	@ 0xfc
 800dc30:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 800dc34:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dc38:	e0aa      	b.n	800dd90 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800dc3a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dc3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc3e:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800dc40:	683a      	ldr	r2, [r7, #0]
 800dc42:	1ad3      	subs	r3, r2, r3
 800dc44:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800dc46:	f107 0314 	add.w	r3, r7, #20
 800dc4a:	4619      	mov	r1, r3
 800dc4c:	6878      	ldr	r0, [r7, #4]
 800dc4e:	f7fc feed 	bl	800aa2c <VL53L0X_GetSequenceStepEnables>
 800dc52:	4603      	mov	r3, r0
 800dc54:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800dc58:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d15b      	bne.n	800dd18 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800dc60:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d105      	bne.n	800dc72 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800dc66:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	d102      	bne.n	800dc72 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800dc6c:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d052      	beq.n	800dd18 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800dc72:	f107 0310 	add.w	r3, r7, #16
 800dc76:	461a      	mov	r2, r3
 800dc78:	2102      	movs	r1, #2
 800dc7a:	6878      	ldr	r0, [r7, #4]
 800dc7c:	f7ff fb1c 	bl	800d2b8 <get_sequence_step_timeout>
 800dc80:	4603      	mov	r3, r0
 800dc82:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800dc86:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d002      	beq.n	800dc94 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800dc8e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dc92:	e07d      	b.n	800dd90 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800dc94:	7d3b      	ldrb	r3, [r7, #20]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d00f      	beq.n	800dcba <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800dc9a:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800dc9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dc9e:	4413      	add	r3, r2
 800dca0:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800dca2:	69fa      	ldr	r2, [r7, #28]
 800dca4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dca6:	429a      	cmp	r2, r3
 800dca8:	d204      	bcs.n	800dcb4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800dcaa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dcac:	69fb      	ldr	r3, [r7, #28]
 800dcae:	1ad3      	subs	r3, r2, r3
 800dcb0:	643b      	str	r3, [r7, #64]	@ 0x40
 800dcb2:	e002      	b.n	800dcba <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800dcb4:	23fc      	movs	r3, #252	@ 0xfc
 800dcb6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800dcba:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d002      	beq.n	800dcc8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800dcc2:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dcc6:	e063      	b.n	800dd90 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800dcc8:	7dbb      	ldrb	r3, [r7, #22]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d011      	beq.n	800dcf2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800dcce:	693a      	ldr	r2, [r7, #16]
 800dcd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcd2:	4413      	add	r3, r2
 800dcd4:	005b      	lsls	r3, r3, #1
 800dcd6:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800dcd8:	69fa      	ldr	r2, [r7, #28]
 800dcda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcdc:	429a      	cmp	r2, r3
 800dcde:	d204      	bcs.n	800dcea <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800dce0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dce2:	69fb      	ldr	r3, [r7, #28]
 800dce4:	1ad3      	subs	r3, r2, r3
 800dce6:	643b      	str	r3, [r7, #64]	@ 0x40
 800dce8:	e016      	b.n	800dd18 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800dcea:	23fc      	movs	r3, #252	@ 0xfc
 800dcec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800dcf0:	e012      	b.n	800dd18 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800dcf2:	7d7b      	ldrb	r3, [r7, #21]
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d00f      	beq.n	800dd18 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800dcf8:	693b      	ldr	r3, [r7, #16]
 800dcfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dcfc:	4413      	add	r3, r2
 800dcfe:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800dd00:	69fa      	ldr	r2, [r7, #28]
 800dd02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd04:	429a      	cmp	r2, r3
 800dd06:	d204      	bcs.n	800dd12 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800dd08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dd0a:	69fb      	ldr	r3, [r7, #28]
 800dd0c:	1ad3      	subs	r3, r2, r3
 800dd0e:	643b      	str	r3, [r7, #64]	@ 0x40
 800dd10:	e002      	b.n	800dd18 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800dd12:	23fc      	movs	r3, #252	@ 0xfc
 800dd14:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800dd18:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d002      	beq.n	800dd26 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800dd20:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dd24:	e034      	b.n	800dd90 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800dd26:	7dfb      	ldrb	r3, [r7, #23]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d019      	beq.n	800dd60 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800dd2c:	f107 030c 	add.w	r3, r7, #12
 800dd30:	461a      	mov	r2, r3
 800dd32:	2103      	movs	r1, #3
 800dd34:	6878      	ldr	r0, [r7, #4]
 800dd36:	f7ff fabf 	bl	800d2b8 <get_sequence_step_timeout>
 800dd3a:	4603      	mov	r3, r0
 800dd3c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dd44:	4413      	add	r3, r2
 800dd46:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800dd48:	69fa      	ldr	r2, [r7, #28]
 800dd4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd4c:	429a      	cmp	r2, r3
 800dd4e:	d204      	bcs.n	800dd5a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800dd50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dd52:	69fb      	ldr	r3, [r7, #28]
 800dd54:	1ad3      	subs	r3, r2, r3
 800dd56:	643b      	str	r3, [r7, #64]	@ 0x40
 800dd58:	e002      	b.n	800dd60 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800dd5a:	23fc      	movs	r3, #252	@ 0xfc
 800dd5c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800dd60:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d111      	bne.n	800dd8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800dd68:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d00e      	beq.n	800dd8c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800dd6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dd70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd72:	1ad3      	subs	r3, r2, r3
 800dd74:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800dd76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dd78:	2104      	movs	r1, #4
 800dd7a:	6878      	ldr	r0, [r7, #4]
 800dd7c:	f7ff fb7c 	bl	800d478 <set_sequence_step_timeout>
 800dd80:	4603      	mov	r3, r0
 800dd82:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	683a      	ldr	r2, [r7, #0]
 800dd8a:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800dd8c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800dd90:	4618      	mov	r0, r3
 800dd92:	3748      	adds	r7, #72	@ 0x48
 800dd94:	46bd      	mov	sp, r7
 800dd96:	bd80      	pop	{r7, pc}

0800dd98 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800dd98:	b580      	push	{r7, lr}
 800dd9a:	b090      	sub	sp, #64	@ 0x40
 800dd9c:	af00      	add	r7, sp, #0
 800dd9e:	6078      	str	r0, [r7, #4]
 800dda0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dda2:	2300      	movs	r3, #0
 800dda4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800dda8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800ddac:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800ddae:	f240 7376 	movw	r3, #1910	@ 0x776
 800ddb2:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800ddb4:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800ddb8:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800ddba:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800ddbe:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800ddc0:	f240 234e 	movw	r3, #590	@ 0x24e
 800ddc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800ddc6:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800ddca:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800ddcc:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800ddd0:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800ddd2:	f240 2326 	movw	r3, #550	@ 0x226
 800ddd6:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800ddd8:	2300      	movs	r3, #0
 800ddda:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800dddc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ddde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dde0:	441a      	add	r2, r3
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800dde6:	f107 0318 	add.w	r3, r7, #24
 800ddea:	4619      	mov	r1, r3
 800ddec:	6878      	ldr	r0, [r7, #4]
 800ddee:	f7fc fe1d 	bl	800aa2c <VL53L0X_GetSequenceStepEnables>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800ddf8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d002      	beq.n	800de06 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800de00:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800de04:	e075      	b.n	800def2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800de06:	7e3b      	ldrb	r3, [r7, #24]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d105      	bne.n	800de18 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800de0c:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d102      	bne.n	800de18 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800de12:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800de14:	2b00      	cmp	r3, #0
 800de16:	d030      	beq.n	800de7a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800de18:	f107 0310 	add.w	r3, r7, #16
 800de1c:	461a      	mov	r2, r3
 800de1e:	2102      	movs	r1, #2
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	f7ff fa49 	bl	800d2b8 <get_sequence_step_timeout>
 800de26:	4603      	mov	r3, r0
 800de28:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800de2c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800de30:	2b00      	cmp	r3, #0
 800de32:	d122      	bne.n	800de7a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800de34:	7e3b      	ldrb	r3, [r7, #24]
 800de36:	2b00      	cmp	r3, #0
 800de38:	d007      	beq.n	800de4a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800de3e:	6939      	ldr	r1, [r7, #16]
 800de40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de42:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800de44:	441a      	add	r2, r3
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800de4a:	7ebb      	ldrb	r3, [r7, #26]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d009      	beq.n	800de64 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800de54:	6939      	ldr	r1, [r7, #16]
 800de56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de58:	440b      	add	r3, r1
 800de5a:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800de5c:	441a      	add	r2, r3
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	601a      	str	r2, [r3, #0]
 800de62:	e00a      	b.n	800de7a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800de64:	7e7b      	ldrb	r3, [r7, #25]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d007      	beq.n	800de7a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800de6e:	6939      	ldr	r1, [r7, #16]
 800de70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de72:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800de74:	441a      	add	r2, r3
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800de7a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d114      	bne.n	800deac <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800de82:	7efb      	ldrb	r3, [r7, #27]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d011      	beq.n	800deac <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800de88:	f107 030c 	add.w	r3, r7, #12
 800de8c:	461a      	mov	r2, r3
 800de8e:	2103      	movs	r1, #3
 800de90:	6878      	ldr	r0, [r7, #4]
 800de92:	f7ff fa11 	bl	800d2b8 <get_sequence_step_timeout>
 800de96:	4603      	mov	r3, r0
 800de98:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800de9c:	683b      	ldr	r3, [r7, #0]
 800de9e:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800dea0:	68f9      	ldr	r1, [r7, #12]
 800dea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dea4:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800dea6:	441a      	add	r2, r3
 800dea8:	683b      	ldr	r3, [r7, #0]
 800deaa:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800deac:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d114      	bne.n	800dede <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800deb4:	7f3b      	ldrb	r3, [r7, #28]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d011      	beq.n	800dede <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800deba:	f107 0314 	add.w	r3, r7, #20
 800debe:	461a      	mov	r2, r3
 800dec0:	2104      	movs	r1, #4
 800dec2:	6878      	ldr	r0, [r7, #4]
 800dec4:	f7ff f9f8 	bl	800d2b8 <get_sequence_step_timeout>
 800dec8:	4603      	mov	r3, r0
 800deca:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800dece:	683b      	ldr	r3, [r7, #0]
 800ded0:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800ded2:	6979      	ldr	r1, [r7, #20]
 800ded4:	6a3b      	ldr	r3, [r7, #32]
 800ded6:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800ded8:	441a      	add	r2, r3
 800deda:	683b      	ldr	r3, [r7, #0]
 800dedc:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800dede:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d103      	bne.n	800deee <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800dee6:	683b      	ldr	r3, [r7, #0]
 800dee8:	681a      	ldr	r2, [r3, #0]
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800deee:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800def2:	4618      	mov	r0, r3
 800def4:	3740      	adds	r7, #64	@ 0x40
 800def6:	46bd      	mov	sp, r7
 800def8:	bd80      	pop	{r7, pc}
	...

0800defc <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800defc:	b580      	push	{r7, lr}
 800defe:	b088      	sub	sp, #32
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
 800df04:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800df06:	2300      	movs	r3, #0
 800df08:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800df0a:	2300      	movs	r3, #0
 800df0c:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800df0e:	e0c6      	b.n	800e09e <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800df10:	697b      	ldr	r3, [r7, #20]
 800df12:	683a      	ldr	r2, [r7, #0]
 800df14:	4413      	add	r3, r2
 800df16:	781b      	ldrb	r3, [r3, #0]
 800df18:	74fb      	strb	r3, [r7, #19]
		Index++;
 800df1a:	697b      	ldr	r3, [r7, #20]
 800df1c:	3301      	adds	r3, #1
 800df1e:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800df20:	7cfb      	ldrb	r3, [r7, #19]
 800df22:	2bff      	cmp	r3, #255	@ 0xff
 800df24:	f040 808d 	bne.w	800e042 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800df28:	697b      	ldr	r3, [r7, #20]
 800df2a:	683a      	ldr	r2, [r7, #0]
 800df2c:	4413      	add	r3, r2
 800df2e:	781b      	ldrb	r3, [r3, #0]
 800df30:	747b      	strb	r3, [r7, #17]
			Index++;
 800df32:	697b      	ldr	r3, [r7, #20]
 800df34:	3301      	adds	r3, #1
 800df36:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800df38:	7c7b      	ldrb	r3, [r7, #17]
 800df3a:	2b03      	cmp	r3, #3
 800df3c:	d87e      	bhi.n	800e03c <VL53L0X_load_tuning_settings+0x140>
 800df3e:	a201      	add	r2, pc, #4	@ (adr r2, 800df44 <VL53L0X_load_tuning_settings+0x48>)
 800df40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df44:	0800df55 	.word	0x0800df55
 800df48:	0800df8f 	.word	0x0800df8f
 800df4c:	0800dfc9 	.word	0x0800dfc9
 800df50:	0800e003 	.word	0x0800e003
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800df54:	697b      	ldr	r3, [r7, #20]
 800df56:	683a      	ldr	r2, [r7, #0]
 800df58:	4413      	add	r3, r2
 800df5a:	781b      	ldrb	r3, [r3, #0]
 800df5c:	743b      	strb	r3, [r7, #16]
				Index++;
 800df5e:	697b      	ldr	r3, [r7, #20]
 800df60:	3301      	adds	r3, #1
 800df62:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800df64:	697b      	ldr	r3, [r7, #20]
 800df66:	683a      	ldr	r2, [r7, #0]
 800df68:	4413      	add	r3, r2
 800df6a:	781b      	ldrb	r3, [r3, #0]
 800df6c:	73fb      	strb	r3, [r7, #15]
				Index++;
 800df6e:	697b      	ldr	r3, [r7, #20]
 800df70:	3301      	adds	r3, #1
 800df72:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800df74:	7c3b      	ldrb	r3, [r7, #16]
 800df76:	b29b      	uxth	r3, r3
 800df78:	021b      	lsls	r3, r3, #8
 800df7a:	b29a      	uxth	r2, r3
 800df7c:	7bfb      	ldrb	r3, [r7, #15]
 800df7e:	b29b      	uxth	r3, r3
 800df80:	4413      	add	r3, r2
 800df82:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800df84:	687b      	ldr	r3, [r7, #4]
 800df86:	89ba      	ldrh	r2, [r7, #12]
 800df88:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 800df8c:	e087      	b.n	800e09e <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800df8e:	697b      	ldr	r3, [r7, #20]
 800df90:	683a      	ldr	r2, [r7, #0]
 800df92:	4413      	add	r3, r2
 800df94:	781b      	ldrb	r3, [r3, #0]
 800df96:	743b      	strb	r3, [r7, #16]
				Index++;
 800df98:	697b      	ldr	r3, [r7, #20]
 800df9a:	3301      	adds	r3, #1
 800df9c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800df9e:	697b      	ldr	r3, [r7, #20]
 800dfa0:	683a      	ldr	r2, [r7, #0]
 800dfa2:	4413      	add	r3, r2
 800dfa4:	781b      	ldrb	r3, [r3, #0]
 800dfa6:	73fb      	strb	r3, [r7, #15]
				Index++;
 800dfa8:	697b      	ldr	r3, [r7, #20]
 800dfaa:	3301      	adds	r3, #1
 800dfac:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800dfae:	7c3b      	ldrb	r3, [r7, #16]
 800dfb0:	b29b      	uxth	r3, r3
 800dfb2:	021b      	lsls	r3, r3, #8
 800dfb4:	b29a      	uxth	r2, r3
 800dfb6:	7bfb      	ldrb	r3, [r7, #15]
 800dfb8:	b29b      	uxth	r3, r3
 800dfba:	4413      	add	r3, r2
 800dfbc:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	89ba      	ldrh	r2, [r7, #12]
 800dfc2:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 800dfc6:	e06a      	b.n	800e09e <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800dfc8:	697b      	ldr	r3, [r7, #20]
 800dfca:	683a      	ldr	r2, [r7, #0]
 800dfcc:	4413      	add	r3, r2
 800dfce:	781b      	ldrb	r3, [r3, #0]
 800dfd0:	743b      	strb	r3, [r7, #16]
				Index++;
 800dfd2:	697b      	ldr	r3, [r7, #20]
 800dfd4:	3301      	adds	r3, #1
 800dfd6:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800dfd8:	697b      	ldr	r3, [r7, #20]
 800dfda:	683a      	ldr	r2, [r7, #0]
 800dfdc:	4413      	add	r3, r2
 800dfde:	781b      	ldrb	r3, [r3, #0]
 800dfe0:	73fb      	strb	r3, [r7, #15]
				Index++;
 800dfe2:	697b      	ldr	r3, [r7, #20]
 800dfe4:	3301      	adds	r3, #1
 800dfe6:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800dfe8:	7c3b      	ldrb	r3, [r7, #16]
 800dfea:	b29b      	uxth	r3, r3
 800dfec:	021b      	lsls	r3, r3, #8
 800dfee:	b29a      	uxth	r2, r3
 800dff0:	7bfb      	ldrb	r3, [r7, #15]
 800dff2:	b29b      	uxth	r3, r3
 800dff4:	4413      	add	r3, r2
 800dff6:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	89ba      	ldrh	r2, [r7, #12]
 800dffc:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 800e000:	e04d      	b.n	800e09e <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800e002:	697b      	ldr	r3, [r7, #20]
 800e004:	683a      	ldr	r2, [r7, #0]
 800e006:	4413      	add	r3, r2
 800e008:	781b      	ldrb	r3, [r3, #0]
 800e00a:	743b      	strb	r3, [r7, #16]
				Index++;
 800e00c:	697b      	ldr	r3, [r7, #20]
 800e00e:	3301      	adds	r3, #1
 800e010:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800e012:	697b      	ldr	r3, [r7, #20]
 800e014:	683a      	ldr	r2, [r7, #0]
 800e016:	4413      	add	r3, r2
 800e018:	781b      	ldrb	r3, [r3, #0]
 800e01a:	73fb      	strb	r3, [r7, #15]
				Index++;
 800e01c:	697b      	ldr	r3, [r7, #20]
 800e01e:	3301      	adds	r3, #1
 800e020:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800e022:	7c3b      	ldrb	r3, [r7, #16]
 800e024:	b29b      	uxth	r3, r3
 800e026:	021b      	lsls	r3, r3, #8
 800e028:	b29a      	uxth	r2, r3
 800e02a:	7bfb      	ldrb	r3, [r7, #15]
 800e02c:	b29b      	uxth	r3, r3
 800e02e:	4413      	add	r3, r2
 800e030:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	89ba      	ldrh	r2, [r7, #12]
 800e036:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 800e03a:	e030      	b.n	800e09e <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e03c:	23fc      	movs	r3, #252	@ 0xfc
 800e03e:	77fb      	strb	r3, [r7, #31]
 800e040:	e02d      	b.n	800e09e <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800e042:	7cfb      	ldrb	r3, [r7, #19]
 800e044:	2b04      	cmp	r3, #4
 800e046:	d828      	bhi.n	800e09a <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800e048:	697b      	ldr	r3, [r7, #20]
 800e04a:	683a      	ldr	r2, [r7, #0]
 800e04c:	4413      	add	r3, r2
 800e04e:	781b      	ldrb	r3, [r3, #0]
 800e050:	74bb      	strb	r3, [r7, #18]
			Index++;
 800e052:	697b      	ldr	r3, [r7, #20]
 800e054:	3301      	adds	r3, #1
 800e056:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800e058:	2300      	movs	r3, #0
 800e05a:	61bb      	str	r3, [r7, #24]
 800e05c:	e00f      	b.n	800e07e <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800e05e:	697b      	ldr	r3, [r7, #20]
 800e060:	683a      	ldr	r2, [r7, #0]
 800e062:	4413      	add	r3, r2
 800e064:	7819      	ldrb	r1, [r3, #0]
 800e066:	f107 0208 	add.w	r2, r7, #8
 800e06a:	69bb      	ldr	r3, [r7, #24]
 800e06c:	4413      	add	r3, r2
 800e06e:	460a      	mov	r2, r1
 800e070:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800e072:	697b      	ldr	r3, [r7, #20]
 800e074:	3301      	adds	r3, #1
 800e076:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800e078:	69bb      	ldr	r3, [r7, #24]
 800e07a:	3301      	adds	r3, #1
 800e07c:	61bb      	str	r3, [r7, #24]
 800e07e:	7cfb      	ldrb	r3, [r7, #19]
 800e080:	69ba      	ldr	r2, [r7, #24]
 800e082:	429a      	cmp	r2, r3
 800e084:	dbeb      	blt.n	800e05e <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800e086:	7cfb      	ldrb	r3, [r7, #19]
 800e088:	f107 0208 	add.w	r2, r7, #8
 800e08c:	7cb9      	ldrb	r1, [r7, #18]
 800e08e:	6878      	ldr	r0, [r7, #4]
 800e090:	f7f7 f924 	bl	80052dc <VL53L0X_WriteMulti>
 800e094:	4603      	mov	r3, r0
 800e096:	77fb      	strb	r3, [r7, #31]
 800e098:	e001      	b.n	800e09e <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800e09a:	23fc      	movs	r3, #252	@ 0xfc
 800e09c:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800e09e:	697b      	ldr	r3, [r7, #20]
 800e0a0:	683a      	ldr	r2, [r7, #0]
 800e0a2:	4413      	add	r3, r2
 800e0a4:	781b      	ldrb	r3, [r3, #0]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d004      	beq.n	800e0b4 <VL53L0X_load_tuning_settings+0x1b8>
 800e0aa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	f43f af2e 	beq.w	800df10 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800e0b4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e0b8:	4618      	mov	r0, r3
 800e0ba:	3720      	adds	r7, #32
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	bd80      	pop	{r7, pc}

0800e0c0 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b088      	sub	sp, #32
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	60f8      	str	r0, [r7, #12]
 800e0c8:	60b9      	str	r1, [r7, #8]
 800e0ca:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	2200      	movs	r2, #0
 800e0d4:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800e0d6:	f107 0313 	add.w	r3, r7, #19
 800e0da:	4619      	mov	r1, r3
 800e0dc:	68f8      	ldr	r0, [r7, #12]
 800e0de:	f7fc fd31 	bl	800ab44 <VL53L0X_GetXTalkCompensationEnable>
 800e0e2:	4603      	mov	r3, r0
 800e0e4:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800e0e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d111      	bne.n	800e112 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800e0ee:	7cfb      	ldrb	r3, [r7, #19]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d00e      	beq.n	800e112 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800e0f4:	68fb      	ldr	r3, [r7, #12]
 800e0f6:	6a1b      	ldr	r3, [r3, #32]
 800e0f8:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800e0fa:	68bb      	ldr	r3, [r7, #8]
 800e0fc:	8a9b      	ldrh	r3, [r3, #20]
 800e0fe:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800e100:	69bb      	ldr	r3, [r7, #24]
 800e102:	fb02 f303 	mul.w	r3, r2, r3
 800e106:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800e108:	697b      	ldr	r3, [r7, #20]
 800e10a:	3380      	adds	r3, #128	@ 0x80
 800e10c:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800e112:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e116:	4618      	mov	r0, r3
 800e118:	3720      	adds	r7, #32
 800e11a:	46bd      	mov	sp, r7
 800e11c:	bd80      	pop	{r7, pc}

0800e11e <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800e11e:	b580      	push	{r7, lr}
 800e120:	b086      	sub	sp, #24
 800e122:	af00      	add	r7, sp, #0
 800e124:	60f8      	str	r0, [r7, #12]
 800e126:	60b9      	str	r1, [r7, #8]
 800e128:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e12a:	2300      	movs	r3, #0
 800e12c:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800e12e:	68bb      	ldr	r3, [r7, #8]
 800e130:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800e136:	f107 0310 	add.w	r3, r7, #16
 800e13a:	461a      	mov	r2, r3
 800e13c:	68b9      	ldr	r1, [r7, #8]
 800e13e:	68f8      	ldr	r0, [r7, #12]
 800e140:	f7ff ffbe 	bl	800e0c0 <VL53L0X_get_total_xtalk_rate>
 800e144:	4603      	mov	r3, r0
 800e146:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800e148:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d105      	bne.n	800e15c <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681a      	ldr	r2, [r3, #0]
 800e154:	693b      	ldr	r3, [r7, #16]
 800e156:	441a      	add	r2, r3
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	601a      	str	r2, [r3, #0]

	return Status;
 800e15c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e160:	4618      	mov	r0, r3
 800e162:	3718      	adds	r7, #24
 800e164:	46bd      	mov	sp, r7
 800e166:	bd80      	pop	{r7, pc}

0800e168 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b09a      	sub	sp, #104	@ 0x68
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	60f8      	str	r0, [r7, #12]
 800e170:	60b9      	str	r1, [r7, #8]
 800e172:	607a      	str	r2, [r7, #4]
 800e174:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800e176:	2312      	movs	r3, #18
 800e178:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800e17a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800e17e:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800e180:	2342      	movs	r3, #66	@ 0x42
 800e182:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800e184:	2306      	movs	r3, #6
 800e186:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800e188:	2307      	movs	r3, #7
 800e18a:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e18c:	2300      	movs	r3, #0
 800e18e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 800e198:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 800e1a0:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800e1a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e1a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e1a6:	fb02 f303 	mul.w	r3, r2, r3
 800e1aa:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800e1ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1ae:	3380      	adds	r3, #128	@ 0x80
 800e1b0:	0a1b      	lsrs	r3, r3, #8
 800e1b2:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800e1b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e1b8:	fb02 f303 	mul.w	r3, r2, r3
 800e1bc:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 800e1be:	2300      	movs	r3, #0
 800e1c0:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d01a      	beq.n	800e1fe <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	029b      	lsls	r3, r3, #10
 800e1cc:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800e1d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1d4:	4413      	add	r3, r2
 800e1d6:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800e1d8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1e0:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800e1e2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e1e4:	4613      	mov	r3, r2
 800e1e6:	005b      	lsls	r3, r3, #1
 800e1e8:	4413      	add	r3, r2
 800e1ea:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800e1ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e1ee:	fb03 f303 	mul.w	r3, r3, r3
 800e1f2:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800e1f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e1f6:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e1fa:	0c1b      	lsrs	r3, r3, #16
 800e1fc:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e202:	fb02 f303 	mul.w	r3, r2, r3
 800e206:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800e208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e20a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e20e:	0c1b      	lsrs	r3, r3, #16
 800e210:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800e212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e214:	fb03 f303 	mul.w	r3, r3, r3
 800e218:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800e21a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e21c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e220:	0c1b      	lsrs	r3, r3, #16
 800e222:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800e224:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e226:	085a      	lsrs	r2, r3, #1
 800e228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e22a:	441a      	add	r2, r3
 800e22c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e22e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e232:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800e234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e236:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e238:	fb02 f303 	mul.w	r3, r2, r3
 800e23c:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800e23e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e240:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e244:	d302      	bcc.n	800e24c <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800e246:	4b54      	ldr	r3, [pc, #336]	@ (800e398 <VL53L0X_calc_dmax+0x230>)
 800e248:	663b      	str	r3, [r7, #96]	@ 0x60
 800e24a:	e015      	b.n	800e278 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800e24c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e24e:	085a      	lsrs	r2, r3, #1
 800e250:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e252:	441a      	add	r2, r3
 800e254:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e256:	fbb2 f3f3 	udiv	r3, r2, r3
 800e25a:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800e25c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e25e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e260:	fb02 f303 	mul.w	r3, r2, r3
 800e264:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800e266:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e268:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e26c:	0c1b      	lsrs	r3, r3, #16
 800e26e:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800e270:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e272:	fb03 f303 	mul.w	r3, r3, r3
 800e276:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800e278:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e27a:	039b      	lsls	r3, r3, #14
 800e27c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e280:	4a46      	ldr	r2, [pc, #280]	@ (800e39c <VL53L0X_calc_dmax+0x234>)
 800e282:	fba2 2303 	umull	r2, r3, r2, r3
 800e286:	099b      	lsrs	r3, r3, #6
 800e288:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800e28a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e28c:	fb03 f303 	mul.w	r3, r3, r3
 800e290:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800e292:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e294:	fb03 f303 	mul.w	r3, r3, r3
 800e298:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800e29a:	6a3b      	ldr	r3, [r7, #32]
 800e29c:	3308      	adds	r3, #8
 800e29e:	091b      	lsrs	r3, r3, #4
 800e2a0:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800e2a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e2a4:	6a3b      	ldr	r3, [r7, #32]
 800e2a6:	1ad3      	subs	r3, r2, r3
 800e2a8:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800e2aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e2ac:	4613      	mov	r3, r2
 800e2ae:	005b      	lsls	r3, r3, #1
 800e2b0:	4413      	add	r3, r2
 800e2b2:	011b      	lsls	r3, r3, #4
 800e2b4:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800e2b6:	69fb      	ldr	r3, [r7, #28]
 800e2b8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800e2bc:	0b9b      	lsrs	r3, r3, #14
 800e2be:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800e2c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e2c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e2c4:	4413      	add	r3, r2
 800e2c6:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800e2c8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e2ca:	085b      	lsrs	r3, r3, #1
 800e2cc:	69ba      	ldr	r2, [r7, #24]
 800e2ce:	4413      	add	r3, r2
 800e2d0:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800e2d2:	69ba      	ldr	r2, [r7, #24]
 800e2d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e2d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2da:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800e2dc:	69bb      	ldr	r3, [r7, #24]
 800e2de:	039b      	lsls	r3, r3, #14
 800e2e0:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800e2e2:	69fb      	ldr	r3, [r7, #28]
 800e2e4:	085b      	lsrs	r3, r3, #1
 800e2e6:	69ba      	ldr	r2, [r7, #24]
 800e2e8:	4413      	add	r3, r2
 800e2ea:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800e2ec:	69ba      	ldr	r2, [r7, #24]
 800e2ee:	69fb      	ldr	r3, [r7, #28]
 800e2f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2f4:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800e2f6:	69bb      	ldr	r3, [r7, #24]
 800e2f8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e2fa:	fb02 f303 	mul.w	r3, r2, r3
 800e2fe:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800e300:	69bb      	ldr	r3, [r7, #24]
 800e302:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e306:	4a25      	ldr	r2, [pc, #148]	@ (800e39c <VL53L0X_calc_dmax+0x234>)
 800e308:	fba2 2303 	umull	r2, r3, r2, r3
 800e30c:	099b      	lsrs	r3, r3, #6
 800e30e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800e310:	69bb      	ldr	r3, [r7, #24]
 800e312:	011b      	lsls	r3, r3, #4
 800e314:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800e316:	69bb      	ldr	r3, [r7, #24]
 800e318:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e31c:	4a1f      	ldr	r2, [pc, #124]	@ (800e39c <VL53L0X_calc_dmax+0x234>)
 800e31e:	fba2 2303 	umull	r2, r3, r2, r3
 800e322:	099b      	lsrs	r3, r3, #6
 800e324:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800e326:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e328:	3380      	adds	r3, #128	@ 0x80
 800e32a:	0a1b      	lsrs	r3, r3, #8
 800e32c:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800e32e:	697b      	ldr	r3, [r7, #20]
 800e330:	2b00      	cmp	r3, #0
 800e332:	d008      	beq.n	800e346 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800e334:	697b      	ldr	r3, [r7, #20]
 800e336:	085a      	lsrs	r2, r3, #1
 800e338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e33a:	441a      	add	r2, r3
 800e33c:	697b      	ldr	r3, [r7, #20]
 800e33e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e342:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e344:	e001      	b.n	800e34a <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800e346:	2300      	movs	r3, #0
 800e348:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800e34a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e34c:	f7fe f9be 	bl	800c6cc <VL53L0X_isqrt>
 800e350:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800e352:	69bb      	ldr	r3, [r7, #24]
 800e354:	2b00      	cmp	r3, #0
 800e356:	d008      	beq.n	800e36a <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800e358:	69bb      	ldr	r3, [r7, #24]
 800e35a:	085a      	lsrs	r2, r3, #1
 800e35c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e35e:	441a      	add	r2, r3
 800e360:	69bb      	ldr	r3, [r7, #24]
 800e362:	fbb2 f3f3 	udiv	r3, r2, r3
 800e366:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e368:	e001      	b.n	800e36e <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800e36a:	2300      	movs	r3, #0
 800e36c:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800e36e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800e370:	f7fe f9ac 	bl	800c6cc <VL53L0X_isqrt>
 800e374:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 800e376:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e378:	693a      	ldr	r2, [r7, #16]
 800e37a:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800e37c:	693a      	ldr	r2, [r7, #16]
 800e37e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e380:	429a      	cmp	r2, r3
 800e382:	d902      	bls.n	800e38a <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800e384:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e386:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e388:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800e38a:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 800e38e:	4618      	mov	r0, r3
 800e390:	3768      	adds	r7, #104	@ 0x68
 800e392:	46bd      	mov	sp, r7
 800e394:	bd80      	pop	{r7, pc}
 800e396:	bf00      	nop
 800e398:	fff00000 	.word	0xfff00000
 800e39c:	10624dd3 	.word	0x10624dd3

0800e3a0 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b0b4      	sub	sp, #208	@ 0xd0
 800e3a4:	af04      	add	r7, sp, #16
 800e3a6:	60f8      	str	r0, [r7, #12]
 800e3a8:	60b9      	str	r1, [r7, #8]
 800e3aa:	607a      	str	r2, [r7, #4]
 800e3ac:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800e3ae:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800e3b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800e3b6:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800e3ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800e3be:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 800e3c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800e3c6:	f241 235c 	movw	r3, #4700	@ 0x125c
 800e3ca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800e3ce:	4b9e      	ldr	r3, [pc, #632]	@ (800e648 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800e3d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800e3d4:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800e3d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800e3da:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 800e3de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e3e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e3e6:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800e3e8:	4b98      	ldr	r3, [pc, #608]	@ (800e64c <VL53L0X_calc_sigma_estimate+0x2ac>)
 800e3ea:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800e3ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800e3f0:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800e3f2:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 800e3f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800e3f8:	f240 6377 	movw	r3, #1655	@ 0x677
 800e3fc:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e3fe:	2300      	movs	r3, #0
 800e400:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	6a1b      	ldr	r3, [r3, #32]
 800e408:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800e40a:	68bb      	ldr	r3, [r7, #8]
 800e40c:	691b      	ldr	r3, [r3, #16]
 800e40e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e412:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800e416:	0c1b      	lsrs	r3, r3, #16
 800e418:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 800e41a:	68bb      	ldr	r3, [r7, #8]
 800e41c:	68db      	ldr	r3, [r3, #12]
 800e41e:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800e420:	f107 0310 	add.w	r3, r7, #16
 800e424:	461a      	mov	r2, r3
 800e426:	68b9      	ldr	r1, [r7, #8]
 800e428:	68f8      	ldr	r0, [r7, #12]
 800e42a:	f7ff fe78 	bl	800e11e <VL53L0X_get_total_signal_rate>
 800e42e:	4603      	mov	r3, r0
 800e430:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800e434:	f107 0314 	add.w	r3, r7, #20
 800e438:	461a      	mov	r2, r3
 800e43a:	68b9      	ldr	r1, [r7, #8]
 800e43c:	68f8      	ldr	r0, [r7, #12]
 800e43e:	f7ff fe3f 	bl	800e0c0 <VL53L0X_get_total_xtalk_rate>
 800e442:	4603      	mov	r3, r0
 800e444:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800e448:	693b      	ldr	r3, [r7, #16]
 800e44a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e44e:	fb02 f303 	mul.w	r3, r2, r3
 800e452:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800e454:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e456:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e45a:	0c1b      	lsrs	r3, r3, #16
 800e45c:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800e45e:	697b      	ldr	r3, [r7, #20]
 800e460:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e464:	fb02 f303 	mul.w	r3, r2, r3
 800e468:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800e46c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800e470:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e472:	429a      	cmp	r2, r3
 800e474:	d902      	bls.n	800e47c <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800e476:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e478:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800e47c:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800e480:	2b00      	cmp	r3, #0
 800e482:	d168      	bne.n	800e556 <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800e48a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800e494:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800e498:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800e49c:	461a      	mov	r2, r3
 800e49e:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800e4a2:	68f8      	ldr	r0, [r7, #12]
 800e4a4:	f7fe feb4 	bl	800d210 <VL53L0X_calc_timeout_mclks>
 800e4a8:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e4b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800e4ba:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800e4be:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e4c2:	461a      	mov	r2, r3
 800e4c4:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800e4c8:	68f8      	ldr	r0, [r7, #12]
 800e4ca:	f7fe fea1 	bl	800d210 <VL53L0X_calc_timeout_mclks>
 800e4ce:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800e4d0:	2303      	movs	r3, #3
 800e4d2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 800e4d6:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800e4da:	2b08      	cmp	r3, #8
 800e4dc:	d102      	bne.n	800e4e4 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800e4de:	2302      	movs	r3, #2
 800e4e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800e4e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e4e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4e8:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800e4ea:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800e4ee:	fb02 f303 	mul.w	r3, r2, r3
 800e4f2:	02db      	lsls	r3, r3, #11
 800e4f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800e4f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e4fc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e500:	4a53      	ldr	r2, [pc, #332]	@ (800e650 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e502:	fba2 2303 	umull	r2, r3, r2, r3
 800e506:	099b      	lsrs	r3, r3, #6
 800e508:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800e50c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e510:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800e512:	fb02 f303 	mul.w	r3, r2, r3
 800e516:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800e51a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e51e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e522:	4a4b      	ldr	r2, [pc, #300]	@ (800e650 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e524:	fba2 2303 	umull	r2, r3, r2, r3
 800e528:	099b      	lsrs	r3, r3, #6
 800e52a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800e52e:	693b      	ldr	r3, [r7, #16]
 800e530:	3380      	adds	r3, #128	@ 0x80
 800e532:	0a1b      	lsrs	r3, r3, #8
 800e534:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800e536:	693a      	ldr	r2, [r7, #16]
 800e538:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e53c:	fb02 f303 	mul.w	r3, r2, r3
 800e540:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800e544:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e548:	3380      	adds	r3, #128	@ 0x80
 800e54a:	0a1b      	lsrs	r3, r3, #8
 800e54c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800e550:	693b      	ldr	r3, [r7, #16]
 800e552:	021b      	lsls	r3, r3, #8
 800e554:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800e556:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d002      	beq.n	800e564 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800e55e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800e562:	e15e      	b.n	800e822 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800e564:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e566:	2b00      	cmp	r3, #0
 800e568:	d10c      	bne.n	800e584 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e570:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e578:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 800e57c:	683b      	ldr	r3, [r7, #0]
 800e57e:	2200      	movs	r2, #0
 800e580:	601a      	str	r2, [r3, #0]
 800e582:	e14c      	b.n	800e81e <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800e584:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d102      	bne.n	800e592 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800e58c:	2301      	movs	r3, #1
 800e58e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800e592:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e596:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800e598:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e59a:	041a      	lsls	r2, r3, #16
 800e59c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e59e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e5a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800e5a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e5aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e5ac:	429a      	cmp	r2, r3
 800e5ae:	d902      	bls.n	800e5b6 <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800e5b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e5b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800e5b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800e5ba:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800e5be:	fb02 f303 	mul.w	r3, r2, r3
 800e5c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800e5c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800e5ca:	4613      	mov	r3, r2
 800e5cc:	005b      	lsls	r3, r3, #1
 800e5ce:	4413      	add	r3, r2
 800e5d0:	009b      	lsls	r3, r3, #2
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	f7fe f87a 	bl	800c6cc <VL53L0X_isqrt>
 800e5d8:	4603      	mov	r3, r0
 800e5da:	005b      	lsls	r3, r3, #1
 800e5dc:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800e5de:	68bb      	ldr	r3, [r7, #8]
 800e5e0:	891b      	ldrh	r3, [r3, #8]
 800e5e2:	461a      	mov	r2, r3
 800e5e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e5e6:	fb02 f303 	mul.w	r3, r2, r3
 800e5ea:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800e5ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e5ee:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800e5f0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e5f4:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800e5f6:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800e5f8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800e5fc:	4a14      	ldr	r2, [pc, #80]	@ (800e650 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e5fe:	fba2 2303 	umull	r2, r3, r2, r3
 800e602:	099b      	lsrs	r3, r3, #6
 800e604:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800e606:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e608:	041b      	lsls	r3, r3, #16
 800e60a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e60e:	4a10      	ldr	r2, [pc, #64]	@ (800e650 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800e610:	fba2 2303 	umull	r2, r3, r2, r3
 800e614:	099b      	lsrs	r3, r3, #6
 800e616:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800e618:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e61a:	021b      	lsls	r3, r3, #8
 800e61c:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800e61e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e622:	fbb2 f3f3 	udiv	r3, r2, r3
 800e626:	2b00      	cmp	r3, #0
 800e628:	bfb8      	it	lt
 800e62a:	425b      	neglt	r3, r3
 800e62c:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800e62e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e630:	021b      	lsls	r3, r3, #8
 800e632:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800e634:	68bb      	ldr	r3, [r7, #8]
 800e636:	7e1b      	ldrb	r3, [r3, #24]
 800e638:	2b00      	cmp	r3, #0
 800e63a:	d00b      	beq.n	800e654 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800e63c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800e640:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e644:	e033      	b.n	800e6ae <VL53L0X_calc_sigma_estimate+0x30e>
 800e646:	bf00      	nop
 800e648:	028f87ae 	.word	0x028f87ae
 800e64c:	0006999a 	.word	0x0006999a
 800e650:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800e654:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e656:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e65a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e65e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800e662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e664:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 800e668:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e66c:	fb02 f303 	mul.w	r3, r2, r3
 800e670:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800e674:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800e678:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e67a:	4413      	add	r3, r2
 800e67c:	0c1b      	lsrs	r3, r3, #16
 800e67e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800e682:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e686:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800e68a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800e68e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e692:	085b      	lsrs	r3, r3, #1
 800e694:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800e698:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e69c:	fb03 f303 	mul.w	r3, r3, r3
 800e6a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800e6a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6a8:	0b9b      	lsrs	r3, r3, #14
 800e6aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800e6ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e6b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e6b4:	fb02 f303 	mul.w	r3, r2, r3
 800e6b8:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800e6ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6bc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e6c0:	0c1b      	lsrs	r3, r3, #16
 800e6c2:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800e6c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6c6:	fb03 f303 	mul.w	r3, r3, r3
 800e6ca:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 800e6cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800e6d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800e6d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6d4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800e6d8:	0c1b      	lsrs	r3, r3, #16
 800e6da:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800e6dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6de:	fb03 f303 	mul.w	r3, r3, r3
 800e6e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800e6e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e6e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e6e8:	4413      	add	r3, r2
 800e6ea:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800e6ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800e6ee:	f7fd ffed 	bl	800c6cc <VL53L0X_isqrt>
 800e6f2:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800e6f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6f6:	041b      	lsls	r3, r3, #16
 800e6f8:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800e6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6fc:	3332      	adds	r3, #50	@ 0x32
 800e6fe:	4a4b      	ldr	r2, [pc, #300]	@ (800e82c <VL53L0X_calc_sigma_estimate+0x48c>)
 800e700:	fba2 2303 	umull	r2, r3, r2, r3
 800e704:	095a      	lsrs	r2, r3, #5
 800e706:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e708:	fbb2 f3f3 	udiv	r3, r2, r3
 800e70c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800e710:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e714:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 800e718:	fb02 f303 	mul.w	r3, r2, r3
 800e71c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800e720:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e724:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800e728:	3308      	adds	r3, #8
 800e72a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 800e72e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e732:	4a3f      	ldr	r2, [pc, #252]	@ (800e830 <VL53L0X_calc_sigma_estimate+0x490>)
 800e734:	fba2 2303 	umull	r2, r3, r2, r3
 800e738:	0b5b      	lsrs	r3, r3, #13
 800e73a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800e73e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e742:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e744:	429a      	cmp	r2, r3
 800e746:	d902      	bls.n	800e74e <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800e748:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800e74a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800e74e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800e752:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e756:	4413      	add	r3, r2
 800e758:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800e75c:	4a35      	ldr	r2, [pc, #212]	@ (800e834 <VL53L0X_calc_sigma_estimate+0x494>)
 800e75e:	fba2 2303 	umull	r2, r3, r2, r3
 800e762:	099b      	lsrs	r3, r3, #6
 800e764:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800e766:	6a3b      	ldr	r3, [r7, #32]
 800e768:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800e76a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e76e:	441a      	add	r2, r3
 800e770:	6a3b      	ldr	r3, [r7, #32]
 800e772:	fbb2 f3f3 	udiv	r3, r2, r3
 800e776:	4618      	mov	r0, r3
 800e778:	f7fd ffa8 	bl	800c6cc <VL53L0X_isqrt>
 800e77c:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800e77e:	69fb      	ldr	r3, [r7, #28]
 800e780:	021b      	lsls	r3, r3, #8
 800e782:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800e784:	69fb      	ldr	r3, [r7, #28]
 800e786:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800e78a:	4a2a      	ldr	r2, [pc, #168]	@ (800e834 <VL53L0X_calc_sigma_estimate+0x494>)
 800e78c:	fba2 2303 	umull	r2, r3, r2, r3
 800e790:	099b      	lsrs	r3, r3, #6
 800e792:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800e794:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e798:	fb03 f303 	mul.w	r3, r3, r3
 800e79c:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800e79e:	69fb      	ldr	r3, [r7, #28]
 800e7a0:	fb03 f303 	mul.w	r3, r3, r3
 800e7a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800e7a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e7a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7aa:	4413      	add	r3, r2
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	f7fd ff8d 	bl	800c6cc <VL53L0X_isqrt>
 800e7b2:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800e7b4:	69bb      	ldr	r3, [r7, #24]
 800e7b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e7ba:	fb02 f303 	mul.w	r3, r2, r3
 800e7be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800e7c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d009      	beq.n	800e7dc <VL53L0X_calc_sigma_estimate+0x43c>
 800e7c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d005      	beq.n	800e7dc <VL53L0X_calc_sigma_estimate+0x43c>
 800e7d0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800e7d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e7d8:	429a      	cmp	r2, r3
 800e7da:	d903      	bls.n	800e7e4 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800e7dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e7e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800e7ea:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	681a      	ldr	r2, [r3, #0]
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 800e7f6:	6939      	ldr	r1, [r7, #16]
 800e7f8:	683b      	ldr	r3, [r7, #0]
 800e7fa:	9303      	str	r3, [sp, #12]
 800e7fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e800:	9302      	str	r3, [sp, #8]
 800e802:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800e806:	9301      	str	r3, [sp, #4]
 800e808:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e80a:	9300      	str	r3, [sp, #0]
 800e80c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e810:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e812:	68f8      	ldr	r0, [r7, #12]
 800e814:	f7ff fca8 	bl	800e168 <VL53L0X_calc_dmax>
 800e818:	4603      	mov	r3, r0
 800e81a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800e81e:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 800e822:	4618      	mov	r0, r3
 800e824:	37c0      	adds	r7, #192	@ 0xc0
 800e826:	46bd      	mov	sp, r7
 800e828:	bd80      	pop	{r7, pc}
 800e82a:	bf00      	nop
 800e82c:	51eb851f 	.word	0x51eb851f
 800e830:	d1b71759 	.word	0xd1b71759
 800e834:	10624dd3 	.word	0x10624dd3

0800e838 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800e838:	b580      	push	{r7, lr}
 800e83a:	b090      	sub	sp, #64	@ 0x40
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	60f8      	str	r0, [r7, #12]
 800e840:	607a      	str	r2, [r7, #4]
 800e842:	461a      	mov	r2, r3
 800e844:	460b      	mov	r3, r1
 800e846:	72fb      	strb	r3, [r7, #11]
 800e848:	4613      	mov	r3, r2
 800e84a:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800e84c:	2300      	movs	r3, #0
 800e84e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800e852:	2300      	movs	r3, #0
 800e854:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 800e858:	2300      	movs	r3, #0
 800e85a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800e85e:	2300      	movs	r3, #0
 800e860:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800e864:	2300      	movs	r3, #0
 800e866:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800e86a:	2300      	movs	r3, #0
 800e86c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800e870:	2300      	movs	r3, #0
 800e872:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800e876:	2300      	movs	r3, #0
 800e878:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800e87c:	2300      	movs	r3, #0
 800e87e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 800e882:	2300      	movs	r3, #0
 800e884:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800e886:	2300      	movs	r3, #0
 800e888:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800e88a:	7afb      	ldrb	r3, [r7, #11]
 800e88c:	10db      	asrs	r3, r3, #3
 800e88e:	b2db      	uxtb	r3, r3
 800e890:	f003 030f 	and.w	r3, r3, #15
 800e894:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800e898:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d017      	beq.n	800e8d0 <VL53L0X_get_pal_range_status+0x98>
 800e8a0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e8a4:	2b05      	cmp	r3, #5
 800e8a6:	d013      	beq.n	800e8d0 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800e8a8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e8ac:	2b07      	cmp	r3, #7
 800e8ae:	d00f      	beq.n	800e8d0 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800e8b0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e8b4:	2b0c      	cmp	r3, #12
 800e8b6:	d00b      	beq.n	800e8d0 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800e8b8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e8bc:	2b0d      	cmp	r3, #13
 800e8be:	d007      	beq.n	800e8d0 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800e8c0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e8c4:	2b0e      	cmp	r3, #14
 800e8c6:	d003      	beq.n	800e8d0 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800e8c8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800e8cc:	2b0f      	cmp	r3, #15
 800e8ce:	d103      	bne.n	800e8d8 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800e8d0:	2301      	movs	r3, #1
 800e8d2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800e8d6:	e002      	b.n	800e8de <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800e8d8:	2300      	movs	r3, #0
 800e8da:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800e8de:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d109      	bne.n	800e8fa <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e8e6:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800e8ea:	461a      	mov	r2, r3
 800e8ec:	2100      	movs	r1, #0
 800e8ee:	68f8      	ldr	r0, [r7, #12]
 800e8f0:	f7fc f9fc 	bl	800acec <VL53L0X_GetLimitCheckEnable>
 800e8f4:	4603      	mov	r3, r0
 800e8f6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800e8fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d02e      	beq.n	800e960 <VL53L0X_get_pal_range_status+0x128>
 800e902:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e906:	2b00      	cmp	r3, #0
 800e908:	d12a      	bne.n	800e960 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800e90a:	f107 0310 	add.w	r3, r7, #16
 800e90e:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800e912:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800e914:	68f8      	ldr	r0, [r7, #12]
 800e916:	f7ff fd43 	bl	800e3a0 <VL53L0X_calc_sigma_estimate>
 800e91a:	4603      	mov	r3, r0
 800e91c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800e920:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e924:	2b00      	cmp	r3, #0
 800e926:	d103      	bne.n	800e930 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800e928:	693b      	ldr	r3, [r7, #16]
 800e92a:	b29a      	uxth	r2, r3
 800e92c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e92e:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800e930:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e934:	2b00      	cmp	r3, #0
 800e936:	d113      	bne.n	800e960 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800e938:	f107 0320 	add.w	r3, r7, #32
 800e93c:	461a      	mov	r2, r3
 800e93e:	2100      	movs	r1, #0
 800e940:	68f8      	ldr	r0, [r7, #12]
 800e942:	f7fc fa59 	bl	800adf8 <VL53L0X_GetLimitCheckValue>
 800e946:	4603      	mov	r3, r0
 800e948:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800e94c:	6a3b      	ldr	r3, [r7, #32]
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d006      	beq.n	800e960 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800e952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e954:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800e956:	429a      	cmp	r2, r3
 800e958:	d902      	bls.n	800e960 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800e95a:	2301      	movs	r3, #1
 800e95c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800e960:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e964:	2b00      	cmp	r3, #0
 800e966:	d109      	bne.n	800e97c <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800e968:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800e96c:	461a      	mov	r2, r3
 800e96e:	2102      	movs	r1, #2
 800e970:	68f8      	ldr	r0, [r7, #12]
 800e972:	f7fc f9bb 	bl	800acec <VL53L0X_GetLimitCheckEnable>
 800e976:	4603      	mov	r3, r0
 800e978:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800e97c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800e980:	2b00      	cmp	r3, #0
 800e982:	d044      	beq.n	800ea0e <VL53L0X_get_pal_range_status+0x1d6>
 800e984:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d140      	bne.n	800ea0e <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800e98c:	f107 031c 	add.w	r3, r7, #28
 800e990:	461a      	mov	r2, r3
 800e992:	2102      	movs	r1, #2
 800e994:	68f8      	ldr	r0, [r7, #12]
 800e996:	f7fc fa2f 	bl	800adf8 <VL53L0X_GetLimitCheckValue>
 800e99a:	4603      	mov	r3, r0
 800e99c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800e9a0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d107      	bne.n	800e9b8 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800e9a8:	2201      	movs	r2, #1
 800e9aa:	21ff      	movs	r1, #255	@ 0xff
 800e9ac:	68f8      	ldr	r0, [r7, #12]
 800e9ae:	f7f6 fd03 	bl	80053b8 <VL53L0X_WrByte>
 800e9b2:	4603      	mov	r3, r0
 800e9b4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800e9b8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	d109      	bne.n	800e9d4 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800e9c0:	f107 0316 	add.w	r3, r7, #22
 800e9c4:	461a      	mov	r2, r3
 800e9c6:	21b6      	movs	r1, #182	@ 0xb6
 800e9c8:	68f8      	ldr	r0, [r7, #12]
 800e9ca:	f7f6 fd36 	bl	800543a <VL53L0X_RdWord>
 800e9ce:	4603      	mov	r3, r0
 800e9d0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800e9d4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d107      	bne.n	800e9ec <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800e9dc:	2200      	movs	r2, #0
 800e9de:	21ff      	movs	r1, #255	@ 0xff
 800e9e0:	68f8      	ldr	r0, [r7, #12]
 800e9e2:	f7f6 fce9 	bl	80053b8 <VL53L0X_WrByte>
 800e9e6:	4603      	mov	r3, r0
 800e9e8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800e9ec:	8afb      	ldrh	r3, [r7, #22]
 800e9ee:	025b      	lsls	r3, r3, #9
 800e9f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e9f6:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 800e9fa:	69fb      	ldr	r3, [r7, #28]
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d006      	beq.n	800ea0e <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800ea00:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800ea02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ea04:	429a      	cmp	r2, r3
 800ea06:	d902      	bls.n	800ea0e <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800ea08:	2301      	movs	r3, #1
 800ea0a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800ea0e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d109      	bne.n	800ea2a <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800ea16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800ea1a:	461a      	mov	r2, r3
 800ea1c:	2103      	movs	r1, #3
 800ea1e:	68f8      	ldr	r0, [r7, #12]
 800ea20:	f7fc f964 	bl	800acec <VL53L0X_GetLimitCheckEnable>
 800ea24:	4603      	mov	r3, r0
 800ea26:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800ea2a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d023      	beq.n	800ea7a <VL53L0X_get_pal_range_status+0x242>
 800ea32:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d11f      	bne.n	800ea7a <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800ea3a:	893b      	ldrh	r3, [r7, #8]
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d102      	bne.n	800ea46 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800ea40:	2300      	movs	r3, #0
 800ea42:	637b      	str	r3, [r7, #52]	@ 0x34
 800ea44:	e005      	b.n	800ea52 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	021a      	lsls	r2, r3, #8
 800ea4a:	893b      	ldrh	r3, [r7, #8]
 800ea4c:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea50:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800ea52:	f107 0318 	add.w	r3, r7, #24
 800ea56:	461a      	mov	r2, r3
 800ea58:	2103      	movs	r1, #3
 800ea5a:	68f8      	ldr	r0, [r7, #12]
 800ea5c:	f7fc f9cc 	bl	800adf8 <VL53L0X_GetLimitCheckValue>
 800ea60:	4603      	mov	r3, r0
 800ea62:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800ea66:	69bb      	ldr	r3, [r7, #24]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d006      	beq.n	800ea7a <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800ea6c:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800ea6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ea70:	429a      	cmp	r2, r3
 800ea72:	d202      	bcs.n	800ea7a <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800ea74:	2301      	movs	r3, #1
 800ea76:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ea7a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d14a      	bne.n	800eb18 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800ea82:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800ea86:	2b01      	cmp	r3, #1
 800ea88:	d103      	bne.n	800ea92 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800ea8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ea8c:	22ff      	movs	r2, #255	@ 0xff
 800ea8e:	701a      	strb	r2, [r3, #0]
 800ea90:	e042      	b.n	800eb18 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800ea92:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800ea96:	2b01      	cmp	r3, #1
 800ea98:	d007      	beq.n	800eaaa <VL53L0X_get_pal_range_status+0x272>
 800ea9a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800ea9e:	2b02      	cmp	r3, #2
 800eaa0:	d003      	beq.n	800eaaa <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800eaa2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800eaa6:	2b03      	cmp	r3, #3
 800eaa8:	d103      	bne.n	800eab2 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800eaaa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eaac:	2205      	movs	r2, #5
 800eaae:	701a      	strb	r2, [r3, #0]
 800eab0:	e032      	b.n	800eb18 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800eab2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800eab6:	2b06      	cmp	r3, #6
 800eab8:	d003      	beq.n	800eac2 <VL53L0X_get_pal_range_status+0x28a>
 800eaba:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800eabe:	2b09      	cmp	r3, #9
 800eac0:	d103      	bne.n	800eaca <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800eac2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eac4:	2204      	movs	r2, #4
 800eac6:	701a      	strb	r2, [r3, #0]
 800eac8:	e026      	b.n	800eb18 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800eaca:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800eace:	2b08      	cmp	r3, #8
 800ead0:	d007      	beq.n	800eae2 <VL53L0X_get_pal_range_status+0x2aa>
 800ead2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800ead6:	2b0a      	cmp	r3, #10
 800ead8:	d003      	beq.n	800eae2 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800eada:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800eade:	2b01      	cmp	r3, #1
 800eae0:	d103      	bne.n	800eaea <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800eae2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eae4:	2203      	movs	r2, #3
 800eae6:	701a      	strb	r2, [r3, #0]
 800eae8:	e016      	b.n	800eb18 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800eaea:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800eaee:	2b04      	cmp	r3, #4
 800eaf0:	d003      	beq.n	800eafa <VL53L0X_get_pal_range_status+0x2c2>
 800eaf2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800eaf6:	2b01      	cmp	r3, #1
 800eaf8:	d103      	bne.n	800eb02 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800eafa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eafc:	2202      	movs	r2, #2
 800eafe:	701a      	strb	r2, [r3, #0]
 800eb00:	e00a      	b.n	800eb18 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800eb02:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800eb06:	2b01      	cmp	r3, #1
 800eb08:	d103      	bne.n	800eb12 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800eb0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eb0c:	2201      	movs	r2, #1
 800eb0e:	701a      	strb	r2, [r3, #0]
 800eb10:	e002      	b.n	800eb18 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800eb12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eb14:	2200      	movs	r2, #0
 800eb16:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800eb18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eb1a:	781b      	ldrb	r3, [r3, #0]
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	d102      	bne.n	800eb26 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800eb20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eb22:	2200      	movs	r2, #0
 800eb24:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800eb26:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800eb2a:	461a      	mov	r2, r3
 800eb2c:	2101      	movs	r1, #1
 800eb2e:	68f8      	ldr	r0, [r7, #12]
 800eb30:	f7fc f8dc 	bl	800acec <VL53L0X_GetLimitCheckEnable>
 800eb34:	4603      	mov	r3, r0
 800eb36:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800eb3a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d14f      	bne.n	800ebe2 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800eb42:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d003      	beq.n	800eb52 <VL53L0X_get_pal_range_status+0x31a>
 800eb4a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800eb4e:	2b01      	cmp	r3, #1
 800eb50:	d103      	bne.n	800eb5a <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800eb52:	2301      	movs	r3, #1
 800eb54:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800eb58:	e002      	b.n	800eb60 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800eb66:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800eb6a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800eb6e:	2b04      	cmp	r3, #4
 800eb70:	d003      	beq.n	800eb7a <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800eb72:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	d103      	bne.n	800eb82 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800eb7a:	2301      	movs	r3, #1
 800eb7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800eb80:	e002      	b.n	800eb88 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800eb82:	2300      	movs	r3, #0
 800eb84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800eb8e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800eb92:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d003      	beq.n	800eba2 <VL53L0X_get_pal_range_status+0x36a>
 800eb9a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800eb9e:	2b01      	cmp	r3, #1
 800eba0:	d103      	bne.n	800ebaa <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800eba2:	2301      	movs	r3, #1
 800eba4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800eba8:	e002      	b.n	800ebb0 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800ebaa:	2300      	movs	r3, #0
 800ebac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800ebb6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800ebba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d003      	beq.n	800ebca <VL53L0X_get_pal_range_status+0x392>
 800ebc2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800ebc6:	2b01      	cmp	r3, #1
 800ebc8:	d103      	bne.n	800ebd2 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800ebca:	2301      	movs	r3, #1
 800ebcc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800ebd0:	e002      	b.n	800ebd8 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800ebd2:	2300      	movs	r3, #0
 800ebd4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800ebde:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ebe2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 800ebe6:	4618      	mov	r0, r3
 800ebe8:	3740      	adds	r7, #64	@ 0x40
 800ebea:	46bd      	mov	sp, r7
 800ebec:	bd80      	pop	{r7, pc}

0800ebee <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800ebee:	b580      	push	{r7, lr}
 800ebf0:	b086      	sub	sp, #24
 800ebf2:	af00      	add	r7, sp, #0
 800ebf4:	60f8      	str	r0, [r7, #12]
 800ebf6:	60b9      	str	r1, [r7, #8]
 800ebf8:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ebfa:	2300      	movs	r3, #0
 800ebfc:	75fb      	strb	r3, [r7, #23]
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 800ebfe:	2102      	movs	r1, #2
 800ec00:	68f8      	ldr	r0, [r7, #12]
 800ec02:	f7fd fdda 	bl	800c7ba <VL53L0X_get_info_from_device>
 800ec06:	4603      	mov	r3, r0
 800ec08:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE) {
 800ec0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d11c      	bne.n	800ec4c <VL53L0X_check_part_used+0x5e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 800ec18:	75bb      	strb	r3, [r7, #22]

	if (ModuleIdInt == 0) {
 800ec1a:	7dbb      	ldrb	r3, [r7, #22]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d107      	bne.n	800ec30 <VL53L0X_check_part_used+0x42>
		*Revision = 0;
 800ec20:	68bb      	ldr	r3, [r7, #8]
 800ec22:	2200      	movs	r2, #0
 800ec24:	701a      	strb	r2, [r3, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	3340      	adds	r3, #64	@ 0x40
 800ec2a:	2200      	movs	r2, #0
 800ec2c:	701a      	strb	r2, [r3, #0]
 800ec2e:	e00d      	b.n	800ec4c <VL53L0X_check_part_used+0x5e>
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	f893 20f2 	ldrb.w	r2, [r3, #242]	@ 0xf2
 800ec36:	68bb      	ldr	r3, [r7, #8]
 800ec38:	701a      	strb	r2, [r3, #0]
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	33f3      	adds	r3, #243	@ 0xf3
 800ec3e:	613b      	str	r3, [r7, #16]
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	3340      	adds	r3, #64	@ 0x40
 800ec44:	6939      	ldr	r1, [r7, #16]
 800ec46:	4618      	mov	r0, r3
 800ec48:	f001 f90f 	bl	800fe6a <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ec4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ec50:	4618      	mov	r0, r3
 800ec52:	3718      	adds	r7, #24
 800ec54:	46bd      	mov	sp, r7
 800ec56:	bd80      	pop	{r7, pc}

0800ec58 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800ec58:	b5b0      	push	{r4, r5, r7, lr}
 800ec5a:	b084      	sub	sp, #16
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]
 800ec60:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ec62:	2300      	movs	r3, #0
 800ec64:	73fb      	strb	r3, [r7, #15]
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 800ec66:	f107 030d 	add.w	r3, r7, #13
 800ec6a:	683a      	ldr	r2, [r7, #0]
 800ec6c:	4619      	mov	r1, r3
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f7ff ffbd 	bl	800ebee <VL53L0X_check_part_used>
 800ec74:	4603      	mov	r3, r0
 800ec76:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE) {
 800ec78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d13b      	bne.n	800ecf8 <VL53L0X_get_device_info+0xa0>
		if (Revision == 0) {
 800ec80:	7b7b      	ldrb	r3, [r7, #13]
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d108      	bne.n	800ec98 <VL53L0X_get_device_info+0x40>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800ec86:	683b      	ldr	r3, [r7, #0]
 800ec88:	4a30      	ldr	r2, [pc, #192]	@ (800ed4c <VL53L0X_get_device_info+0xf4>)
 800ec8a:	461c      	mov	r4, r3
 800ec8c:	4613      	mov	r3, r2
 800ec8e:	cb07      	ldmia	r3!, {r0, r1, r2}
 800ec90:	6020      	str	r0, [r4, #0]
 800ec92:	6061      	str	r1, [r4, #4]
 800ec94:	60a2      	str	r2, [r4, #8]
 800ec96:	e027      	b.n	800ece8 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 800ec98:	7b7b      	ldrb	r3, [r7, #13]
 800ec9a:	2b22      	cmp	r3, #34	@ 0x22
 800ec9c:	d80b      	bhi.n	800ecb6 <VL53L0X_get_device_info+0x5e>
 800ec9e:	7b7b      	ldrb	r3, [r7, #13]
 800eca0:	2b20      	cmp	r3, #32
 800eca2:	d008      	beq.n	800ecb6 <VL53L0X_get_device_info+0x5e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800eca4:	683b      	ldr	r3, [r7, #0]
 800eca6:	4a2a      	ldr	r2, [pc, #168]	@ (800ed50 <VL53L0X_get_device_info+0xf8>)
 800eca8:	461c      	mov	r4, r3
 800ecaa:	4613      	mov	r3, r2
 800ecac:	cb07      	ldmia	r3!, {r0, r1, r2}
 800ecae:	6020      	str	r0, [r4, #0]
 800ecb0:	6061      	str	r1, [r4, #4]
 800ecb2:	60a2      	str	r2, [r4, #8]
 800ecb4:	e018      	b.n	800ece8 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 800ecb6:	7b7b      	ldrb	r3, [r7, #13]
 800ecb8:	2b26      	cmp	r3, #38	@ 0x26
 800ecba:	d808      	bhi.n	800ecce <VL53L0X_get_device_info+0x76>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800ecbc:	683b      	ldr	r3, [r7, #0]
 800ecbe:	4a25      	ldr	r2, [pc, #148]	@ (800ed54 <VL53L0X_get_device_info+0xfc>)
 800ecc0:	461c      	mov	r4, r3
 800ecc2:	4613      	mov	r3, r2
 800ecc4:	cb07      	ldmia	r3!, {r0, r1, r2}
 800ecc6:	6020      	str	r0, [r4, #0]
 800ecc8:	6061      	str	r1, [r4, #4]
 800ecca:	60a2      	str	r2, [r4, #8]
 800eccc:	e00c      	b.n	800ece8 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800ecce:	683b      	ldr	r3, [r7, #0]
 800ecd0:	4a21      	ldr	r2, [pc, #132]	@ (800ed58 <VL53L0X_get_device_info+0x100>)
 800ecd2:	461d      	mov	r5, r3
 800ecd4:	4614      	mov	r4, r2
 800ecd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ecd8:	6028      	str	r0, [r5, #0]
 800ecda:	6069      	str	r1, [r5, #4]
 800ecdc:	60aa      	str	r2, [r5, #8]
 800ecde:	60eb      	str	r3, [r5, #12]
 800ece0:	6820      	ldr	r0, [r4, #0]
 800ece2:	6128      	str	r0, [r5, #16]
 800ece4:	7923      	ldrb	r3, [r4, #4]
 800ece6:	752b      	strb	r3, [r5, #20]
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 800ece8:	683b      	ldr	r3, [r7, #0]
 800ecea:	3320      	adds	r3, #32
 800ecec:	491b      	ldr	r1, [pc, #108]	@ (800ed5c <VL53L0X_get_device_info+0x104>)
 800ecee:	461a      	mov	r2, r3
 800ecf0:	460b      	mov	r3, r1
 800ecf2:	cb03      	ldmia	r3!, {r0, r1}
 800ecf4:	6010      	str	r0, [r2, #0]
 800ecf6:	6051      	str	r1, [r2, #4]
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ecf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ecfc:	2b00      	cmp	r3, #0
 800ecfe:	d108      	bne.n	800ed12 <VL53L0X_get_device_info+0xba>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800ed00:	683b      	ldr	r3, [r7, #0]
 800ed02:	3360      	adds	r3, #96	@ 0x60
 800ed04:	461a      	mov	r2, r3
 800ed06:	21c0      	movs	r1, #192	@ 0xc0
 800ed08:	6878      	ldr	r0, [r7, #4]
 800ed0a:	f7f6 fb68 	bl	80053de <VL53L0X_RdByte>
 800ed0e:	4603      	mov	r3, r0
 800ed10:	73fb      	strb	r3, [r7, #15]
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ed12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d112      	bne.n	800ed40 <VL53L0X_get_device_info+0xe8>
		Status = VL53L0X_RdByte(Dev,
 800ed1a:	f107 030e 	add.w	r3, r7, #14
 800ed1e:	461a      	mov	r2, r3
 800ed20:	21c2      	movs	r1, #194	@ 0xc2
 800ed22:	6878      	ldr	r0, [r7, #4]
 800ed24:	f7f6 fb5b 	bl	80053de <VL53L0X_RdByte>
 800ed28:	4603      	mov	r3, r0
 800ed2a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 800ed2c:	683b      	ldr	r3, [r7, #0]
 800ed2e:	2201      	movs	r2, #1
 800ed30:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 800ed34:	7bbb      	ldrb	r3, [r7, #14]
 800ed36:	091b      	lsrs	r3, r3, #4
 800ed38:	b2da      	uxtb	r2, r3
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
	}

	return Status;
 800ed40:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ed44:	4618      	mov	r0, r3
 800ed46:	3710      	adds	r7, #16
 800ed48:	46bd      	mov	sp, r7
 800ed4a:	bdb0      	pop	{r4, r5, r7, pc}
 800ed4c:	0801250c 	.word	0x0801250c
 800ed50:	08012518 	.word	0x08012518
 800ed54:	08012524 	.word	0x08012524
 800ed58:	08012530 	.word	0x08012530
 800ed5c:	08012548 	.word	0x08012548

0800ed60 <malloc>:
 800ed60:	4b02      	ldr	r3, [pc, #8]	@ (800ed6c <malloc+0xc>)
 800ed62:	4601      	mov	r1, r0
 800ed64:	6818      	ldr	r0, [r3, #0]
 800ed66:	f000 b82d 	b.w	800edc4 <_malloc_r>
 800ed6a:	bf00      	nop
 800ed6c:	200002e0 	.word	0x200002e0

0800ed70 <free>:
 800ed70:	4b02      	ldr	r3, [pc, #8]	@ (800ed7c <free+0xc>)
 800ed72:	4601      	mov	r1, r0
 800ed74:	6818      	ldr	r0, [r3, #0]
 800ed76:	f001 bf07 	b.w	8010b88 <_free_r>
 800ed7a:	bf00      	nop
 800ed7c:	200002e0 	.word	0x200002e0

0800ed80 <sbrk_aligned>:
 800ed80:	b570      	push	{r4, r5, r6, lr}
 800ed82:	4e0f      	ldr	r6, [pc, #60]	@ (800edc0 <sbrk_aligned+0x40>)
 800ed84:	460c      	mov	r4, r1
 800ed86:	6831      	ldr	r1, [r6, #0]
 800ed88:	4605      	mov	r5, r0
 800ed8a:	b911      	cbnz	r1, 800ed92 <sbrk_aligned+0x12>
 800ed8c:	f001 f81e 	bl	800fdcc <_sbrk_r>
 800ed90:	6030      	str	r0, [r6, #0]
 800ed92:	4621      	mov	r1, r4
 800ed94:	4628      	mov	r0, r5
 800ed96:	f001 f819 	bl	800fdcc <_sbrk_r>
 800ed9a:	1c43      	adds	r3, r0, #1
 800ed9c:	d103      	bne.n	800eda6 <sbrk_aligned+0x26>
 800ed9e:	f04f 34ff 	mov.w	r4, #4294967295
 800eda2:	4620      	mov	r0, r4
 800eda4:	bd70      	pop	{r4, r5, r6, pc}
 800eda6:	1cc4      	adds	r4, r0, #3
 800eda8:	f024 0403 	bic.w	r4, r4, #3
 800edac:	42a0      	cmp	r0, r4
 800edae:	d0f8      	beq.n	800eda2 <sbrk_aligned+0x22>
 800edb0:	1a21      	subs	r1, r4, r0
 800edb2:	4628      	mov	r0, r5
 800edb4:	f001 f80a 	bl	800fdcc <_sbrk_r>
 800edb8:	3001      	adds	r0, #1
 800edba:	d1f2      	bne.n	800eda2 <sbrk_aligned+0x22>
 800edbc:	e7ef      	b.n	800ed9e <sbrk_aligned+0x1e>
 800edbe:	bf00      	nop
 800edc0:	20004090 	.word	0x20004090

0800edc4 <_malloc_r>:
 800edc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800edc8:	1ccd      	adds	r5, r1, #3
 800edca:	f025 0503 	bic.w	r5, r5, #3
 800edce:	3508      	adds	r5, #8
 800edd0:	2d0c      	cmp	r5, #12
 800edd2:	bf38      	it	cc
 800edd4:	250c      	movcc	r5, #12
 800edd6:	2d00      	cmp	r5, #0
 800edd8:	4606      	mov	r6, r0
 800edda:	db01      	blt.n	800ede0 <_malloc_r+0x1c>
 800eddc:	42a9      	cmp	r1, r5
 800edde:	d904      	bls.n	800edea <_malloc_r+0x26>
 800ede0:	230c      	movs	r3, #12
 800ede2:	6033      	str	r3, [r6, #0]
 800ede4:	2000      	movs	r0, #0
 800ede6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eec0 <_malloc_r+0xfc>
 800edee:	f000 f869 	bl	800eec4 <__malloc_lock>
 800edf2:	f8d8 3000 	ldr.w	r3, [r8]
 800edf6:	461c      	mov	r4, r3
 800edf8:	bb44      	cbnz	r4, 800ee4c <_malloc_r+0x88>
 800edfa:	4629      	mov	r1, r5
 800edfc:	4630      	mov	r0, r6
 800edfe:	f7ff ffbf 	bl	800ed80 <sbrk_aligned>
 800ee02:	1c43      	adds	r3, r0, #1
 800ee04:	4604      	mov	r4, r0
 800ee06:	d158      	bne.n	800eeba <_malloc_r+0xf6>
 800ee08:	f8d8 4000 	ldr.w	r4, [r8]
 800ee0c:	4627      	mov	r7, r4
 800ee0e:	2f00      	cmp	r7, #0
 800ee10:	d143      	bne.n	800ee9a <_malloc_r+0xd6>
 800ee12:	2c00      	cmp	r4, #0
 800ee14:	d04b      	beq.n	800eeae <_malloc_r+0xea>
 800ee16:	6823      	ldr	r3, [r4, #0]
 800ee18:	4639      	mov	r1, r7
 800ee1a:	4630      	mov	r0, r6
 800ee1c:	eb04 0903 	add.w	r9, r4, r3
 800ee20:	f000 ffd4 	bl	800fdcc <_sbrk_r>
 800ee24:	4581      	cmp	r9, r0
 800ee26:	d142      	bne.n	800eeae <_malloc_r+0xea>
 800ee28:	6821      	ldr	r1, [r4, #0]
 800ee2a:	1a6d      	subs	r5, r5, r1
 800ee2c:	4629      	mov	r1, r5
 800ee2e:	4630      	mov	r0, r6
 800ee30:	f7ff ffa6 	bl	800ed80 <sbrk_aligned>
 800ee34:	3001      	adds	r0, #1
 800ee36:	d03a      	beq.n	800eeae <_malloc_r+0xea>
 800ee38:	6823      	ldr	r3, [r4, #0]
 800ee3a:	442b      	add	r3, r5
 800ee3c:	6023      	str	r3, [r4, #0]
 800ee3e:	f8d8 3000 	ldr.w	r3, [r8]
 800ee42:	685a      	ldr	r2, [r3, #4]
 800ee44:	bb62      	cbnz	r2, 800eea0 <_malloc_r+0xdc>
 800ee46:	f8c8 7000 	str.w	r7, [r8]
 800ee4a:	e00f      	b.n	800ee6c <_malloc_r+0xa8>
 800ee4c:	6822      	ldr	r2, [r4, #0]
 800ee4e:	1b52      	subs	r2, r2, r5
 800ee50:	d420      	bmi.n	800ee94 <_malloc_r+0xd0>
 800ee52:	2a0b      	cmp	r2, #11
 800ee54:	d917      	bls.n	800ee86 <_malloc_r+0xc2>
 800ee56:	1961      	adds	r1, r4, r5
 800ee58:	42a3      	cmp	r3, r4
 800ee5a:	6025      	str	r5, [r4, #0]
 800ee5c:	bf18      	it	ne
 800ee5e:	6059      	strne	r1, [r3, #4]
 800ee60:	6863      	ldr	r3, [r4, #4]
 800ee62:	bf08      	it	eq
 800ee64:	f8c8 1000 	streq.w	r1, [r8]
 800ee68:	5162      	str	r2, [r4, r5]
 800ee6a:	604b      	str	r3, [r1, #4]
 800ee6c:	4630      	mov	r0, r6
 800ee6e:	f000 f82f 	bl	800eed0 <__malloc_unlock>
 800ee72:	f104 000b 	add.w	r0, r4, #11
 800ee76:	1d23      	adds	r3, r4, #4
 800ee78:	f020 0007 	bic.w	r0, r0, #7
 800ee7c:	1ac2      	subs	r2, r0, r3
 800ee7e:	bf1c      	itt	ne
 800ee80:	1a1b      	subne	r3, r3, r0
 800ee82:	50a3      	strne	r3, [r4, r2]
 800ee84:	e7af      	b.n	800ede6 <_malloc_r+0x22>
 800ee86:	6862      	ldr	r2, [r4, #4]
 800ee88:	42a3      	cmp	r3, r4
 800ee8a:	bf0c      	ite	eq
 800ee8c:	f8c8 2000 	streq.w	r2, [r8]
 800ee90:	605a      	strne	r2, [r3, #4]
 800ee92:	e7eb      	b.n	800ee6c <_malloc_r+0xa8>
 800ee94:	4623      	mov	r3, r4
 800ee96:	6864      	ldr	r4, [r4, #4]
 800ee98:	e7ae      	b.n	800edf8 <_malloc_r+0x34>
 800ee9a:	463c      	mov	r4, r7
 800ee9c:	687f      	ldr	r7, [r7, #4]
 800ee9e:	e7b6      	b.n	800ee0e <_malloc_r+0x4a>
 800eea0:	461a      	mov	r2, r3
 800eea2:	685b      	ldr	r3, [r3, #4]
 800eea4:	42a3      	cmp	r3, r4
 800eea6:	d1fb      	bne.n	800eea0 <_malloc_r+0xdc>
 800eea8:	2300      	movs	r3, #0
 800eeaa:	6053      	str	r3, [r2, #4]
 800eeac:	e7de      	b.n	800ee6c <_malloc_r+0xa8>
 800eeae:	230c      	movs	r3, #12
 800eeb0:	6033      	str	r3, [r6, #0]
 800eeb2:	4630      	mov	r0, r6
 800eeb4:	f000 f80c 	bl	800eed0 <__malloc_unlock>
 800eeb8:	e794      	b.n	800ede4 <_malloc_r+0x20>
 800eeba:	6005      	str	r5, [r0, #0]
 800eebc:	e7d6      	b.n	800ee6c <_malloc_r+0xa8>
 800eebe:	bf00      	nop
 800eec0:	20004094 	.word	0x20004094

0800eec4 <__malloc_lock>:
 800eec4:	4801      	ldr	r0, [pc, #4]	@ (800eecc <__malloc_lock+0x8>)
 800eec6:	f000 bfce 	b.w	800fe66 <__retarget_lock_acquire_recursive>
 800eeca:	bf00      	nop
 800eecc:	200041d8 	.word	0x200041d8

0800eed0 <__malloc_unlock>:
 800eed0:	4801      	ldr	r0, [pc, #4]	@ (800eed8 <__malloc_unlock+0x8>)
 800eed2:	f000 bfc9 	b.w	800fe68 <__retarget_lock_release_recursive>
 800eed6:	bf00      	nop
 800eed8:	200041d8 	.word	0x200041d8

0800eedc <srand>:
 800eedc:	b538      	push	{r3, r4, r5, lr}
 800eede:	4b10      	ldr	r3, [pc, #64]	@ (800ef20 <srand+0x44>)
 800eee0:	681d      	ldr	r5, [r3, #0]
 800eee2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800eee4:	4604      	mov	r4, r0
 800eee6:	b9b3      	cbnz	r3, 800ef16 <srand+0x3a>
 800eee8:	2018      	movs	r0, #24
 800eeea:	f7ff ff39 	bl	800ed60 <malloc>
 800eeee:	4602      	mov	r2, r0
 800eef0:	6328      	str	r0, [r5, #48]	@ 0x30
 800eef2:	b920      	cbnz	r0, 800eefe <srand+0x22>
 800eef4:	4b0b      	ldr	r3, [pc, #44]	@ (800ef24 <srand+0x48>)
 800eef6:	480c      	ldr	r0, [pc, #48]	@ (800ef28 <srand+0x4c>)
 800eef8:	2146      	movs	r1, #70	@ 0x46
 800eefa:	f000 ffcd 	bl	800fe98 <__assert_func>
 800eefe:	490b      	ldr	r1, [pc, #44]	@ (800ef2c <srand+0x50>)
 800ef00:	4b0b      	ldr	r3, [pc, #44]	@ (800ef30 <srand+0x54>)
 800ef02:	e9c0 1300 	strd	r1, r3, [r0]
 800ef06:	4b0b      	ldr	r3, [pc, #44]	@ (800ef34 <srand+0x58>)
 800ef08:	6083      	str	r3, [r0, #8]
 800ef0a:	230b      	movs	r3, #11
 800ef0c:	8183      	strh	r3, [r0, #12]
 800ef0e:	2100      	movs	r1, #0
 800ef10:	2001      	movs	r0, #1
 800ef12:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800ef16:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800ef18:	2200      	movs	r2, #0
 800ef1a:	611c      	str	r4, [r3, #16]
 800ef1c:	615a      	str	r2, [r3, #20]
 800ef1e:	bd38      	pop	{r3, r4, r5, pc}
 800ef20:	200002e0 	.word	0x200002e0
 800ef24:	08012b58 	.word	0x08012b58
 800ef28:	08012b6f 	.word	0x08012b6f
 800ef2c:	abcd330e 	.word	0xabcd330e
 800ef30:	e66d1234 	.word	0xe66d1234
 800ef34:	0005deec 	.word	0x0005deec

0800ef38 <rand>:
 800ef38:	4b16      	ldr	r3, [pc, #88]	@ (800ef94 <rand+0x5c>)
 800ef3a:	b510      	push	{r4, lr}
 800ef3c:	681c      	ldr	r4, [r3, #0]
 800ef3e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ef40:	b9b3      	cbnz	r3, 800ef70 <rand+0x38>
 800ef42:	2018      	movs	r0, #24
 800ef44:	f7ff ff0c 	bl	800ed60 <malloc>
 800ef48:	4602      	mov	r2, r0
 800ef4a:	6320      	str	r0, [r4, #48]	@ 0x30
 800ef4c:	b920      	cbnz	r0, 800ef58 <rand+0x20>
 800ef4e:	4b12      	ldr	r3, [pc, #72]	@ (800ef98 <rand+0x60>)
 800ef50:	4812      	ldr	r0, [pc, #72]	@ (800ef9c <rand+0x64>)
 800ef52:	2152      	movs	r1, #82	@ 0x52
 800ef54:	f000 ffa0 	bl	800fe98 <__assert_func>
 800ef58:	4911      	ldr	r1, [pc, #68]	@ (800efa0 <rand+0x68>)
 800ef5a:	4b12      	ldr	r3, [pc, #72]	@ (800efa4 <rand+0x6c>)
 800ef5c:	e9c0 1300 	strd	r1, r3, [r0]
 800ef60:	4b11      	ldr	r3, [pc, #68]	@ (800efa8 <rand+0x70>)
 800ef62:	6083      	str	r3, [r0, #8]
 800ef64:	230b      	movs	r3, #11
 800ef66:	8183      	strh	r3, [r0, #12]
 800ef68:	2100      	movs	r1, #0
 800ef6a:	2001      	movs	r0, #1
 800ef6c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800ef70:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ef72:	480e      	ldr	r0, [pc, #56]	@ (800efac <rand+0x74>)
 800ef74:	690b      	ldr	r3, [r1, #16]
 800ef76:	694c      	ldr	r4, [r1, #20]
 800ef78:	4a0d      	ldr	r2, [pc, #52]	@ (800efb0 <rand+0x78>)
 800ef7a:	4358      	muls	r0, r3
 800ef7c:	fb02 0004 	mla	r0, r2, r4, r0
 800ef80:	fba3 3202 	umull	r3, r2, r3, r2
 800ef84:	3301      	adds	r3, #1
 800ef86:	eb40 0002 	adc.w	r0, r0, r2
 800ef8a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800ef8e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800ef92:	bd10      	pop	{r4, pc}
 800ef94:	200002e0 	.word	0x200002e0
 800ef98:	08012b58 	.word	0x08012b58
 800ef9c:	08012b6f 	.word	0x08012b6f
 800efa0:	abcd330e 	.word	0xabcd330e
 800efa4:	e66d1234 	.word	0xe66d1234
 800efa8:	0005deec 	.word	0x0005deec
 800efac:	5851f42d 	.word	0x5851f42d
 800efb0:	4c957f2d 	.word	0x4c957f2d

0800efb4 <__cvt>:
 800efb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800efb8:	ec57 6b10 	vmov	r6, r7, d0
 800efbc:	2f00      	cmp	r7, #0
 800efbe:	460c      	mov	r4, r1
 800efc0:	4619      	mov	r1, r3
 800efc2:	463b      	mov	r3, r7
 800efc4:	bfbb      	ittet	lt
 800efc6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800efca:	461f      	movlt	r7, r3
 800efcc:	2300      	movge	r3, #0
 800efce:	232d      	movlt	r3, #45	@ 0x2d
 800efd0:	700b      	strb	r3, [r1, #0]
 800efd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800efd4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800efd8:	4691      	mov	r9, r2
 800efda:	f023 0820 	bic.w	r8, r3, #32
 800efde:	bfbc      	itt	lt
 800efe0:	4632      	movlt	r2, r6
 800efe2:	4616      	movlt	r6, r2
 800efe4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800efe8:	d005      	beq.n	800eff6 <__cvt+0x42>
 800efea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800efee:	d100      	bne.n	800eff2 <__cvt+0x3e>
 800eff0:	3401      	adds	r4, #1
 800eff2:	2102      	movs	r1, #2
 800eff4:	e000      	b.n	800eff8 <__cvt+0x44>
 800eff6:	2103      	movs	r1, #3
 800eff8:	ab03      	add	r3, sp, #12
 800effa:	9301      	str	r3, [sp, #4]
 800effc:	ab02      	add	r3, sp, #8
 800effe:	9300      	str	r3, [sp, #0]
 800f000:	ec47 6b10 	vmov	d0, r6, r7
 800f004:	4653      	mov	r3, sl
 800f006:	4622      	mov	r2, r4
 800f008:	f000 ffee 	bl	800ffe8 <_dtoa_r>
 800f00c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f010:	4605      	mov	r5, r0
 800f012:	d119      	bne.n	800f048 <__cvt+0x94>
 800f014:	f019 0f01 	tst.w	r9, #1
 800f018:	d00e      	beq.n	800f038 <__cvt+0x84>
 800f01a:	eb00 0904 	add.w	r9, r0, r4
 800f01e:	2200      	movs	r2, #0
 800f020:	2300      	movs	r3, #0
 800f022:	4630      	mov	r0, r6
 800f024:	4639      	mov	r1, r7
 800f026:	f7f1 fd6f 	bl	8000b08 <__aeabi_dcmpeq>
 800f02a:	b108      	cbz	r0, 800f030 <__cvt+0x7c>
 800f02c:	f8cd 900c 	str.w	r9, [sp, #12]
 800f030:	2230      	movs	r2, #48	@ 0x30
 800f032:	9b03      	ldr	r3, [sp, #12]
 800f034:	454b      	cmp	r3, r9
 800f036:	d31e      	bcc.n	800f076 <__cvt+0xc2>
 800f038:	9b03      	ldr	r3, [sp, #12]
 800f03a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f03c:	1b5b      	subs	r3, r3, r5
 800f03e:	4628      	mov	r0, r5
 800f040:	6013      	str	r3, [r2, #0]
 800f042:	b004      	add	sp, #16
 800f044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f048:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f04c:	eb00 0904 	add.w	r9, r0, r4
 800f050:	d1e5      	bne.n	800f01e <__cvt+0x6a>
 800f052:	7803      	ldrb	r3, [r0, #0]
 800f054:	2b30      	cmp	r3, #48	@ 0x30
 800f056:	d10a      	bne.n	800f06e <__cvt+0xba>
 800f058:	2200      	movs	r2, #0
 800f05a:	2300      	movs	r3, #0
 800f05c:	4630      	mov	r0, r6
 800f05e:	4639      	mov	r1, r7
 800f060:	f7f1 fd52 	bl	8000b08 <__aeabi_dcmpeq>
 800f064:	b918      	cbnz	r0, 800f06e <__cvt+0xba>
 800f066:	f1c4 0401 	rsb	r4, r4, #1
 800f06a:	f8ca 4000 	str.w	r4, [sl]
 800f06e:	f8da 3000 	ldr.w	r3, [sl]
 800f072:	4499      	add	r9, r3
 800f074:	e7d3      	b.n	800f01e <__cvt+0x6a>
 800f076:	1c59      	adds	r1, r3, #1
 800f078:	9103      	str	r1, [sp, #12]
 800f07a:	701a      	strb	r2, [r3, #0]
 800f07c:	e7d9      	b.n	800f032 <__cvt+0x7e>

0800f07e <__exponent>:
 800f07e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f080:	2900      	cmp	r1, #0
 800f082:	bfba      	itte	lt
 800f084:	4249      	neglt	r1, r1
 800f086:	232d      	movlt	r3, #45	@ 0x2d
 800f088:	232b      	movge	r3, #43	@ 0x2b
 800f08a:	2909      	cmp	r1, #9
 800f08c:	7002      	strb	r2, [r0, #0]
 800f08e:	7043      	strb	r3, [r0, #1]
 800f090:	dd29      	ble.n	800f0e6 <__exponent+0x68>
 800f092:	f10d 0307 	add.w	r3, sp, #7
 800f096:	461d      	mov	r5, r3
 800f098:	270a      	movs	r7, #10
 800f09a:	461a      	mov	r2, r3
 800f09c:	fbb1 f6f7 	udiv	r6, r1, r7
 800f0a0:	fb07 1416 	mls	r4, r7, r6, r1
 800f0a4:	3430      	adds	r4, #48	@ 0x30
 800f0a6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f0aa:	460c      	mov	r4, r1
 800f0ac:	2c63      	cmp	r4, #99	@ 0x63
 800f0ae:	f103 33ff 	add.w	r3, r3, #4294967295
 800f0b2:	4631      	mov	r1, r6
 800f0b4:	dcf1      	bgt.n	800f09a <__exponent+0x1c>
 800f0b6:	3130      	adds	r1, #48	@ 0x30
 800f0b8:	1e94      	subs	r4, r2, #2
 800f0ba:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f0be:	1c41      	adds	r1, r0, #1
 800f0c0:	4623      	mov	r3, r4
 800f0c2:	42ab      	cmp	r3, r5
 800f0c4:	d30a      	bcc.n	800f0dc <__exponent+0x5e>
 800f0c6:	f10d 0309 	add.w	r3, sp, #9
 800f0ca:	1a9b      	subs	r3, r3, r2
 800f0cc:	42ac      	cmp	r4, r5
 800f0ce:	bf88      	it	hi
 800f0d0:	2300      	movhi	r3, #0
 800f0d2:	3302      	adds	r3, #2
 800f0d4:	4403      	add	r3, r0
 800f0d6:	1a18      	subs	r0, r3, r0
 800f0d8:	b003      	add	sp, #12
 800f0da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f0dc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f0e0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f0e4:	e7ed      	b.n	800f0c2 <__exponent+0x44>
 800f0e6:	2330      	movs	r3, #48	@ 0x30
 800f0e8:	3130      	adds	r1, #48	@ 0x30
 800f0ea:	7083      	strb	r3, [r0, #2]
 800f0ec:	70c1      	strb	r1, [r0, #3]
 800f0ee:	1d03      	adds	r3, r0, #4
 800f0f0:	e7f1      	b.n	800f0d6 <__exponent+0x58>
	...

0800f0f4 <_printf_float>:
 800f0f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0f8:	b08d      	sub	sp, #52	@ 0x34
 800f0fa:	460c      	mov	r4, r1
 800f0fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f100:	4616      	mov	r6, r2
 800f102:	461f      	mov	r7, r3
 800f104:	4605      	mov	r5, r0
 800f106:	f000 fe29 	bl	800fd5c <_localeconv_r>
 800f10a:	6803      	ldr	r3, [r0, #0]
 800f10c:	9304      	str	r3, [sp, #16]
 800f10e:	4618      	mov	r0, r3
 800f110:	f7f1 f8ce 	bl	80002b0 <strlen>
 800f114:	2300      	movs	r3, #0
 800f116:	930a      	str	r3, [sp, #40]	@ 0x28
 800f118:	f8d8 3000 	ldr.w	r3, [r8]
 800f11c:	9005      	str	r0, [sp, #20]
 800f11e:	3307      	adds	r3, #7
 800f120:	f023 0307 	bic.w	r3, r3, #7
 800f124:	f103 0208 	add.w	r2, r3, #8
 800f128:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f12c:	f8d4 b000 	ldr.w	fp, [r4]
 800f130:	f8c8 2000 	str.w	r2, [r8]
 800f134:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f138:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f13c:	9307      	str	r3, [sp, #28]
 800f13e:	f8cd 8018 	str.w	r8, [sp, #24]
 800f142:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f146:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f14a:	4b9c      	ldr	r3, [pc, #624]	@ (800f3bc <_printf_float+0x2c8>)
 800f14c:	f04f 32ff 	mov.w	r2, #4294967295
 800f150:	f7f1 fd0c 	bl	8000b6c <__aeabi_dcmpun>
 800f154:	bb70      	cbnz	r0, 800f1b4 <_printf_float+0xc0>
 800f156:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f15a:	4b98      	ldr	r3, [pc, #608]	@ (800f3bc <_printf_float+0x2c8>)
 800f15c:	f04f 32ff 	mov.w	r2, #4294967295
 800f160:	f7f1 fce6 	bl	8000b30 <__aeabi_dcmple>
 800f164:	bb30      	cbnz	r0, 800f1b4 <_printf_float+0xc0>
 800f166:	2200      	movs	r2, #0
 800f168:	2300      	movs	r3, #0
 800f16a:	4640      	mov	r0, r8
 800f16c:	4649      	mov	r1, r9
 800f16e:	f7f1 fcd5 	bl	8000b1c <__aeabi_dcmplt>
 800f172:	b110      	cbz	r0, 800f17a <_printf_float+0x86>
 800f174:	232d      	movs	r3, #45	@ 0x2d
 800f176:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f17a:	4a91      	ldr	r2, [pc, #580]	@ (800f3c0 <_printf_float+0x2cc>)
 800f17c:	4b91      	ldr	r3, [pc, #580]	@ (800f3c4 <_printf_float+0x2d0>)
 800f17e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800f182:	bf8c      	ite	hi
 800f184:	4690      	movhi	r8, r2
 800f186:	4698      	movls	r8, r3
 800f188:	2303      	movs	r3, #3
 800f18a:	6123      	str	r3, [r4, #16]
 800f18c:	f02b 0304 	bic.w	r3, fp, #4
 800f190:	6023      	str	r3, [r4, #0]
 800f192:	f04f 0900 	mov.w	r9, #0
 800f196:	9700      	str	r7, [sp, #0]
 800f198:	4633      	mov	r3, r6
 800f19a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800f19c:	4621      	mov	r1, r4
 800f19e:	4628      	mov	r0, r5
 800f1a0:	f000 f9d2 	bl	800f548 <_printf_common>
 800f1a4:	3001      	adds	r0, #1
 800f1a6:	f040 808d 	bne.w	800f2c4 <_printf_float+0x1d0>
 800f1aa:	f04f 30ff 	mov.w	r0, #4294967295
 800f1ae:	b00d      	add	sp, #52	@ 0x34
 800f1b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1b4:	4642      	mov	r2, r8
 800f1b6:	464b      	mov	r3, r9
 800f1b8:	4640      	mov	r0, r8
 800f1ba:	4649      	mov	r1, r9
 800f1bc:	f7f1 fcd6 	bl	8000b6c <__aeabi_dcmpun>
 800f1c0:	b140      	cbz	r0, 800f1d4 <_printf_float+0xe0>
 800f1c2:	464b      	mov	r3, r9
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	bfbc      	itt	lt
 800f1c8:	232d      	movlt	r3, #45	@ 0x2d
 800f1ca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800f1ce:	4a7e      	ldr	r2, [pc, #504]	@ (800f3c8 <_printf_float+0x2d4>)
 800f1d0:	4b7e      	ldr	r3, [pc, #504]	@ (800f3cc <_printf_float+0x2d8>)
 800f1d2:	e7d4      	b.n	800f17e <_printf_float+0x8a>
 800f1d4:	6863      	ldr	r3, [r4, #4]
 800f1d6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800f1da:	9206      	str	r2, [sp, #24]
 800f1dc:	1c5a      	adds	r2, r3, #1
 800f1de:	d13b      	bne.n	800f258 <_printf_float+0x164>
 800f1e0:	2306      	movs	r3, #6
 800f1e2:	6063      	str	r3, [r4, #4]
 800f1e4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	6022      	str	r2, [r4, #0]
 800f1ec:	9303      	str	r3, [sp, #12]
 800f1ee:	ab0a      	add	r3, sp, #40	@ 0x28
 800f1f0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800f1f4:	ab09      	add	r3, sp, #36	@ 0x24
 800f1f6:	9300      	str	r3, [sp, #0]
 800f1f8:	6861      	ldr	r1, [r4, #4]
 800f1fa:	ec49 8b10 	vmov	d0, r8, r9
 800f1fe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800f202:	4628      	mov	r0, r5
 800f204:	f7ff fed6 	bl	800efb4 <__cvt>
 800f208:	9b06      	ldr	r3, [sp, #24]
 800f20a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f20c:	2b47      	cmp	r3, #71	@ 0x47
 800f20e:	4680      	mov	r8, r0
 800f210:	d129      	bne.n	800f266 <_printf_float+0x172>
 800f212:	1cc8      	adds	r0, r1, #3
 800f214:	db02      	blt.n	800f21c <_printf_float+0x128>
 800f216:	6863      	ldr	r3, [r4, #4]
 800f218:	4299      	cmp	r1, r3
 800f21a:	dd41      	ble.n	800f2a0 <_printf_float+0x1ac>
 800f21c:	f1aa 0a02 	sub.w	sl, sl, #2
 800f220:	fa5f fa8a 	uxtb.w	sl, sl
 800f224:	3901      	subs	r1, #1
 800f226:	4652      	mov	r2, sl
 800f228:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800f22c:	9109      	str	r1, [sp, #36]	@ 0x24
 800f22e:	f7ff ff26 	bl	800f07e <__exponent>
 800f232:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f234:	1813      	adds	r3, r2, r0
 800f236:	2a01      	cmp	r2, #1
 800f238:	4681      	mov	r9, r0
 800f23a:	6123      	str	r3, [r4, #16]
 800f23c:	dc02      	bgt.n	800f244 <_printf_float+0x150>
 800f23e:	6822      	ldr	r2, [r4, #0]
 800f240:	07d2      	lsls	r2, r2, #31
 800f242:	d501      	bpl.n	800f248 <_printf_float+0x154>
 800f244:	3301      	adds	r3, #1
 800f246:	6123      	str	r3, [r4, #16]
 800f248:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d0a2      	beq.n	800f196 <_printf_float+0xa2>
 800f250:	232d      	movs	r3, #45	@ 0x2d
 800f252:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f256:	e79e      	b.n	800f196 <_printf_float+0xa2>
 800f258:	9a06      	ldr	r2, [sp, #24]
 800f25a:	2a47      	cmp	r2, #71	@ 0x47
 800f25c:	d1c2      	bne.n	800f1e4 <_printf_float+0xf0>
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d1c0      	bne.n	800f1e4 <_printf_float+0xf0>
 800f262:	2301      	movs	r3, #1
 800f264:	e7bd      	b.n	800f1e2 <_printf_float+0xee>
 800f266:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f26a:	d9db      	bls.n	800f224 <_printf_float+0x130>
 800f26c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800f270:	d118      	bne.n	800f2a4 <_printf_float+0x1b0>
 800f272:	2900      	cmp	r1, #0
 800f274:	6863      	ldr	r3, [r4, #4]
 800f276:	dd0b      	ble.n	800f290 <_printf_float+0x19c>
 800f278:	6121      	str	r1, [r4, #16]
 800f27a:	b913      	cbnz	r3, 800f282 <_printf_float+0x18e>
 800f27c:	6822      	ldr	r2, [r4, #0]
 800f27e:	07d0      	lsls	r0, r2, #31
 800f280:	d502      	bpl.n	800f288 <_printf_float+0x194>
 800f282:	3301      	adds	r3, #1
 800f284:	440b      	add	r3, r1
 800f286:	6123      	str	r3, [r4, #16]
 800f288:	65a1      	str	r1, [r4, #88]	@ 0x58
 800f28a:	f04f 0900 	mov.w	r9, #0
 800f28e:	e7db      	b.n	800f248 <_printf_float+0x154>
 800f290:	b913      	cbnz	r3, 800f298 <_printf_float+0x1a4>
 800f292:	6822      	ldr	r2, [r4, #0]
 800f294:	07d2      	lsls	r2, r2, #31
 800f296:	d501      	bpl.n	800f29c <_printf_float+0x1a8>
 800f298:	3302      	adds	r3, #2
 800f29a:	e7f4      	b.n	800f286 <_printf_float+0x192>
 800f29c:	2301      	movs	r3, #1
 800f29e:	e7f2      	b.n	800f286 <_printf_float+0x192>
 800f2a0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800f2a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2a6:	4299      	cmp	r1, r3
 800f2a8:	db05      	blt.n	800f2b6 <_printf_float+0x1c2>
 800f2aa:	6823      	ldr	r3, [r4, #0]
 800f2ac:	6121      	str	r1, [r4, #16]
 800f2ae:	07d8      	lsls	r0, r3, #31
 800f2b0:	d5ea      	bpl.n	800f288 <_printf_float+0x194>
 800f2b2:	1c4b      	adds	r3, r1, #1
 800f2b4:	e7e7      	b.n	800f286 <_printf_float+0x192>
 800f2b6:	2900      	cmp	r1, #0
 800f2b8:	bfd4      	ite	le
 800f2ba:	f1c1 0202 	rsble	r2, r1, #2
 800f2be:	2201      	movgt	r2, #1
 800f2c0:	4413      	add	r3, r2
 800f2c2:	e7e0      	b.n	800f286 <_printf_float+0x192>
 800f2c4:	6823      	ldr	r3, [r4, #0]
 800f2c6:	055a      	lsls	r2, r3, #21
 800f2c8:	d407      	bmi.n	800f2da <_printf_float+0x1e6>
 800f2ca:	6923      	ldr	r3, [r4, #16]
 800f2cc:	4642      	mov	r2, r8
 800f2ce:	4631      	mov	r1, r6
 800f2d0:	4628      	mov	r0, r5
 800f2d2:	47b8      	blx	r7
 800f2d4:	3001      	adds	r0, #1
 800f2d6:	d12b      	bne.n	800f330 <_printf_float+0x23c>
 800f2d8:	e767      	b.n	800f1aa <_printf_float+0xb6>
 800f2da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800f2de:	f240 80dd 	bls.w	800f49c <_printf_float+0x3a8>
 800f2e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	2300      	movs	r3, #0
 800f2ea:	f7f1 fc0d 	bl	8000b08 <__aeabi_dcmpeq>
 800f2ee:	2800      	cmp	r0, #0
 800f2f0:	d033      	beq.n	800f35a <_printf_float+0x266>
 800f2f2:	4a37      	ldr	r2, [pc, #220]	@ (800f3d0 <_printf_float+0x2dc>)
 800f2f4:	2301      	movs	r3, #1
 800f2f6:	4631      	mov	r1, r6
 800f2f8:	4628      	mov	r0, r5
 800f2fa:	47b8      	blx	r7
 800f2fc:	3001      	adds	r0, #1
 800f2fe:	f43f af54 	beq.w	800f1aa <_printf_float+0xb6>
 800f302:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800f306:	4543      	cmp	r3, r8
 800f308:	db02      	blt.n	800f310 <_printf_float+0x21c>
 800f30a:	6823      	ldr	r3, [r4, #0]
 800f30c:	07d8      	lsls	r0, r3, #31
 800f30e:	d50f      	bpl.n	800f330 <_printf_float+0x23c>
 800f310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f314:	4631      	mov	r1, r6
 800f316:	4628      	mov	r0, r5
 800f318:	47b8      	blx	r7
 800f31a:	3001      	adds	r0, #1
 800f31c:	f43f af45 	beq.w	800f1aa <_printf_float+0xb6>
 800f320:	f04f 0900 	mov.w	r9, #0
 800f324:	f108 38ff 	add.w	r8, r8, #4294967295
 800f328:	f104 0a1a 	add.w	sl, r4, #26
 800f32c:	45c8      	cmp	r8, r9
 800f32e:	dc09      	bgt.n	800f344 <_printf_float+0x250>
 800f330:	6823      	ldr	r3, [r4, #0]
 800f332:	079b      	lsls	r3, r3, #30
 800f334:	f100 8103 	bmi.w	800f53e <_printf_float+0x44a>
 800f338:	68e0      	ldr	r0, [r4, #12]
 800f33a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f33c:	4298      	cmp	r0, r3
 800f33e:	bfb8      	it	lt
 800f340:	4618      	movlt	r0, r3
 800f342:	e734      	b.n	800f1ae <_printf_float+0xba>
 800f344:	2301      	movs	r3, #1
 800f346:	4652      	mov	r2, sl
 800f348:	4631      	mov	r1, r6
 800f34a:	4628      	mov	r0, r5
 800f34c:	47b8      	blx	r7
 800f34e:	3001      	adds	r0, #1
 800f350:	f43f af2b 	beq.w	800f1aa <_printf_float+0xb6>
 800f354:	f109 0901 	add.w	r9, r9, #1
 800f358:	e7e8      	b.n	800f32c <_printf_float+0x238>
 800f35a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	dc39      	bgt.n	800f3d4 <_printf_float+0x2e0>
 800f360:	4a1b      	ldr	r2, [pc, #108]	@ (800f3d0 <_printf_float+0x2dc>)
 800f362:	2301      	movs	r3, #1
 800f364:	4631      	mov	r1, r6
 800f366:	4628      	mov	r0, r5
 800f368:	47b8      	blx	r7
 800f36a:	3001      	adds	r0, #1
 800f36c:	f43f af1d 	beq.w	800f1aa <_printf_float+0xb6>
 800f370:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800f374:	ea59 0303 	orrs.w	r3, r9, r3
 800f378:	d102      	bne.n	800f380 <_printf_float+0x28c>
 800f37a:	6823      	ldr	r3, [r4, #0]
 800f37c:	07d9      	lsls	r1, r3, #31
 800f37e:	d5d7      	bpl.n	800f330 <_printf_float+0x23c>
 800f380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f384:	4631      	mov	r1, r6
 800f386:	4628      	mov	r0, r5
 800f388:	47b8      	blx	r7
 800f38a:	3001      	adds	r0, #1
 800f38c:	f43f af0d 	beq.w	800f1aa <_printf_float+0xb6>
 800f390:	f04f 0a00 	mov.w	sl, #0
 800f394:	f104 0b1a 	add.w	fp, r4, #26
 800f398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f39a:	425b      	negs	r3, r3
 800f39c:	4553      	cmp	r3, sl
 800f39e:	dc01      	bgt.n	800f3a4 <_printf_float+0x2b0>
 800f3a0:	464b      	mov	r3, r9
 800f3a2:	e793      	b.n	800f2cc <_printf_float+0x1d8>
 800f3a4:	2301      	movs	r3, #1
 800f3a6:	465a      	mov	r2, fp
 800f3a8:	4631      	mov	r1, r6
 800f3aa:	4628      	mov	r0, r5
 800f3ac:	47b8      	blx	r7
 800f3ae:	3001      	adds	r0, #1
 800f3b0:	f43f aefb 	beq.w	800f1aa <_printf_float+0xb6>
 800f3b4:	f10a 0a01 	add.w	sl, sl, #1
 800f3b8:	e7ee      	b.n	800f398 <_printf_float+0x2a4>
 800f3ba:	bf00      	nop
 800f3bc:	7fefffff 	.word	0x7fefffff
 800f3c0:	08012bcb 	.word	0x08012bcb
 800f3c4:	08012bc7 	.word	0x08012bc7
 800f3c8:	08012bd3 	.word	0x08012bd3
 800f3cc:	08012bcf 	.word	0x08012bcf
 800f3d0:	08012bd7 	.word	0x08012bd7
 800f3d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f3d6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f3da:	4553      	cmp	r3, sl
 800f3dc:	bfa8      	it	ge
 800f3de:	4653      	movge	r3, sl
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	4699      	mov	r9, r3
 800f3e4:	dc36      	bgt.n	800f454 <_printf_float+0x360>
 800f3e6:	f04f 0b00 	mov.w	fp, #0
 800f3ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f3ee:	f104 021a 	add.w	r2, r4, #26
 800f3f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800f3f4:	9306      	str	r3, [sp, #24]
 800f3f6:	eba3 0309 	sub.w	r3, r3, r9
 800f3fa:	455b      	cmp	r3, fp
 800f3fc:	dc31      	bgt.n	800f462 <_printf_float+0x36e>
 800f3fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f400:	459a      	cmp	sl, r3
 800f402:	dc3a      	bgt.n	800f47a <_printf_float+0x386>
 800f404:	6823      	ldr	r3, [r4, #0]
 800f406:	07da      	lsls	r2, r3, #31
 800f408:	d437      	bmi.n	800f47a <_printf_float+0x386>
 800f40a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f40c:	ebaa 0903 	sub.w	r9, sl, r3
 800f410:	9b06      	ldr	r3, [sp, #24]
 800f412:	ebaa 0303 	sub.w	r3, sl, r3
 800f416:	4599      	cmp	r9, r3
 800f418:	bfa8      	it	ge
 800f41a:	4699      	movge	r9, r3
 800f41c:	f1b9 0f00 	cmp.w	r9, #0
 800f420:	dc33      	bgt.n	800f48a <_printf_float+0x396>
 800f422:	f04f 0800 	mov.w	r8, #0
 800f426:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f42a:	f104 0b1a 	add.w	fp, r4, #26
 800f42e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f430:	ebaa 0303 	sub.w	r3, sl, r3
 800f434:	eba3 0309 	sub.w	r3, r3, r9
 800f438:	4543      	cmp	r3, r8
 800f43a:	f77f af79 	ble.w	800f330 <_printf_float+0x23c>
 800f43e:	2301      	movs	r3, #1
 800f440:	465a      	mov	r2, fp
 800f442:	4631      	mov	r1, r6
 800f444:	4628      	mov	r0, r5
 800f446:	47b8      	blx	r7
 800f448:	3001      	adds	r0, #1
 800f44a:	f43f aeae 	beq.w	800f1aa <_printf_float+0xb6>
 800f44e:	f108 0801 	add.w	r8, r8, #1
 800f452:	e7ec      	b.n	800f42e <_printf_float+0x33a>
 800f454:	4642      	mov	r2, r8
 800f456:	4631      	mov	r1, r6
 800f458:	4628      	mov	r0, r5
 800f45a:	47b8      	blx	r7
 800f45c:	3001      	adds	r0, #1
 800f45e:	d1c2      	bne.n	800f3e6 <_printf_float+0x2f2>
 800f460:	e6a3      	b.n	800f1aa <_printf_float+0xb6>
 800f462:	2301      	movs	r3, #1
 800f464:	4631      	mov	r1, r6
 800f466:	4628      	mov	r0, r5
 800f468:	9206      	str	r2, [sp, #24]
 800f46a:	47b8      	blx	r7
 800f46c:	3001      	adds	r0, #1
 800f46e:	f43f ae9c 	beq.w	800f1aa <_printf_float+0xb6>
 800f472:	9a06      	ldr	r2, [sp, #24]
 800f474:	f10b 0b01 	add.w	fp, fp, #1
 800f478:	e7bb      	b.n	800f3f2 <_printf_float+0x2fe>
 800f47a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f47e:	4631      	mov	r1, r6
 800f480:	4628      	mov	r0, r5
 800f482:	47b8      	blx	r7
 800f484:	3001      	adds	r0, #1
 800f486:	d1c0      	bne.n	800f40a <_printf_float+0x316>
 800f488:	e68f      	b.n	800f1aa <_printf_float+0xb6>
 800f48a:	9a06      	ldr	r2, [sp, #24]
 800f48c:	464b      	mov	r3, r9
 800f48e:	4442      	add	r2, r8
 800f490:	4631      	mov	r1, r6
 800f492:	4628      	mov	r0, r5
 800f494:	47b8      	blx	r7
 800f496:	3001      	adds	r0, #1
 800f498:	d1c3      	bne.n	800f422 <_printf_float+0x32e>
 800f49a:	e686      	b.n	800f1aa <_printf_float+0xb6>
 800f49c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800f4a0:	f1ba 0f01 	cmp.w	sl, #1
 800f4a4:	dc01      	bgt.n	800f4aa <_printf_float+0x3b6>
 800f4a6:	07db      	lsls	r3, r3, #31
 800f4a8:	d536      	bpl.n	800f518 <_printf_float+0x424>
 800f4aa:	2301      	movs	r3, #1
 800f4ac:	4642      	mov	r2, r8
 800f4ae:	4631      	mov	r1, r6
 800f4b0:	4628      	mov	r0, r5
 800f4b2:	47b8      	blx	r7
 800f4b4:	3001      	adds	r0, #1
 800f4b6:	f43f ae78 	beq.w	800f1aa <_printf_float+0xb6>
 800f4ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f4be:	4631      	mov	r1, r6
 800f4c0:	4628      	mov	r0, r5
 800f4c2:	47b8      	blx	r7
 800f4c4:	3001      	adds	r0, #1
 800f4c6:	f43f ae70 	beq.w	800f1aa <_printf_float+0xb6>
 800f4ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800f4ce:	2200      	movs	r2, #0
 800f4d0:	2300      	movs	r3, #0
 800f4d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f4d6:	f7f1 fb17 	bl	8000b08 <__aeabi_dcmpeq>
 800f4da:	b9c0      	cbnz	r0, 800f50e <_printf_float+0x41a>
 800f4dc:	4653      	mov	r3, sl
 800f4de:	f108 0201 	add.w	r2, r8, #1
 800f4e2:	4631      	mov	r1, r6
 800f4e4:	4628      	mov	r0, r5
 800f4e6:	47b8      	blx	r7
 800f4e8:	3001      	adds	r0, #1
 800f4ea:	d10c      	bne.n	800f506 <_printf_float+0x412>
 800f4ec:	e65d      	b.n	800f1aa <_printf_float+0xb6>
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	465a      	mov	r2, fp
 800f4f2:	4631      	mov	r1, r6
 800f4f4:	4628      	mov	r0, r5
 800f4f6:	47b8      	blx	r7
 800f4f8:	3001      	adds	r0, #1
 800f4fa:	f43f ae56 	beq.w	800f1aa <_printf_float+0xb6>
 800f4fe:	f108 0801 	add.w	r8, r8, #1
 800f502:	45d0      	cmp	r8, sl
 800f504:	dbf3      	blt.n	800f4ee <_printf_float+0x3fa>
 800f506:	464b      	mov	r3, r9
 800f508:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800f50c:	e6df      	b.n	800f2ce <_printf_float+0x1da>
 800f50e:	f04f 0800 	mov.w	r8, #0
 800f512:	f104 0b1a 	add.w	fp, r4, #26
 800f516:	e7f4      	b.n	800f502 <_printf_float+0x40e>
 800f518:	2301      	movs	r3, #1
 800f51a:	4642      	mov	r2, r8
 800f51c:	e7e1      	b.n	800f4e2 <_printf_float+0x3ee>
 800f51e:	2301      	movs	r3, #1
 800f520:	464a      	mov	r2, r9
 800f522:	4631      	mov	r1, r6
 800f524:	4628      	mov	r0, r5
 800f526:	47b8      	blx	r7
 800f528:	3001      	adds	r0, #1
 800f52a:	f43f ae3e 	beq.w	800f1aa <_printf_float+0xb6>
 800f52e:	f108 0801 	add.w	r8, r8, #1
 800f532:	68e3      	ldr	r3, [r4, #12]
 800f534:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f536:	1a5b      	subs	r3, r3, r1
 800f538:	4543      	cmp	r3, r8
 800f53a:	dcf0      	bgt.n	800f51e <_printf_float+0x42a>
 800f53c:	e6fc      	b.n	800f338 <_printf_float+0x244>
 800f53e:	f04f 0800 	mov.w	r8, #0
 800f542:	f104 0919 	add.w	r9, r4, #25
 800f546:	e7f4      	b.n	800f532 <_printf_float+0x43e>

0800f548 <_printf_common>:
 800f548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f54c:	4616      	mov	r6, r2
 800f54e:	4698      	mov	r8, r3
 800f550:	688a      	ldr	r2, [r1, #8]
 800f552:	690b      	ldr	r3, [r1, #16]
 800f554:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f558:	4293      	cmp	r3, r2
 800f55a:	bfb8      	it	lt
 800f55c:	4613      	movlt	r3, r2
 800f55e:	6033      	str	r3, [r6, #0]
 800f560:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f564:	4607      	mov	r7, r0
 800f566:	460c      	mov	r4, r1
 800f568:	b10a      	cbz	r2, 800f56e <_printf_common+0x26>
 800f56a:	3301      	adds	r3, #1
 800f56c:	6033      	str	r3, [r6, #0]
 800f56e:	6823      	ldr	r3, [r4, #0]
 800f570:	0699      	lsls	r1, r3, #26
 800f572:	bf42      	ittt	mi
 800f574:	6833      	ldrmi	r3, [r6, #0]
 800f576:	3302      	addmi	r3, #2
 800f578:	6033      	strmi	r3, [r6, #0]
 800f57a:	6825      	ldr	r5, [r4, #0]
 800f57c:	f015 0506 	ands.w	r5, r5, #6
 800f580:	d106      	bne.n	800f590 <_printf_common+0x48>
 800f582:	f104 0a19 	add.w	sl, r4, #25
 800f586:	68e3      	ldr	r3, [r4, #12]
 800f588:	6832      	ldr	r2, [r6, #0]
 800f58a:	1a9b      	subs	r3, r3, r2
 800f58c:	42ab      	cmp	r3, r5
 800f58e:	dc26      	bgt.n	800f5de <_printf_common+0x96>
 800f590:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f594:	6822      	ldr	r2, [r4, #0]
 800f596:	3b00      	subs	r3, #0
 800f598:	bf18      	it	ne
 800f59a:	2301      	movne	r3, #1
 800f59c:	0692      	lsls	r2, r2, #26
 800f59e:	d42b      	bmi.n	800f5f8 <_printf_common+0xb0>
 800f5a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f5a4:	4641      	mov	r1, r8
 800f5a6:	4638      	mov	r0, r7
 800f5a8:	47c8      	blx	r9
 800f5aa:	3001      	adds	r0, #1
 800f5ac:	d01e      	beq.n	800f5ec <_printf_common+0xa4>
 800f5ae:	6823      	ldr	r3, [r4, #0]
 800f5b0:	6922      	ldr	r2, [r4, #16]
 800f5b2:	f003 0306 	and.w	r3, r3, #6
 800f5b6:	2b04      	cmp	r3, #4
 800f5b8:	bf02      	ittt	eq
 800f5ba:	68e5      	ldreq	r5, [r4, #12]
 800f5bc:	6833      	ldreq	r3, [r6, #0]
 800f5be:	1aed      	subeq	r5, r5, r3
 800f5c0:	68a3      	ldr	r3, [r4, #8]
 800f5c2:	bf0c      	ite	eq
 800f5c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f5c8:	2500      	movne	r5, #0
 800f5ca:	4293      	cmp	r3, r2
 800f5cc:	bfc4      	itt	gt
 800f5ce:	1a9b      	subgt	r3, r3, r2
 800f5d0:	18ed      	addgt	r5, r5, r3
 800f5d2:	2600      	movs	r6, #0
 800f5d4:	341a      	adds	r4, #26
 800f5d6:	42b5      	cmp	r5, r6
 800f5d8:	d11a      	bne.n	800f610 <_printf_common+0xc8>
 800f5da:	2000      	movs	r0, #0
 800f5dc:	e008      	b.n	800f5f0 <_printf_common+0xa8>
 800f5de:	2301      	movs	r3, #1
 800f5e0:	4652      	mov	r2, sl
 800f5e2:	4641      	mov	r1, r8
 800f5e4:	4638      	mov	r0, r7
 800f5e6:	47c8      	blx	r9
 800f5e8:	3001      	adds	r0, #1
 800f5ea:	d103      	bne.n	800f5f4 <_printf_common+0xac>
 800f5ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f5f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5f4:	3501      	adds	r5, #1
 800f5f6:	e7c6      	b.n	800f586 <_printf_common+0x3e>
 800f5f8:	18e1      	adds	r1, r4, r3
 800f5fa:	1c5a      	adds	r2, r3, #1
 800f5fc:	2030      	movs	r0, #48	@ 0x30
 800f5fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f602:	4422      	add	r2, r4
 800f604:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f608:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f60c:	3302      	adds	r3, #2
 800f60e:	e7c7      	b.n	800f5a0 <_printf_common+0x58>
 800f610:	2301      	movs	r3, #1
 800f612:	4622      	mov	r2, r4
 800f614:	4641      	mov	r1, r8
 800f616:	4638      	mov	r0, r7
 800f618:	47c8      	blx	r9
 800f61a:	3001      	adds	r0, #1
 800f61c:	d0e6      	beq.n	800f5ec <_printf_common+0xa4>
 800f61e:	3601      	adds	r6, #1
 800f620:	e7d9      	b.n	800f5d6 <_printf_common+0x8e>
	...

0800f624 <_printf_i>:
 800f624:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f628:	7e0f      	ldrb	r7, [r1, #24]
 800f62a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f62c:	2f78      	cmp	r7, #120	@ 0x78
 800f62e:	4691      	mov	r9, r2
 800f630:	4680      	mov	r8, r0
 800f632:	460c      	mov	r4, r1
 800f634:	469a      	mov	sl, r3
 800f636:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f63a:	d807      	bhi.n	800f64c <_printf_i+0x28>
 800f63c:	2f62      	cmp	r7, #98	@ 0x62
 800f63e:	d80a      	bhi.n	800f656 <_printf_i+0x32>
 800f640:	2f00      	cmp	r7, #0
 800f642:	f000 80d1 	beq.w	800f7e8 <_printf_i+0x1c4>
 800f646:	2f58      	cmp	r7, #88	@ 0x58
 800f648:	f000 80b8 	beq.w	800f7bc <_printf_i+0x198>
 800f64c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f650:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f654:	e03a      	b.n	800f6cc <_printf_i+0xa8>
 800f656:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f65a:	2b15      	cmp	r3, #21
 800f65c:	d8f6      	bhi.n	800f64c <_printf_i+0x28>
 800f65e:	a101      	add	r1, pc, #4	@ (adr r1, 800f664 <_printf_i+0x40>)
 800f660:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f664:	0800f6bd 	.word	0x0800f6bd
 800f668:	0800f6d1 	.word	0x0800f6d1
 800f66c:	0800f64d 	.word	0x0800f64d
 800f670:	0800f64d 	.word	0x0800f64d
 800f674:	0800f64d 	.word	0x0800f64d
 800f678:	0800f64d 	.word	0x0800f64d
 800f67c:	0800f6d1 	.word	0x0800f6d1
 800f680:	0800f64d 	.word	0x0800f64d
 800f684:	0800f64d 	.word	0x0800f64d
 800f688:	0800f64d 	.word	0x0800f64d
 800f68c:	0800f64d 	.word	0x0800f64d
 800f690:	0800f7cf 	.word	0x0800f7cf
 800f694:	0800f6fb 	.word	0x0800f6fb
 800f698:	0800f789 	.word	0x0800f789
 800f69c:	0800f64d 	.word	0x0800f64d
 800f6a0:	0800f64d 	.word	0x0800f64d
 800f6a4:	0800f7f1 	.word	0x0800f7f1
 800f6a8:	0800f64d 	.word	0x0800f64d
 800f6ac:	0800f6fb 	.word	0x0800f6fb
 800f6b0:	0800f64d 	.word	0x0800f64d
 800f6b4:	0800f64d 	.word	0x0800f64d
 800f6b8:	0800f791 	.word	0x0800f791
 800f6bc:	6833      	ldr	r3, [r6, #0]
 800f6be:	1d1a      	adds	r2, r3, #4
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	6032      	str	r2, [r6, #0]
 800f6c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f6c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f6cc:	2301      	movs	r3, #1
 800f6ce:	e09c      	b.n	800f80a <_printf_i+0x1e6>
 800f6d0:	6833      	ldr	r3, [r6, #0]
 800f6d2:	6820      	ldr	r0, [r4, #0]
 800f6d4:	1d19      	adds	r1, r3, #4
 800f6d6:	6031      	str	r1, [r6, #0]
 800f6d8:	0606      	lsls	r6, r0, #24
 800f6da:	d501      	bpl.n	800f6e0 <_printf_i+0xbc>
 800f6dc:	681d      	ldr	r5, [r3, #0]
 800f6de:	e003      	b.n	800f6e8 <_printf_i+0xc4>
 800f6e0:	0645      	lsls	r5, r0, #25
 800f6e2:	d5fb      	bpl.n	800f6dc <_printf_i+0xb8>
 800f6e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f6e8:	2d00      	cmp	r5, #0
 800f6ea:	da03      	bge.n	800f6f4 <_printf_i+0xd0>
 800f6ec:	232d      	movs	r3, #45	@ 0x2d
 800f6ee:	426d      	negs	r5, r5
 800f6f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f6f4:	4858      	ldr	r0, [pc, #352]	@ (800f858 <_printf_i+0x234>)
 800f6f6:	230a      	movs	r3, #10
 800f6f8:	e011      	b.n	800f71e <_printf_i+0xfa>
 800f6fa:	6821      	ldr	r1, [r4, #0]
 800f6fc:	6833      	ldr	r3, [r6, #0]
 800f6fe:	0608      	lsls	r0, r1, #24
 800f700:	f853 5b04 	ldr.w	r5, [r3], #4
 800f704:	d402      	bmi.n	800f70c <_printf_i+0xe8>
 800f706:	0649      	lsls	r1, r1, #25
 800f708:	bf48      	it	mi
 800f70a:	b2ad      	uxthmi	r5, r5
 800f70c:	2f6f      	cmp	r7, #111	@ 0x6f
 800f70e:	4852      	ldr	r0, [pc, #328]	@ (800f858 <_printf_i+0x234>)
 800f710:	6033      	str	r3, [r6, #0]
 800f712:	bf14      	ite	ne
 800f714:	230a      	movne	r3, #10
 800f716:	2308      	moveq	r3, #8
 800f718:	2100      	movs	r1, #0
 800f71a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f71e:	6866      	ldr	r6, [r4, #4]
 800f720:	60a6      	str	r6, [r4, #8]
 800f722:	2e00      	cmp	r6, #0
 800f724:	db05      	blt.n	800f732 <_printf_i+0x10e>
 800f726:	6821      	ldr	r1, [r4, #0]
 800f728:	432e      	orrs	r6, r5
 800f72a:	f021 0104 	bic.w	r1, r1, #4
 800f72e:	6021      	str	r1, [r4, #0]
 800f730:	d04b      	beq.n	800f7ca <_printf_i+0x1a6>
 800f732:	4616      	mov	r6, r2
 800f734:	fbb5 f1f3 	udiv	r1, r5, r3
 800f738:	fb03 5711 	mls	r7, r3, r1, r5
 800f73c:	5dc7      	ldrb	r7, [r0, r7]
 800f73e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f742:	462f      	mov	r7, r5
 800f744:	42bb      	cmp	r3, r7
 800f746:	460d      	mov	r5, r1
 800f748:	d9f4      	bls.n	800f734 <_printf_i+0x110>
 800f74a:	2b08      	cmp	r3, #8
 800f74c:	d10b      	bne.n	800f766 <_printf_i+0x142>
 800f74e:	6823      	ldr	r3, [r4, #0]
 800f750:	07df      	lsls	r7, r3, #31
 800f752:	d508      	bpl.n	800f766 <_printf_i+0x142>
 800f754:	6923      	ldr	r3, [r4, #16]
 800f756:	6861      	ldr	r1, [r4, #4]
 800f758:	4299      	cmp	r1, r3
 800f75a:	bfde      	ittt	le
 800f75c:	2330      	movle	r3, #48	@ 0x30
 800f75e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f762:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f766:	1b92      	subs	r2, r2, r6
 800f768:	6122      	str	r2, [r4, #16]
 800f76a:	f8cd a000 	str.w	sl, [sp]
 800f76e:	464b      	mov	r3, r9
 800f770:	aa03      	add	r2, sp, #12
 800f772:	4621      	mov	r1, r4
 800f774:	4640      	mov	r0, r8
 800f776:	f7ff fee7 	bl	800f548 <_printf_common>
 800f77a:	3001      	adds	r0, #1
 800f77c:	d14a      	bne.n	800f814 <_printf_i+0x1f0>
 800f77e:	f04f 30ff 	mov.w	r0, #4294967295
 800f782:	b004      	add	sp, #16
 800f784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f788:	6823      	ldr	r3, [r4, #0]
 800f78a:	f043 0320 	orr.w	r3, r3, #32
 800f78e:	6023      	str	r3, [r4, #0]
 800f790:	4832      	ldr	r0, [pc, #200]	@ (800f85c <_printf_i+0x238>)
 800f792:	2778      	movs	r7, #120	@ 0x78
 800f794:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f798:	6823      	ldr	r3, [r4, #0]
 800f79a:	6831      	ldr	r1, [r6, #0]
 800f79c:	061f      	lsls	r7, r3, #24
 800f79e:	f851 5b04 	ldr.w	r5, [r1], #4
 800f7a2:	d402      	bmi.n	800f7aa <_printf_i+0x186>
 800f7a4:	065f      	lsls	r7, r3, #25
 800f7a6:	bf48      	it	mi
 800f7a8:	b2ad      	uxthmi	r5, r5
 800f7aa:	6031      	str	r1, [r6, #0]
 800f7ac:	07d9      	lsls	r1, r3, #31
 800f7ae:	bf44      	itt	mi
 800f7b0:	f043 0320 	orrmi.w	r3, r3, #32
 800f7b4:	6023      	strmi	r3, [r4, #0]
 800f7b6:	b11d      	cbz	r5, 800f7c0 <_printf_i+0x19c>
 800f7b8:	2310      	movs	r3, #16
 800f7ba:	e7ad      	b.n	800f718 <_printf_i+0xf4>
 800f7bc:	4826      	ldr	r0, [pc, #152]	@ (800f858 <_printf_i+0x234>)
 800f7be:	e7e9      	b.n	800f794 <_printf_i+0x170>
 800f7c0:	6823      	ldr	r3, [r4, #0]
 800f7c2:	f023 0320 	bic.w	r3, r3, #32
 800f7c6:	6023      	str	r3, [r4, #0]
 800f7c8:	e7f6      	b.n	800f7b8 <_printf_i+0x194>
 800f7ca:	4616      	mov	r6, r2
 800f7cc:	e7bd      	b.n	800f74a <_printf_i+0x126>
 800f7ce:	6833      	ldr	r3, [r6, #0]
 800f7d0:	6825      	ldr	r5, [r4, #0]
 800f7d2:	6961      	ldr	r1, [r4, #20]
 800f7d4:	1d18      	adds	r0, r3, #4
 800f7d6:	6030      	str	r0, [r6, #0]
 800f7d8:	062e      	lsls	r6, r5, #24
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	d501      	bpl.n	800f7e2 <_printf_i+0x1be>
 800f7de:	6019      	str	r1, [r3, #0]
 800f7e0:	e002      	b.n	800f7e8 <_printf_i+0x1c4>
 800f7e2:	0668      	lsls	r0, r5, #25
 800f7e4:	d5fb      	bpl.n	800f7de <_printf_i+0x1ba>
 800f7e6:	8019      	strh	r1, [r3, #0]
 800f7e8:	2300      	movs	r3, #0
 800f7ea:	6123      	str	r3, [r4, #16]
 800f7ec:	4616      	mov	r6, r2
 800f7ee:	e7bc      	b.n	800f76a <_printf_i+0x146>
 800f7f0:	6833      	ldr	r3, [r6, #0]
 800f7f2:	1d1a      	adds	r2, r3, #4
 800f7f4:	6032      	str	r2, [r6, #0]
 800f7f6:	681e      	ldr	r6, [r3, #0]
 800f7f8:	6862      	ldr	r2, [r4, #4]
 800f7fa:	2100      	movs	r1, #0
 800f7fc:	4630      	mov	r0, r6
 800f7fe:	f7f0 fd07 	bl	8000210 <memchr>
 800f802:	b108      	cbz	r0, 800f808 <_printf_i+0x1e4>
 800f804:	1b80      	subs	r0, r0, r6
 800f806:	6060      	str	r0, [r4, #4]
 800f808:	6863      	ldr	r3, [r4, #4]
 800f80a:	6123      	str	r3, [r4, #16]
 800f80c:	2300      	movs	r3, #0
 800f80e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f812:	e7aa      	b.n	800f76a <_printf_i+0x146>
 800f814:	6923      	ldr	r3, [r4, #16]
 800f816:	4632      	mov	r2, r6
 800f818:	4649      	mov	r1, r9
 800f81a:	4640      	mov	r0, r8
 800f81c:	47d0      	blx	sl
 800f81e:	3001      	adds	r0, #1
 800f820:	d0ad      	beq.n	800f77e <_printf_i+0x15a>
 800f822:	6823      	ldr	r3, [r4, #0]
 800f824:	079b      	lsls	r3, r3, #30
 800f826:	d413      	bmi.n	800f850 <_printf_i+0x22c>
 800f828:	68e0      	ldr	r0, [r4, #12]
 800f82a:	9b03      	ldr	r3, [sp, #12]
 800f82c:	4298      	cmp	r0, r3
 800f82e:	bfb8      	it	lt
 800f830:	4618      	movlt	r0, r3
 800f832:	e7a6      	b.n	800f782 <_printf_i+0x15e>
 800f834:	2301      	movs	r3, #1
 800f836:	4632      	mov	r2, r6
 800f838:	4649      	mov	r1, r9
 800f83a:	4640      	mov	r0, r8
 800f83c:	47d0      	blx	sl
 800f83e:	3001      	adds	r0, #1
 800f840:	d09d      	beq.n	800f77e <_printf_i+0x15a>
 800f842:	3501      	adds	r5, #1
 800f844:	68e3      	ldr	r3, [r4, #12]
 800f846:	9903      	ldr	r1, [sp, #12]
 800f848:	1a5b      	subs	r3, r3, r1
 800f84a:	42ab      	cmp	r3, r5
 800f84c:	dcf2      	bgt.n	800f834 <_printf_i+0x210>
 800f84e:	e7eb      	b.n	800f828 <_printf_i+0x204>
 800f850:	2500      	movs	r5, #0
 800f852:	f104 0619 	add.w	r6, r4, #25
 800f856:	e7f5      	b.n	800f844 <_printf_i+0x220>
 800f858:	08012bd9 	.word	0x08012bd9
 800f85c:	08012bea 	.word	0x08012bea

0800f860 <std>:
 800f860:	2300      	movs	r3, #0
 800f862:	b510      	push	{r4, lr}
 800f864:	4604      	mov	r4, r0
 800f866:	e9c0 3300 	strd	r3, r3, [r0]
 800f86a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f86e:	6083      	str	r3, [r0, #8]
 800f870:	8181      	strh	r1, [r0, #12]
 800f872:	6643      	str	r3, [r0, #100]	@ 0x64
 800f874:	81c2      	strh	r2, [r0, #14]
 800f876:	6183      	str	r3, [r0, #24]
 800f878:	4619      	mov	r1, r3
 800f87a:	2208      	movs	r2, #8
 800f87c:	305c      	adds	r0, #92	@ 0x5c
 800f87e:	f000 fa51 	bl	800fd24 <memset>
 800f882:	4b0d      	ldr	r3, [pc, #52]	@ (800f8b8 <std+0x58>)
 800f884:	6263      	str	r3, [r4, #36]	@ 0x24
 800f886:	4b0d      	ldr	r3, [pc, #52]	@ (800f8bc <std+0x5c>)
 800f888:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f88a:	4b0d      	ldr	r3, [pc, #52]	@ (800f8c0 <std+0x60>)
 800f88c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f88e:	4b0d      	ldr	r3, [pc, #52]	@ (800f8c4 <std+0x64>)
 800f890:	6323      	str	r3, [r4, #48]	@ 0x30
 800f892:	4b0d      	ldr	r3, [pc, #52]	@ (800f8c8 <std+0x68>)
 800f894:	6224      	str	r4, [r4, #32]
 800f896:	429c      	cmp	r4, r3
 800f898:	d006      	beq.n	800f8a8 <std+0x48>
 800f89a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f89e:	4294      	cmp	r4, r2
 800f8a0:	d002      	beq.n	800f8a8 <std+0x48>
 800f8a2:	33d0      	adds	r3, #208	@ 0xd0
 800f8a4:	429c      	cmp	r4, r3
 800f8a6:	d105      	bne.n	800f8b4 <std+0x54>
 800f8a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f8ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f8b0:	f000 bad8 	b.w	800fe64 <__retarget_lock_init_recursive>
 800f8b4:	bd10      	pop	{r4, pc}
 800f8b6:	bf00      	nop
 800f8b8:	0800fb75 	.word	0x0800fb75
 800f8bc:	0800fb97 	.word	0x0800fb97
 800f8c0:	0800fbcf 	.word	0x0800fbcf
 800f8c4:	0800fbf3 	.word	0x0800fbf3
 800f8c8:	20004098 	.word	0x20004098

0800f8cc <stdio_exit_handler>:
 800f8cc:	4a02      	ldr	r2, [pc, #8]	@ (800f8d8 <stdio_exit_handler+0xc>)
 800f8ce:	4903      	ldr	r1, [pc, #12]	@ (800f8dc <stdio_exit_handler+0x10>)
 800f8d0:	4803      	ldr	r0, [pc, #12]	@ (800f8e0 <stdio_exit_handler+0x14>)
 800f8d2:	f000 b869 	b.w	800f9a8 <_fwalk_sglue>
 800f8d6:	bf00      	nop
 800f8d8:	200002d4 	.word	0x200002d4
 800f8dc:	0801194d 	.word	0x0801194d
 800f8e0:	200002e4 	.word	0x200002e4

0800f8e4 <cleanup_stdio>:
 800f8e4:	6841      	ldr	r1, [r0, #4]
 800f8e6:	4b0c      	ldr	r3, [pc, #48]	@ (800f918 <cleanup_stdio+0x34>)
 800f8e8:	4299      	cmp	r1, r3
 800f8ea:	b510      	push	{r4, lr}
 800f8ec:	4604      	mov	r4, r0
 800f8ee:	d001      	beq.n	800f8f4 <cleanup_stdio+0x10>
 800f8f0:	f002 f82c 	bl	801194c <_fflush_r>
 800f8f4:	68a1      	ldr	r1, [r4, #8]
 800f8f6:	4b09      	ldr	r3, [pc, #36]	@ (800f91c <cleanup_stdio+0x38>)
 800f8f8:	4299      	cmp	r1, r3
 800f8fa:	d002      	beq.n	800f902 <cleanup_stdio+0x1e>
 800f8fc:	4620      	mov	r0, r4
 800f8fe:	f002 f825 	bl	801194c <_fflush_r>
 800f902:	68e1      	ldr	r1, [r4, #12]
 800f904:	4b06      	ldr	r3, [pc, #24]	@ (800f920 <cleanup_stdio+0x3c>)
 800f906:	4299      	cmp	r1, r3
 800f908:	d004      	beq.n	800f914 <cleanup_stdio+0x30>
 800f90a:	4620      	mov	r0, r4
 800f90c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f910:	f002 b81c 	b.w	801194c <_fflush_r>
 800f914:	bd10      	pop	{r4, pc}
 800f916:	bf00      	nop
 800f918:	20004098 	.word	0x20004098
 800f91c:	20004100 	.word	0x20004100
 800f920:	20004168 	.word	0x20004168

0800f924 <global_stdio_init.part.0>:
 800f924:	b510      	push	{r4, lr}
 800f926:	4b0b      	ldr	r3, [pc, #44]	@ (800f954 <global_stdio_init.part.0+0x30>)
 800f928:	4c0b      	ldr	r4, [pc, #44]	@ (800f958 <global_stdio_init.part.0+0x34>)
 800f92a:	4a0c      	ldr	r2, [pc, #48]	@ (800f95c <global_stdio_init.part.0+0x38>)
 800f92c:	601a      	str	r2, [r3, #0]
 800f92e:	4620      	mov	r0, r4
 800f930:	2200      	movs	r2, #0
 800f932:	2104      	movs	r1, #4
 800f934:	f7ff ff94 	bl	800f860 <std>
 800f938:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f93c:	2201      	movs	r2, #1
 800f93e:	2109      	movs	r1, #9
 800f940:	f7ff ff8e 	bl	800f860 <std>
 800f944:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f948:	2202      	movs	r2, #2
 800f94a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f94e:	2112      	movs	r1, #18
 800f950:	f7ff bf86 	b.w	800f860 <std>
 800f954:	200041d0 	.word	0x200041d0
 800f958:	20004098 	.word	0x20004098
 800f95c:	0800f8cd 	.word	0x0800f8cd

0800f960 <__sfp_lock_acquire>:
 800f960:	4801      	ldr	r0, [pc, #4]	@ (800f968 <__sfp_lock_acquire+0x8>)
 800f962:	f000 ba80 	b.w	800fe66 <__retarget_lock_acquire_recursive>
 800f966:	bf00      	nop
 800f968:	200041d9 	.word	0x200041d9

0800f96c <__sfp_lock_release>:
 800f96c:	4801      	ldr	r0, [pc, #4]	@ (800f974 <__sfp_lock_release+0x8>)
 800f96e:	f000 ba7b 	b.w	800fe68 <__retarget_lock_release_recursive>
 800f972:	bf00      	nop
 800f974:	200041d9 	.word	0x200041d9

0800f978 <__sinit>:
 800f978:	b510      	push	{r4, lr}
 800f97a:	4604      	mov	r4, r0
 800f97c:	f7ff fff0 	bl	800f960 <__sfp_lock_acquire>
 800f980:	6a23      	ldr	r3, [r4, #32]
 800f982:	b11b      	cbz	r3, 800f98c <__sinit+0x14>
 800f984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f988:	f7ff bff0 	b.w	800f96c <__sfp_lock_release>
 800f98c:	4b04      	ldr	r3, [pc, #16]	@ (800f9a0 <__sinit+0x28>)
 800f98e:	6223      	str	r3, [r4, #32]
 800f990:	4b04      	ldr	r3, [pc, #16]	@ (800f9a4 <__sinit+0x2c>)
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	2b00      	cmp	r3, #0
 800f996:	d1f5      	bne.n	800f984 <__sinit+0xc>
 800f998:	f7ff ffc4 	bl	800f924 <global_stdio_init.part.0>
 800f99c:	e7f2      	b.n	800f984 <__sinit+0xc>
 800f99e:	bf00      	nop
 800f9a0:	0800f8e5 	.word	0x0800f8e5
 800f9a4:	200041d0 	.word	0x200041d0

0800f9a8 <_fwalk_sglue>:
 800f9a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f9ac:	4607      	mov	r7, r0
 800f9ae:	4688      	mov	r8, r1
 800f9b0:	4614      	mov	r4, r2
 800f9b2:	2600      	movs	r6, #0
 800f9b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f9b8:	f1b9 0901 	subs.w	r9, r9, #1
 800f9bc:	d505      	bpl.n	800f9ca <_fwalk_sglue+0x22>
 800f9be:	6824      	ldr	r4, [r4, #0]
 800f9c0:	2c00      	cmp	r4, #0
 800f9c2:	d1f7      	bne.n	800f9b4 <_fwalk_sglue+0xc>
 800f9c4:	4630      	mov	r0, r6
 800f9c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9ca:	89ab      	ldrh	r3, [r5, #12]
 800f9cc:	2b01      	cmp	r3, #1
 800f9ce:	d907      	bls.n	800f9e0 <_fwalk_sglue+0x38>
 800f9d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f9d4:	3301      	adds	r3, #1
 800f9d6:	d003      	beq.n	800f9e0 <_fwalk_sglue+0x38>
 800f9d8:	4629      	mov	r1, r5
 800f9da:	4638      	mov	r0, r7
 800f9dc:	47c0      	blx	r8
 800f9de:	4306      	orrs	r6, r0
 800f9e0:	3568      	adds	r5, #104	@ 0x68
 800f9e2:	e7e9      	b.n	800f9b8 <_fwalk_sglue+0x10>

0800f9e4 <iprintf>:
 800f9e4:	b40f      	push	{r0, r1, r2, r3}
 800f9e6:	b507      	push	{r0, r1, r2, lr}
 800f9e8:	4906      	ldr	r1, [pc, #24]	@ (800fa04 <iprintf+0x20>)
 800f9ea:	ab04      	add	r3, sp, #16
 800f9ec:	6808      	ldr	r0, [r1, #0]
 800f9ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800f9f2:	6881      	ldr	r1, [r0, #8]
 800f9f4:	9301      	str	r3, [sp, #4]
 800f9f6:	f001 fe0d 	bl	8011614 <_vfiprintf_r>
 800f9fa:	b003      	add	sp, #12
 800f9fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800fa00:	b004      	add	sp, #16
 800fa02:	4770      	bx	lr
 800fa04:	200002e0 	.word	0x200002e0

0800fa08 <_puts_r>:
 800fa08:	6a03      	ldr	r3, [r0, #32]
 800fa0a:	b570      	push	{r4, r5, r6, lr}
 800fa0c:	6884      	ldr	r4, [r0, #8]
 800fa0e:	4605      	mov	r5, r0
 800fa10:	460e      	mov	r6, r1
 800fa12:	b90b      	cbnz	r3, 800fa18 <_puts_r+0x10>
 800fa14:	f7ff ffb0 	bl	800f978 <__sinit>
 800fa18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fa1a:	07db      	lsls	r3, r3, #31
 800fa1c:	d405      	bmi.n	800fa2a <_puts_r+0x22>
 800fa1e:	89a3      	ldrh	r3, [r4, #12]
 800fa20:	0598      	lsls	r0, r3, #22
 800fa22:	d402      	bmi.n	800fa2a <_puts_r+0x22>
 800fa24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fa26:	f000 fa1e 	bl	800fe66 <__retarget_lock_acquire_recursive>
 800fa2a:	89a3      	ldrh	r3, [r4, #12]
 800fa2c:	0719      	lsls	r1, r3, #28
 800fa2e:	d502      	bpl.n	800fa36 <_puts_r+0x2e>
 800fa30:	6923      	ldr	r3, [r4, #16]
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d135      	bne.n	800faa2 <_puts_r+0x9a>
 800fa36:	4621      	mov	r1, r4
 800fa38:	4628      	mov	r0, r5
 800fa3a:	f000 f91d 	bl	800fc78 <__swsetup_r>
 800fa3e:	b380      	cbz	r0, 800faa2 <_puts_r+0x9a>
 800fa40:	f04f 35ff 	mov.w	r5, #4294967295
 800fa44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fa46:	07da      	lsls	r2, r3, #31
 800fa48:	d405      	bmi.n	800fa56 <_puts_r+0x4e>
 800fa4a:	89a3      	ldrh	r3, [r4, #12]
 800fa4c:	059b      	lsls	r3, r3, #22
 800fa4e:	d402      	bmi.n	800fa56 <_puts_r+0x4e>
 800fa50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fa52:	f000 fa09 	bl	800fe68 <__retarget_lock_release_recursive>
 800fa56:	4628      	mov	r0, r5
 800fa58:	bd70      	pop	{r4, r5, r6, pc}
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	da04      	bge.n	800fa68 <_puts_r+0x60>
 800fa5e:	69a2      	ldr	r2, [r4, #24]
 800fa60:	429a      	cmp	r2, r3
 800fa62:	dc17      	bgt.n	800fa94 <_puts_r+0x8c>
 800fa64:	290a      	cmp	r1, #10
 800fa66:	d015      	beq.n	800fa94 <_puts_r+0x8c>
 800fa68:	6823      	ldr	r3, [r4, #0]
 800fa6a:	1c5a      	adds	r2, r3, #1
 800fa6c:	6022      	str	r2, [r4, #0]
 800fa6e:	7019      	strb	r1, [r3, #0]
 800fa70:	68a3      	ldr	r3, [r4, #8]
 800fa72:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fa76:	3b01      	subs	r3, #1
 800fa78:	60a3      	str	r3, [r4, #8]
 800fa7a:	2900      	cmp	r1, #0
 800fa7c:	d1ed      	bne.n	800fa5a <_puts_r+0x52>
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	da11      	bge.n	800faa6 <_puts_r+0x9e>
 800fa82:	4622      	mov	r2, r4
 800fa84:	210a      	movs	r1, #10
 800fa86:	4628      	mov	r0, r5
 800fa88:	f000 f8b7 	bl	800fbfa <__swbuf_r>
 800fa8c:	3001      	adds	r0, #1
 800fa8e:	d0d7      	beq.n	800fa40 <_puts_r+0x38>
 800fa90:	250a      	movs	r5, #10
 800fa92:	e7d7      	b.n	800fa44 <_puts_r+0x3c>
 800fa94:	4622      	mov	r2, r4
 800fa96:	4628      	mov	r0, r5
 800fa98:	f000 f8af 	bl	800fbfa <__swbuf_r>
 800fa9c:	3001      	adds	r0, #1
 800fa9e:	d1e7      	bne.n	800fa70 <_puts_r+0x68>
 800faa0:	e7ce      	b.n	800fa40 <_puts_r+0x38>
 800faa2:	3e01      	subs	r6, #1
 800faa4:	e7e4      	b.n	800fa70 <_puts_r+0x68>
 800faa6:	6823      	ldr	r3, [r4, #0]
 800faa8:	1c5a      	adds	r2, r3, #1
 800faaa:	6022      	str	r2, [r4, #0]
 800faac:	220a      	movs	r2, #10
 800faae:	701a      	strb	r2, [r3, #0]
 800fab0:	e7ee      	b.n	800fa90 <_puts_r+0x88>
	...

0800fab4 <puts>:
 800fab4:	4b02      	ldr	r3, [pc, #8]	@ (800fac0 <puts+0xc>)
 800fab6:	4601      	mov	r1, r0
 800fab8:	6818      	ldr	r0, [r3, #0]
 800faba:	f7ff bfa5 	b.w	800fa08 <_puts_r>
 800fabe:	bf00      	nop
 800fac0:	200002e0 	.word	0x200002e0

0800fac4 <sniprintf>:
 800fac4:	b40c      	push	{r2, r3}
 800fac6:	b530      	push	{r4, r5, lr}
 800fac8:	4b18      	ldr	r3, [pc, #96]	@ (800fb2c <sniprintf+0x68>)
 800faca:	1e0c      	subs	r4, r1, #0
 800facc:	681d      	ldr	r5, [r3, #0]
 800face:	b09d      	sub	sp, #116	@ 0x74
 800fad0:	da08      	bge.n	800fae4 <sniprintf+0x20>
 800fad2:	238b      	movs	r3, #139	@ 0x8b
 800fad4:	602b      	str	r3, [r5, #0]
 800fad6:	f04f 30ff 	mov.w	r0, #4294967295
 800fada:	b01d      	add	sp, #116	@ 0x74
 800fadc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fae0:	b002      	add	sp, #8
 800fae2:	4770      	bx	lr
 800fae4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800fae8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800faec:	f04f 0300 	mov.w	r3, #0
 800faf0:	931b      	str	r3, [sp, #108]	@ 0x6c
 800faf2:	bf14      	ite	ne
 800faf4:	f104 33ff 	addne.w	r3, r4, #4294967295
 800faf8:	4623      	moveq	r3, r4
 800fafa:	9304      	str	r3, [sp, #16]
 800fafc:	9307      	str	r3, [sp, #28]
 800fafe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800fb02:	9002      	str	r0, [sp, #8]
 800fb04:	9006      	str	r0, [sp, #24]
 800fb06:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fb0a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800fb0c:	ab21      	add	r3, sp, #132	@ 0x84
 800fb0e:	a902      	add	r1, sp, #8
 800fb10:	4628      	mov	r0, r5
 800fb12:	9301      	str	r3, [sp, #4]
 800fb14:	f001 fc58 	bl	80113c8 <_svfiprintf_r>
 800fb18:	1c43      	adds	r3, r0, #1
 800fb1a:	bfbc      	itt	lt
 800fb1c:	238b      	movlt	r3, #139	@ 0x8b
 800fb1e:	602b      	strlt	r3, [r5, #0]
 800fb20:	2c00      	cmp	r4, #0
 800fb22:	d0da      	beq.n	800fada <sniprintf+0x16>
 800fb24:	9b02      	ldr	r3, [sp, #8]
 800fb26:	2200      	movs	r2, #0
 800fb28:	701a      	strb	r2, [r3, #0]
 800fb2a:	e7d6      	b.n	800fada <sniprintf+0x16>
 800fb2c:	200002e0 	.word	0x200002e0

0800fb30 <siprintf>:
 800fb30:	b40e      	push	{r1, r2, r3}
 800fb32:	b510      	push	{r4, lr}
 800fb34:	b09d      	sub	sp, #116	@ 0x74
 800fb36:	ab1f      	add	r3, sp, #124	@ 0x7c
 800fb38:	9002      	str	r0, [sp, #8]
 800fb3a:	9006      	str	r0, [sp, #24]
 800fb3c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800fb40:	480a      	ldr	r0, [pc, #40]	@ (800fb6c <siprintf+0x3c>)
 800fb42:	9107      	str	r1, [sp, #28]
 800fb44:	9104      	str	r1, [sp, #16]
 800fb46:	490a      	ldr	r1, [pc, #40]	@ (800fb70 <siprintf+0x40>)
 800fb48:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb4c:	9105      	str	r1, [sp, #20]
 800fb4e:	2400      	movs	r4, #0
 800fb50:	a902      	add	r1, sp, #8
 800fb52:	6800      	ldr	r0, [r0, #0]
 800fb54:	9301      	str	r3, [sp, #4]
 800fb56:	941b      	str	r4, [sp, #108]	@ 0x6c
 800fb58:	f001 fc36 	bl	80113c8 <_svfiprintf_r>
 800fb5c:	9b02      	ldr	r3, [sp, #8]
 800fb5e:	701c      	strb	r4, [r3, #0]
 800fb60:	b01d      	add	sp, #116	@ 0x74
 800fb62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb66:	b003      	add	sp, #12
 800fb68:	4770      	bx	lr
 800fb6a:	bf00      	nop
 800fb6c:	200002e0 	.word	0x200002e0
 800fb70:	ffff0208 	.word	0xffff0208

0800fb74 <__sread>:
 800fb74:	b510      	push	{r4, lr}
 800fb76:	460c      	mov	r4, r1
 800fb78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb7c:	f000 f914 	bl	800fda8 <_read_r>
 800fb80:	2800      	cmp	r0, #0
 800fb82:	bfab      	itete	ge
 800fb84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fb86:	89a3      	ldrhlt	r3, [r4, #12]
 800fb88:	181b      	addge	r3, r3, r0
 800fb8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fb8e:	bfac      	ite	ge
 800fb90:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fb92:	81a3      	strhlt	r3, [r4, #12]
 800fb94:	bd10      	pop	{r4, pc}

0800fb96 <__swrite>:
 800fb96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb9a:	461f      	mov	r7, r3
 800fb9c:	898b      	ldrh	r3, [r1, #12]
 800fb9e:	05db      	lsls	r3, r3, #23
 800fba0:	4605      	mov	r5, r0
 800fba2:	460c      	mov	r4, r1
 800fba4:	4616      	mov	r6, r2
 800fba6:	d505      	bpl.n	800fbb4 <__swrite+0x1e>
 800fba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbac:	2302      	movs	r3, #2
 800fbae:	2200      	movs	r2, #0
 800fbb0:	f000 f8e8 	bl	800fd84 <_lseek_r>
 800fbb4:	89a3      	ldrh	r3, [r4, #12]
 800fbb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fbba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fbbe:	81a3      	strh	r3, [r4, #12]
 800fbc0:	4632      	mov	r2, r6
 800fbc2:	463b      	mov	r3, r7
 800fbc4:	4628      	mov	r0, r5
 800fbc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbca:	f000 b90f 	b.w	800fdec <_write_r>

0800fbce <__sseek>:
 800fbce:	b510      	push	{r4, lr}
 800fbd0:	460c      	mov	r4, r1
 800fbd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbd6:	f000 f8d5 	bl	800fd84 <_lseek_r>
 800fbda:	1c43      	adds	r3, r0, #1
 800fbdc:	89a3      	ldrh	r3, [r4, #12]
 800fbde:	bf15      	itete	ne
 800fbe0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fbe2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fbe6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fbea:	81a3      	strheq	r3, [r4, #12]
 800fbec:	bf18      	it	ne
 800fbee:	81a3      	strhne	r3, [r4, #12]
 800fbf0:	bd10      	pop	{r4, pc}

0800fbf2 <__sclose>:
 800fbf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbf6:	f000 b8b5 	b.w	800fd64 <_close_r>

0800fbfa <__swbuf_r>:
 800fbfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbfc:	460e      	mov	r6, r1
 800fbfe:	4614      	mov	r4, r2
 800fc00:	4605      	mov	r5, r0
 800fc02:	b118      	cbz	r0, 800fc0c <__swbuf_r+0x12>
 800fc04:	6a03      	ldr	r3, [r0, #32]
 800fc06:	b90b      	cbnz	r3, 800fc0c <__swbuf_r+0x12>
 800fc08:	f7ff feb6 	bl	800f978 <__sinit>
 800fc0c:	69a3      	ldr	r3, [r4, #24]
 800fc0e:	60a3      	str	r3, [r4, #8]
 800fc10:	89a3      	ldrh	r3, [r4, #12]
 800fc12:	071a      	lsls	r2, r3, #28
 800fc14:	d501      	bpl.n	800fc1a <__swbuf_r+0x20>
 800fc16:	6923      	ldr	r3, [r4, #16]
 800fc18:	b943      	cbnz	r3, 800fc2c <__swbuf_r+0x32>
 800fc1a:	4621      	mov	r1, r4
 800fc1c:	4628      	mov	r0, r5
 800fc1e:	f000 f82b 	bl	800fc78 <__swsetup_r>
 800fc22:	b118      	cbz	r0, 800fc2c <__swbuf_r+0x32>
 800fc24:	f04f 37ff 	mov.w	r7, #4294967295
 800fc28:	4638      	mov	r0, r7
 800fc2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc2c:	6823      	ldr	r3, [r4, #0]
 800fc2e:	6922      	ldr	r2, [r4, #16]
 800fc30:	1a98      	subs	r0, r3, r2
 800fc32:	6963      	ldr	r3, [r4, #20]
 800fc34:	b2f6      	uxtb	r6, r6
 800fc36:	4283      	cmp	r3, r0
 800fc38:	4637      	mov	r7, r6
 800fc3a:	dc05      	bgt.n	800fc48 <__swbuf_r+0x4e>
 800fc3c:	4621      	mov	r1, r4
 800fc3e:	4628      	mov	r0, r5
 800fc40:	f001 fe84 	bl	801194c <_fflush_r>
 800fc44:	2800      	cmp	r0, #0
 800fc46:	d1ed      	bne.n	800fc24 <__swbuf_r+0x2a>
 800fc48:	68a3      	ldr	r3, [r4, #8]
 800fc4a:	3b01      	subs	r3, #1
 800fc4c:	60a3      	str	r3, [r4, #8]
 800fc4e:	6823      	ldr	r3, [r4, #0]
 800fc50:	1c5a      	adds	r2, r3, #1
 800fc52:	6022      	str	r2, [r4, #0]
 800fc54:	701e      	strb	r6, [r3, #0]
 800fc56:	6962      	ldr	r2, [r4, #20]
 800fc58:	1c43      	adds	r3, r0, #1
 800fc5a:	429a      	cmp	r2, r3
 800fc5c:	d004      	beq.n	800fc68 <__swbuf_r+0x6e>
 800fc5e:	89a3      	ldrh	r3, [r4, #12]
 800fc60:	07db      	lsls	r3, r3, #31
 800fc62:	d5e1      	bpl.n	800fc28 <__swbuf_r+0x2e>
 800fc64:	2e0a      	cmp	r6, #10
 800fc66:	d1df      	bne.n	800fc28 <__swbuf_r+0x2e>
 800fc68:	4621      	mov	r1, r4
 800fc6a:	4628      	mov	r0, r5
 800fc6c:	f001 fe6e 	bl	801194c <_fflush_r>
 800fc70:	2800      	cmp	r0, #0
 800fc72:	d0d9      	beq.n	800fc28 <__swbuf_r+0x2e>
 800fc74:	e7d6      	b.n	800fc24 <__swbuf_r+0x2a>
	...

0800fc78 <__swsetup_r>:
 800fc78:	b538      	push	{r3, r4, r5, lr}
 800fc7a:	4b29      	ldr	r3, [pc, #164]	@ (800fd20 <__swsetup_r+0xa8>)
 800fc7c:	4605      	mov	r5, r0
 800fc7e:	6818      	ldr	r0, [r3, #0]
 800fc80:	460c      	mov	r4, r1
 800fc82:	b118      	cbz	r0, 800fc8c <__swsetup_r+0x14>
 800fc84:	6a03      	ldr	r3, [r0, #32]
 800fc86:	b90b      	cbnz	r3, 800fc8c <__swsetup_r+0x14>
 800fc88:	f7ff fe76 	bl	800f978 <__sinit>
 800fc8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc90:	0719      	lsls	r1, r3, #28
 800fc92:	d422      	bmi.n	800fcda <__swsetup_r+0x62>
 800fc94:	06da      	lsls	r2, r3, #27
 800fc96:	d407      	bmi.n	800fca8 <__swsetup_r+0x30>
 800fc98:	2209      	movs	r2, #9
 800fc9a:	602a      	str	r2, [r5, #0]
 800fc9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fca0:	81a3      	strh	r3, [r4, #12]
 800fca2:	f04f 30ff 	mov.w	r0, #4294967295
 800fca6:	e033      	b.n	800fd10 <__swsetup_r+0x98>
 800fca8:	0758      	lsls	r0, r3, #29
 800fcaa:	d512      	bpl.n	800fcd2 <__swsetup_r+0x5a>
 800fcac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fcae:	b141      	cbz	r1, 800fcc2 <__swsetup_r+0x4a>
 800fcb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fcb4:	4299      	cmp	r1, r3
 800fcb6:	d002      	beq.n	800fcbe <__swsetup_r+0x46>
 800fcb8:	4628      	mov	r0, r5
 800fcba:	f000 ff65 	bl	8010b88 <_free_r>
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	6363      	str	r3, [r4, #52]	@ 0x34
 800fcc2:	89a3      	ldrh	r3, [r4, #12]
 800fcc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fcc8:	81a3      	strh	r3, [r4, #12]
 800fcca:	2300      	movs	r3, #0
 800fccc:	6063      	str	r3, [r4, #4]
 800fcce:	6923      	ldr	r3, [r4, #16]
 800fcd0:	6023      	str	r3, [r4, #0]
 800fcd2:	89a3      	ldrh	r3, [r4, #12]
 800fcd4:	f043 0308 	orr.w	r3, r3, #8
 800fcd8:	81a3      	strh	r3, [r4, #12]
 800fcda:	6923      	ldr	r3, [r4, #16]
 800fcdc:	b94b      	cbnz	r3, 800fcf2 <__swsetup_r+0x7a>
 800fcde:	89a3      	ldrh	r3, [r4, #12]
 800fce0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fce4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fce8:	d003      	beq.n	800fcf2 <__swsetup_r+0x7a>
 800fcea:	4621      	mov	r1, r4
 800fcec:	4628      	mov	r0, r5
 800fcee:	f001 fe8d 	bl	8011a0c <__smakebuf_r>
 800fcf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcf6:	f013 0201 	ands.w	r2, r3, #1
 800fcfa:	d00a      	beq.n	800fd12 <__swsetup_r+0x9a>
 800fcfc:	2200      	movs	r2, #0
 800fcfe:	60a2      	str	r2, [r4, #8]
 800fd00:	6962      	ldr	r2, [r4, #20]
 800fd02:	4252      	negs	r2, r2
 800fd04:	61a2      	str	r2, [r4, #24]
 800fd06:	6922      	ldr	r2, [r4, #16]
 800fd08:	b942      	cbnz	r2, 800fd1c <__swsetup_r+0xa4>
 800fd0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fd0e:	d1c5      	bne.n	800fc9c <__swsetup_r+0x24>
 800fd10:	bd38      	pop	{r3, r4, r5, pc}
 800fd12:	0799      	lsls	r1, r3, #30
 800fd14:	bf58      	it	pl
 800fd16:	6962      	ldrpl	r2, [r4, #20]
 800fd18:	60a2      	str	r2, [r4, #8]
 800fd1a:	e7f4      	b.n	800fd06 <__swsetup_r+0x8e>
 800fd1c:	2000      	movs	r0, #0
 800fd1e:	e7f7      	b.n	800fd10 <__swsetup_r+0x98>
 800fd20:	200002e0 	.word	0x200002e0

0800fd24 <memset>:
 800fd24:	4402      	add	r2, r0
 800fd26:	4603      	mov	r3, r0
 800fd28:	4293      	cmp	r3, r2
 800fd2a:	d100      	bne.n	800fd2e <memset+0xa>
 800fd2c:	4770      	bx	lr
 800fd2e:	f803 1b01 	strb.w	r1, [r3], #1
 800fd32:	e7f9      	b.n	800fd28 <memset+0x4>

0800fd34 <strncpy>:
 800fd34:	b510      	push	{r4, lr}
 800fd36:	3901      	subs	r1, #1
 800fd38:	4603      	mov	r3, r0
 800fd3a:	b132      	cbz	r2, 800fd4a <strncpy+0x16>
 800fd3c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800fd40:	f803 4b01 	strb.w	r4, [r3], #1
 800fd44:	3a01      	subs	r2, #1
 800fd46:	2c00      	cmp	r4, #0
 800fd48:	d1f7      	bne.n	800fd3a <strncpy+0x6>
 800fd4a:	441a      	add	r2, r3
 800fd4c:	2100      	movs	r1, #0
 800fd4e:	4293      	cmp	r3, r2
 800fd50:	d100      	bne.n	800fd54 <strncpy+0x20>
 800fd52:	bd10      	pop	{r4, pc}
 800fd54:	f803 1b01 	strb.w	r1, [r3], #1
 800fd58:	e7f9      	b.n	800fd4e <strncpy+0x1a>
	...

0800fd5c <_localeconv_r>:
 800fd5c:	4800      	ldr	r0, [pc, #0]	@ (800fd60 <_localeconv_r+0x4>)
 800fd5e:	4770      	bx	lr
 800fd60:	20000420 	.word	0x20000420

0800fd64 <_close_r>:
 800fd64:	b538      	push	{r3, r4, r5, lr}
 800fd66:	4d06      	ldr	r5, [pc, #24]	@ (800fd80 <_close_r+0x1c>)
 800fd68:	2300      	movs	r3, #0
 800fd6a:	4604      	mov	r4, r0
 800fd6c:	4608      	mov	r0, r1
 800fd6e:	602b      	str	r3, [r5, #0]
 800fd70:	f7f5 f922 	bl	8004fb8 <_close>
 800fd74:	1c43      	adds	r3, r0, #1
 800fd76:	d102      	bne.n	800fd7e <_close_r+0x1a>
 800fd78:	682b      	ldr	r3, [r5, #0]
 800fd7a:	b103      	cbz	r3, 800fd7e <_close_r+0x1a>
 800fd7c:	6023      	str	r3, [r4, #0]
 800fd7e:	bd38      	pop	{r3, r4, r5, pc}
 800fd80:	200041d4 	.word	0x200041d4

0800fd84 <_lseek_r>:
 800fd84:	b538      	push	{r3, r4, r5, lr}
 800fd86:	4d07      	ldr	r5, [pc, #28]	@ (800fda4 <_lseek_r+0x20>)
 800fd88:	4604      	mov	r4, r0
 800fd8a:	4608      	mov	r0, r1
 800fd8c:	4611      	mov	r1, r2
 800fd8e:	2200      	movs	r2, #0
 800fd90:	602a      	str	r2, [r5, #0]
 800fd92:	461a      	mov	r2, r3
 800fd94:	f7f5 f937 	bl	8005006 <_lseek>
 800fd98:	1c43      	adds	r3, r0, #1
 800fd9a:	d102      	bne.n	800fda2 <_lseek_r+0x1e>
 800fd9c:	682b      	ldr	r3, [r5, #0]
 800fd9e:	b103      	cbz	r3, 800fda2 <_lseek_r+0x1e>
 800fda0:	6023      	str	r3, [r4, #0]
 800fda2:	bd38      	pop	{r3, r4, r5, pc}
 800fda4:	200041d4 	.word	0x200041d4

0800fda8 <_read_r>:
 800fda8:	b538      	push	{r3, r4, r5, lr}
 800fdaa:	4d07      	ldr	r5, [pc, #28]	@ (800fdc8 <_read_r+0x20>)
 800fdac:	4604      	mov	r4, r0
 800fdae:	4608      	mov	r0, r1
 800fdb0:	4611      	mov	r1, r2
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	602a      	str	r2, [r5, #0]
 800fdb6:	461a      	mov	r2, r3
 800fdb8:	f7f5 f8e1 	bl	8004f7e <_read>
 800fdbc:	1c43      	adds	r3, r0, #1
 800fdbe:	d102      	bne.n	800fdc6 <_read_r+0x1e>
 800fdc0:	682b      	ldr	r3, [r5, #0]
 800fdc2:	b103      	cbz	r3, 800fdc6 <_read_r+0x1e>
 800fdc4:	6023      	str	r3, [r4, #0]
 800fdc6:	bd38      	pop	{r3, r4, r5, pc}
 800fdc8:	200041d4 	.word	0x200041d4

0800fdcc <_sbrk_r>:
 800fdcc:	b538      	push	{r3, r4, r5, lr}
 800fdce:	4d06      	ldr	r5, [pc, #24]	@ (800fde8 <_sbrk_r+0x1c>)
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	4604      	mov	r4, r0
 800fdd4:	4608      	mov	r0, r1
 800fdd6:	602b      	str	r3, [r5, #0]
 800fdd8:	f7f5 f922 	bl	8005020 <_sbrk>
 800fddc:	1c43      	adds	r3, r0, #1
 800fdde:	d102      	bne.n	800fde6 <_sbrk_r+0x1a>
 800fde0:	682b      	ldr	r3, [r5, #0]
 800fde2:	b103      	cbz	r3, 800fde6 <_sbrk_r+0x1a>
 800fde4:	6023      	str	r3, [r4, #0]
 800fde6:	bd38      	pop	{r3, r4, r5, pc}
 800fde8:	200041d4 	.word	0x200041d4

0800fdec <_write_r>:
 800fdec:	b538      	push	{r3, r4, r5, lr}
 800fdee:	4d07      	ldr	r5, [pc, #28]	@ (800fe0c <_write_r+0x20>)
 800fdf0:	4604      	mov	r4, r0
 800fdf2:	4608      	mov	r0, r1
 800fdf4:	4611      	mov	r1, r2
 800fdf6:	2200      	movs	r2, #0
 800fdf8:	602a      	str	r2, [r5, #0]
 800fdfa:	461a      	mov	r2, r3
 800fdfc:	f7f3 fa52 	bl	80032a4 <_write>
 800fe00:	1c43      	adds	r3, r0, #1
 800fe02:	d102      	bne.n	800fe0a <_write_r+0x1e>
 800fe04:	682b      	ldr	r3, [r5, #0]
 800fe06:	b103      	cbz	r3, 800fe0a <_write_r+0x1e>
 800fe08:	6023      	str	r3, [r4, #0]
 800fe0a:	bd38      	pop	{r3, r4, r5, pc}
 800fe0c:	200041d4 	.word	0x200041d4

0800fe10 <__errno>:
 800fe10:	4b01      	ldr	r3, [pc, #4]	@ (800fe18 <__errno+0x8>)
 800fe12:	6818      	ldr	r0, [r3, #0]
 800fe14:	4770      	bx	lr
 800fe16:	bf00      	nop
 800fe18:	200002e0 	.word	0x200002e0

0800fe1c <__libc_init_array>:
 800fe1c:	b570      	push	{r4, r5, r6, lr}
 800fe1e:	4d0d      	ldr	r5, [pc, #52]	@ (800fe54 <__libc_init_array+0x38>)
 800fe20:	4c0d      	ldr	r4, [pc, #52]	@ (800fe58 <__libc_init_array+0x3c>)
 800fe22:	1b64      	subs	r4, r4, r5
 800fe24:	10a4      	asrs	r4, r4, #2
 800fe26:	2600      	movs	r6, #0
 800fe28:	42a6      	cmp	r6, r4
 800fe2a:	d109      	bne.n	800fe40 <__libc_init_array+0x24>
 800fe2c:	4d0b      	ldr	r5, [pc, #44]	@ (800fe5c <__libc_init_array+0x40>)
 800fe2e:	4c0c      	ldr	r4, [pc, #48]	@ (800fe60 <__libc_init_array+0x44>)
 800fe30:	f002 f858 	bl	8011ee4 <_init>
 800fe34:	1b64      	subs	r4, r4, r5
 800fe36:	10a4      	asrs	r4, r4, #2
 800fe38:	2600      	movs	r6, #0
 800fe3a:	42a6      	cmp	r6, r4
 800fe3c:	d105      	bne.n	800fe4a <__libc_init_array+0x2e>
 800fe3e:	bd70      	pop	{r4, r5, r6, pc}
 800fe40:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe44:	4798      	blx	r3
 800fe46:	3601      	adds	r6, #1
 800fe48:	e7ee      	b.n	800fe28 <__libc_init_array+0xc>
 800fe4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe4e:	4798      	blx	r3
 800fe50:	3601      	adds	r6, #1
 800fe52:	e7f2      	b.n	800fe3a <__libc_init_array+0x1e>
 800fe54:	08012f2c 	.word	0x08012f2c
 800fe58:	08012f2c 	.word	0x08012f2c
 800fe5c:	08012f2c 	.word	0x08012f2c
 800fe60:	08012f30 	.word	0x08012f30

0800fe64 <__retarget_lock_init_recursive>:
 800fe64:	4770      	bx	lr

0800fe66 <__retarget_lock_acquire_recursive>:
 800fe66:	4770      	bx	lr

0800fe68 <__retarget_lock_release_recursive>:
 800fe68:	4770      	bx	lr

0800fe6a <strcpy>:
 800fe6a:	4603      	mov	r3, r0
 800fe6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fe70:	f803 2b01 	strb.w	r2, [r3], #1
 800fe74:	2a00      	cmp	r2, #0
 800fe76:	d1f9      	bne.n	800fe6c <strcpy+0x2>
 800fe78:	4770      	bx	lr

0800fe7a <memcpy>:
 800fe7a:	440a      	add	r2, r1
 800fe7c:	4291      	cmp	r1, r2
 800fe7e:	f100 33ff 	add.w	r3, r0, #4294967295
 800fe82:	d100      	bne.n	800fe86 <memcpy+0xc>
 800fe84:	4770      	bx	lr
 800fe86:	b510      	push	{r4, lr}
 800fe88:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fe8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fe90:	4291      	cmp	r1, r2
 800fe92:	d1f9      	bne.n	800fe88 <memcpy+0xe>
 800fe94:	bd10      	pop	{r4, pc}
	...

0800fe98 <__assert_func>:
 800fe98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fe9a:	4614      	mov	r4, r2
 800fe9c:	461a      	mov	r2, r3
 800fe9e:	4b09      	ldr	r3, [pc, #36]	@ (800fec4 <__assert_func+0x2c>)
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	4605      	mov	r5, r0
 800fea4:	68d8      	ldr	r0, [r3, #12]
 800fea6:	b14c      	cbz	r4, 800febc <__assert_func+0x24>
 800fea8:	4b07      	ldr	r3, [pc, #28]	@ (800fec8 <__assert_func+0x30>)
 800feaa:	9100      	str	r1, [sp, #0]
 800feac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800feb0:	4906      	ldr	r1, [pc, #24]	@ (800fecc <__assert_func+0x34>)
 800feb2:	462b      	mov	r3, r5
 800feb4:	f001 fd72 	bl	801199c <fiprintf>
 800feb8:	f001 fe20 	bl	8011afc <abort>
 800febc:	4b04      	ldr	r3, [pc, #16]	@ (800fed0 <__assert_func+0x38>)
 800febe:	461c      	mov	r4, r3
 800fec0:	e7f3      	b.n	800feaa <__assert_func+0x12>
 800fec2:	bf00      	nop
 800fec4:	200002e0 	.word	0x200002e0
 800fec8:	08012bfb 	.word	0x08012bfb
 800fecc:	08012c08 	.word	0x08012c08
 800fed0:	08012c36 	.word	0x08012c36

0800fed4 <quorem>:
 800fed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fed8:	6903      	ldr	r3, [r0, #16]
 800feda:	690c      	ldr	r4, [r1, #16]
 800fedc:	42a3      	cmp	r3, r4
 800fede:	4607      	mov	r7, r0
 800fee0:	db7e      	blt.n	800ffe0 <quorem+0x10c>
 800fee2:	3c01      	subs	r4, #1
 800fee4:	f101 0814 	add.w	r8, r1, #20
 800fee8:	00a3      	lsls	r3, r4, #2
 800feea:	f100 0514 	add.w	r5, r0, #20
 800feee:	9300      	str	r3, [sp, #0]
 800fef0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fef4:	9301      	str	r3, [sp, #4]
 800fef6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fefa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fefe:	3301      	adds	r3, #1
 800ff00:	429a      	cmp	r2, r3
 800ff02:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ff06:	fbb2 f6f3 	udiv	r6, r2, r3
 800ff0a:	d32e      	bcc.n	800ff6a <quorem+0x96>
 800ff0c:	f04f 0a00 	mov.w	sl, #0
 800ff10:	46c4      	mov	ip, r8
 800ff12:	46ae      	mov	lr, r5
 800ff14:	46d3      	mov	fp, sl
 800ff16:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ff1a:	b298      	uxth	r0, r3
 800ff1c:	fb06 a000 	mla	r0, r6, r0, sl
 800ff20:	0c02      	lsrs	r2, r0, #16
 800ff22:	0c1b      	lsrs	r3, r3, #16
 800ff24:	fb06 2303 	mla	r3, r6, r3, r2
 800ff28:	f8de 2000 	ldr.w	r2, [lr]
 800ff2c:	b280      	uxth	r0, r0
 800ff2e:	b292      	uxth	r2, r2
 800ff30:	1a12      	subs	r2, r2, r0
 800ff32:	445a      	add	r2, fp
 800ff34:	f8de 0000 	ldr.w	r0, [lr]
 800ff38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ff3c:	b29b      	uxth	r3, r3
 800ff3e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ff42:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ff46:	b292      	uxth	r2, r2
 800ff48:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ff4c:	45e1      	cmp	r9, ip
 800ff4e:	f84e 2b04 	str.w	r2, [lr], #4
 800ff52:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ff56:	d2de      	bcs.n	800ff16 <quorem+0x42>
 800ff58:	9b00      	ldr	r3, [sp, #0]
 800ff5a:	58eb      	ldr	r3, [r5, r3]
 800ff5c:	b92b      	cbnz	r3, 800ff6a <quorem+0x96>
 800ff5e:	9b01      	ldr	r3, [sp, #4]
 800ff60:	3b04      	subs	r3, #4
 800ff62:	429d      	cmp	r5, r3
 800ff64:	461a      	mov	r2, r3
 800ff66:	d32f      	bcc.n	800ffc8 <quorem+0xf4>
 800ff68:	613c      	str	r4, [r7, #16]
 800ff6a:	4638      	mov	r0, r7
 800ff6c:	f001 f8c8 	bl	8011100 <__mcmp>
 800ff70:	2800      	cmp	r0, #0
 800ff72:	db25      	blt.n	800ffc0 <quorem+0xec>
 800ff74:	4629      	mov	r1, r5
 800ff76:	2000      	movs	r0, #0
 800ff78:	f858 2b04 	ldr.w	r2, [r8], #4
 800ff7c:	f8d1 c000 	ldr.w	ip, [r1]
 800ff80:	fa1f fe82 	uxth.w	lr, r2
 800ff84:	fa1f f38c 	uxth.w	r3, ip
 800ff88:	eba3 030e 	sub.w	r3, r3, lr
 800ff8c:	4403      	add	r3, r0
 800ff8e:	0c12      	lsrs	r2, r2, #16
 800ff90:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ff94:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ff98:	b29b      	uxth	r3, r3
 800ff9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff9e:	45c1      	cmp	r9, r8
 800ffa0:	f841 3b04 	str.w	r3, [r1], #4
 800ffa4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ffa8:	d2e6      	bcs.n	800ff78 <quorem+0xa4>
 800ffaa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ffae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ffb2:	b922      	cbnz	r2, 800ffbe <quorem+0xea>
 800ffb4:	3b04      	subs	r3, #4
 800ffb6:	429d      	cmp	r5, r3
 800ffb8:	461a      	mov	r2, r3
 800ffba:	d30b      	bcc.n	800ffd4 <quorem+0x100>
 800ffbc:	613c      	str	r4, [r7, #16]
 800ffbe:	3601      	adds	r6, #1
 800ffc0:	4630      	mov	r0, r6
 800ffc2:	b003      	add	sp, #12
 800ffc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffc8:	6812      	ldr	r2, [r2, #0]
 800ffca:	3b04      	subs	r3, #4
 800ffcc:	2a00      	cmp	r2, #0
 800ffce:	d1cb      	bne.n	800ff68 <quorem+0x94>
 800ffd0:	3c01      	subs	r4, #1
 800ffd2:	e7c6      	b.n	800ff62 <quorem+0x8e>
 800ffd4:	6812      	ldr	r2, [r2, #0]
 800ffd6:	3b04      	subs	r3, #4
 800ffd8:	2a00      	cmp	r2, #0
 800ffda:	d1ef      	bne.n	800ffbc <quorem+0xe8>
 800ffdc:	3c01      	subs	r4, #1
 800ffde:	e7ea      	b.n	800ffb6 <quorem+0xe2>
 800ffe0:	2000      	movs	r0, #0
 800ffe2:	e7ee      	b.n	800ffc2 <quorem+0xee>
 800ffe4:	0000      	movs	r0, r0
	...

0800ffe8 <_dtoa_r>:
 800ffe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffec:	69c7      	ldr	r7, [r0, #28]
 800ffee:	b097      	sub	sp, #92	@ 0x5c
 800fff0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800fff4:	ec55 4b10 	vmov	r4, r5, d0
 800fff8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800fffa:	9107      	str	r1, [sp, #28]
 800fffc:	4681      	mov	r9, r0
 800fffe:	920c      	str	r2, [sp, #48]	@ 0x30
 8010000:	9311      	str	r3, [sp, #68]	@ 0x44
 8010002:	b97f      	cbnz	r7, 8010024 <_dtoa_r+0x3c>
 8010004:	2010      	movs	r0, #16
 8010006:	f7fe feab 	bl	800ed60 <malloc>
 801000a:	4602      	mov	r2, r0
 801000c:	f8c9 001c 	str.w	r0, [r9, #28]
 8010010:	b920      	cbnz	r0, 801001c <_dtoa_r+0x34>
 8010012:	4ba9      	ldr	r3, [pc, #676]	@ (80102b8 <_dtoa_r+0x2d0>)
 8010014:	21ef      	movs	r1, #239	@ 0xef
 8010016:	48a9      	ldr	r0, [pc, #676]	@ (80102bc <_dtoa_r+0x2d4>)
 8010018:	f7ff ff3e 	bl	800fe98 <__assert_func>
 801001c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8010020:	6007      	str	r7, [r0, #0]
 8010022:	60c7      	str	r7, [r0, #12]
 8010024:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010028:	6819      	ldr	r1, [r3, #0]
 801002a:	b159      	cbz	r1, 8010044 <_dtoa_r+0x5c>
 801002c:	685a      	ldr	r2, [r3, #4]
 801002e:	604a      	str	r2, [r1, #4]
 8010030:	2301      	movs	r3, #1
 8010032:	4093      	lsls	r3, r2
 8010034:	608b      	str	r3, [r1, #8]
 8010036:	4648      	mov	r0, r9
 8010038:	f000 fe30 	bl	8010c9c <_Bfree>
 801003c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010040:	2200      	movs	r2, #0
 8010042:	601a      	str	r2, [r3, #0]
 8010044:	1e2b      	subs	r3, r5, #0
 8010046:	bfb9      	ittee	lt
 8010048:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801004c:	9305      	strlt	r3, [sp, #20]
 801004e:	2300      	movge	r3, #0
 8010050:	6033      	strge	r3, [r6, #0]
 8010052:	9f05      	ldr	r7, [sp, #20]
 8010054:	4b9a      	ldr	r3, [pc, #616]	@ (80102c0 <_dtoa_r+0x2d8>)
 8010056:	bfbc      	itt	lt
 8010058:	2201      	movlt	r2, #1
 801005a:	6032      	strlt	r2, [r6, #0]
 801005c:	43bb      	bics	r3, r7
 801005e:	d112      	bne.n	8010086 <_dtoa_r+0x9e>
 8010060:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010062:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010066:	6013      	str	r3, [r2, #0]
 8010068:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801006c:	4323      	orrs	r3, r4
 801006e:	f000 855a 	beq.w	8010b26 <_dtoa_r+0xb3e>
 8010072:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010074:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80102d4 <_dtoa_r+0x2ec>
 8010078:	2b00      	cmp	r3, #0
 801007a:	f000 855c 	beq.w	8010b36 <_dtoa_r+0xb4e>
 801007e:	f10a 0303 	add.w	r3, sl, #3
 8010082:	f000 bd56 	b.w	8010b32 <_dtoa_r+0xb4a>
 8010086:	ed9d 7b04 	vldr	d7, [sp, #16]
 801008a:	2200      	movs	r2, #0
 801008c:	ec51 0b17 	vmov	r0, r1, d7
 8010090:	2300      	movs	r3, #0
 8010092:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010096:	f7f0 fd37 	bl	8000b08 <__aeabi_dcmpeq>
 801009a:	4680      	mov	r8, r0
 801009c:	b158      	cbz	r0, 80100b6 <_dtoa_r+0xce>
 801009e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80100a0:	2301      	movs	r3, #1
 80100a2:	6013      	str	r3, [r2, #0]
 80100a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80100a6:	b113      	cbz	r3, 80100ae <_dtoa_r+0xc6>
 80100a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80100aa:	4b86      	ldr	r3, [pc, #536]	@ (80102c4 <_dtoa_r+0x2dc>)
 80100ac:	6013      	str	r3, [r2, #0]
 80100ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80102d8 <_dtoa_r+0x2f0>
 80100b2:	f000 bd40 	b.w	8010b36 <_dtoa_r+0xb4e>
 80100b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80100ba:	aa14      	add	r2, sp, #80	@ 0x50
 80100bc:	a915      	add	r1, sp, #84	@ 0x54
 80100be:	4648      	mov	r0, r9
 80100c0:	f001 f8ce 	bl	8011260 <__d2b>
 80100c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80100c8:	9002      	str	r0, [sp, #8]
 80100ca:	2e00      	cmp	r6, #0
 80100cc:	d078      	beq.n	80101c0 <_dtoa_r+0x1d8>
 80100ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80100d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80100d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80100d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80100dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80100e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80100e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80100e8:	4619      	mov	r1, r3
 80100ea:	2200      	movs	r2, #0
 80100ec:	4b76      	ldr	r3, [pc, #472]	@ (80102c8 <_dtoa_r+0x2e0>)
 80100ee:	f7f0 f8eb 	bl	80002c8 <__aeabi_dsub>
 80100f2:	a36b      	add	r3, pc, #428	@ (adr r3, 80102a0 <_dtoa_r+0x2b8>)
 80100f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100f8:	f7f0 fa9e 	bl	8000638 <__aeabi_dmul>
 80100fc:	a36a      	add	r3, pc, #424	@ (adr r3, 80102a8 <_dtoa_r+0x2c0>)
 80100fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010102:	f7f0 f8e3 	bl	80002cc <__adddf3>
 8010106:	4604      	mov	r4, r0
 8010108:	4630      	mov	r0, r6
 801010a:	460d      	mov	r5, r1
 801010c:	f7f0 fa2a 	bl	8000564 <__aeabi_i2d>
 8010110:	a367      	add	r3, pc, #412	@ (adr r3, 80102b0 <_dtoa_r+0x2c8>)
 8010112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010116:	f7f0 fa8f 	bl	8000638 <__aeabi_dmul>
 801011a:	4602      	mov	r2, r0
 801011c:	460b      	mov	r3, r1
 801011e:	4620      	mov	r0, r4
 8010120:	4629      	mov	r1, r5
 8010122:	f7f0 f8d3 	bl	80002cc <__adddf3>
 8010126:	4604      	mov	r4, r0
 8010128:	460d      	mov	r5, r1
 801012a:	f7f0 fd35 	bl	8000b98 <__aeabi_d2iz>
 801012e:	2200      	movs	r2, #0
 8010130:	4607      	mov	r7, r0
 8010132:	2300      	movs	r3, #0
 8010134:	4620      	mov	r0, r4
 8010136:	4629      	mov	r1, r5
 8010138:	f7f0 fcf0 	bl	8000b1c <__aeabi_dcmplt>
 801013c:	b140      	cbz	r0, 8010150 <_dtoa_r+0x168>
 801013e:	4638      	mov	r0, r7
 8010140:	f7f0 fa10 	bl	8000564 <__aeabi_i2d>
 8010144:	4622      	mov	r2, r4
 8010146:	462b      	mov	r3, r5
 8010148:	f7f0 fcde 	bl	8000b08 <__aeabi_dcmpeq>
 801014c:	b900      	cbnz	r0, 8010150 <_dtoa_r+0x168>
 801014e:	3f01      	subs	r7, #1
 8010150:	2f16      	cmp	r7, #22
 8010152:	d852      	bhi.n	80101fa <_dtoa_r+0x212>
 8010154:	4b5d      	ldr	r3, [pc, #372]	@ (80102cc <_dtoa_r+0x2e4>)
 8010156:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801015a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801015e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010162:	f7f0 fcdb 	bl	8000b1c <__aeabi_dcmplt>
 8010166:	2800      	cmp	r0, #0
 8010168:	d049      	beq.n	80101fe <_dtoa_r+0x216>
 801016a:	3f01      	subs	r7, #1
 801016c:	2300      	movs	r3, #0
 801016e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010170:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010172:	1b9b      	subs	r3, r3, r6
 8010174:	1e5a      	subs	r2, r3, #1
 8010176:	bf45      	ittet	mi
 8010178:	f1c3 0301 	rsbmi	r3, r3, #1
 801017c:	9300      	strmi	r3, [sp, #0]
 801017e:	2300      	movpl	r3, #0
 8010180:	2300      	movmi	r3, #0
 8010182:	9206      	str	r2, [sp, #24]
 8010184:	bf54      	ite	pl
 8010186:	9300      	strpl	r3, [sp, #0]
 8010188:	9306      	strmi	r3, [sp, #24]
 801018a:	2f00      	cmp	r7, #0
 801018c:	db39      	blt.n	8010202 <_dtoa_r+0x21a>
 801018e:	9b06      	ldr	r3, [sp, #24]
 8010190:	970d      	str	r7, [sp, #52]	@ 0x34
 8010192:	443b      	add	r3, r7
 8010194:	9306      	str	r3, [sp, #24]
 8010196:	2300      	movs	r3, #0
 8010198:	9308      	str	r3, [sp, #32]
 801019a:	9b07      	ldr	r3, [sp, #28]
 801019c:	2b09      	cmp	r3, #9
 801019e:	d863      	bhi.n	8010268 <_dtoa_r+0x280>
 80101a0:	2b05      	cmp	r3, #5
 80101a2:	bfc4      	itt	gt
 80101a4:	3b04      	subgt	r3, #4
 80101a6:	9307      	strgt	r3, [sp, #28]
 80101a8:	9b07      	ldr	r3, [sp, #28]
 80101aa:	f1a3 0302 	sub.w	r3, r3, #2
 80101ae:	bfcc      	ite	gt
 80101b0:	2400      	movgt	r4, #0
 80101b2:	2401      	movle	r4, #1
 80101b4:	2b03      	cmp	r3, #3
 80101b6:	d863      	bhi.n	8010280 <_dtoa_r+0x298>
 80101b8:	e8df f003 	tbb	[pc, r3]
 80101bc:	2b375452 	.word	0x2b375452
 80101c0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80101c4:	441e      	add	r6, r3
 80101c6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80101ca:	2b20      	cmp	r3, #32
 80101cc:	bfc1      	itttt	gt
 80101ce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80101d2:	409f      	lslgt	r7, r3
 80101d4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80101d8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80101dc:	bfd6      	itet	le
 80101de:	f1c3 0320 	rsble	r3, r3, #32
 80101e2:	ea47 0003 	orrgt.w	r0, r7, r3
 80101e6:	fa04 f003 	lslle.w	r0, r4, r3
 80101ea:	f7f0 f9ab 	bl	8000544 <__aeabi_ui2d>
 80101ee:	2201      	movs	r2, #1
 80101f0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80101f4:	3e01      	subs	r6, #1
 80101f6:	9212      	str	r2, [sp, #72]	@ 0x48
 80101f8:	e776      	b.n	80100e8 <_dtoa_r+0x100>
 80101fa:	2301      	movs	r3, #1
 80101fc:	e7b7      	b.n	801016e <_dtoa_r+0x186>
 80101fe:	9010      	str	r0, [sp, #64]	@ 0x40
 8010200:	e7b6      	b.n	8010170 <_dtoa_r+0x188>
 8010202:	9b00      	ldr	r3, [sp, #0]
 8010204:	1bdb      	subs	r3, r3, r7
 8010206:	9300      	str	r3, [sp, #0]
 8010208:	427b      	negs	r3, r7
 801020a:	9308      	str	r3, [sp, #32]
 801020c:	2300      	movs	r3, #0
 801020e:	930d      	str	r3, [sp, #52]	@ 0x34
 8010210:	e7c3      	b.n	801019a <_dtoa_r+0x1b2>
 8010212:	2301      	movs	r3, #1
 8010214:	9309      	str	r3, [sp, #36]	@ 0x24
 8010216:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010218:	eb07 0b03 	add.w	fp, r7, r3
 801021c:	f10b 0301 	add.w	r3, fp, #1
 8010220:	2b01      	cmp	r3, #1
 8010222:	9303      	str	r3, [sp, #12]
 8010224:	bfb8      	it	lt
 8010226:	2301      	movlt	r3, #1
 8010228:	e006      	b.n	8010238 <_dtoa_r+0x250>
 801022a:	2301      	movs	r3, #1
 801022c:	9309      	str	r3, [sp, #36]	@ 0x24
 801022e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010230:	2b00      	cmp	r3, #0
 8010232:	dd28      	ble.n	8010286 <_dtoa_r+0x29e>
 8010234:	469b      	mov	fp, r3
 8010236:	9303      	str	r3, [sp, #12]
 8010238:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801023c:	2100      	movs	r1, #0
 801023e:	2204      	movs	r2, #4
 8010240:	f102 0514 	add.w	r5, r2, #20
 8010244:	429d      	cmp	r5, r3
 8010246:	d926      	bls.n	8010296 <_dtoa_r+0x2ae>
 8010248:	6041      	str	r1, [r0, #4]
 801024a:	4648      	mov	r0, r9
 801024c:	f000 fce6 	bl	8010c1c <_Balloc>
 8010250:	4682      	mov	sl, r0
 8010252:	2800      	cmp	r0, #0
 8010254:	d142      	bne.n	80102dc <_dtoa_r+0x2f4>
 8010256:	4b1e      	ldr	r3, [pc, #120]	@ (80102d0 <_dtoa_r+0x2e8>)
 8010258:	4602      	mov	r2, r0
 801025a:	f240 11af 	movw	r1, #431	@ 0x1af
 801025e:	e6da      	b.n	8010016 <_dtoa_r+0x2e>
 8010260:	2300      	movs	r3, #0
 8010262:	e7e3      	b.n	801022c <_dtoa_r+0x244>
 8010264:	2300      	movs	r3, #0
 8010266:	e7d5      	b.n	8010214 <_dtoa_r+0x22c>
 8010268:	2401      	movs	r4, #1
 801026a:	2300      	movs	r3, #0
 801026c:	9307      	str	r3, [sp, #28]
 801026e:	9409      	str	r4, [sp, #36]	@ 0x24
 8010270:	f04f 3bff 	mov.w	fp, #4294967295
 8010274:	2200      	movs	r2, #0
 8010276:	f8cd b00c 	str.w	fp, [sp, #12]
 801027a:	2312      	movs	r3, #18
 801027c:	920c      	str	r2, [sp, #48]	@ 0x30
 801027e:	e7db      	b.n	8010238 <_dtoa_r+0x250>
 8010280:	2301      	movs	r3, #1
 8010282:	9309      	str	r3, [sp, #36]	@ 0x24
 8010284:	e7f4      	b.n	8010270 <_dtoa_r+0x288>
 8010286:	f04f 0b01 	mov.w	fp, #1
 801028a:	f8cd b00c 	str.w	fp, [sp, #12]
 801028e:	465b      	mov	r3, fp
 8010290:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010294:	e7d0      	b.n	8010238 <_dtoa_r+0x250>
 8010296:	3101      	adds	r1, #1
 8010298:	0052      	lsls	r2, r2, #1
 801029a:	e7d1      	b.n	8010240 <_dtoa_r+0x258>
 801029c:	f3af 8000 	nop.w
 80102a0:	636f4361 	.word	0x636f4361
 80102a4:	3fd287a7 	.word	0x3fd287a7
 80102a8:	8b60c8b3 	.word	0x8b60c8b3
 80102ac:	3fc68a28 	.word	0x3fc68a28
 80102b0:	509f79fb 	.word	0x509f79fb
 80102b4:	3fd34413 	.word	0x3fd34413
 80102b8:	08012b58 	.word	0x08012b58
 80102bc:	08012c44 	.word	0x08012c44
 80102c0:	7ff00000 	.word	0x7ff00000
 80102c4:	08012bd8 	.word	0x08012bd8
 80102c8:	3ff80000 	.word	0x3ff80000
 80102cc:	08012d58 	.word	0x08012d58
 80102d0:	08012c9c 	.word	0x08012c9c
 80102d4:	08012c40 	.word	0x08012c40
 80102d8:	08012bd7 	.word	0x08012bd7
 80102dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80102e0:	6018      	str	r0, [r3, #0]
 80102e2:	9b03      	ldr	r3, [sp, #12]
 80102e4:	2b0e      	cmp	r3, #14
 80102e6:	f200 80a1 	bhi.w	801042c <_dtoa_r+0x444>
 80102ea:	2c00      	cmp	r4, #0
 80102ec:	f000 809e 	beq.w	801042c <_dtoa_r+0x444>
 80102f0:	2f00      	cmp	r7, #0
 80102f2:	dd33      	ble.n	801035c <_dtoa_r+0x374>
 80102f4:	4b9c      	ldr	r3, [pc, #624]	@ (8010568 <_dtoa_r+0x580>)
 80102f6:	f007 020f 	and.w	r2, r7, #15
 80102fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80102fe:	ed93 7b00 	vldr	d7, [r3]
 8010302:	05f8      	lsls	r0, r7, #23
 8010304:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010308:	ea4f 1427 	mov.w	r4, r7, asr #4
 801030c:	d516      	bpl.n	801033c <_dtoa_r+0x354>
 801030e:	4b97      	ldr	r3, [pc, #604]	@ (801056c <_dtoa_r+0x584>)
 8010310:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010314:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010318:	f7f0 fab8 	bl	800088c <__aeabi_ddiv>
 801031c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010320:	f004 040f 	and.w	r4, r4, #15
 8010324:	2603      	movs	r6, #3
 8010326:	4d91      	ldr	r5, [pc, #580]	@ (801056c <_dtoa_r+0x584>)
 8010328:	b954      	cbnz	r4, 8010340 <_dtoa_r+0x358>
 801032a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801032e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010332:	f7f0 faab 	bl	800088c <__aeabi_ddiv>
 8010336:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801033a:	e028      	b.n	801038e <_dtoa_r+0x3a6>
 801033c:	2602      	movs	r6, #2
 801033e:	e7f2      	b.n	8010326 <_dtoa_r+0x33e>
 8010340:	07e1      	lsls	r1, r4, #31
 8010342:	d508      	bpl.n	8010356 <_dtoa_r+0x36e>
 8010344:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010348:	e9d5 2300 	ldrd	r2, r3, [r5]
 801034c:	f7f0 f974 	bl	8000638 <__aeabi_dmul>
 8010350:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010354:	3601      	adds	r6, #1
 8010356:	1064      	asrs	r4, r4, #1
 8010358:	3508      	adds	r5, #8
 801035a:	e7e5      	b.n	8010328 <_dtoa_r+0x340>
 801035c:	f000 80af 	beq.w	80104be <_dtoa_r+0x4d6>
 8010360:	427c      	negs	r4, r7
 8010362:	4b81      	ldr	r3, [pc, #516]	@ (8010568 <_dtoa_r+0x580>)
 8010364:	4d81      	ldr	r5, [pc, #516]	@ (801056c <_dtoa_r+0x584>)
 8010366:	f004 020f 	and.w	r2, r4, #15
 801036a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801036e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010372:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010376:	f7f0 f95f 	bl	8000638 <__aeabi_dmul>
 801037a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801037e:	1124      	asrs	r4, r4, #4
 8010380:	2300      	movs	r3, #0
 8010382:	2602      	movs	r6, #2
 8010384:	2c00      	cmp	r4, #0
 8010386:	f040 808f 	bne.w	80104a8 <_dtoa_r+0x4c0>
 801038a:	2b00      	cmp	r3, #0
 801038c:	d1d3      	bne.n	8010336 <_dtoa_r+0x34e>
 801038e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010390:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010394:	2b00      	cmp	r3, #0
 8010396:	f000 8094 	beq.w	80104c2 <_dtoa_r+0x4da>
 801039a:	4b75      	ldr	r3, [pc, #468]	@ (8010570 <_dtoa_r+0x588>)
 801039c:	2200      	movs	r2, #0
 801039e:	4620      	mov	r0, r4
 80103a0:	4629      	mov	r1, r5
 80103a2:	f7f0 fbbb 	bl	8000b1c <__aeabi_dcmplt>
 80103a6:	2800      	cmp	r0, #0
 80103a8:	f000 808b 	beq.w	80104c2 <_dtoa_r+0x4da>
 80103ac:	9b03      	ldr	r3, [sp, #12]
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	f000 8087 	beq.w	80104c2 <_dtoa_r+0x4da>
 80103b4:	f1bb 0f00 	cmp.w	fp, #0
 80103b8:	dd34      	ble.n	8010424 <_dtoa_r+0x43c>
 80103ba:	4620      	mov	r0, r4
 80103bc:	4b6d      	ldr	r3, [pc, #436]	@ (8010574 <_dtoa_r+0x58c>)
 80103be:	2200      	movs	r2, #0
 80103c0:	4629      	mov	r1, r5
 80103c2:	f7f0 f939 	bl	8000638 <__aeabi_dmul>
 80103c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80103ca:	f107 38ff 	add.w	r8, r7, #4294967295
 80103ce:	3601      	adds	r6, #1
 80103d0:	465c      	mov	r4, fp
 80103d2:	4630      	mov	r0, r6
 80103d4:	f7f0 f8c6 	bl	8000564 <__aeabi_i2d>
 80103d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80103dc:	f7f0 f92c 	bl	8000638 <__aeabi_dmul>
 80103e0:	4b65      	ldr	r3, [pc, #404]	@ (8010578 <_dtoa_r+0x590>)
 80103e2:	2200      	movs	r2, #0
 80103e4:	f7ef ff72 	bl	80002cc <__adddf3>
 80103e8:	4605      	mov	r5, r0
 80103ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80103ee:	2c00      	cmp	r4, #0
 80103f0:	d16a      	bne.n	80104c8 <_dtoa_r+0x4e0>
 80103f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80103f6:	4b61      	ldr	r3, [pc, #388]	@ (801057c <_dtoa_r+0x594>)
 80103f8:	2200      	movs	r2, #0
 80103fa:	f7ef ff65 	bl	80002c8 <__aeabi_dsub>
 80103fe:	4602      	mov	r2, r0
 8010400:	460b      	mov	r3, r1
 8010402:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010406:	462a      	mov	r2, r5
 8010408:	4633      	mov	r3, r6
 801040a:	f7f0 fba5 	bl	8000b58 <__aeabi_dcmpgt>
 801040e:	2800      	cmp	r0, #0
 8010410:	f040 8298 	bne.w	8010944 <_dtoa_r+0x95c>
 8010414:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010418:	462a      	mov	r2, r5
 801041a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801041e:	f7f0 fb7d 	bl	8000b1c <__aeabi_dcmplt>
 8010422:	bb38      	cbnz	r0, 8010474 <_dtoa_r+0x48c>
 8010424:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010428:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801042c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801042e:	2b00      	cmp	r3, #0
 8010430:	f2c0 8157 	blt.w	80106e2 <_dtoa_r+0x6fa>
 8010434:	2f0e      	cmp	r7, #14
 8010436:	f300 8154 	bgt.w	80106e2 <_dtoa_r+0x6fa>
 801043a:	4b4b      	ldr	r3, [pc, #300]	@ (8010568 <_dtoa_r+0x580>)
 801043c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010440:	ed93 7b00 	vldr	d7, [r3]
 8010444:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010446:	2b00      	cmp	r3, #0
 8010448:	ed8d 7b00 	vstr	d7, [sp]
 801044c:	f280 80e5 	bge.w	801061a <_dtoa_r+0x632>
 8010450:	9b03      	ldr	r3, [sp, #12]
 8010452:	2b00      	cmp	r3, #0
 8010454:	f300 80e1 	bgt.w	801061a <_dtoa_r+0x632>
 8010458:	d10c      	bne.n	8010474 <_dtoa_r+0x48c>
 801045a:	4b48      	ldr	r3, [pc, #288]	@ (801057c <_dtoa_r+0x594>)
 801045c:	2200      	movs	r2, #0
 801045e:	ec51 0b17 	vmov	r0, r1, d7
 8010462:	f7f0 f8e9 	bl	8000638 <__aeabi_dmul>
 8010466:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801046a:	f7f0 fb6b 	bl	8000b44 <__aeabi_dcmpge>
 801046e:	2800      	cmp	r0, #0
 8010470:	f000 8266 	beq.w	8010940 <_dtoa_r+0x958>
 8010474:	2400      	movs	r4, #0
 8010476:	4625      	mov	r5, r4
 8010478:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801047a:	4656      	mov	r6, sl
 801047c:	ea6f 0803 	mvn.w	r8, r3
 8010480:	2700      	movs	r7, #0
 8010482:	4621      	mov	r1, r4
 8010484:	4648      	mov	r0, r9
 8010486:	f000 fc09 	bl	8010c9c <_Bfree>
 801048a:	2d00      	cmp	r5, #0
 801048c:	f000 80bd 	beq.w	801060a <_dtoa_r+0x622>
 8010490:	b12f      	cbz	r7, 801049e <_dtoa_r+0x4b6>
 8010492:	42af      	cmp	r7, r5
 8010494:	d003      	beq.n	801049e <_dtoa_r+0x4b6>
 8010496:	4639      	mov	r1, r7
 8010498:	4648      	mov	r0, r9
 801049a:	f000 fbff 	bl	8010c9c <_Bfree>
 801049e:	4629      	mov	r1, r5
 80104a0:	4648      	mov	r0, r9
 80104a2:	f000 fbfb 	bl	8010c9c <_Bfree>
 80104a6:	e0b0      	b.n	801060a <_dtoa_r+0x622>
 80104a8:	07e2      	lsls	r2, r4, #31
 80104aa:	d505      	bpl.n	80104b8 <_dtoa_r+0x4d0>
 80104ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 80104b0:	f7f0 f8c2 	bl	8000638 <__aeabi_dmul>
 80104b4:	3601      	adds	r6, #1
 80104b6:	2301      	movs	r3, #1
 80104b8:	1064      	asrs	r4, r4, #1
 80104ba:	3508      	adds	r5, #8
 80104bc:	e762      	b.n	8010384 <_dtoa_r+0x39c>
 80104be:	2602      	movs	r6, #2
 80104c0:	e765      	b.n	801038e <_dtoa_r+0x3a6>
 80104c2:	9c03      	ldr	r4, [sp, #12]
 80104c4:	46b8      	mov	r8, r7
 80104c6:	e784      	b.n	80103d2 <_dtoa_r+0x3ea>
 80104c8:	4b27      	ldr	r3, [pc, #156]	@ (8010568 <_dtoa_r+0x580>)
 80104ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80104cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80104d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80104d4:	4454      	add	r4, sl
 80104d6:	2900      	cmp	r1, #0
 80104d8:	d054      	beq.n	8010584 <_dtoa_r+0x59c>
 80104da:	4929      	ldr	r1, [pc, #164]	@ (8010580 <_dtoa_r+0x598>)
 80104dc:	2000      	movs	r0, #0
 80104de:	f7f0 f9d5 	bl	800088c <__aeabi_ddiv>
 80104e2:	4633      	mov	r3, r6
 80104e4:	462a      	mov	r2, r5
 80104e6:	f7ef feef 	bl	80002c8 <__aeabi_dsub>
 80104ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80104ee:	4656      	mov	r6, sl
 80104f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80104f4:	f7f0 fb50 	bl	8000b98 <__aeabi_d2iz>
 80104f8:	4605      	mov	r5, r0
 80104fa:	f7f0 f833 	bl	8000564 <__aeabi_i2d>
 80104fe:	4602      	mov	r2, r0
 8010500:	460b      	mov	r3, r1
 8010502:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010506:	f7ef fedf 	bl	80002c8 <__aeabi_dsub>
 801050a:	3530      	adds	r5, #48	@ 0x30
 801050c:	4602      	mov	r2, r0
 801050e:	460b      	mov	r3, r1
 8010510:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010514:	f806 5b01 	strb.w	r5, [r6], #1
 8010518:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801051c:	f7f0 fafe 	bl	8000b1c <__aeabi_dcmplt>
 8010520:	2800      	cmp	r0, #0
 8010522:	d172      	bne.n	801060a <_dtoa_r+0x622>
 8010524:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010528:	4911      	ldr	r1, [pc, #68]	@ (8010570 <_dtoa_r+0x588>)
 801052a:	2000      	movs	r0, #0
 801052c:	f7ef fecc 	bl	80002c8 <__aeabi_dsub>
 8010530:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010534:	f7f0 faf2 	bl	8000b1c <__aeabi_dcmplt>
 8010538:	2800      	cmp	r0, #0
 801053a:	f040 80b4 	bne.w	80106a6 <_dtoa_r+0x6be>
 801053e:	42a6      	cmp	r6, r4
 8010540:	f43f af70 	beq.w	8010424 <_dtoa_r+0x43c>
 8010544:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010548:	4b0a      	ldr	r3, [pc, #40]	@ (8010574 <_dtoa_r+0x58c>)
 801054a:	2200      	movs	r2, #0
 801054c:	f7f0 f874 	bl	8000638 <__aeabi_dmul>
 8010550:	4b08      	ldr	r3, [pc, #32]	@ (8010574 <_dtoa_r+0x58c>)
 8010552:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010556:	2200      	movs	r2, #0
 8010558:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801055c:	f7f0 f86c 	bl	8000638 <__aeabi_dmul>
 8010560:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010564:	e7c4      	b.n	80104f0 <_dtoa_r+0x508>
 8010566:	bf00      	nop
 8010568:	08012d58 	.word	0x08012d58
 801056c:	08012d30 	.word	0x08012d30
 8010570:	3ff00000 	.word	0x3ff00000
 8010574:	40240000 	.word	0x40240000
 8010578:	401c0000 	.word	0x401c0000
 801057c:	40140000 	.word	0x40140000
 8010580:	3fe00000 	.word	0x3fe00000
 8010584:	4631      	mov	r1, r6
 8010586:	4628      	mov	r0, r5
 8010588:	f7f0 f856 	bl	8000638 <__aeabi_dmul>
 801058c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010590:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010592:	4656      	mov	r6, sl
 8010594:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010598:	f7f0 fafe 	bl	8000b98 <__aeabi_d2iz>
 801059c:	4605      	mov	r5, r0
 801059e:	f7ef ffe1 	bl	8000564 <__aeabi_i2d>
 80105a2:	4602      	mov	r2, r0
 80105a4:	460b      	mov	r3, r1
 80105a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80105aa:	f7ef fe8d 	bl	80002c8 <__aeabi_dsub>
 80105ae:	3530      	adds	r5, #48	@ 0x30
 80105b0:	f806 5b01 	strb.w	r5, [r6], #1
 80105b4:	4602      	mov	r2, r0
 80105b6:	460b      	mov	r3, r1
 80105b8:	42a6      	cmp	r6, r4
 80105ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80105be:	f04f 0200 	mov.w	r2, #0
 80105c2:	d124      	bne.n	801060e <_dtoa_r+0x626>
 80105c4:	4baf      	ldr	r3, [pc, #700]	@ (8010884 <_dtoa_r+0x89c>)
 80105c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80105ca:	f7ef fe7f 	bl	80002cc <__adddf3>
 80105ce:	4602      	mov	r2, r0
 80105d0:	460b      	mov	r3, r1
 80105d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80105d6:	f7f0 fabf 	bl	8000b58 <__aeabi_dcmpgt>
 80105da:	2800      	cmp	r0, #0
 80105dc:	d163      	bne.n	80106a6 <_dtoa_r+0x6be>
 80105de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80105e2:	49a8      	ldr	r1, [pc, #672]	@ (8010884 <_dtoa_r+0x89c>)
 80105e4:	2000      	movs	r0, #0
 80105e6:	f7ef fe6f 	bl	80002c8 <__aeabi_dsub>
 80105ea:	4602      	mov	r2, r0
 80105ec:	460b      	mov	r3, r1
 80105ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80105f2:	f7f0 fa93 	bl	8000b1c <__aeabi_dcmplt>
 80105f6:	2800      	cmp	r0, #0
 80105f8:	f43f af14 	beq.w	8010424 <_dtoa_r+0x43c>
 80105fc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80105fe:	1e73      	subs	r3, r6, #1
 8010600:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010602:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010606:	2b30      	cmp	r3, #48	@ 0x30
 8010608:	d0f8      	beq.n	80105fc <_dtoa_r+0x614>
 801060a:	4647      	mov	r7, r8
 801060c:	e03b      	b.n	8010686 <_dtoa_r+0x69e>
 801060e:	4b9e      	ldr	r3, [pc, #632]	@ (8010888 <_dtoa_r+0x8a0>)
 8010610:	f7f0 f812 	bl	8000638 <__aeabi_dmul>
 8010614:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010618:	e7bc      	b.n	8010594 <_dtoa_r+0x5ac>
 801061a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801061e:	4656      	mov	r6, sl
 8010620:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010624:	4620      	mov	r0, r4
 8010626:	4629      	mov	r1, r5
 8010628:	f7f0 f930 	bl	800088c <__aeabi_ddiv>
 801062c:	f7f0 fab4 	bl	8000b98 <__aeabi_d2iz>
 8010630:	4680      	mov	r8, r0
 8010632:	f7ef ff97 	bl	8000564 <__aeabi_i2d>
 8010636:	e9dd 2300 	ldrd	r2, r3, [sp]
 801063a:	f7ef fffd 	bl	8000638 <__aeabi_dmul>
 801063e:	4602      	mov	r2, r0
 8010640:	460b      	mov	r3, r1
 8010642:	4620      	mov	r0, r4
 8010644:	4629      	mov	r1, r5
 8010646:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801064a:	f7ef fe3d 	bl	80002c8 <__aeabi_dsub>
 801064e:	f806 4b01 	strb.w	r4, [r6], #1
 8010652:	9d03      	ldr	r5, [sp, #12]
 8010654:	eba6 040a 	sub.w	r4, r6, sl
 8010658:	42a5      	cmp	r5, r4
 801065a:	4602      	mov	r2, r0
 801065c:	460b      	mov	r3, r1
 801065e:	d133      	bne.n	80106c8 <_dtoa_r+0x6e0>
 8010660:	f7ef fe34 	bl	80002cc <__adddf3>
 8010664:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010668:	4604      	mov	r4, r0
 801066a:	460d      	mov	r5, r1
 801066c:	f7f0 fa74 	bl	8000b58 <__aeabi_dcmpgt>
 8010670:	b9c0      	cbnz	r0, 80106a4 <_dtoa_r+0x6bc>
 8010672:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010676:	4620      	mov	r0, r4
 8010678:	4629      	mov	r1, r5
 801067a:	f7f0 fa45 	bl	8000b08 <__aeabi_dcmpeq>
 801067e:	b110      	cbz	r0, 8010686 <_dtoa_r+0x69e>
 8010680:	f018 0f01 	tst.w	r8, #1
 8010684:	d10e      	bne.n	80106a4 <_dtoa_r+0x6bc>
 8010686:	9902      	ldr	r1, [sp, #8]
 8010688:	4648      	mov	r0, r9
 801068a:	f000 fb07 	bl	8010c9c <_Bfree>
 801068e:	2300      	movs	r3, #0
 8010690:	7033      	strb	r3, [r6, #0]
 8010692:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010694:	3701      	adds	r7, #1
 8010696:	601f      	str	r7, [r3, #0]
 8010698:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801069a:	2b00      	cmp	r3, #0
 801069c:	f000 824b 	beq.w	8010b36 <_dtoa_r+0xb4e>
 80106a0:	601e      	str	r6, [r3, #0]
 80106a2:	e248      	b.n	8010b36 <_dtoa_r+0xb4e>
 80106a4:	46b8      	mov	r8, r7
 80106a6:	4633      	mov	r3, r6
 80106a8:	461e      	mov	r6, r3
 80106aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80106ae:	2a39      	cmp	r2, #57	@ 0x39
 80106b0:	d106      	bne.n	80106c0 <_dtoa_r+0x6d8>
 80106b2:	459a      	cmp	sl, r3
 80106b4:	d1f8      	bne.n	80106a8 <_dtoa_r+0x6c0>
 80106b6:	2230      	movs	r2, #48	@ 0x30
 80106b8:	f108 0801 	add.w	r8, r8, #1
 80106bc:	f88a 2000 	strb.w	r2, [sl]
 80106c0:	781a      	ldrb	r2, [r3, #0]
 80106c2:	3201      	adds	r2, #1
 80106c4:	701a      	strb	r2, [r3, #0]
 80106c6:	e7a0      	b.n	801060a <_dtoa_r+0x622>
 80106c8:	4b6f      	ldr	r3, [pc, #444]	@ (8010888 <_dtoa_r+0x8a0>)
 80106ca:	2200      	movs	r2, #0
 80106cc:	f7ef ffb4 	bl	8000638 <__aeabi_dmul>
 80106d0:	2200      	movs	r2, #0
 80106d2:	2300      	movs	r3, #0
 80106d4:	4604      	mov	r4, r0
 80106d6:	460d      	mov	r5, r1
 80106d8:	f7f0 fa16 	bl	8000b08 <__aeabi_dcmpeq>
 80106dc:	2800      	cmp	r0, #0
 80106de:	d09f      	beq.n	8010620 <_dtoa_r+0x638>
 80106e0:	e7d1      	b.n	8010686 <_dtoa_r+0x69e>
 80106e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80106e4:	2a00      	cmp	r2, #0
 80106e6:	f000 80ea 	beq.w	80108be <_dtoa_r+0x8d6>
 80106ea:	9a07      	ldr	r2, [sp, #28]
 80106ec:	2a01      	cmp	r2, #1
 80106ee:	f300 80cd 	bgt.w	801088c <_dtoa_r+0x8a4>
 80106f2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80106f4:	2a00      	cmp	r2, #0
 80106f6:	f000 80c1 	beq.w	801087c <_dtoa_r+0x894>
 80106fa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80106fe:	9c08      	ldr	r4, [sp, #32]
 8010700:	9e00      	ldr	r6, [sp, #0]
 8010702:	9a00      	ldr	r2, [sp, #0]
 8010704:	441a      	add	r2, r3
 8010706:	9200      	str	r2, [sp, #0]
 8010708:	9a06      	ldr	r2, [sp, #24]
 801070a:	2101      	movs	r1, #1
 801070c:	441a      	add	r2, r3
 801070e:	4648      	mov	r0, r9
 8010710:	9206      	str	r2, [sp, #24]
 8010712:	f000 fb77 	bl	8010e04 <__i2b>
 8010716:	4605      	mov	r5, r0
 8010718:	b166      	cbz	r6, 8010734 <_dtoa_r+0x74c>
 801071a:	9b06      	ldr	r3, [sp, #24]
 801071c:	2b00      	cmp	r3, #0
 801071e:	dd09      	ble.n	8010734 <_dtoa_r+0x74c>
 8010720:	42b3      	cmp	r3, r6
 8010722:	9a00      	ldr	r2, [sp, #0]
 8010724:	bfa8      	it	ge
 8010726:	4633      	movge	r3, r6
 8010728:	1ad2      	subs	r2, r2, r3
 801072a:	9200      	str	r2, [sp, #0]
 801072c:	9a06      	ldr	r2, [sp, #24]
 801072e:	1af6      	subs	r6, r6, r3
 8010730:	1ad3      	subs	r3, r2, r3
 8010732:	9306      	str	r3, [sp, #24]
 8010734:	9b08      	ldr	r3, [sp, #32]
 8010736:	b30b      	cbz	r3, 801077c <_dtoa_r+0x794>
 8010738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801073a:	2b00      	cmp	r3, #0
 801073c:	f000 80c6 	beq.w	80108cc <_dtoa_r+0x8e4>
 8010740:	2c00      	cmp	r4, #0
 8010742:	f000 80c0 	beq.w	80108c6 <_dtoa_r+0x8de>
 8010746:	4629      	mov	r1, r5
 8010748:	4622      	mov	r2, r4
 801074a:	4648      	mov	r0, r9
 801074c:	f000 fc12 	bl	8010f74 <__pow5mult>
 8010750:	9a02      	ldr	r2, [sp, #8]
 8010752:	4601      	mov	r1, r0
 8010754:	4605      	mov	r5, r0
 8010756:	4648      	mov	r0, r9
 8010758:	f000 fb6a 	bl	8010e30 <__multiply>
 801075c:	9902      	ldr	r1, [sp, #8]
 801075e:	4680      	mov	r8, r0
 8010760:	4648      	mov	r0, r9
 8010762:	f000 fa9b 	bl	8010c9c <_Bfree>
 8010766:	9b08      	ldr	r3, [sp, #32]
 8010768:	1b1b      	subs	r3, r3, r4
 801076a:	9308      	str	r3, [sp, #32]
 801076c:	f000 80b1 	beq.w	80108d2 <_dtoa_r+0x8ea>
 8010770:	9a08      	ldr	r2, [sp, #32]
 8010772:	4641      	mov	r1, r8
 8010774:	4648      	mov	r0, r9
 8010776:	f000 fbfd 	bl	8010f74 <__pow5mult>
 801077a:	9002      	str	r0, [sp, #8]
 801077c:	2101      	movs	r1, #1
 801077e:	4648      	mov	r0, r9
 8010780:	f000 fb40 	bl	8010e04 <__i2b>
 8010784:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010786:	4604      	mov	r4, r0
 8010788:	2b00      	cmp	r3, #0
 801078a:	f000 81d8 	beq.w	8010b3e <_dtoa_r+0xb56>
 801078e:	461a      	mov	r2, r3
 8010790:	4601      	mov	r1, r0
 8010792:	4648      	mov	r0, r9
 8010794:	f000 fbee 	bl	8010f74 <__pow5mult>
 8010798:	9b07      	ldr	r3, [sp, #28]
 801079a:	2b01      	cmp	r3, #1
 801079c:	4604      	mov	r4, r0
 801079e:	f300 809f 	bgt.w	80108e0 <_dtoa_r+0x8f8>
 80107a2:	9b04      	ldr	r3, [sp, #16]
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	f040 8097 	bne.w	80108d8 <_dtoa_r+0x8f0>
 80107aa:	9b05      	ldr	r3, [sp, #20]
 80107ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	f040 8093 	bne.w	80108dc <_dtoa_r+0x8f4>
 80107b6:	9b05      	ldr	r3, [sp, #20]
 80107b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80107bc:	0d1b      	lsrs	r3, r3, #20
 80107be:	051b      	lsls	r3, r3, #20
 80107c0:	b133      	cbz	r3, 80107d0 <_dtoa_r+0x7e8>
 80107c2:	9b00      	ldr	r3, [sp, #0]
 80107c4:	3301      	adds	r3, #1
 80107c6:	9300      	str	r3, [sp, #0]
 80107c8:	9b06      	ldr	r3, [sp, #24]
 80107ca:	3301      	adds	r3, #1
 80107cc:	9306      	str	r3, [sp, #24]
 80107ce:	2301      	movs	r3, #1
 80107d0:	9308      	str	r3, [sp, #32]
 80107d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	f000 81b8 	beq.w	8010b4a <_dtoa_r+0xb62>
 80107da:	6923      	ldr	r3, [r4, #16]
 80107dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80107e0:	6918      	ldr	r0, [r3, #16]
 80107e2:	f000 fac3 	bl	8010d6c <__hi0bits>
 80107e6:	f1c0 0020 	rsb	r0, r0, #32
 80107ea:	9b06      	ldr	r3, [sp, #24]
 80107ec:	4418      	add	r0, r3
 80107ee:	f010 001f 	ands.w	r0, r0, #31
 80107f2:	f000 8082 	beq.w	80108fa <_dtoa_r+0x912>
 80107f6:	f1c0 0320 	rsb	r3, r0, #32
 80107fa:	2b04      	cmp	r3, #4
 80107fc:	dd73      	ble.n	80108e6 <_dtoa_r+0x8fe>
 80107fe:	9b00      	ldr	r3, [sp, #0]
 8010800:	f1c0 001c 	rsb	r0, r0, #28
 8010804:	4403      	add	r3, r0
 8010806:	9300      	str	r3, [sp, #0]
 8010808:	9b06      	ldr	r3, [sp, #24]
 801080a:	4403      	add	r3, r0
 801080c:	4406      	add	r6, r0
 801080e:	9306      	str	r3, [sp, #24]
 8010810:	9b00      	ldr	r3, [sp, #0]
 8010812:	2b00      	cmp	r3, #0
 8010814:	dd05      	ble.n	8010822 <_dtoa_r+0x83a>
 8010816:	9902      	ldr	r1, [sp, #8]
 8010818:	461a      	mov	r2, r3
 801081a:	4648      	mov	r0, r9
 801081c:	f000 fc04 	bl	8011028 <__lshift>
 8010820:	9002      	str	r0, [sp, #8]
 8010822:	9b06      	ldr	r3, [sp, #24]
 8010824:	2b00      	cmp	r3, #0
 8010826:	dd05      	ble.n	8010834 <_dtoa_r+0x84c>
 8010828:	4621      	mov	r1, r4
 801082a:	461a      	mov	r2, r3
 801082c:	4648      	mov	r0, r9
 801082e:	f000 fbfb 	bl	8011028 <__lshift>
 8010832:	4604      	mov	r4, r0
 8010834:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010836:	2b00      	cmp	r3, #0
 8010838:	d061      	beq.n	80108fe <_dtoa_r+0x916>
 801083a:	9802      	ldr	r0, [sp, #8]
 801083c:	4621      	mov	r1, r4
 801083e:	f000 fc5f 	bl	8011100 <__mcmp>
 8010842:	2800      	cmp	r0, #0
 8010844:	da5b      	bge.n	80108fe <_dtoa_r+0x916>
 8010846:	2300      	movs	r3, #0
 8010848:	9902      	ldr	r1, [sp, #8]
 801084a:	220a      	movs	r2, #10
 801084c:	4648      	mov	r0, r9
 801084e:	f000 fa47 	bl	8010ce0 <__multadd>
 8010852:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010854:	9002      	str	r0, [sp, #8]
 8010856:	f107 38ff 	add.w	r8, r7, #4294967295
 801085a:	2b00      	cmp	r3, #0
 801085c:	f000 8177 	beq.w	8010b4e <_dtoa_r+0xb66>
 8010860:	4629      	mov	r1, r5
 8010862:	2300      	movs	r3, #0
 8010864:	220a      	movs	r2, #10
 8010866:	4648      	mov	r0, r9
 8010868:	f000 fa3a 	bl	8010ce0 <__multadd>
 801086c:	f1bb 0f00 	cmp.w	fp, #0
 8010870:	4605      	mov	r5, r0
 8010872:	dc6f      	bgt.n	8010954 <_dtoa_r+0x96c>
 8010874:	9b07      	ldr	r3, [sp, #28]
 8010876:	2b02      	cmp	r3, #2
 8010878:	dc49      	bgt.n	801090e <_dtoa_r+0x926>
 801087a:	e06b      	b.n	8010954 <_dtoa_r+0x96c>
 801087c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801087e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010882:	e73c      	b.n	80106fe <_dtoa_r+0x716>
 8010884:	3fe00000 	.word	0x3fe00000
 8010888:	40240000 	.word	0x40240000
 801088c:	9b03      	ldr	r3, [sp, #12]
 801088e:	1e5c      	subs	r4, r3, #1
 8010890:	9b08      	ldr	r3, [sp, #32]
 8010892:	42a3      	cmp	r3, r4
 8010894:	db09      	blt.n	80108aa <_dtoa_r+0x8c2>
 8010896:	1b1c      	subs	r4, r3, r4
 8010898:	9b03      	ldr	r3, [sp, #12]
 801089a:	2b00      	cmp	r3, #0
 801089c:	f6bf af30 	bge.w	8010700 <_dtoa_r+0x718>
 80108a0:	9b00      	ldr	r3, [sp, #0]
 80108a2:	9a03      	ldr	r2, [sp, #12]
 80108a4:	1a9e      	subs	r6, r3, r2
 80108a6:	2300      	movs	r3, #0
 80108a8:	e72b      	b.n	8010702 <_dtoa_r+0x71a>
 80108aa:	9b08      	ldr	r3, [sp, #32]
 80108ac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80108ae:	9408      	str	r4, [sp, #32]
 80108b0:	1ae3      	subs	r3, r4, r3
 80108b2:	441a      	add	r2, r3
 80108b4:	9e00      	ldr	r6, [sp, #0]
 80108b6:	9b03      	ldr	r3, [sp, #12]
 80108b8:	920d      	str	r2, [sp, #52]	@ 0x34
 80108ba:	2400      	movs	r4, #0
 80108bc:	e721      	b.n	8010702 <_dtoa_r+0x71a>
 80108be:	9c08      	ldr	r4, [sp, #32]
 80108c0:	9e00      	ldr	r6, [sp, #0]
 80108c2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80108c4:	e728      	b.n	8010718 <_dtoa_r+0x730>
 80108c6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80108ca:	e751      	b.n	8010770 <_dtoa_r+0x788>
 80108cc:	9a08      	ldr	r2, [sp, #32]
 80108ce:	9902      	ldr	r1, [sp, #8]
 80108d0:	e750      	b.n	8010774 <_dtoa_r+0x78c>
 80108d2:	f8cd 8008 	str.w	r8, [sp, #8]
 80108d6:	e751      	b.n	801077c <_dtoa_r+0x794>
 80108d8:	2300      	movs	r3, #0
 80108da:	e779      	b.n	80107d0 <_dtoa_r+0x7e8>
 80108dc:	9b04      	ldr	r3, [sp, #16]
 80108de:	e777      	b.n	80107d0 <_dtoa_r+0x7e8>
 80108e0:	2300      	movs	r3, #0
 80108e2:	9308      	str	r3, [sp, #32]
 80108e4:	e779      	b.n	80107da <_dtoa_r+0x7f2>
 80108e6:	d093      	beq.n	8010810 <_dtoa_r+0x828>
 80108e8:	9a00      	ldr	r2, [sp, #0]
 80108ea:	331c      	adds	r3, #28
 80108ec:	441a      	add	r2, r3
 80108ee:	9200      	str	r2, [sp, #0]
 80108f0:	9a06      	ldr	r2, [sp, #24]
 80108f2:	441a      	add	r2, r3
 80108f4:	441e      	add	r6, r3
 80108f6:	9206      	str	r2, [sp, #24]
 80108f8:	e78a      	b.n	8010810 <_dtoa_r+0x828>
 80108fa:	4603      	mov	r3, r0
 80108fc:	e7f4      	b.n	80108e8 <_dtoa_r+0x900>
 80108fe:	9b03      	ldr	r3, [sp, #12]
 8010900:	2b00      	cmp	r3, #0
 8010902:	46b8      	mov	r8, r7
 8010904:	dc20      	bgt.n	8010948 <_dtoa_r+0x960>
 8010906:	469b      	mov	fp, r3
 8010908:	9b07      	ldr	r3, [sp, #28]
 801090a:	2b02      	cmp	r3, #2
 801090c:	dd1e      	ble.n	801094c <_dtoa_r+0x964>
 801090e:	f1bb 0f00 	cmp.w	fp, #0
 8010912:	f47f adb1 	bne.w	8010478 <_dtoa_r+0x490>
 8010916:	4621      	mov	r1, r4
 8010918:	465b      	mov	r3, fp
 801091a:	2205      	movs	r2, #5
 801091c:	4648      	mov	r0, r9
 801091e:	f000 f9df 	bl	8010ce0 <__multadd>
 8010922:	4601      	mov	r1, r0
 8010924:	4604      	mov	r4, r0
 8010926:	9802      	ldr	r0, [sp, #8]
 8010928:	f000 fbea 	bl	8011100 <__mcmp>
 801092c:	2800      	cmp	r0, #0
 801092e:	f77f ada3 	ble.w	8010478 <_dtoa_r+0x490>
 8010932:	4656      	mov	r6, sl
 8010934:	2331      	movs	r3, #49	@ 0x31
 8010936:	f806 3b01 	strb.w	r3, [r6], #1
 801093a:	f108 0801 	add.w	r8, r8, #1
 801093e:	e59f      	b.n	8010480 <_dtoa_r+0x498>
 8010940:	9c03      	ldr	r4, [sp, #12]
 8010942:	46b8      	mov	r8, r7
 8010944:	4625      	mov	r5, r4
 8010946:	e7f4      	b.n	8010932 <_dtoa_r+0x94a>
 8010948:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801094c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801094e:	2b00      	cmp	r3, #0
 8010950:	f000 8101 	beq.w	8010b56 <_dtoa_r+0xb6e>
 8010954:	2e00      	cmp	r6, #0
 8010956:	dd05      	ble.n	8010964 <_dtoa_r+0x97c>
 8010958:	4629      	mov	r1, r5
 801095a:	4632      	mov	r2, r6
 801095c:	4648      	mov	r0, r9
 801095e:	f000 fb63 	bl	8011028 <__lshift>
 8010962:	4605      	mov	r5, r0
 8010964:	9b08      	ldr	r3, [sp, #32]
 8010966:	2b00      	cmp	r3, #0
 8010968:	d05c      	beq.n	8010a24 <_dtoa_r+0xa3c>
 801096a:	6869      	ldr	r1, [r5, #4]
 801096c:	4648      	mov	r0, r9
 801096e:	f000 f955 	bl	8010c1c <_Balloc>
 8010972:	4606      	mov	r6, r0
 8010974:	b928      	cbnz	r0, 8010982 <_dtoa_r+0x99a>
 8010976:	4b82      	ldr	r3, [pc, #520]	@ (8010b80 <_dtoa_r+0xb98>)
 8010978:	4602      	mov	r2, r0
 801097a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801097e:	f7ff bb4a 	b.w	8010016 <_dtoa_r+0x2e>
 8010982:	692a      	ldr	r2, [r5, #16]
 8010984:	3202      	adds	r2, #2
 8010986:	0092      	lsls	r2, r2, #2
 8010988:	f105 010c 	add.w	r1, r5, #12
 801098c:	300c      	adds	r0, #12
 801098e:	f7ff fa74 	bl	800fe7a <memcpy>
 8010992:	2201      	movs	r2, #1
 8010994:	4631      	mov	r1, r6
 8010996:	4648      	mov	r0, r9
 8010998:	f000 fb46 	bl	8011028 <__lshift>
 801099c:	f10a 0301 	add.w	r3, sl, #1
 80109a0:	9300      	str	r3, [sp, #0]
 80109a2:	eb0a 030b 	add.w	r3, sl, fp
 80109a6:	9308      	str	r3, [sp, #32]
 80109a8:	9b04      	ldr	r3, [sp, #16]
 80109aa:	f003 0301 	and.w	r3, r3, #1
 80109ae:	462f      	mov	r7, r5
 80109b0:	9306      	str	r3, [sp, #24]
 80109b2:	4605      	mov	r5, r0
 80109b4:	9b00      	ldr	r3, [sp, #0]
 80109b6:	9802      	ldr	r0, [sp, #8]
 80109b8:	4621      	mov	r1, r4
 80109ba:	f103 3bff 	add.w	fp, r3, #4294967295
 80109be:	f7ff fa89 	bl	800fed4 <quorem>
 80109c2:	4603      	mov	r3, r0
 80109c4:	3330      	adds	r3, #48	@ 0x30
 80109c6:	9003      	str	r0, [sp, #12]
 80109c8:	4639      	mov	r1, r7
 80109ca:	9802      	ldr	r0, [sp, #8]
 80109cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80109ce:	f000 fb97 	bl	8011100 <__mcmp>
 80109d2:	462a      	mov	r2, r5
 80109d4:	9004      	str	r0, [sp, #16]
 80109d6:	4621      	mov	r1, r4
 80109d8:	4648      	mov	r0, r9
 80109da:	f000 fbad 	bl	8011138 <__mdiff>
 80109de:	68c2      	ldr	r2, [r0, #12]
 80109e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109e2:	4606      	mov	r6, r0
 80109e4:	bb02      	cbnz	r2, 8010a28 <_dtoa_r+0xa40>
 80109e6:	4601      	mov	r1, r0
 80109e8:	9802      	ldr	r0, [sp, #8]
 80109ea:	f000 fb89 	bl	8011100 <__mcmp>
 80109ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109f0:	4602      	mov	r2, r0
 80109f2:	4631      	mov	r1, r6
 80109f4:	4648      	mov	r0, r9
 80109f6:	920c      	str	r2, [sp, #48]	@ 0x30
 80109f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80109fa:	f000 f94f 	bl	8010c9c <_Bfree>
 80109fe:	9b07      	ldr	r3, [sp, #28]
 8010a00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010a02:	9e00      	ldr	r6, [sp, #0]
 8010a04:	ea42 0103 	orr.w	r1, r2, r3
 8010a08:	9b06      	ldr	r3, [sp, #24]
 8010a0a:	4319      	orrs	r1, r3
 8010a0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a0e:	d10d      	bne.n	8010a2c <_dtoa_r+0xa44>
 8010a10:	2b39      	cmp	r3, #57	@ 0x39
 8010a12:	d027      	beq.n	8010a64 <_dtoa_r+0xa7c>
 8010a14:	9a04      	ldr	r2, [sp, #16]
 8010a16:	2a00      	cmp	r2, #0
 8010a18:	dd01      	ble.n	8010a1e <_dtoa_r+0xa36>
 8010a1a:	9b03      	ldr	r3, [sp, #12]
 8010a1c:	3331      	adds	r3, #49	@ 0x31
 8010a1e:	f88b 3000 	strb.w	r3, [fp]
 8010a22:	e52e      	b.n	8010482 <_dtoa_r+0x49a>
 8010a24:	4628      	mov	r0, r5
 8010a26:	e7b9      	b.n	801099c <_dtoa_r+0x9b4>
 8010a28:	2201      	movs	r2, #1
 8010a2a:	e7e2      	b.n	80109f2 <_dtoa_r+0xa0a>
 8010a2c:	9904      	ldr	r1, [sp, #16]
 8010a2e:	2900      	cmp	r1, #0
 8010a30:	db04      	blt.n	8010a3c <_dtoa_r+0xa54>
 8010a32:	9807      	ldr	r0, [sp, #28]
 8010a34:	4301      	orrs	r1, r0
 8010a36:	9806      	ldr	r0, [sp, #24]
 8010a38:	4301      	orrs	r1, r0
 8010a3a:	d120      	bne.n	8010a7e <_dtoa_r+0xa96>
 8010a3c:	2a00      	cmp	r2, #0
 8010a3e:	ddee      	ble.n	8010a1e <_dtoa_r+0xa36>
 8010a40:	9902      	ldr	r1, [sp, #8]
 8010a42:	9300      	str	r3, [sp, #0]
 8010a44:	2201      	movs	r2, #1
 8010a46:	4648      	mov	r0, r9
 8010a48:	f000 faee 	bl	8011028 <__lshift>
 8010a4c:	4621      	mov	r1, r4
 8010a4e:	9002      	str	r0, [sp, #8]
 8010a50:	f000 fb56 	bl	8011100 <__mcmp>
 8010a54:	2800      	cmp	r0, #0
 8010a56:	9b00      	ldr	r3, [sp, #0]
 8010a58:	dc02      	bgt.n	8010a60 <_dtoa_r+0xa78>
 8010a5a:	d1e0      	bne.n	8010a1e <_dtoa_r+0xa36>
 8010a5c:	07da      	lsls	r2, r3, #31
 8010a5e:	d5de      	bpl.n	8010a1e <_dtoa_r+0xa36>
 8010a60:	2b39      	cmp	r3, #57	@ 0x39
 8010a62:	d1da      	bne.n	8010a1a <_dtoa_r+0xa32>
 8010a64:	2339      	movs	r3, #57	@ 0x39
 8010a66:	f88b 3000 	strb.w	r3, [fp]
 8010a6a:	4633      	mov	r3, r6
 8010a6c:	461e      	mov	r6, r3
 8010a6e:	3b01      	subs	r3, #1
 8010a70:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8010a74:	2a39      	cmp	r2, #57	@ 0x39
 8010a76:	d04e      	beq.n	8010b16 <_dtoa_r+0xb2e>
 8010a78:	3201      	adds	r2, #1
 8010a7a:	701a      	strb	r2, [r3, #0]
 8010a7c:	e501      	b.n	8010482 <_dtoa_r+0x49a>
 8010a7e:	2a00      	cmp	r2, #0
 8010a80:	dd03      	ble.n	8010a8a <_dtoa_r+0xaa2>
 8010a82:	2b39      	cmp	r3, #57	@ 0x39
 8010a84:	d0ee      	beq.n	8010a64 <_dtoa_r+0xa7c>
 8010a86:	3301      	adds	r3, #1
 8010a88:	e7c9      	b.n	8010a1e <_dtoa_r+0xa36>
 8010a8a:	9a00      	ldr	r2, [sp, #0]
 8010a8c:	9908      	ldr	r1, [sp, #32]
 8010a8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010a92:	428a      	cmp	r2, r1
 8010a94:	d028      	beq.n	8010ae8 <_dtoa_r+0xb00>
 8010a96:	9902      	ldr	r1, [sp, #8]
 8010a98:	2300      	movs	r3, #0
 8010a9a:	220a      	movs	r2, #10
 8010a9c:	4648      	mov	r0, r9
 8010a9e:	f000 f91f 	bl	8010ce0 <__multadd>
 8010aa2:	42af      	cmp	r7, r5
 8010aa4:	9002      	str	r0, [sp, #8]
 8010aa6:	f04f 0300 	mov.w	r3, #0
 8010aaa:	f04f 020a 	mov.w	r2, #10
 8010aae:	4639      	mov	r1, r7
 8010ab0:	4648      	mov	r0, r9
 8010ab2:	d107      	bne.n	8010ac4 <_dtoa_r+0xadc>
 8010ab4:	f000 f914 	bl	8010ce0 <__multadd>
 8010ab8:	4607      	mov	r7, r0
 8010aba:	4605      	mov	r5, r0
 8010abc:	9b00      	ldr	r3, [sp, #0]
 8010abe:	3301      	adds	r3, #1
 8010ac0:	9300      	str	r3, [sp, #0]
 8010ac2:	e777      	b.n	80109b4 <_dtoa_r+0x9cc>
 8010ac4:	f000 f90c 	bl	8010ce0 <__multadd>
 8010ac8:	4629      	mov	r1, r5
 8010aca:	4607      	mov	r7, r0
 8010acc:	2300      	movs	r3, #0
 8010ace:	220a      	movs	r2, #10
 8010ad0:	4648      	mov	r0, r9
 8010ad2:	f000 f905 	bl	8010ce0 <__multadd>
 8010ad6:	4605      	mov	r5, r0
 8010ad8:	e7f0      	b.n	8010abc <_dtoa_r+0xad4>
 8010ada:	f1bb 0f00 	cmp.w	fp, #0
 8010ade:	bfcc      	ite	gt
 8010ae0:	465e      	movgt	r6, fp
 8010ae2:	2601      	movle	r6, #1
 8010ae4:	4456      	add	r6, sl
 8010ae6:	2700      	movs	r7, #0
 8010ae8:	9902      	ldr	r1, [sp, #8]
 8010aea:	9300      	str	r3, [sp, #0]
 8010aec:	2201      	movs	r2, #1
 8010aee:	4648      	mov	r0, r9
 8010af0:	f000 fa9a 	bl	8011028 <__lshift>
 8010af4:	4621      	mov	r1, r4
 8010af6:	9002      	str	r0, [sp, #8]
 8010af8:	f000 fb02 	bl	8011100 <__mcmp>
 8010afc:	2800      	cmp	r0, #0
 8010afe:	dcb4      	bgt.n	8010a6a <_dtoa_r+0xa82>
 8010b00:	d102      	bne.n	8010b08 <_dtoa_r+0xb20>
 8010b02:	9b00      	ldr	r3, [sp, #0]
 8010b04:	07db      	lsls	r3, r3, #31
 8010b06:	d4b0      	bmi.n	8010a6a <_dtoa_r+0xa82>
 8010b08:	4633      	mov	r3, r6
 8010b0a:	461e      	mov	r6, r3
 8010b0c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010b10:	2a30      	cmp	r2, #48	@ 0x30
 8010b12:	d0fa      	beq.n	8010b0a <_dtoa_r+0xb22>
 8010b14:	e4b5      	b.n	8010482 <_dtoa_r+0x49a>
 8010b16:	459a      	cmp	sl, r3
 8010b18:	d1a8      	bne.n	8010a6c <_dtoa_r+0xa84>
 8010b1a:	2331      	movs	r3, #49	@ 0x31
 8010b1c:	f108 0801 	add.w	r8, r8, #1
 8010b20:	f88a 3000 	strb.w	r3, [sl]
 8010b24:	e4ad      	b.n	8010482 <_dtoa_r+0x49a>
 8010b26:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010b28:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8010b84 <_dtoa_r+0xb9c>
 8010b2c:	b11b      	cbz	r3, 8010b36 <_dtoa_r+0xb4e>
 8010b2e:	f10a 0308 	add.w	r3, sl, #8
 8010b32:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010b34:	6013      	str	r3, [r2, #0]
 8010b36:	4650      	mov	r0, sl
 8010b38:	b017      	add	sp, #92	@ 0x5c
 8010b3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b3e:	9b07      	ldr	r3, [sp, #28]
 8010b40:	2b01      	cmp	r3, #1
 8010b42:	f77f ae2e 	ble.w	80107a2 <_dtoa_r+0x7ba>
 8010b46:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010b48:	9308      	str	r3, [sp, #32]
 8010b4a:	2001      	movs	r0, #1
 8010b4c:	e64d      	b.n	80107ea <_dtoa_r+0x802>
 8010b4e:	f1bb 0f00 	cmp.w	fp, #0
 8010b52:	f77f aed9 	ble.w	8010908 <_dtoa_r+0x920>
 8010b56:	4656      	mov	r6, sl
 8010b58:	9802      	ldr	r0, [sp, #8]
 8010b5a:	4621      	mov	r1, r4
 8010b5c:	f7ff f9ba 	bl	800fed4 <quorem>
 8010b60:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8010b64:	f806 3b01 	strb.w	r3, [r6], #1
 8010b68:	eba6 020a 	sub.w	r2, r6, sl
 8010b6c:	4593      	cmp	fp, r2
 8010b6e:	ddb4      	ble.n	8010ada <_dtoa_r+0xaf2>
 8010b70:	9902      	ldr	r1, [sp, #8]
 8010b72:	2300      	movs	r3, #0
 8010b74:	220a      	movs	r2, #10
 8010b76:	4648      	mov	r0, r9
 8010b78:	f000 f8b2 	bl	8010ce0 <__multadd>
 8010b7c:	9002      	str	r0, [sp, #8]
 8010b7e:	e7eb      	b.n	8010b58 <_dtoa_r+0xb70>
 8010b80:	08012c9c 	.word	0x08012c9c
 8010b84:	08012c37 	.word	0x08012c37

08010b88 <_free_r>:
 8010b88:	b538      	push	{r3, r4, r5, lr}
 8010b8a:	4605      	mov	r5, r0
 8010b8c:	2900      	cmp	r1, #0
 8010b8e:	d041      	beq.n	8010c14 <_free_r+0x8c>
 8010b90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b94:	1f0c      	subs	r4, r1, #4
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	bfb8      	it	lt
 8010b9a:	18e4      	addlt	r4, r4, r3
 8010b9c:	f7fe f992 	bl	800eec4 <__malloc_lock>
 8010ba0:	4a1d      	ldr	r2, [pc, #116]	@ (8010c18 <_free_r+0x90>)
 8010ba2:	6813      	ldr	r3, [r2, #0]
 8010ba4:	b933      	cbnz	r3, 8010bb4 <_free_r+0x2c>
 8010ba6:	6063      	str	r3, [r4, #4]
 8010ba8:	6014      	str	r4, [r2, #0]
 8010baa:	4628      	mov	r0, r5
 8010bac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010bb0:	f7fe b98e 	b.w	800eed0 <__malloc_unlock>
 8010bb4:	42a3      	cmp	r3, r4
 8010bb6:	d908      	bls.n	8010bca <_free_r+0x42>
 8010bb8:	6820      	ldr	r0, [r4, #0]
 8010bba:	1821      	adds	r1, r4, r0
 8010bbc:	428b      	cmp	r3, r1
 8010bbe:	bf01      	itttt	eq
 8010bc0:	6819      	ldreq	r1, [r3, #0]
 8010bc2:	685b      	ldreq	r3, [r3, #4]
 8010bc4:	1809      	addeq	r1, r1, r0
 8010bc6:	6021      	streq	r1, [r4, #0]
 8010bc8:	e7ed      	b.n	8010ba6 <_free_r+0x1e>
 8010bca:	461a      	mov	r2, r3
 8010bcc:	685b      	ldr	r3, [r3, #4]
 8010bce:	b10b      	cbz	r3, 8010bd4 <_free_r+0x4c>
 8010bd0:	42a3      	cmp	r3, r4
 8010bd2:	d9fa      	bls.n	8010bca <_free_r+0x42>
 8010bd4:	6811      	ldr	r1, [r2, #0]
 8010bd6:	1850      	adds	r0, r2, r1
 8010bd8:	42a0      	cmp	r0, r4
 8010bda:	d10b      	bne.n	8010bf4 <_free_r+0x6c>
 8010bdc:	6820      	ldr	r0, [r4, #0]
 8010bde:	4401      	add	r1, r0
 8010be0:	1850      	adds	r0, r2, r1
 8010be2:	4283      	cmp	r3, r0
 8010be4:	6011      	str	r1, [r2, #0]
 8010be6:	d1e0      	bne.n	8010baa <_free_r+0x22>
 8010be8:	6818      	ldr	r0, [r3, #0]
 8010bea:	685b      	ldr	r3, [r3, #4]
 8010bec:	6053      	str	r3, [r2, #4]
 8010bee:	4408      	add	r0, r1
 8010bf0:	6010      	str	r0, [r2, #0]
 8010bf2:	e7da      	b.n	8010baa <_free_r+0x22>
 8010bf4:	d902      	bls.n	8010bfc <_free_r+0x74>
 8010bf6:	230c      	movs	r3, #12
 8010bf8:	602b      	str	r3, [r5, #0]
 8010bfa:	e7d6      	b.n	8010baa <_free_r+0x22>
 8010bfc:	6820      	ldr	r0, [r4, #0]
 8010bfe:	1821      	adds	r1, r4, r0
 8010c00:	428b      	cmp	r3, r1
 8010c02:	bf04      	itt	eq
 8010c04:	6819      	ldreq	r1, [r3, #0]
 8010c06:	685b      	ldreq	r3, [r3, #4]
 8010c08:	6063      	str	r3, [r4, #4]
 8010c0a:	bf04      	itt	eq
 8010c0c:	1809      	addeq	r1, r1, r0
 8010c0e:	6021      	streq	r1, [r4, #0]
 8010c10:	6054      	str	r4, [r2, #4]
 8010c12:	e7ca      	b.n	8010baa <_free_r+0x22>
 8010c14:	bd38      	pop	{r3, r4, r5, pc}
 8010c16:	bf00      	nop
 8010c18:	20004094 	.word	0x20004094

08010c1c <_Balloc>:
 8010c1c:	b570      	push	{r4, r5, r6, lr}
 8010c1e:	69c6      	ldr	r6, [r0, #28]
 8010c20:	4604      	mov	r4, r0
 8010c22:	460d      	mov	r5, r1
 8010c24:	b976      	cbnz	r6, 8010c44 <_Balloc+0x28>
 8010c26:	2010      	movs	r0, #16
 8010c28:	f7fe f89a 	bl	800ed60 <malloc>
 8010c2c:	4602      	mov	r2, r0
 8010c2e:	61e0      	str	r0, [r4, #28]
 8010c30:	b920      	cbnz	r0, 8010c3c <_Balloc+0x20>
 8010c32:	4b18      	ldr	r3, [pc, #96]	@ (8010c94 <_Balloc+0x78>)
 8010c34:	4818      	ldr	r0, [pc, #96]	@ (8010c98 <_Balloc+0x7c>)
 8010c36:	216b      	movs	r1, #107	@ 0x6b
 8010c38:	f7ff f92e 	bl	800fe98 <__assert_func>
 8010c3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010c40:	6006      	str	r6, [r0, #0]
 8010c42:	60c6      	str	r6, [r0, #12]
 8010c44:	69e6      	ldr	r6, [r4, #28]
 8010c46:	68f3      	ldr	r3, [r6, #12]
 8010c48:	b183      	cbz	r3, 8010c6c <_Balloc+0x50>
 8010c4a:	69e3      	ldr	r3, [r4, #28]
 8010c4c:	68db      	ldr	r3, [r3, #12]
 8010c4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010c52:	b9b8      	cbnz	r0, 8010c84 <_Balloc+0x68>
 8010c54:	2101      	movs	r1, #1
 8010c56:	fa01 f605 	lsl.w	r6, r1, r5
 8010c5a:	1d72      	adds	r2, r6, #5
 8010c5c:	0092      	lsls	r2, r2, #2
 8010c5e:	4620      	mov	r0, r4
 8010c60:	f000 ff53 	bl	8011b0a <_calloc_r>
 8010c64:	b160      	cbz	r0, 8010c80 <_Balloc+0x64>
 8010c66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010c6a:	e00e      	b.n	8010c8a <_Balloc+0x6e>
 8010c6c:	2221      	movs	r2, #33	@ 0x21
 8010c6e:	2104      	movs	r1, #4
 8010c70:	4620      	mov	r0, r4
 8010c72:	f000 ff4a 	bl	8011b0a <_calloc_r>
 8010c76:	69e3      	ldr	r3, [r4, #28]
 8010c78:	60f0      	str	r0, [r6, #12]
 8010c7a:	68db      	ldr	r3, [r3, #12]
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d1e4      	bne.n	8010c4a <_Balloc+0x2e>
 8010c80:	2000      	movs	r0, #0
 8010c82:	bd70      	pop	{r4, r5, r6, pc}
 8010c84:	6802      	ldr	r2, [r0, #0]
 8010c86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010c90:	e7f7      	b.n	8010c82 <_Balloc+0x66>
 8010c92:	bf00      	nop
 8010c94:	08012b58 	.word	0x08012b58
 8010c98:	08012cad 	.word	0x08012cad

08010c9c <_Bfree>:
 8010c9c:	b570      	push	{r4, r5, r6, lr}
 8010c9e:	69c6      	ldr	r6, [r0, #28]
 8010ca0:	4605      	mov	r5, r0
 8010ca2:	460c      	mov	r4, r1
 8010ca4:	b976      	cbnz	r6, 8010cc4 <_Bfree+0x28>
 8010ca6:	2010      	movs	r0, #16
 8010ca8:	f7fe f85a 	bl	800ed60 <malloc>
 8010cac:	4602      	mov	r2, r0
 8010cae:	61e8      	str	r0, [r5, #28]
 8010cb0:	b920      	cbnz	r0, 8010cbc <_Bfree+0x20>
 8010cb2:	4b09      	ldr	r3, [pc, #36]	@ (8010cd8 <_Bfree+0x3c>)
 8010cb4:	4809      	ldr	r0, [pc, #36]	@ (8010cdc <_Bfree+0x40>)
 8010cb6:	218f      	movs	r1, #143	@ 0x8f
 8010cb8:	f7ff f8ee 	bl	800fe98 <__assert_func>
 8010cbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010cc0:	6006      	str	r6, [r0, #0]
 8010cc2:	60c6      	str	r6, [r0, #12]
 8010cc4:	b13c      	cbz	r4, 8010cd6 <_Bfree+0x3a>
 8010cc6:	69eb      	ldr	r3, [r5, #28]
 8010cc8:	6862      	ldr	r2, [r4, #4]
 8010cca:	68db      	ldr	r3, [r3, #12]
 8010ccc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010cd0:	6021      	str	r1, [r4, #0]
 8010cd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010cd6:	bd70      	pop	{r4, r5, r6, pc}
 8010cd8:	08012b58 	.word	0x08012b58
 8010cdc:	08012cad 	.word	0x08012cad

08010ce0 <__multadd>:
 8010ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ce4:	690d      	ldr	r5, [r1, #16]
 8010ce6:	4607      	mov	r7, r0
 8010ce8:	460c      	mov	r4, r1
 8010cea:	461e      	mov	r6, r3
 8010cec:	f101 0c14 	add.w	ip, r1, #20
 8010cf0:	2000      	movs	r0, #0
 8010cf2:	f8dc 3000 	ldr.w	r3, [ip]
 8010cf6:	b299      	uxth	r1, r3
 8010cf8:	fb02 6101 	mla	r1, r2, r1, r6
 8010cfc:	0c1e      	lsrs	r6, r3, #16
 8010cfe:	0c0b      	lsrs	r3, r1, #16
 8010d00:	fb02 3306 	mla	r3, r2, r6, r3
 8010d04:	b289      	uxth	r1, r1
 8010d06:	3001      	adds	r0, #1
 8010d08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010d0c:	4285      	cmp	r5, r0
 8010d0e:	f84c 1b04 	str.w	r1, [ip], #4
 8010d12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010d16:	dcec      	bgt.n	8010cf2 <__multadd+0x12>
 8010d18:	b30e      	cbz	r6, 8010d5e <__multadd+0x7e>
 8010d1a:	68a3      	ldr	r3, [r4, #8]
 8010d1c:	42ab      	cmp	r3, r5
 8010d1e:	dc19      	bgt.n	8010d54 <__multadd+0x74>
 8010d20:	6861      	ldr	r1, [r4, #4]
 8010d22:	4638      	mov	r0, r7
 8010d24:	3101      	adds	r1, #1
 8010d26:	f7ff ff79 	bl	8010c1c <_Balloc>
 8010d2a:	4680      	mov	r8, r0
 8010d2c:	b928      	cbnz	r0, 8010d3a <__multadd+0x5a>
 8010d2e:	4602      	mov	r2, r0
 8010d30:	4b0c      	ldr	r3, [pc, #48]	@ (8010d64 <__multadd+0x84>)
 8010d32:	480d      	ldr	r0, [pc, #52]	@ (8010d68 <__multadd+0x88>)
 8010d34:	21ba      	movs	r1, #186	@ 0xba
 8010d36:	f7ff f8af 	bl	800fe98 <__assert_func>
 8010d3a:	6922      	ldr	r2, [r4, #16]
 8010d3c:	3202      	adds	r2, #2
 8010d3e:	f104 010c 	add.w	r1, r4, #12
 8010d42:	0092      	lsls	r2, r2, #2
 8010d44:	300c      	adds	r0, #12
 8010d46:	f7ff f898 	bl	800fe7a <memcpy>
 8010d4a:	4621      	mov	r1, r4
 8010d4c:	4638      	mov	r0, r7
 8010d4e:	f7ff ffa5 	bl	8010c9c <_Bfree>
 8010d52:	4644      	mov	r4, r8
 8010d54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010d58:	3501      	adds	r5, #1
 8010d5a:	615e      	str	r6, [r3, #20]
 8010d5c:	6125      	str	r5, [r4, #16]
 8010d5e:	4620      	mov	r0, r4
 8010d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d64:	08012c9c 	.word	0x08012c9c
 8010d68:	08012cad 	.word	0x08012cad

08010d6c <__hi0bits>:
 8010d6c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010d70:	4603      	mov	r3, r0
 8010d72:	bf36      	itet	cc
 8010d74:	0403      	lslcc	r3, r0, #16
 8010d76:	2000      	movcs	r0, #0
 8010d78:	2010      	movcc	r0, #16
 8010d7a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010d7e:	bf3c      	itt	cc
 8010d80:	021b      	lslcc	r3, r3, #8
 8010d82:	3008      	addcc	r0, #8
 8010d84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010d88:	bf3c      	itt	cc
 8010d8a:	011b      	lslcc	r3, r3, #4
 8010d8c:	3004      	addcc	r0, #4
 8010d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010d92:	bf3c      	itt	cc
 8010d94:	009b      	lslcc	r3, r3, #2
 8010d96:	3002      	addcc	r0, #2
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	db05      	blt.n	8010da8 <__hi0bits+0x3c>
 8010d9c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8010da0:	f100 0001 	add.w	r0, r0, #1
 8010da4:	bf08      	it	eq
 8010da6:	2020      	moveq	r0, #32
 8010da8:	4770      	bx	lr

08010daa <__lo0bits>:
 8010daa:	6803      	ldr	r3, [r0, #0]
 8010dac:	4602      	mov	r2, r0
 8010dae:	f013 0007 	ands.w	r0, r3, #7
 8010db2:	d00b      	beq.n	8010dcc <__lo0bits+0x22>
 8010db4:	07d9      	lsls	r1, r3, #31
 8010db6:	d421      	bmi.n	8010dfc <__lo0bits+0x52>
 8010db8:	0798      	lsls	r0, r3, #30
 8010dba:	bf49      	itett	mi
 8010dbc:	085b      	lsrmi	r3, r3, #1
 8010dbe:	089b      	lsrpl	r3, r3, #2
 8010dc0:	2001      	movmi	r0, #1
 8010dc2:	6013      	strmi	r3, [r2, #0]
 8010dc4:	bf5c      	itt	pl
 8010dc6:	6013      	strpl	r3, [r2, #0]
 8010dc8:	2002      	movpl	r0, #2
 8010dca:	4770      	bx	lr
 8010dcc:	b299      	uxth	r1, r3
 8010dce:	b909      	cbnz	r1, 8010dd4 <__lo0bits+0x2a>
 8010dd0:	0c1b      	lsrs	r3, r3, #16
 8010dd2:	2010      	movs	r0, #16
 8010dd4:	b2d9      	uxtb	r1, r3
 8010dd6:	b909      	cbnz	r1, 8010ddc <__lo0bits+0x32>
 8010dd8:	3008      	adds	r0, #8
 8010dda:	0a1b      	lsrs	r3, r3, #8
 8010ddc:	0719      	lsls	r1, r3, #28
 8010dde:	bf04      	itt	eq
 8010de0:	091b      	lsreq	r3, r3, #4
 8010de2:	3004      	addeq	r0, #4
 8010de4:	0799      	lsls	r1, r3, #30
 8010de6:	bf04      	itt	eq
 8010de8:	089b      	lsreq	r3, r3, #2
 8010dea:	3002      	addeq	r0, #2
 8010dec:	07d9      	lsls	r1, r3, #31
 8010dee:	d403      	bmi.n	8010df8 <__lo0bits+0x4e>
 8010df0:	085b      	lsrs	r3, r3, #1
 8010df2:	f100 0001 	add.w	r0, r0, #1
 8010df6:	d003      	beq.n	8010e00 <__lo0bits+0x56>
 8010df8:	6013      	str	r3, [r2, #0]
 8010dfa:	4770      	bx	lr
 8010dfc:	2000      	movs	r0, #0
 8010dfe:	4770      	bx	lr
 8010e00:	2020      	movs	r0, #32
 8010e02:	4770      	bx	lr

08010e04 <__i2b>:
 8010e04:	b510      	push	{r4, lr}
 8010e06:	460c      	mov	r4, r1
 8010e08:	2101      	movs	r1, #1
 8010e0a:	f7ff ff07 	bl	8010c1c <_Balloc>
 8010e0e:	4602      	mov	r2, r0
 8010e10:	b928      	cbnz	r0, 8010e1e <__i2b+0x1a>
 8010e12:	4b05      	ldr	r3, [pc, #20]	@ (8010e28 <__i2b+0x24>)
 8010e14:	4805      	ldr	r0, [pc, #20]	@ (8010e2c <__i2b+0x28>)
 8010e16:	f240 1145 	movw	r1, #325	@ 0x145
 8010e1a:	f7ff f83d 	bl	800fe98 <__assert_func>
 8010e1e:	2301      	movs	r3, #1
 8010e20:	6144      	str	r4, [r0, #20]
 8010e22:	6103      	str	r3, [r0, #16]
 8010e24:	bd10      	pop	{r4, pc}
 8010e26:	bf00      	nop
 8010e28:	08012c9c 	.word	0x08012c9c
 8010e2c:	08012cad 	.word	0x08012cad

08010e30 <__multiply>:
 8010e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e34:	4617      	mov	r7, r2
 8010e36:	690a      	ldr	r2, [r1, #16]
 8010e38:	693b      	ldr	r3, [r7, #16]
 8010e3a:	429a      	cmp	r2, r3
 8010e3c:	bfa8      	it	ge
 8010e3e:	463b      	movge	r3, r7
 8010e40:	4689      	mov	r9, r1
 8010e42:	bfa4      	itt	ge
 8010e44:	460f      	movge	r7, r1
 8010e46:	4699      	movge	r9, r3
 8010e48:	693d      	ldr	r5, [r7, #16]
 8010e4a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010e4e:	68bb      	ldr	r3, [r7, #8]
 8010e50:	6879      	ldr	r1, [r7, #4]
 8010e52:	eb05 060a 	add.w	r6, r5, sl
 8010e56:	42b3      	cmp	r3, r6
 8010e58:	b085      	sub	sp, #20
 8010e5a:	bfb8      	it	lt
 8010e5c:	3101      	addlt	r1, #1
 8010e5e:	f7ff fedd 	bl	8010c1c <_Balloc>
 8010e62:	b930      	cbnz	r0, 8010e72 <__multiply+0x42>
 8010e64:	4602      	mov	r2, r0
 8010e66:	4b41      	ldr	r3, [pc, #260]	@ (8010f6c <__multiply+0x13c>)
 8010e68:	4841      	ldr	r0, [pc, #260]	@ (8010f70 <__multiply+0x140>)
 8010e6a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8010e6e:	f7ff f813 	bl	800fe98 <__assert_func>
 8010e72:	f100 0414 	add.w	r4, r0, #20
 8010e76:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8010e7a:	4623      	mov	r3, r4
 8010e7c:	2200      	movs	r2, #0
 8010e7e:	4573      	cmp	r3, lr
 8010e80:	d320      	bcc.n	8010ec4 <__multiply+0x94>
 8010e82:	f107 0814 	add.w	r8, r7, #20
 8010e86:	f109 0114 	add.w	r1, r9, #20
 8010e8a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8010e8e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8010e92:	9302      	str	r3, [sp, #8]
 8010e94:	1beb      	subs	r3, r5, r7
 8010e96:	3b15      	subs	r3, #21
 8010e98:	f023 0303 	bic.w	r3, r3, #3
 8010e9c:	3304      	adds	r3, #4
 8010e9e:	3715      	adds	r7, #21
 8010ea0:	42bd      	cmp	r5, r7
 8010ea2:	bf38      	it	cc
 8010ea4:	2304      	movcc	r3, #4
 8010ea6:	9301      	str	r3, [sp, #4]
 8010ea8:	9b02      	ldr	r3, [sp, #8]
 8010eaa:	9103      	str	r1, [sp, #12]
 8010eac:	428b      	cmp	r3, r1
 8010eae:	d80c      	bhi.n	8010eca <__multiply+0x9a>
 8010eb0:	2e00      	cmp	r6, #0
 8010eb2:	dd03      	ble.n	8010ebc <__multiply+0x8c>
 8010eb4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010eb8:	2b00      	cmp	r3, #0
 8010eba:	d055      	beq.n	8010f68 <__multiply+0x138>
 8010ebc:	6106      	str	r6, [r0, #16]
 8010ebe:	b005      	add	sp, #20
 8010ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ec4:	f843 2b04 	str.w	r2, [r3], #4
 8010ec8:	e7d9      	b.n	8010e7e <__multiply+0x4e>
 8010eca:	f8b1 a000 	ldrh.w	sl, [r1]
 8010ece:	f1ba 0f00 	cmp.w	sl, #0
 8010ed2:	d01f      	beq.n	8010f14 <__multiply+0xe4>
 8010ed4:	46c4      	mov	ip, r8
 8010ed6:	46a1      	mov	r9, r4
 8010ed8:	2700      	movs	r7, #0
 8010eda:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010ede:	f8d9 3000 	ldr.w	r3, [r9]
 8010ee2:	fa1f fb82 	uxth.w	fp, r2
 8010ee6:	b29b      	uxth	r3, r3
 8010ee8:	fb0a 330b 	mla	r3, sl, fp, r3
 8010eec:	443b      	add	r3, r7
 8010eee:	f8d9 7000 	ldr.w	r7, [r9]
 8010ef2:	0c12      	lsrs	r2, r2, #16
 8010ef4:	0c3f      	lsrs	r7, r7, #16
 8010ef6:	fb0a 7202 	mla	r2, sl, r2, r7
 8010efa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010efe:	b29b      	uxth	r3, r3
 8010f00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010f04:	4565      	cmp	r5, ip
 8010f06:	f849 3b04 	str.w	r3, [r9], #4
 8010f0a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8010f0e:	d8e4      	bhi.n	8010eda <__multiply+0xaa>
 8010f10:	9b01      	ldr	r3, [sp, #4]
 8010f12:	50e7      	str	r7, [r4, r3]
 8010f14:	9b03      	ldr	r3, [sp, #12]
 8010f16:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010f1a:	3104      	adds	r1, #4
 8010f1c:	f1b9 0f00 	cmp.w	r9, #0
 8010f20:	d020      	beq.n	8010f64 <__multiply+0x134>
 8010f22:	6823      	ldr	r3, [r4, #0]
 8010f24:	4647      	mov	r7, r8
 8010f26:	46a4      	mov	ip, r4
 8010f28:	f04f 0a00 	mov.w	sl, #0
 8010f2c:	f8b7 b000 	ldrh.w	fp, [r7]
 8010f30:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010f34:	fb09 220b 	mla	r2, r9, fp, r2
 8010f38:	4452      	add	r2, sl
 8010f3a:	b29b      	uxth	r3, r3
 8010f3c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010f40:	f84c 3b04 	str.w	r3, [ip], #4
 8010f44:	f857 3b04 	ldr.w	r3, [r7], #4
 8010f48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010f4c:	f8bc 3000 	ldrh.w	r3, [ip]
 8010f50:	fb09 330a 	mla	r3, r9, sl, r3
 8010f54:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010f58:	42bd      	cmp	r5, r7
 8010f5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010f5e:	d8e5      	bhi.n	8010f2c <__multiply+0xfc>
 8010f60:	9a01      	ldr	r2, [sp, #4]
 8010f62:	50a3      	str	r3, [r4, r2]
 8010f64:	3404      	adds	r4, #4
 8010f66:	e79f      	b.n	8010ea8 <__multiply+0x78>
 8010f68:	3e01      	subs	r6, #1
 8010f6a:	e7a1      	b.n	8010eb0 <__multiply+0x80>
 8010f6c:	08012c9c 	.word	0x08012c9c
 8010f70:	08012cad 	.word	0x08012cad

08010f74 <__pow5mult>:
 8010f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f78:	4615      	mov	r5, r2
 8010f7a:	f012 0203 	ands.w	r2, r2, #3
 8010f7e:	4607      	mov	r7, r0
 8010f80:	460e      	mov	r6, r1
 8010f82:	d007      	beq.n	8010f94 <__pow5mult+0x20>
 8010f84:	4c25      	ldr	r4, [pc, #148]	@ (801101c <__pow5mult+0xa8>)
 8010f86:	3a01      	subs	r2, #1
 8010f88:	2300      	movs	r3, #0
 8010f8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010f8e:	f7ff fea7 	bl	8010ce0 <__multadd>
 8010f92:	4606      	mov	r6, r0
 8010f94:	10ad      	asrs	r5, r5, #2
 8010f96:	d03d      	beq.n	8011014 <__pow5mult+0xa0>
 8010f98:	69fc      	ldr	r4, [r7, #28]
 8010f9a:	b97c      	cbnz	r4, 8010fbc <__pow5mult+0x48>
 8010f9c:	2010      	movs	r0, #16
 8010f9e:	f7fd fedf 	bl	800ed60 <malloc>
 8010fa2:	4602      	mov	r2, r0
 8010fa4:	61f8      	str	r0, [r7, #28]
 8010fa6:	b928      	cbnz	r0, 8010fb4 <__pow5mult+0x40>
 8010fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8011020 <__pow5mult+0xac>)
 8010faa:	481e      	ldr	r0, [pc, #120]	@ (8011024 <__pow5mult+0xb0>)
 8010fac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010fb0:	f7fe ff72 	bl	800fe98 <__assert_func>
 8010fb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010fb8:	6004      	str	r4, [r0, #0]
 8010fba:	60c4      	str	r4, [r0, #12]
 8010fbc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010fc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010fc4:	b94c      	cbnz	r4, 8010fda <__pow5mult+0x66>
 8010fc6:	f240 2171 	movw	r1, #625	@ 0x271
 8010fca:	4638      	mov	r0, r7
 8010fcc:	f7ff ff1a 	bl	8010e04 <__i2b>
 8010fd0:	2300      	movs	r3, #0
 8010fd2:	f8c8 0008 	str.w	r0, [r8, #8]
 8010fd6:	4604      	mov	r4, r0
 8010fd8:	6003      	str	r3, [r0, #0]
 8010fda:	f04f 0900 	mov.w	r9, #0
 8010fde:	07eb      	lsls	r3, r5, #31
 8010fe0:	d50a      	bpl.n	8010ff8 <__pow5mult+0x84>
 8010fe2:	4631      	mov	r1, r6
 8010fe4:	4622      	mov	r2, r4
 8010fe6:	4638      	mov	r0, r7
 8010fe8:	f7ff ff22 	bl	8010e30 <__multiply>
 8010fec:	4631      	mov	r1, r6
 8010fee:	4680      	mov	r8, r0
 8010ff0:	4638      	mov	r0, r7
 8010ff2:	f7ff fe53 	bl	8010c9c <_Bfree>
 8010ff6:	4646      	mov	r6, r8
 8010ff8:	106d      	asrs	r5, r5, #1
 8010ffa:	d00b      	beq.n	8011014 <__pow5mult+0xa0>
 8010ffc:	6820      	ldr	r0, [r4, #0]
 8010ffe:	b938      	cbnz	r0, 8011010 <__pow5mult+0x9c>
 8011000:	4622      	mov	r2, r4
 8011002:	4621      	mov	r1, r4
 8011004:	4638      	mov	r0, r7
 8011006:	f7ff ff13 	bl	8010e30 <__multiply>
 801100a:	6020      	str	r0, [r4, #0]
 801100c:	f8c0 9000 	str.w	r9, [r0]
 8011010:	4604      	mov	r4, r0
 8011012:	e7e4      	b.n	8010fde <__pow5mult+0x6a>
 8011014:	4630      	mov	r0, r6
 8011016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801101a:	bf00      	nop
 801101c:	08012d24 	.word	0x08012d24
 8011020:	08012b58 	.word	0x08012b58
 8011024:	08012cad 	.word	0x08012cad

08011028 <__lshift>:
 8011028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801102c:	460c      	mov	r4, r1
 801102e:	6849      	ldr	r1, [r1, #4]
 8011030:	6923      	ldr	r3, [r4, #16]
 8011032:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011036:	68a3      	ldr	r3, [r4, #8]
 8011038:	4607      	mov	r7, r0
 801103a:	4691      	mov	r9, r2
 801103c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011040:	f108 0601 	add.w	r6, r8, #1
 8011044:	42b3      	cmp	r3, r6
 8011046:	db0b      	blt.n	8011060 <__lshift+0x38>
 8011048:	4638      	mov	r0, r7
 801104a:	f7ff fde7 	bl	8010c1c <_Balloc>
 801104e:	4605      	mov	r5, r0
 8011050:	b948      	cbnz	r0, 8011066 <__lshift+0x3e>
 8011052:	4602      	mov	r2, r0
 8011054:	4b28      	ldr	r3, [pc, #160]	@ (80110f8 <__lshift+0xd0>)
 8011056:	4829      	ldr	r0, [pc, #164]	@ (80110fc <__lshift+0xd4>)
 8011058:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801105c:	f7fe ff1c 	bl	800fe98 <__assert_func>
 8011060:	3101      	adds	r1, #1
 8011062:	005b      	lsls	r3, r3, #1
 8011064:	e7ee      	b.n	8011044 <__lshift+0x1c>
 8011066:	2300      	movs	r3, #0
 8011068:	f100 0114 	add.w	r1, r0, #20
 801106c:	f100 0210 	add.w	r2, r0, #16
 8011070:	4618      	mov	r0, r3
 8011072:	4553      	cmp	r3, sl
 8011074:	db33      	blt.n	80110de <__lshift+0xb6>
 8011076:	6920      	ldr	r0, [r4, #16]
 8011078:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801107c:	f104 0314 	add.w	r3, r4, #20
 8011080:	f019 091f 	ands.w	r9, r9, #31
 8011084:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011088:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801108c:	d02b      	beq.n	80110e6 <__lshift+0xbe>
 801108e:	f1c9 0e20 	rsb	lr, r9, #32
 8011092:	468a      	mov	sl, r1
 8011094:	2200      	movs	r2, #0
 8011096:	6818      	ldr	r0, [r3, #0]
 8011098:	fa00 f009 	lsl.w	r0, r0, r9
 801109c:	4310      	orrs	r0, r2
 801109e:	f84a 0b04 	str.w	r0, [sl], #4
 80110a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80110a6:	459c      	cmp	ip, r3
 80110a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80110ac:	d8f3      	bhi.n	8011096 <__lshift+0x6e>
 80110ae:	ebac 0304 	sub.w	r3, ip, r4
 80110b2:	3b15      	subs	r3, #21
 80110b4:	f023 0303 	bic.w	r3, r3, #3
 80110b8:	3304      	adds	r3, #4
 80110ba:	f104 0015 	add.w	r0, r4, #21
 80110be:	4560      	cmp	r0, ip
 80110c0:	bf88      	it	hi
 80110c2:	2304      	movhi	r3, #4
 80110c4:	50ca      	str	r2, [r1, r3]
 80110c6:	b10a      	cbz	r2, 80110cc <__lshift+0xa4>
 80110c8:	f108 0602 	add.w	r6, r8, #2
 80110cc:	3e01      	subs	r6, #1
 80110ce:	4638      	mov	r0, r7
 80110d0:	612e      	str	r6, [r5, #16]
 80110d2:	4621      	mov	r1, r4
 80110d4:	f7ff fde2 	bl	8010c9c <_Bfree>
 80110d8:	4628      	mov	r0, r5
 80110da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110de:	f842 0f04 	str.w	r0, [r2, #4]!
 80110e2:	3301      	adds	r3, #1
 80110e4:	e7c5      	b.n	8011072 <__lshift+0x4a>
 80110e6:	3904      	subs	r1, #4
 80110e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80110ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80110f0:	459c      	cmp	ip, r3
 80110f2:	d8f9      	bhi.n	80110e8 <__lshift+0xc0>
 80110f4:	e7ea      	b.n	80110cc <__lshift+0xa4>
 80110f6:	bf00      	nop
 80110f8:	08012c9c 	.word	0x08012c9c
 80110fc:	08012cad 	.word	0x08012cad

08011100 <__mcmp>:
 8011100:	690a      	ldr	r2, [r1, #16]
 8011102:	4603      	mov	r3, r0
 8011104:	6900      	ldr	r0, [r0, #16]
 8011106:	1a80      	subs	r0, r0, r2
 8011108:	b530      	push	{r4, r5, lr}
 801110a:	d10e      	bne.n	801112a <__mcmp+0x2a>
 801110c:	3314      	adds	r3, #20
 801110e:	3114      	adds	r1, #20
 8011110:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011114:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011118:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801111c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011120:	4295      	cmp	r5, r2
 8011122:	d003      	beq.n	801112c <__mcmp+0x2c>
 8011124:	d205      	bcs.n	8011132 <__mcmp+0x32>
 8011126:	f04f 30ff 	mov.w	r0, #4294967295
 801112a:	bd30      	pop	{r4, r5, pc}
 801112c:	42a3      	cmp	r3, r4
 801112e:	d3f3      	bcc.n	8011118 <__mcmp+0x18>
 8011130:	e7fb      	b.n	801112a <__mcmp+0x2a>
 8011132:	2001      	movs	r0, #1
 8011134:	e7f9      	b.n	801112a <__mcmp+0x2a>
	...

08011138 <__mdiff>:
 8011138:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801113c:	4689      	mov	r9, r1
 801113e:	4606      	mov	r6, r0
 8011140:	4611      	mov	r1, r2
 8011142:	4648      	mov	r0, r9
 8011144:	4614      	mov	r4, r2
 8011146:	f7ff ffdb 	bl	8011100 <__mcmp>
 801114a:	1e05      	subs	r5, r0, #0
 801114c:	d112      	bne.n	8011174 <__mdiff+0x3c>
 801114e:	4629      	mov	r1, r5
 8011150:	4630      	mov	r0, r6
 8011152:	f7ff fd63 	bl	8010c1c <_Balloc>
 8011156:	4602      	mov	r2, r0
 8011158:	b928      	cbnz	r0, 8011166 <__mdiff+0x2e>
 801115a:	4b3f      	ldr	r3, [pc, #252]	@ (8011258 <__mdiff+0x120>)
 801115c:	f240 2137 	movw	r1, #567	@ 0x237
 8011160:	483e      	ldr	r0, [pc, #248]	@ (801125c <__mdiff+0x124>)
 8011162:	f7fe fe99 	bl	800fe98 <__assert_func>
 8011166:	2301      	movs	r3, #1
 8011168:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801116c:	4610      	mov	r0, r2
 801116e:	b003      	add	sp, #12
 8011170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011174:	bfbc      	itt	lt
 8011176:	464b      	movlt	r3, r9
 8011178:	46a1      	movlt	r9, r4
 801117a:	4630      	mov	r0, r6
 801117c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011180:	bfba      	itte	lt
 8011182:	461c      	movlt	r4, r3
 8011184:	2501      	movlt	r5, #1
 8011186:	2500      	movge	r5, #0
 8011188:	f7ff fd48 	bl	8010c1c <_Balloc>
 801118c:	4602      	mov	r2, r0
 801118e:	b918      	cbnz	r0, 8011198 <__mdiff+0x60>
 8011190:	4b31      	ldr	r3, [pc, #196]	@ (8011258 <__mdiff+0x120>)
 8011192:	f240 2145 	movw	r1, #581	@ 0x245
 8011196:	e7e3      	b.n	8011160 <__mdiff+0x28>
 8011198:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801119c:	6926      	ldr	r6, [r4, #16]
 801119e:	60c5      	str	r5, [r0, #12]
 80111a0:	f109 0310 	add.w	r3, r9, #16
 80111a4:	f109 0514 	add.w	r5, r9, #20
 80111a8:	f104 0e14 	add.w	lr, r4, #20
 80111ac:	f100 0b14 	add.w	fp, r0, #20
 80111b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80111b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80111b8:	9301      	str	r3, [sp, #4]
 80111ba:	46d9      	mov	r9, fp
 80111bc:	f04f 0c00 	mov.w	ip, #0
 80111c0:	9b01      	ldr	r3, [sp, #4]
 80111c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80111c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80111ca:	9301      	str	r3, [sp, #4]
 80111cc:	fa1f f38a 	uxth.w	r3, sl
 80111d0:	4619      	mov	r1, r3
 80111d2:	b283      	uxth	r3, r0
 80111d4:	1acb      	subs	r3, r1, r3
 80111d6:	0c00      	lsrs	r0, r0, #16
 80111d8:	4463      	add	r3, ip
 80111da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80111de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80111e2:	b29b      	uxth	r3, r3
 80111e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80111e8:	4576      	cmp	r6, lr
 80111ea:	f849 3b04 	str.w	r3, [r9], #4
 80111ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80111f2:	d8e5      	bhi.n	80111c0 <__mdiff+0x88>
 80111f4:	1b33      	subs	r3, r6, r4
 80111f6:	3b15      	subs	r3, #21
 80111f8:	f023 0303 	bic.w	r3, r3, #3
 80111fc:	3415      	adds	r4, #21
 80111fe:	3304      	adds	r3, #4
 8011200:	42a6      	cmp	r6, r4
 8011202:	bf38      	it	cc
 8011204:	2304      	movcc	r3, #4
 8011206:	441d      	add	r5, r3
 8011208:	445b      	add	r3, fp
 801120a:	461e      	mov	r6, r3
 801120c:	462c      	mov	r4, r5
 801120e:	4544      	cmp	r4, r8
 8011210:	d30e      	bcc.n	8011230 <__mdiff+0xf8>
 8011212:	f108 0103 	add.w	r1, r8, #3
 8011216:	1b49      	subs	r1, r1, r5
 8011218:	f021 0103 	bic.w	r1, r1, #3
 801121c:	3d03      	subs	r5, #3
 801121e:	45a8      	cmp	r8, r5
 8011220:	bf38      	it	cc
 8011222:	2100      	movcc	r1, #0
 8011224:	440b      	add	r3, r1
 8011226:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801122a:	b191      	cbz	r1, 8011252 <__mdiff+0x11a>
 801122c:	6117      	str	r7, [r2, #16]
 801122e:	e79d      	b.n	801116c <__mdiff+0x34>
 8011230:	f854 1b04 	ldr.w	r1, [r4], #4
 8011234:	46e6      	mov	lr, ip
 8011236:	0c08      	lsrs	r0, r1, #16
 8011238:	fa1c fc81 	uxtah	ip, ip, r1
 801123c:	4471      	add	r1, lr
 801123e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011242:	b289      	uxth	r1, r1
 8011244:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011248:	f846 1b04 	str.w	r1, [r6], #4
 801124c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011250:	e7dd      	b.n	801120e <__mdiff+0xd6>
 8011252:	3f01      	subs	r7, #1
 8011254:	e7e7      	b.n	8011226 <__mdiff+0xee>
 8011256:	bf00      	nop
 8011258:	08012c9c 	.word	0x08012c9c
 801125c:	08012cad 	.word	0x08012cad

08011260 <__d2b>:
 8011260:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011264:	460f      	mov	r7, r1
 8011266:	2101      	movs	r1, #1
 8011268:	ec59 8b10 	vmov	r8, r9, d0
 801126c:	4616      	mov	r6, r2
 801126e:	f7ff fcd5 	bl	8010c1c <_Balloc>
 8011272:	4604      	mov	r4, r0
 8011274:	b930      	cbnz	r0, 8011284 <__d2b+0x24>
 8011276:	4602      	mov	r2, r0
 8011278:	4b23      	ldr	r3, [pc, #140]	@ (8011308 <__d2b+0xa8>)
 801127a:	4824      	ldr	r0, [pc, #144]	@ (801130c <__d2b+0xac>)
 801127c:	f240 310f 	movw	r1, #783	@ 0x30f
 8011280:	f7fe fe0a 	bl	800fe98 <__assert_func>
 8011284:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011288:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801128c:	b10d      	cbz	r5, 8011292 <__d2b+0x32>
 801128e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011292:	9301      	str	r3, [sp, #4]
 8011294:	f1b8 0300 	subs.w	r3, r8, #0
 8011298:	d023      	beq.n	80112e2 <__d2b+0x82>
 801129a:	4668      	mov	r0, sp
 801129c:	9300      	str	r3, [sp, #0]
 801129e:	f7ff fd84 	bl	8010daa <__lo0bits>
 80112a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80112a6:	b1d0      	cbz	r0, 80112de <__d2b+0x7e>
 80112a8:	f1c0 0320 	rsb	r3, r0, #32
 80112ac:	fa02 f303 	lsl.w	r3, r2, r3
 80112b0:	430b      	orrs	r3, r1
 80112b2:	40c2      	lsrs	r2, r0
 80112b4:	6163      	str	r3, [r4, #20]
 80112b6:	9201      	str	r2, [sp, #4]
 80112b8:	9b01      	ldr	r3, [sp, #4]
 80112ba:	61a3      	str	r3, [r4, #24]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	bf0c      	ite	eq
 80112c0:	2201      	moveq	r2, #1
 80112c2:	2202      	movne	r2, #2
 80112c4:	6122      	str	r2, [r4, #16]
 80112c6:	b1a5      	cbz	r5, 80112f2 <__d2b+0x92>
 80112c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80112cc:	4405      	add	r5, r0
 80112ce:	603d      	str	r5, [r7, #0]
 80112d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80112d4:	6030      	str	r0, [r6, #0]
 80112d6:	4620      	mov	r0, r4
 80112d8:	b003      	add	sp, #12
 80112da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80112de:	6161      	str	r1, [r4, #20]
 80112e0:	e7ea      	b.n	80112b8 <__d2b+0x58>
 80112e2:	a801      	add	r0, sp, #4
 80112e4:	f7ff fd61 	bl	8010daa <__lo0bits>
 80112e8:	9b01      	ldr	r3, [sp, #4]
 80112ea:	6163      	str	r3, [r4, #20]
 80112ec:	3020      	adds	r0, #32
 80112ee:	2201      	movs	r2, #1
 80112f0:	e7e8      	b.n	80112c4 <__d2b+0x64>
 80112f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80112f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80112fa:	6038      	str	r0, [r7, #0]
 80112fc:	6918      	ldr	r0, [r3, #16]
 80112fe:	f7ff fd35 	bl	8010d6c <__hi0bits>
 8011302:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011306:	e7e5      	b.n	80112d4 <__d2b+0x74>
 8011308:	08012c9c 	.word	0x08012c9c
 801130c:	08012cad 	.word	0x08012cad

08011310 <__ssputs_r>:
 8011310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011314:	688e      	ldr	r6, [r1, #8]
 8011316:	461f      	mov	r7, r3
 8011318:	42be      	cmp	r6, r7
 801131a:	680b      	ldr	r3, [r1, #0]
 801131c:	4682      	mov	sl, r0
 801131e:	460c      	mov	r4, r1
 8011320:	4690      	mov	r8, r2
 8011322:	d82d      	bhi.n	8011380 <__ssputs_r+0x70>
 8011324:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011328:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801132c:	d026      	beq.n	801137c <__ssputs_r+0x6c>
 801132e:	6965      	ldr	r5, [r4, #20]
 8011330:	6909      	ldr	r1, [r1, #16]
 8011332:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011336:	eba3 0901 	sub.w	r9, r3, r1
 801133a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801133e:	1c7b      	adds	r3, r7, #1
 8011340:	444b      	add	r3, r9
 8011342:	106d      	asrs	r5, r5, #1
 8011344:	429d      	cmp	r5, r3
 8011346:	bf38      	it	cc
 8011348:	461d      	movcc	r5, r3
 801134a:	0553      	lsls	r3, r2, #21
 801134c:	d527      	bpl.n	801139e <__ssputs_r+0x8e>
 801134e:	4629      	mov	r1, r5
 8011350:	f7fd fd38 	bl	800edc4 <_malloc_r>
 8011354:	4606      	mov	r6, r0
 8011356:	b360      	cbz	r0, 80113b2 <__ssputs_r+0xa2>
 8011358:	6921      	ldr	r1, [r4, #16]
 801135a:	464a      	mov	r2, r9
 801135c:	f7fe fd8d 	bl	800fe7a <memcpy>
 8011360:	89a3      	ldrh	r3, [r4, #12]
 8011362:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011366:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801136a:	81a3      	strh	r3, [r4, #12]
 801136c:	6126      	str	r6, [r4, #16]
 801136e:	6165      	str	r5, [r4, #20]
 8011370:	444e      	add	r6, r9
 8011372:	eba5 0509 	sub.w	r5, r5, r9
 8011376:	6026      	str	r6, [r4, #0]
 8011378:	60a5      	str	r5, [r4, #8]
 801137a:	463e      	mov	r6, r7
 801137c:	42be      	cmp	r6, r7
 801137e:	d900      	bls.n	8011382 <__ssputs_r+0x72>
 8011380:	463e      	mov	r6, r7
 8011382:	6820      	ldr	r0, [r4, #0]
 8011384:	4632      	mov	r2, r6
 8011386:	4641      	mov	r1, r8
 8011388:	f000 fb7c 	bl	8011a84 <memmove>
 801138c:	68a3      	ldr	r3, [r4, #8]
 801138e:	1b9b      	subs	r3, r3, r6
 8011390:	60a3      	str	r3, [r4, #8]
 8011392:	6823      	ldr	r3, [r4, #0]
 8011394:	4433      	add	r3, r6
 8011396:	6023      	str	r3, [r4, #0]
 8011398:	2000      	movs	r0, #0
 801139a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801139e:	462a      	mov	r2, r5
 80113a0:	f000 fbd9 	bl	8011b56 <_realloc_r>
 80113a4:	4606      	mov	r6, r0
 80113a6:	2800      	cmp	r0, #0
 80113a8:	d1e0      	bne.n	801136c <__ssputs_r+0x5c>
 80113aa:	6921      	ldr	r1, [r4, #16]
 80113ac:	4650      	mov	r0, sl
 80113ae:	f7ff fbeb 	bl	8010b88 <_free_r>
 80113b2:	230c      	movs	r3, #12
 80113b4:	f8ca 3000 	str.w	r3, [sl]
 80113b8:	89a3      	ldrh	r3, [r4, #12]
 80113ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80113be:	81a3      	strh	r3, [r4, #12]
 80113c0:	f04f 30ff 	mov.w	r0, #4294967295
 80113c4:	e7e9      	b.n	801139a <__ssputs_r+0x8a>
	...

080113c8 <_svfiprintf_r>:
 80113c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113cc:	4698      	mov	r8, r3
 80113ce:	898b      	ldrh	r3, [r1, #12]
 80113d0:	061b      	lsls	r3, r3, #24
 80113d2:	b09d      	sub	sp, #116	@ 0x74
 80113d4:	4607      	mov	r7, r0
 80113d6:	460d      	mov	r5, r1
 80113d8:	4614      	mov	r4, r2
 80113da:	d510      	bpl.n	80113fe <_svfiprintf_r+0x36>
 80113dc:	690b      	ldr	r3, [r1, #16]
 80113de:	b973      	cbnz	r3, 80113fe <_svfiprintf_r+0x36>
 80113e0:	2140      	movs	r1, #64	@ 0x40
 80113e2:	f7fd fcef 	bl	800edc4 <_malloc_r>
 80113e6:	6028      	str	r0, [r5, #0]
 80113e8:	6128      	str	r0, [r5, #16]
 80113ea:	b930      	cbnz	r0, 80113fa <_svfiprintf_r+0x32>
 80113ec:	230c      	movs	r3, #12
 80113ee:	603b      	str	r3, [r7, #0]
 80113f0:	f04f 30ff 	mov.w	r0, #4294967295
 80113f4:	b01d      	add	sp, #116	@ 0x74
 80113f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113fa:	2340      	movs	r3, #64	@ 0x40
 80113fc:	616b      	str	r3, [r5, #20]
 80113fe:	2300      	movs	r3, #0
 8011400:	9309      	str	r3, [sp, #36]	@ 0x24
 8011402:	2320      	movs	r3, #32
 8011404:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011408:	f8cd 800c 	str.w	r8, [sp, #12]
 801140c:	2330      	movs	r3, #48	@ 0x30
 801140e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80115ac <_svfiprintf_r+0x1e4>
 8011412:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011416:	f04f 0901 	mov.w	r9, #1
 801141a:	4623      	mov	r3, r4
 801141c:	469a      	mov	sl, r3
 801141e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011422:	b10a      	cbz	r2, 8011428 <_svfiprintf_r+0x60>
 8011424:	2a25      	cmp	r2, #37	@ 0x25
 8011426:	d1f9      	bne.n	801141c <_svfiprintf_r+0x54>
 8011428:	ebba 0b04 	subs.w	fp, sl, r4
 801142c:	d00b      	beq.n	8011446 <_svfiprintf_r+0x7e>
 801142e:	465b      	mov	r3, fp
 8011430:	4622      	mov	r2, r4
 8011432:	4629      	mov	r1, r5
 8011434:	4638      	mov	r0, r7
 8011436:	f7ff ff6b 	bl	8011310 <__ssputs_r>
 801143a:	3001      	adds	r0, #1
 801143c:	f000 80a7 	beq.w	801158e <_svfiprintf_r+0x1c6>
 8011440:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011442:	445a      	add	r2, fp
 8011444:	9209      	str	r2, [sp, #36]	@ 0x24
 8011446:	f89a 3000 	ldrb.w	r3, [sl]
 801144a:	2b00      	cmp	r3, #0
 801144c:	f000 809f 	beq.w	801158e <_svfiprintf_r+0x1c6>
 8011450:	2300      	movs	r3, #0
 8011452:	f04f 32ff 	mov.w	r2, #4294967295
 8011456:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801145a:	f10a 0a01 	add.w	sl, sl, #1
 801145e:	9304      	str	r3, [sp, #16]
 8011460:	9307      	str	r3, [sp, #28]
 8011462:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011466:	931a      	str	r3, [sp, #104]	@ 0x68
 8011468:	4654      	mov	r4, sl
 801146a:	2205      	movs	r2, #5
 801146c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011470:	484e      	ldr	r0, [pc, #312]	@ (80115ac <_svfiprintf_r+0x1e4>)
 8011472:	f7ee fecd 	bl	8000210 <memchr>
 8011476:	9a04      	ldr	r2, [sp, #16]
 8011478:	b9d8      	cbnz	r0, 80114b2 <_svfiprintf_r+0xea>
 801147a:	06d0      	lsls	r0, r2, #27
 801147c:	bf44      	itt	mi
 801147e:	2320      	movmi	r3, #32
 8011480:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011484:	0711      	lsls	r1, r2, #28
 8011486:	bf44      	itt	mi
 8011488:	232b      	movmi	r3, #43	@ 0x2b
 801148a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801148e:	f89a 3000 	ldrb.w	r3, [sl]
 8011492:	2b2a      	cmp	r3, #42	@ 0x2a
 8011494:	d015      	beq.n	80114c2 <_svfiprintf_r+0xfa>
 8011496:	9a07      	ldr	r2, [sp, #28]
 8011498:	4654      	mov	r4, sl
 801149a:	2000      	movs	r0, #0
 801149c:	f04f 0c0a 	mov.w	ip, #10
 80114a0:	4621      	mov	r1, r4
 80114a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80114a6:	3b30      	subs	r3, #48	@ 0x30
 80114a8:	2b09      	cmp	r3, #9
 80114aa:	d94b      	bls.n	8011544 <_svfiprintf_r+0x17c>
 80114ac:	b1b0      	cbz	r0, 80114dc <_svfiprintf_r+0x114>
 80114ae:	9207      	str	r2, [sp, #28]
 80114b0:	e014      	b.n	80114dc <_svfiprintf_r+0x114>
 80114b2:	eba0 0308 	sub.w	r3, r0, r8
 80114b6:	fa09 f303 	lsl.w	r3, r9, r3
 80114ba:	4313      	orrs	r3, r2
 80114bc:	9304      	str	r3, [sp, #16]
 80114be:	46a2      	mov	sl, r4
 80114c0:	e7d2      	b.n	8011468 <_svfiprintf_r+0xa0>
 80114c2:	9b03      	ldr	r3, [sp, #12]
 80114c4:	1d19      	adds	r1, r3, #4
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	9103      	str	r1, [sp, #12]
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	bfbb      	ittet	lt
 80114ce:	425b      	neglt	r3, r3
 80114d0:	f042 0202 	orrlt.w	r2, r2, #2
 80114d4:	9307      	strge	r3, [sp, #28]
 80114d6:	9307      	strlt	r3, [sp, #28]
 80114d8:	bfb8      	it	lt
 80114da:	9204      	strlt	r2, [sp, #16]
 80114dc:	7823      	ldrb	r3, [r4, #0]
 80114de:	2b2e      	cmp	r3, #46	@ 0x2e
 80114e0:	d10a      	bne.n	80114f8 <_svfiprintf_r+0x130>
 80114e2:	7863      	ldrb	r3, [r4, #1]
 80114e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80114e6:	d132      	bne.n	801154e <_svfiprintf_r+0x186>
 80114e8:	9b03      	ldr	r3, [sp, #12]
 80114ea:	1d1a      	adds	r2, r3, #4
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	9203      	str	r2, [sp, #12]
 80114f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80114f4:	3402      	adds	r4, #2
 80114f6:	9305      	str	r3, [sp, #20]
 80114f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80115bc <_svfiprintf_r+0x1f4>
 80114fc:	7821      	ldrb	r1, [r4, #0]
 80114fe:	2203      	movs	r2, #3
 8011500:	4650      	mov	r0, sl
 8011502:	f7ee fe85 	bl	8000210 <memchr>
 8011506:	b138      	cbz	r0, 8011518 <_svfiprintf_r+0x150>
 8011508:	9b04      	ldr	r3, [sp, #16]
 801150a:	eba0 000a 	sub.w	r0, r0, sl
 801150e:	2240      	movs	r2, #64	@ 0x40
 8011510:	4082      	lsls	r2, r0
 8011512:	4313      	orrs	r3, r2
 8011514:	3401      	adds	r4, #1
 8011516:	9304      	str	r3, [sp, #16]
 8011518:	f814 1b01 	ldrb.w	r1, [r4], #1
 801151c:	4824      	ldr	r0, [pc, #144]	@ (80115b0 <_svfiprintf_r+0x1e8>)
 801151e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011522:	2206      	movs	r2, #6
 8011524:	f7ee fe74 	bl	8000210 <memchr>
 8011528:	2800      	cmp	r0, #0
 801152a:	d036      	beq.n	801159a <_svfiprintf_r+0x1d2>
 801152c:	4b21      	ldr	r3, [pc, #132]	@ (80115b4 <_svfiprintf_r+0x1ec>)
 801152e:	bb1b      	cbnz	r3, 8011578 <_svfiprintf_r+0x1b0>
 8011530:	9b03      	ldr	r3, [sp, #12]
 8011532:	3307      	adds	r3, #7
 8011534:	f023 0307 	bic.w	r3, r3, #7
 8011538:	3308      	adds	r3, #8
 801153a:	9303      	str	r3, [sp, #12]
 801153c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801153e:	4433      	add	r3, r6
 8011540:	9309      	str	r3, [sp, #36]	@ 0x24
 8011542:	e76a      	b.n	801141a <_svfiprintf_r+0x52>
 8011544:	fb0c 3202 	mla	r2, ip, r2, r3
 8011548:	460c      	mov	r4, r1
 801154a:	2001      	movs	r0, #1
 801154c:	e7a8      	b.n	80114a0 <_svfiprintf_r+0xd8>
 801154e:	2300      	movs	r3, #0
 8011550:	3401      	adds	r4, #1
 8011552:	9305      	str	r3, [sp, #20]
 8011554:	4619      	mov	r1, r3
 8011556:	f04f 0c0a 	mov.w	ip, #10
 801155a:	4620      	mov	r0, r4
 801155c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011560:	3a30      	subs	r2, #48	@ 0x30
 8011562:	2a09      	cmp	r2, #9
 8011564:	d903      	bls.n	801156e <_svfiprintf_r+0x1a6>
 8011566:	2b00      	cmp	r3, #0
 8011568:	d0c6      	beq.n	80114f8 <_svfiprintf_r+0x130>
 801156a:	9105      	str	r1, [sp, #20]
 801156c:	e7c4      	b.n	80114f8 <_svfiprintf_r+0x130>
 801156e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011572:	4604      	mov	r4, r0
 8011574:	2301      	movs	r3, #1
 8011576:	e7f0      	b.n	801155a <_svfiprintf_r+0x192>
 8011578:	ab03      	add	r3, sp, #12
 801157a:	9300      	str	r3, [sp, #0]
 801157c:	462a      	mov	r2, r5
 801157e:	4b0e      	ldr	r3, [pc, #56]	@ (80115b8 <_svfiprintf_r+0x1f0>)
 8011580:	a904      	add	r1, sp, #16
 8011582:	4638      	mov	r0, r7
 8011584:	f7fd fdb6 	bl	800f0f4 <_printf_float>
 8011588:	1c42      	adds	r2, r0, #1
 801158a:	4606      	mov	r6, r0
 801158c:	d1d6      	bne.n	801153c <_svfiprintf_r+0x174>
 801158e:	89ab      	ldrh	r3, [r5, #12]
 8011590:	065b      	lsls	r3, r3, #25
 8011592:	f53f af2d 	bmi.w	80113f0 <_svfiprintf_r+0x28>
 8011596:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011598:	e72c      	b.n	80113f4 <_svfiprintf_r+0x2c>
 801159a:	ab03      	add	r3, sp, #12
 801159c:	9300      	str	r3, [sp, #0]
 801159e:	462a      	mov	r2, r5
 80115a0:	4b05      	ldr	r3, [pc, #20]	@ (80115b8 <_svfiprintf_r+0x1f0>)
 80115a2:	a904      	add	r1, sp, #16
 80115a4:	4638      	mov	r0, r7
 80115a6:	f7fe f83d 	bl	800f624 <_printf_i>
 80115aa:	e7ed      	b.n	8011588 <_svfiprintf_r+0x1c0>
 80115ac:	08012d06 	.word	0x08012d06
 80115b0:	08012d10 	.word	0x08012d10
 80115b4:	0800f0f5 	.word	0x0800f0f5
 80115b8:	08011311 	.word	0x08011311
 80115bc:	08012d0c 	.word	0x08012d0c

080115c0 <__sfputc_r>:
 80115c0:	6893      	ldr	r3, [r2, #8]
 80115c2:	3b01      	subs	r3, #1
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	b410      	push	{r4}
 80115c8:	6093      	str	r3, [r2, #8]
 80115ca:	da08      	bge.n	80115de <__sfputc_r+0x1e>
 80115cc:	6994      	ldr	r4, [r2, #24]
 80115ce:	42a3      	cmp	r3, r4
 80115d0:	db01      	blt.n	80115d6 <__sfputc_r+0x16>
 80115d2:	290a      	cmp	r1, #10
 80115d4:	d103      	bne.n	80115de <__sfputc_r+0x1e>
 80115d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115da:	f7fe bb0e 	b.w	800fbfa <__swbuf_r>
 80115de:	6813      	ldr	r3, [r2, #0]
 80115e0:	1c58      	adds	r0, r3, #1
 80115e2:	6010      	str	r0, [r2, #0]
 80115e4:	7019      	strb	r1, [r3, #0]
 80115e6:	4608      	mov	r0, r1
 80115e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80115ec:	4770      	bx	lr

080115ee <__sfputs_r>:
 80115ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80115f0:	4606      	mov	r6, r0
 80115f2:	460f      	mov	r7, r1
 80115f4:	4614      	mov	r4, r2
 80115f6:	18d5      	adds	r5, r2, r3
 80115f8:	42ac      	cmp	r4, r5
 80115fa:	d101      	bne.n	8011600 <__sfputs_r+0x12>
 80115fc:	2000      	movs	r0, #0
 80115fe:	e007      	b.n	8011610 <__sfputs_r+0x22>
 8011600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011604:	463a      	mov	r2, r7
 8011606:	4630      	mov	r0, r6
 8011608:	f7ff ffda 	bl	80115c0 <__sfputc_r>
 801160c:	1c43      	adds	r3, r0, #1
 801160e:	d1f3      	bne.n	80115f8 <__sfputs_r+0xa>
 8011610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011614 <_vfiprintf_r>:
 8011614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011618:	460d      	mov	r5, r1
 801161a:	b09d      	sub	sp, #116	@ 0x74
 801161c:	4614      	mov	r4, r2
 801161e:	4698      	mov	r8, r3
 8011620:	4606      	mov	r6, r0
 8011622:	b118      	cbz	r0, 801162c <_vfiprintf_r+0x18>
 8011624:	6a03      	ldr	r3, [r0, #32]
 8011626:	b90b      	cbnz	r3, 801162c <_vfiprintf_r+0x18>
 8011628:	f7fe f9a6 	bl	800f978 <__sinit>
 801162c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801162e:	07d9      	lsls	r1, r3, #31
 8011630:	d405      	bmi.n	801163e <_vfiprintf_r+0x2a>
 8011632:	89ab      	ldrh	r3, [r5, #12]
 8011634:	059a      	lsls	r2, r3, #22
 8011636:	d402      	bmi.n	801163e <_vfiprintf_r+0x2a>
 8011638:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801163a:	f7fe fc14 	bl	800fe66 <__retarget_lock_acquire_recursive>
 801163e:	89ab      	ldrh	r3, [r5, #12]
 8011640:	071b      	lsls	r3, r3, #28
 8011642:	d501      	bpl.n	8011648 <_vfiprintf_r+0x34>
 8011644:	692b      	ldr	r3, [r5, #16]
 8011646:	b99b      	cbnz	r3, 8011670 <_vfiprintf_r+0x5c>
 8011648:	4629      	mov	r1, r5
 801164a:	4630      	mov	r0, r6
 801164c:	f7fe fb14 	bl	800fc78 <__swsetup_r>
 8011650:	b170      	cbz	r0, 8011670 <_vfiprintf_r+0x5c>
 8011652:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011654:	07dc      	lsls	r4, r3, #31
 8011656:	d504      	bpl.n	8011662 <_vfiprintf_r+0x4e>
 8011658:	f04f 30ff 	mov.w	r0, #4294967295
 801165c:	b01d      	add	sp, #116	@ 0x74
 801165e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011662:	89ab      	ldrh	r3, [r5, #12]
 8011664:	0598      	lsls	r0, r3, #22
 8011666:	d4f7      	bmi.n	8011658 <_vfiprintf_r+0x44>
 8011668:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801166a:	f7fe fbfd 	bl	800fe68 <__retarget_lock_release_recursive>
 801166e:	e7f3      	b.n	8011658 <_vfiprintf_r+0x44>
 8011670:	2300      	movs	r3, #0
 8011672:	9309      	str	r3, [sp, #36]	@ 0x24
 8011674:	2320      	movs	r3, #32
 8011676:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801167a:	f8cd 800c 	str.w	r8, [sp, #12]
 801167e:	2330      	movs	r3, #48	@ 0x30
 8011680:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011830 <_vfiprintf_r+0x21c>
 8011684:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011688:	f04f 0901 	mov.w	r9, #1
 801168c:	4623      	mov	r3, r4
 801168e:	469a      	mov	sl, r3
 8011690:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011694:	b10a      	cbz	r2, 801169a <_vfiprintf_r+0x86>
 8011696:	2a25      	cmp	r2, #37	@ 0x25
 8011698:	d1f9      	bne.n	801168e <_vfiprintf_r+0x7a>
 801169a:	ebba 0b04 	subs.w	fp, sl, r4
 801169e:	d00b      	beq.n	80116b8 <_vfiprintf_r+0xa4>
 80116a0:	465b      	mov	r3, fp
 80116a2:	4622      	mov	r2, r4
 80116a4:	4629      	mov	r1, r5
 80116a6:	4630      	mov	r0, r6
 80116a8:	f7ff ffa1 	bl	80115ee <__sfputs_r>
 80116ac:	3001      	adds	r0, #1
 80116ae:	f000 80a7 	beq.w	8011800 <_vfiprintf_r+0x1ec>
 80116b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80116b4:	445a      	add	r2, fp
 80116b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80116b8:	f89a 3000 	ldrb.w	r3, [sl]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	f000 809f 	beq.w	8011800 <_vfiprintf_r+0x1ec>
 80116c2:	2300      	movs	r3, #0
 80116c4:	f04f 32ff 	mov.w	r2, #4294967295
 80116c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80116cc:	f10a 0a01 	add.w	sl, sl, #1
 80116d0:	9304      	str	r3, [sp, #16]
 80116d2:	9307      	str	r3, [sp, #28]
 80116d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80116d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80116da:	4654      	mov	r4, sl
 80116dc:	2205      	movs	r2, #5
 80116de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116e2:	4853      	ldr	r0, [pc, #332]	@ (8011830 <_vfiprintf_r+0x21c>)
 80116e4:	f7ee fd94 	bl	8000210 <memchr>
 80116e8:	9a04      	ldr	r2, [sp, #16]
 80116ea:	b9d8      	cbnz	r0, 8011724 <_vfiprintf_r+0x110>
 80116ec:	06d1      	lsls	r1, r2, #27
 80116ee:	bf44      	itt	mi
 80116f0:	2320      	movmi	r3, #32
 80116f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80116f6:	0713      	lsls	r3, r2, #28
 80116f8:	bf44      	itt	mi
 80116fa:	232b      	movmi	r3, #43	@ 0x2b
 80116fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011700:	f89a 3000 	ldrb.w	r3, [sl]
 8011704:	2b2a      	cmp	r3, #42	@ 0x2a
 8011706:	d015      	beq.n	8011734 <_vfiprintf_r+0x120>
 8011708:	9a07      	ldr	r2, [sp, #28]
 801170a:	4654      	mov	r4, sl
 801170c:	2000      	movs	r0, #0
 801170e:	f04f 0c0a 	mov.w	ip, #10
 8011712:	4621      	mov	r1, r4
 8011714:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011718:	3b30      	subs	r3, #48	@ 0x30
 801171a:	2b09      	cmp	r3, #9
 801171c:	d94b      	bls.n	80117b6 <_vfiprintf_r+0x1a2>
 801171e:	b1b0      	cbz	r0, 801174e <_vfiprintf_r+0x13a>
 8011720:	9207      	str	r2, [sp, #28]
 8011722:	e014      	b.n	801174e <_vfiprintf_r+0x13a>
 8011724:	eba0 0308 	sub.w	r3, r0, r8
 8011728:	fa09 f303 	lsl.w	r3, r9, r3
 801172c:	4313      	orrs	r3, r2
 801172e:	9304      	str	r3, [sp, #16]
 8011730:	46a2      	mov	sl, r4
 8011732:	e7d2      	b.n	80116da <_vfiprintf_r+0xc6>
 8011734:	9b03      	ldr	r3, [sp, #12]
 8011736:	1d19      	adds	r1, r3, #4
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	9103      	str	r1, [sp, #12]
 801173c:	2b00      	cmp	r3, #0
 801173e:	bfbb      	ittet	lt
 8011740:	425b      	neglt	r3, r3
 8011742:	f042 0202 	orrlt.w	r2, r2, #2
 8011746:	9307      	strge	r3, [sp, #28]
 8011748:	9307      	strlt	r3, [sp, #28]
 801174a:	bfb8      	it	lt
 801174c:	9204      	strlt	r2, [sp, #16]
 801174e:	7823      	ldrb	r3, [r4, #0]
 8011750:	2b2e      	cmp	r3, #46	@ 0x2e
 8011752:	d10a      	bne.n	801176a <_vfiprintf_r+0x156>
 8011754:	7863      	ldrb	r3, [r4, #1]
 8011756:	2b2a      	cmp	r3, #42	@ 0x2a
 8011758:	d132      	bne.n	80117c0 <_vfiprintf_r+0x1ac>
 801175a:	9b03      	ldr	r3, [sp, #12]
 801175c:	1d1a      	adds	r2, r3, #4
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	9203      	str	r2, [sp, #12]
 8011762:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011766:	3402      	adds	r4, #2
 8011768:	9305      	str	r3, [sp, #20]
 801176a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011840 <_vfiprintf_r+0x22c>
 801176e:	7821      	ldrb	r1, [r4, #0]
 8011770:	2203      	movs	r2, #3
 8011772:	4650      	mov	r0, sl
 8011774:	f7ee fd4c 	bl	8000210 <memchr>
 8011778:	b138      	cbz	r0, 801178a <_vfiprintf_r+0x176>
 801177a:	9b04      	ldr	r3, [sp, #16]
 801177c:	eba0 000a 	sub.w	r0, r0, sl
 8011780:	2240      	movs	r2, #64	@ 0x40
 8011782:	4082      	lsls	r2, r0
 8011784:	4313      	orrs	r3, r2
 8011786:	3401      	adds	r4, #1
 8011788:	9304      	str	r3, [sp, #16]
 801178a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801178e:	4829      	ldr	r0, [pc, #164]	@ (8011834 <_vfiprintf_r+0x220>)
 8011790:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011794:	2206      	movs	r2, #6
 8011796:	f7ee fd3b 	bl	8000210 <memchr>
 801179a:	2800      	cmp	r0, #0
 801179c:	d03f      	beq.n	801181e <_vfiprintf_r+0x20a>
 801179e:	4b26      	ldr	r3, [pc, #152]	@ (8011838 <_vfiprintf_r+0x224>)
 80117a0:	bb1b      	cbnz	r3, 80117ea <_vfiprintf_r+0x1d6>
 80117a2:	9b03      	ldr	r3, [sp, #12]
 80117a4:	3307      	adds	r3, #7
 80117a6:	f023 0307 	bic.w	r3, r3, #7
 80117aa:	3308      	adds	r3, #8
 80117ac:	9303      	str	r3, [sp, #12]
 80117ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80117b0:	443b      	add	r3, r7
 80117b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80117b4:	e76a      	b.n	801168c <_vfiprintf_r+0x78>
 80117b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80117ba:	460c      	mov	r4, r1
 80117bc:	2001      	movs	r0, #1
 80117be:	e7a8      	b.n	8011712 <_vfiprintf_r+0xfe>
 80117c0:	2300      	movs	r3, #0
 80117c2:	3401      	adds	r4, #1
 80117c4:	9305      	str	r3, [sp, #20]
 80117c6:	4619      	mov	r1, r3
 80117c8:	f04f 0c0a 	mov.w	ip, #10
 80117cc:	4620      	mov	r0, r4
 80117ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80117d2:	3a30      	subs	r2, #48	@ 0x30
 80117d4:	2a09      	cmp	r2, #9
 80117d6:	d903      	bls.n	80117e0 <_vfiprintf_r+0x1cc>
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d0c6      	beq.n	801176a <_vfiprintf_r+0x156>
 80117dc:	9105      	str	r1, [sp, #20]
 80117de:	e7c4      	b.n	801176a <_vfiprintf_r+0x156>
 80117e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80117e4:	4604      	mov	r4, r0
 80117e6:	2301      	movs	r3, #1
 80117e8:	e7f0      	b.n	80117cc <_vfiprintf_r+0x1b8>
 80117ea:	ab03      	add	r3, sp, #12
 80117ec:	9300      	str	r3, [sp, #0]
 80117ee:	462a      	mov	r2, r5
 80117f0:	4b12      	ldr	r3, [pc, #72]	@ (801183c <_vfiprintf_r+0x228>)
 80117f2:	a904      	add	r1, sp, #16
 80117f4:	4630      	mov	r0, r6
 80117f6:	f7fd fc7d 	bl	800f0f4 <_printf_float>
 80117fa:	4607      	mov	r7, r0
 80117fc:	1c78      	adds	r0, r7, #1
 80117fe:	d1d6      	bne.n	80117ae <_vfiprintf_r+0x19a>
 8011800:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011802:	07d9      	lsls	r1, r3, #31
 8011804:	d405      	bmi.n	8011812 <_vfiprintf_r+0x1fe>
 8011806:	89ab      	ldrh	r3, [r5, #12]
 8011808:	059a      	lsls	r2, r3, #22
 801180a:	d402      	bmi.n	8011812 <_vfiprintf_r+0x1fe>
 801180c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801180e:	f7fe fb2b 	bl	800fe68 <__retarget_lock_release_recursive>
 8011812:	89ab      	ldrh	r3, [r5, #12]
 8011814:	065b      	lsls	r3, r3, #25
 8011816:	f53f af1f 	bmi.w	8011658 <_vfiprintf_r+0x44>
 801181a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801181c:	e71e      	b.n	801165c <_vfiprintf_r+0x48>
 801181e:	ab03      	add	r3, sp, #12
 8011820:	9300      	str	r3, [sp, #0]
 8011822:	462a      	mov	r2, r5
 8011824:	4b05      	ldr	r3, [pc, #20]	@ (801183c <_vfiprintf_r+0x228>)
 8011826:	a904      	add	r1, sp, #16
 8011828:	4630      	mov	r0, r6
 801182a:	f7fd fefb 	bl	800f624 <_printf_i>
 801182e:	e7e4      	b.n	80117fa <_vfiprintf_r+0x1e6>
 8011830:	08012d06 	.word	0x08012d06
 8011834:	08012d10 	.word	0x08012d10
 8011838:	0800f0f5 	.word	0x0800f0f5
 801183c:	080115ef 	.word	0x080115ef
 8011840:	08012d0c 	.word	0x08012d0c

08011844 <__sflush_r>:
 8011844:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801184c:	0716      	lsls	r6, r2, #28
 801184e:	4605      	mov	r5, r0
 8011850:	460c      	mov	r4, r1
 8011852:	d454      	bmi.n	80118fe <__sflush_r+0xba>
 8011854:	684b      	ldr	r3, [r1, #4]
 8011856:	2b00      	cmp	r3, #0
 8011858:	dc02      	bgt.n	8011860 <__sflush_r+0x1c>
 801185a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801185c:	2b00      	cmp	r3, #0
 801185e:	dd48      	ble.n	80118f2 <__sflush_r+0xae>
 8011860:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011862:	2e00      	cmp	r6, #0
 8011864:	d045      	beq.n	80118f2 <__sflush_r+0xae>
 8011866:	2300      	movs	r3, #0
 8011868:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801186c:	682f      	ldr	r7, [r5, #0]
 801186e:	6a21      	ldr	r1, [r4, #32]
 8011870:	602b      	str	r3, [r5, #0]
 8011872:	d030      	beq.n	80118d6 <__sflush_r+0x92>
 8011874:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011876:	89a3      	ldrh	r3, [r4, #12]
 8011878:	0759      	lsls	r1, r3, #29
 801187a:	d505      	bpl.n	8011888 <__sflush_r+0x44>
 801187c:	6863      	ldr	r3, [r4, #4]
 801187e:	1ad2      	subs	r2, r2, r3
 8011880:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011882:	b10b      	cbz	r3, 8011888 <__sflush_r+0x44>
 8011884:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011886:	1ad2      	subs	r2, r2, r3
 8011888:	2300      	movs	r3, #0
 801188a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801188c:	6a21      	ldr	r1, [r4, #32]
 801188e:	4628      	mov	r0, r5
 8011890:	47b0      	blx	r6
 8011892:	1c43      	adds	r3, r0, #1
 8011894:	89a3      	ldrh	r3, [r4, #12]
 8011896:	d106      	bne.n	80118a6 <__sflush_r+0x62>
 8011898:	6829      	ldr	r1, [r5, #0]
 801189a:	291d      	cmp	r1, #29
 801189c:	d82b      	bhi.n	80118f6 <__sflush_r+0xb2>
 801189e:	4a2a      	ldr	r2, [pc, #168]	@ (8011948 <__sflush_r+0x104>)
 80118a0:	40ca      	lsrs	r2, r1
 80118a2:	07d6      	lsls	r6, r2, #31
 80118a4:	d527      	bpl.n	80118f6 <__sflush_r+0xb2>
 80118a6:	2200      	movs	r2, #0
 80118a8:	6062      	str	r2, [r4, #4]
 80118aa:	04d9      	lsls	r1, r3, #19
 80118ac:	6922      	ldr	r2, [r4, #16]
 80118ae:	6022      	str	r2, [r4, #0]
 80118b0:	d504      	bpl.n	80118bc <__sflush_r+0x78>
 80118b2:	1c42      	adds	r2, r0, #1
 80118b4:	d101      	bne.n	80118ba <__sflush_r+0x76>
 80118b6:	682b      	ldr	r3, [r5, #0]
 80118b8:	b903      	cbnz	r3, 80118bc <__sflush_r+0x78>
 80118ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80118bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80118be:	602f      	str	r7, [r5, #0]
 80118c0:	b1b9      	cbz	r1, 80118f2 <__sflush_r+0xae>
 80118c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80118c6:	4299      	cmp	r1, r3
 80118c8:	d002      	beq.n	80118d0 <__sflush_r+0x8c>
 80118ca:	4628      	mov	r0, r5
 80118cc:	f7ff f95c 	bl	8010b88 <_free_r>
 80118d0:	2300      	movs	r3, #0
 80118d2:	6363      	str	r3, [r4, #52]	@ 0x34
 80118d4:	e00d      	b.n	80118f2 <__sflush_r+0xae>
 80118d6:	2301      	movs	r3, #1
 80118d8:	4628      	mov	r0, r5
 80118da:	47b0      	blx	r6
 80118dc:	4602      	mov	r2, r0
 80118de:	1c50      	adds	r0, r2, #1
 80118e0:	d1c9      	bne.n	8011876 <__sflush_r+0x32>
 80118e2:	682b      	ldr	r3, [r5, #0]
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d0c6      	beq.n	8011876 <__sflush_r+0x32>
 80118e8:	2b1d      	cmp	r3, #29
 80118ea:	d001      	beq.n	80118f0 <__sflush_r+0xac>
 80118ec:	2b16      	cmp	r3, #22
 80118ee:	d11e      	bne.n	801192e <__sflush_r+0xea>
 80118f0:	602f      	str	r7, [r5, #0]
 80118f2:	2000      	movs	r0, #0
 80118f4:	e022      	b.n	801193c <__sflush_r+0xf8>
 80118f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80118fa:	b21b      	sxth	r3, r3
 80118fc:	e01b      	b.n	8011936 <__sflush_r+0xf2>
 80118fe:	690f      	ldr	r7, [r1, #16]
 8011900:	2f00      	cmp	r7, #0
 8011902:	d0f6      	beq.n	80118f2 <__sflush_r+0xae>
 8011904:	0793      	lsls	r3, r2, #30
 8011906:	680e      	ldr	r6, [r1, #0]
 8011908:	bf08      	it	eq
 801190a:	694b      	ldreq	r3, [r1, #20]
 801190c:	600f      	str	r7, [r1, #0]
 801190e:	bf18      	it	ne
 8011910:	2300      	movne	r3, #0
 8011912:	eba6 0807 	sub.w	r8, r6, r7
 8011916:	608b      	str	r3, [r1, #8]
 8011918:	f1b8 0f00 	cmp.w	r8, #0
 801191c:	dde9      	ble.n	80118f2 <__sflush_r+0xae>
 801191e:	6a21      	ldr	r1, [r4, #32]
 8011920:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011922:	4643      	mov	r3, r8
 8011924:	463a      	mov	r2, r7
 8011926:	4628      	mov	r0, r5
 8011928:	47b0      	blx	r6
 801192a:	2800      	cmp	r0, #0
 801192c:	dc08      	bgt.n	8011940 <__sflush_r+0xfc>
 801192e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011936:	81a3      	strh	r3, [r4, #12]
 8011938:	f04f 30ff 	mov.w	r0, #4294967295
 801193c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011940:	4407      	add	r7, r0
 8011942:	eba8 0800 	sub.w	r8, r8, r0
 8011946:	e7e7      	b.n	8011918 <__sflush_r+0xd4>
 8011948:	20400001 	.word	0x20400001

0801194c <_fflush_r>:
 801194c:	b538      	push	{r3, r4, r5, lr}
 801194e:	690b      	ldr	r3, [r1, #16]
 8011950:	4605      	mov	r5, r0
 8011952:	460c      	mov	r4, r1
 8011954:	b913      	cbnz	r3, 801195c <_fflush_r+0x10>
 8011956:	2500      	movs	r5, #0
 8011958:	4628      	mov	r0, r5
 801195a:	bd38      	pop	{r3, r4, r5, pc}
 801195c:	b118      	cbz	r0, 8011966 <_fflush_r+0x1a>
 801195e:	6a03      	ldr	r3, [r0, #32]
 8011960:	b90b      	cbnz	r3, 8011966 <_fflush_r+0x1a>
 8011962:	f7fe f809 	bl	800f978 <__sinit>
 8011966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801196a:	2b00      	cmp	r3, #0
 801196c:	d0f3      	beq.n	8011956 <_fflush_r+0xa>
 801196e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011970:	07d0      	lsls	r0, r2, #31
 8011972:	d404      	bmi.n	801197e <_fflush_r+0x32>
 8011974:	0599      	lsls	r1, r3, #22
 8011976:	d402      	bmi.n	801197e <_fflush_r+0x32>
 8011978:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801197a:	f7fe fa74 	bl	800fe66 <__retarget_lock_acquire_recursive>
 801197e:	4628      	mov	r0, r5
 8011980:	4621      	mov	r1, r4
 8011982:	f7ff ff5f 	bl	8011844 <__sflush_r>
 8011986:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011988:	07da      	lsls	r2, r3, #31
 801198a:	4605      	mov	r5, r0
 801198c:	d4e4      	bmi.n	8011958 <_fflush_r+0xc>
 801198e:	89a3      	ldrh	r3, [r4, #12]
 8011990:	059b      	lsls	r3, r3, #22
 8011992:	d4e1      	bmi.n	8011958 <_fflush_r+0xc>
 8011994:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011996:	f7fe fa67 	bl	800fe68 <__retarget_lock_release_recursive>
 801199a:	e7dd      	b.n	8011958 <_fflush_r+0xc>

0801199c <fiprintf>:
 801199c:	b40e      	push	{r1, r2, r3}
 801199e:	b503      	push	{r0, r1, lr}
 80119a0:	4601      	mov	r1, r0
 80119a2:	ab03      	add	r3, sp, #12
 80119a4:	4805      	ldr	r0, [pc, #20]	@ (80119bc <fiprintf+0x20>)
 80119a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80119aa:	6800      	ldr	r0, [r0, #0]
 80119ac:	9301      	str	r3, [sp, #4]
 80119ae:	f7ff fe31 	bl	8011614 <_vfiprintf_r>
 80119b2:	b002      	add	sp, #8
 80119b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80119b8:	b003      	add	sp, #12
 80119ba:	4770      	bx	lr
 80119bc:	200002e0 	.word	0x200002e0

080119c0 <__swhatbuf_r>:
 80119c0:	b570      	push	{r4, r5, r6, lr}
 80119c2:	460c      	mov	r4, r1
 80119c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80119c8:	2900      	cmp	r1, #0
 80119ca:	b096      	sub	sp, #88	@ 0x58
 80119cc:	4615      	mov	r5, r2
 80119ce:	461e      	mov	r6, r3
 80119d0:	da0d      	bge.n	80119ee <__swhatbuf_r+0x2e>
 80119d2:	89a3      	ldrh	r3, [r4, #12]
 80119d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80119d8:	f04f 0100 	mov.w	r1, #0
 80119dc:	bf14      	ite	ne
 80119de:	2340      	movne	r3, #64	@ 0x40
 80119e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80119e4:	2000      	movs	r0, #0
 80119e6:	6031      	str	r1, [r6, #0]
 80119e8:	602b      	str	r3, [r5, #0]
 80119ea:	b016      	add	sp, #88	@ 0x58
 80119ec:	bd70      	pop	{r4, r5, r6, pc}
 80119ee:	466a      	mov	r2, sp
 80119f0:	f000 f862 	bl	8011ab8 <_fstat_r>
 80119f4:	2800      	cmp	r0, #0
 80119f6:	dbec      	blt.n	80119d2 <__swhatbuf_r+0x12>
 80119f8:	9901      	ldr	r1, [sp, #4]
 80119fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80119fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011a02:	4259      	negs	r1, r3
 8011a04:	4159      	adcs	r1, r3
 8011a06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011a0a:	e7eb      	b.n	80119e4 <__swhatbuf_r+0x24>

08011a0c <__smakebuf_r>:
 8011a0c:	898b      	ldrh	r3, [r1, #12]
 8011a0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011a10:	079d      	lsls	r5, r3, #30
 8011a12:	4606      	mov	r6, r0
 8011a14:	460c      	mov	r4, r1
 8011a16:	d507      	bpl.n	8011a28 <__smakebuf_r+0x1c>
 8011a18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011a1c:	6023      	str	r3, [r4, #0]
 8011a1e:	6123      	str	r3, [r4, #16]
 8011a20:	2301      	movs	r3, #1
 8011a22:	6163      	str	r3, [r4, #20]
 8011a24:	b003      	add	sp, #12
 8011a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a28:	ab01      	add	r3, sp, #4
 8011a2a:	466a      	mov	r2, sp
 8011a2c:	f7ff ffc8 	bl	80119c0 <__swhatbuf_r>
 8011a30:	9f00      	ldr	r7, [sp, #0]
 8011a32:	4605      	mov	r5, r0
 8011a34:	4639      	mov	r1, r7
 8011a36:	4630      	mov	r0, r6
 8011a38:	f7fd f9c4 	bl	800edc4 <_malloc_r>
 8011a3c:	b948      	cbnz	r0, 8011a52 <__smakebuf_r+0x46>
 8011a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011a42:	059a      	lsls	r2, r3, #22
 8011a44:	d4ee      	bmi.n	8011a24 <__smakebuf_r+0x18>
 8011a46:	f023 0303 	bic.w	r3, r3, #3
 8011a4a:	f043 0302 	orr.w	r3, r3, #2
 8011a4e:	81a3      	strh	r3, [r4, #12]
 8011a50:	e7e2      	b.n	8011a18 <__smakebuf_r+0xc>
 8011a52:	89a3      	ldrh	r3, [r4, #12]
 8011a54:	6020      	str	r0, [r4, #0]
 8011a56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a5a:	81a3      	strh	r3, [r4, #12]
 8011a5c:	9b01      	ldr	r3, [sp, #4]
 8011a5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011a62:	b15b      	cbz	r3, 8011a7c <__smakebuf_r+0x70>
 8011a64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011a68:	4630      	mov	r0, r6
 8011a6a:	f000 f837 	bl	8011adc <_isatty_r>
 8011a6e:	b128      	cbz	r0, 8011a7c <__smakebuf_r+0x70>
 8011a70:	89a3      	ldrh	r3, [r4, #12]
 8011a72:	f023 0303 	bic.w	r3, r3, #3
 8011a76:	f043 0301 	orr.w	r3, r3, #1
 8011a7a:	81a3      	strh	r3, [r4, #12]
 8011a7c:	89a3      	ldrh	r3, [r4, #12]
 8011a7e:	431d      	orrs	r5, r3
 8011a80:	81a5      	strh	r5, [r4, #12]
 8011a82:	e7cf      	b.n	8011a24 <__smakebuf_r+0x18>

08011a84 <memmove>:
 8011a84:	4288      	cmp	r0, r1
 8011a86:	b510      	push	{r4, lr}
 8011a88:	eb01 0402 	add.w	r4, r1, r2
 8011a8c:	d902      	bls.n	8011a94 <memmove+0x10>
 8011a8e:	4284      	cmp	r4, r0
 8011a90:	4623      	mov	r3, r4
 8011a92:	d807      	bhi.n	8011aa4 <memmove+0x20>
 8011a94:	1e43      	subs	r3, r0, #1
 8011a96:	42a1      	cmp	r1, r4
 8011a98:	d008      	beq.n	8011aac <memmove+0x28>
 8011a9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011a9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011aa2:	e7f8      	b.n	8011a96 <memmove+0x12>
 8011aa4:	4402      	add	r2, r0
 8011aa6:	4601      	mov	r1, r0
 8011aa8:	428a      	cmp	r2, r1
 8011aaa:	d100      	bne.n	8011aae <memmove+0x2a>
 8011aac:	bd10      	pop	{r4, pc}
 8011aae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011ab2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011ab6:	e7f7      	b.n	8011aa8 <memmove+0x24>

08011ab8 <_fstat_r>:
 8011ab8:	b538      	push	{r3, r4, r5, lr}
 8011aba:	4d07      	ldr	r5, [pc, #28]	@ (8011ad8 <_fstat_r+0x20>)
 8011abc:	2300      	movs	r3, #0
 8011abe:	4604      	mov	r4, r0
 8011ac0:	4608      	mov	r0, r1
 8011ac2:	4611      	mov	r1, r2
 8011ac4:	602b      	str	r3, [r5, #0]
 8011ac6:	f7f3 fa83 	bl	8004fd0 <_fstat>
 8011aca:	1c43      	adds	r3, r0, #1
 8011acc:	d102      	bne.n	8011ad4 <_fstat_r+0x1c>
 8011ace:	682b      	ldr	r3, [r5, #0]
 8011ad0:	b103      	cbz	r3, 8011ad4 <_fstat_r+0x1c>
 8011ad2:	6023      	str	r3, [r4, #0]
 8011ad4:	bd38      	pop	{r3, r4, r5, pc}
 8011ad6:	bf00      	nop
 8011ad8:	200041d4 	.word	0x200041d4

08011adc <_isatty_r>:
 8011adc:	b538      	push	{r3, r4, r5, lr}
 8011ade:	4d06      	ldr	r5, [pc, #24]	@ (8011af8 <_isatty_r+0x1c>)
 8011ae0:	2300      	movs	r3, #0
 8011ae2:	4604      	mov	r4, r0
 8011ae4:	4608      	mov	r0, r1
 8011ae6:	602b      	str	r3, [r5, #0]
 8011ae8:	f7f3 fa82 	bl	8004ff0 <_isatty>
 8011aec:	1c43      	adds	r3, r0, #1
 8011aee:	d102      	bne.n	8011af6 <_isatty_r+0x1a>
 8011af0:	682b      	ldr	r3, [r5, #0]
 8011af2:	b103      	cbz	r3, 8011af6 <_isatty_r+0x1a>
 8011af4:	6023      	str	r3, [r4, #0]
 8011af6:	bd38      	pop	{r3, r4, r5, pc}
 8011af8:	200041d4 	.word	0x200041d4

08011afc <abort>:
 8011afc:	b508      	push	{r3, lr}
 8011afe:	2006      	movs	r0, #6
 8011b00:	f000 f88c 	bl	8011c1c <raise>
 8011b04:	2001      	movs	r0, #1
 8011b06:	f7f3 fa2f 	bl	8004f68 <_exit>

08011b0a <_calloc_r>:
 8011b0a:	b570      	push	{r4, r5, r6, lr}
 8011b0c:	fba1 5402 	umull	r5, r4, r1, r2
 8011b10:	b934      	cbnz	r4, 8011b20 <_calloc_r+0x16>
 8011b12:	4629      	mov	r1, r5
 8011b14:	f7fd f956 	bl	800edc4 <_malloc_r>
 8011b18:	4606      	mov	r6, r0
 8011b1a:	b928      	cbnz	r0, 8011b28 <_calloc_r+0x1e>
 8011b1c:	4630      	mov	r0, r6
 8011b1e:	bd70      	pop	{r4, r5, r6, pc}
 8011b20:	220c      	movs	r2, #12
 8011b22:	6002      	str	r2, [r0, #0]
 8011b24:	2600      	movs	r6, #0
 8011b26:	e7f9      	b.n	8011b1c <_calloc_r+0x12>
 8011b28:	462a      	mov	r2, r5
 8011b2a:	4621      	mov	r1, r4
 8011b2c:	f7fe f8fa 	bl	800fd24 <memset>
 8011b30:	e7f4      	b.n	8011b1c <_calloc_r+0x12>

08011b32 <__ascii_mbtowc>:
 8011b32:	b082      	sub	sp, #8
 8011b34:	b901      	cbnz	r1, 8011b38 <__ascii_mbtowc+0x6>
 8011b36:	a901      	add	r1, sp, #4
 8011b38:	b142      	cbz	r2, 8011b4c <__ascii_mbtowc+0x1a>
 8011b3a:	b14b      	cbz	r3, 8011b50 <__ascii_mbtowc+0x1e>
 8011b3c:	7813      	ldrb	r3, [r2, #0]
 8011b3e:	600b      	str	r3, [r1, #0]
 8011b40:	7812      	ldrb	r2, [r2, #0]
 8011b42:	1e10      	subs	r0, r2, #0
 8011b44:	bf18      	it	ne
 8011b46:	2001      	movne	r0, #1
 8011b48:	b002      	add	sp, #8
 8011b4a:	4770      	bx	lr
 8011b4c:	4610      	mov	r0, r2
 8011b4e:	e7fb      	b.n	8011b48 <__ascii_mbtowc+0x16>
 8011b50:	f06f 0001 	mvn.w	r0, #1
 8011b54:	e7f8      	b.n	8011b48 <__ascii_mbtowc+0x16>

08011b56 <_realloc_r>:
 8011b56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b5a:	4607      	mov	r7, r0
 8011b5c:	4614      	mov	r4, r2
 8011b5e:	460d      	mov	r5, r1
 8011b60:	b921      	cbnz	r1, 8011b6c <_realloc_r+0x16>
 8011b62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011b66:	4611      	mov	r1, r2
 8011b68:	f7fd b92c 	b.w	800edc4 <_malloc_r>
 8011b6c:	b92a      	cbnz	r2, 8011b7a <_realloc_r+0x24>
 8011b6e:	f7ff f80b 	bl	8010b88 <_free_r>
 8011b72:	4625      	mov	r5, r4
 8011b74:	4628      	mov	r0, r5
 8011b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b7a:	f000 f86b 	bl	8011c54 <_malloc_usable_size_r>
 8011b7e:	4284      	cmp	r4, r0
 8011b80:	4606      	mov	r6, r0
 8011b82:	d802      	bhi.n	8011b8a <_realloc_r+0x34>
 8011b84:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011b88:	d8f4      	bhi.n	8011b74 <_realloc_r+0x1e>
 8011b8a:	4621      	mov	r1, r4
 8011b8c:	4638      	mov	r0, r7
 8011b8e:	f7fd f919 	bl	800edc4 <_malloc_r>
 8011b92:	4680      	mov	r8, r0
 8011b94:	b908      	cbnz	r0, 8011b9a <_realloc_r+0x44>
 8011b96:	4645      	mov	r5, r8
 8011b98:	e7ec      	b.n	8011b74 <_realloc_r+0x1e>
 8011b9a:	42b4      	cmp	r4, r6
 8011b9c:	4622      	mov	r2, r4
 8011b9e:	4629      	mov	r1, r5
 8011ba0:	bf28      	it	cs
 8011ba2:	4632      	movcs	r2, r6
 8011ba4:	f7fe f969 	bl	800fe7a <memcpy>
 8011ba8:	4629      	mov	r1, r5
 8011baa:	4638      	mov	r0, r7
 8011bac:	f7fe ffec 	bl	8010b88 <_free_r>
 8011bb0:	e7f1      	b.n	8011b96 <_realloc_r+0x40>

08011bb2 <__ascii_wctomb>:
 8011bb2:	4603      	mov	r3, r0
 8011bb4:	4608      	mov	r0, r1
 8011bb6:	b141      	cbz	r1, 8011bca <__ascii_wctomb+0x18>
 8011bb8:	2aff      	cmp	r2, #255	@ 0xff
 8011bba:	d904      	bls.n	8011bc6 <__ascii_wctomb+0x14>
 8011bbc:	228a      	movs	r2, #138	@ 0x8a
 8011bbe:	601a      	str	r2, [r3, #0]
 8011bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8011bc4:	4770      	bx	lr
 8011bc6:	700a      	strb	r2, [r1, #0]
 8011bc8:	2001      	movs	r0, #1
 8011bca:	4770      	bx	lr

08011bcc <_raise_r>:
 8011bcc:	291f      	cmp	r1, #31
 8011bce:	b538      	push	{r3, r4, r5, lr}
 8011bd0:	4605      	mov	r5, r0
 8011bd2:	460c      	mov	r4, r1
 8011bd4:	d904      	bls.n	8011be0 <_raise_r+0x14>
 8011bd6:	2316      	movs	r3, #22
 8011bd8:	6003      	str	r3, [r0, #0]
 8011bda:	f04f 30ff 	mov.w	r0, #4294967295
 8011bde:	bd38      	pop	{r3, r4, r5, pc}
 8011be0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011be2:	b112      	cbz	r2, 8011bea <_raise_r+0x1e>
 8011be4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011be8:	b94b      	cbnz	r3, 8011bfe <_raise_r+0x32>
 8011bea:	4628      	mov	r0, r5
 8011bec:	f000 f830 	bl	8011c50 <_getpid_r>
 8011bf0:	4622      	mov	r2, r4
 8011bf2:	4601      	mov	r1, r0
 8011bf4:	4628      	mov	r0, r5
 8011bf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011bfa:	f000 b817 	b.w	8011c2c <_kill_r>
 8011bfe:	2b01      	cmp	r3, #1
 8011c00:	d00a      	beq.n	8011c18 <_raise_r+0x4c>
 8011c02:	1c59      	adds	r1, r3, #1
 8011c04:	d103      	bne.n	8011c0e <_raise_r+0x42>
 8011c06:	2316      	movs	r3, #22
 8011c08:	6003      	str	r3, [r0, #0]
 8011c0a:	2001      	movs	r0, #1
 8011c0c:	e7e7      	b.n	8011bde <_raise_r+0x12>
 8011c0e:	2100      	movs	r1, #0
 8011c10:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011c14:	4620      	mov	r0, r4
 8011c16:	4798      	blx	r3
 8011c18:	2000      	movs	r0, #0
 8011c1a:	e7e0      	b.n	8011bde <_raise_r+0x12>

08011c1c <raise>:
 8011c1c:	4b02      	ldr	r3, [pc, #8]	@ (8011c28 <raise+0xc>)
 8011c1e:	4601      	mov	r1, r0
 8011c20:	6818      	ldr	r0, [r3, #0]
 8011c22:	f7ff bfd3 	b.w	8011bcc <_raise_r>
 8011c26:	bf00      	nop
 8011c28:	200002e0 	.word	0x200002e0

08011c2c <_kill_r>:
 8011c2c:	b538      	push	{r3, r4, r5, lr}
 8011c2e:	4d07      	ldr	r5, [pc, #28]	@ (8011c4c <_kill_r+0x20>)
 8011c30:	2300      	movs	r3, #0
 8011c32:	4604      	mov	r4, r0
 8011c34:	4608      	mov	r0, r1
 8011c36:	4611      	mov	r1, r2
 8011c38:	602b      	str	r3, [r5, #0]
 8011c3a:	f7f3 f985 	bl	8004f48 <_kill>
 8011c3e:	1c43      	adds	r3, r0, #1
 8011c40:	d102      	bne.n	8011c48 <_kill_r+0x1c>
 8011c42:	682b      	ldr	r3, [r5, #0]
 8011c44:	b103      	cbz	r3, 8011c48 <_kill_r+0x1c>
 8011c46:	6023      	str	r3, [r4, #0]
 8011c48:	bd38      	pop	{r3, r4, r5, pc}
 8011c4a:	bf00      	nop
 8011c4c:	200041d4 	.word	0x200041d4

08011c50 <_getpid_r>:
 8011c50:	f7f3 b972 	b.w	8004f38 <_getpid>

08011c54 <_malloc_usable_size_r>:
 8011c54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011c58:	1f18      	subs	r0, r3, #4
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	bfbc      	itt	lt
 8011c5e:	580b      	ldrlt	r3, [r1, r0]
 8011c60:	18c0      	addlt	r0, r0, r3
 8011c62:	4770      	bx	lr
 8011c64:	0000      	movs	r0, r0
	...

08011c68 <ceil>:
 8011c68:	ec51 0b10 	vmov	r0, r1, d0
 8011c6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011c70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011c74:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8011c78:	2e13      	cmp	r6, #19
 8011c7a:	460c      	mov	r4, r1
 8011c7c:	4605      	mov	r5, r0
 8011c7e:	4680      	mov	r8, r0
 8011c80:	dc2e      	bgt.n	8011ce0 <ceil+0x78>
 8011c82:	2e00      	cmp	r6, #0
 8011c84:	da11      	bge.n	8011caa <ceil+0x42>
 8011c86:	a332      	add	r3, pc, #200	@ (adr r3, 8011d50 <ceil+0xe8>)
 8011c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c8c:	f7ee fb1e 	bl	80002cc <__adddf3>
 8011c90:	2200      	movs	r2, #0
 8011c92:	2300      	movs	r3, #0
 8011c94:	f7ee ff60 	bl	8000b58 <__aeabi_dcmpgt>
 8011c98:	b120      	cbz	r0, 8011ca4 <ceil+0x3c>
 8011c9a:	2c00      	cmp	r4, #0
 8011c9c:	db4f      	blt.n	8011d3e <ceil+0xd6>
 8011c9e:	4325      	orrs	r5, r4
 8011ca0:	d151      	bne.n	8011d46 <ceil+0xde>
 8011ca2:	462c      	mov	r4, r5
 8011ca4:	4621      	mov	r1, r4
 8011ca6:	4628      	mov	r0, r5
 8011ca8:	e023      	b.n	8011cf2 <ceil+0x8a>
 8011caa:	4f2b      	ldr	r7, [pc, #172]	@ (8011d58 <ceil+0xf0>)
 8011cac:	4137      	asrs	r7, r6
 8011cae:	ea01 0307 	and.w	r3, r1, r7
 8011cb2:	4303      	orrs	r3, r0
 8011cb4:	d01d      	beq.n	8011cf2 <ceil+0x8a>
 8011cb6:	a326      	add	r3, pc, #152	@ (adr r3, 8011d50 <ceil+0xe8>)
 8011cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011cbc:	f7ee fb06 	bl	80002cc <__adddf3>
 8011cc0:	2200      	movs	r2, #0
 8011cc2:	2300      	movs	r3, #0
 8011cc4:	f7ee ff48 	bl	8000b58 <__aeabi_dcmpgt>
 8011cc8:	2800      	cmp	r0, #0
 8011cca:	d0eb      	beq.n	8011ca4 <ceil+0x3c>
 8011ccc:	2c00      	cmp	r4, #0
 8011cce:	bfc2      	ittt	gt
 8011cd0:	f44f 1380 	movgt.w	r3, #1048576	@ 0x100000
 8011cd4:	4133      	asrgt	r3, r6
 8011cd6:	18e4      	addgt	r4, r4, r3
 8011cd8:	ea24 0407 	bic.w	r4, r4, r7
 8011cdc:	2500      	movs	r5, #0
 8011cde:	e7e1      	b.n	8011ca4 <ceil+0x3c>
 8011ce0:	2e33      	cmp	r6, #51	@ 0x33
 8011ce2:	dd0a      	ble.n	8011cfa <ceil+0x92>
 8011ce4:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8011ce8:	d103      	bne.n	8011cf2 <ceil+0x8a>
 8011cea:	4602      	mov	r2, r0
 8011cec:	460b      	mov	r3, r1
 8011cee:	f7ee faed 	bl	80002cc <__adddf3>
 8011cf2:	ec41 0b10 	vmov	d0, r0, r1
 8011cf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011cfa:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8011cfe:	f04f 37ff 	mov.w	r7, #4294967295
 8011d02:	40df      	lsrs	r7, r3
 8011d04:	4238      	tst	r0, r7
 8011d06:	d0f4      	beq.n	8011cf2 <ceil+0x8a>
 8011d08:	a311      	add	r3, pc, #68	@ (adr r3, 8011d50 <ceil+0xe8>)
 8011d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d0e:	f7ee fadd 	bl	80002cc <__adddf3>
 8011d12:	2200      	movs	r2, #0
 8011d14:	2300      	movs	r3, #0
 8011d16:	f7ee ff1f 	bl	8000b58 <__aeabi_dcmpgt>
 8011d1a:	2800      	cmp	r0, #0
 8011d1c:	d0c2      	beq.n	8011ca4 <ceil+0x3c>
 8011d1e:	2c00      	cmp	r4, #0
 8011d20:	dd0a      	ble.n	8011d38 <ceil+0xd0>
 8011d22:	2e14      	cmp	r6, #20
 8011d24:	d101      	bne.n	8011d2a <ceil+0xc2>
 8011d26:	3401      	adds	r4, #1
 8011d28:	e006      	b.n	8011d38 <ceil+0xd0>
 8011d2a:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8011d2e:	2301      	movs	r3, #1
 8011d30:	40b3      	lsls	r3, r6
 8011d32:	441d      	add	r5, r3
 8011d34:	45a8      	cmp	r8, r5
 8011d36:	d8f6      	bhi.n	8011d26 <ceil+0xbe>
 8011d38:	ea25 0507 	bic.w	r5, r5, r7
 8011d3c:	e7b2      	b.n	8011ca4 <ceil+0x3c>
 8011d3e:	2500      	movs	r5, #0
 8011d40:	f04f 4400 	mov.w	r4, #2147483648	@ 0x80000000
 8011d44:	e7ae      	b.n	8011ca4 <ceil+0x3c>
 8011d46:	4c05      	ldr	r4, [pc, #20]	@ (8011d5c <ceil+0xf4>)
 8011d48:	2500      	movs	r5, #0
 8011d4a:	e7ab      	b.n	8011ca4 <ceil+0x3c>
 8011d4c:	f3af 8000 	nop.w
 8011d50:	8800759c 	.word	0x8800759c
 8011d54:	7e37e43c 	.word	0x7e37e43c
 8011d58:	000fffff 	.word	0x000fffff
 8011d5c:	3ff00000 	.word	0x3ff00000

08011d60 <floor>:
 8011d60:	ec51 0b10 	vmov	r0, r1, d0
 8011d64:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011d68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d6c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8011d70:	2e13      	cmp	r6, #19
 8011d72:	460c      	mov	r4, r1
 8011d74:	4605      	mov	r5, r0
 8011d76:	4680      	mov	r8, r0
 8011d78:	dc34      	bgt.n	8011de4 <floor+0x84>
 8011d7a:	2e00      	cmp	r6, #0
 8011d7c:	da17      	bge.n	8011dae <floor+0x4e>
 8011d7e:	a332      	add	r3, pc, #200	@ (adr r3, 8011e48 <floor+0xe8>)
 8011d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d84:	f7ee faa2 	bl	80002cc <__adddf3>
 8011d88:	2200      	movs	r2, #0
 8011d8a:	2300      	movs	r3, #0
 8011d8c:	f7ee fee4 	bl	8000b58 <__aeabi_dcmpgt>
 8011d90:	b150      	cbz	r0, 8011da8 <floor+0x48>
 8011d92:	2c00      	cmp	r4, #0
 8011d94:	da55      	bge.n	8011e42 <floor+0xe2>
 8011d96:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8011d9a:	432c      	orrs	r4, r5
 8011d9c:	2500      	movs	r5, #0
 8011d9e:	42ac      	cmp	r4, r5
 8011da0:	4c2b      	ldr	r4, [pc, #172]	@ (8011e50 <floor+0xf0>)
 8011da2:	bf08      	it	eq
 8011da4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8011da8:	4621      	mov	r1, r4
 8011daa:	4628      	mov	r0, r5
 8011dac:	e023      	b.n	8011df6 <floor+0x96>
 8011dae:	4f29      	ldr	r7, [pc, #164]	@ (8011e54 <floor+0xf4>)
 8011db0:	4137      	asrs	r7, r6
 8011db2:	ea01 0307 	and.w	r3, r1, r7
 8011db6:	4303      	orrs	r3, r0
 8011db8:	d01d      	beq.n	8011df6 <floor+0x96>
 8011dba:	a323      	add	r3, pc, #140	@ (adr r3, 8011e48 <floor+0xe8>)
 8011dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dc0:	f7ee fa84 	bl	80002cc <__adddf3>
 8011dc4:	2200      	movs	r2, #0
 8011dc6:	2300      	movs	r3, #0
 8011dc8:	f7ee fec6 	bl	8000b58 <__aeabi_dcmpgt>
 8011dcc:	2800      	cmp	r0, #0
 8011dce:	d0eb      	beq.n	8011da8 <floor+0x48>
 8011dd0:	2c00      	cmp	r4, #0
 8011dd2:	bfbe      	ittt	lt
 8011dd4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8011dd8:	4133      	asrlt	r3, r6
 8011dda:	18e4      	addlt	r4, r4, r3
 8011ddc:	ea24 0407 	bic.w	r4, r4, r7
 8011de0:	2500      	movs	r5, #0
 8011de2:	e7e1      	b.n	8011da8 <floor+0x48>
 8011de4:	2e33      	cmp	r6, #51	@ 0x33
 8011de6:	dd0a      	ble.n	8011dfe <floor+0x9e>
 8011de8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8011dec:	d103      	bne.n	8011df6 <floor+0x96>
 8011dee:	4602      	mov	r2, r0
 8011df0:	460b      	mov	r3, r1
 8011df2:	f7ee fa6b 	bl	80002cc <__adddf3>
 8011df6:	ec41 0b10 	vmov	d0, r0, r1
 8011dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011dfe:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8011e02:	f04f 37ff 	mov.w	r7, #4294967295
 8011e06:	40df      	lsrs	r7, r3
 8011e08:	4207      	tst	r7, r0
 8011e0a:	d0f4      	beq.n	8011df6 <floor+0x96>
 8011e0c:	a30e      	add	r3, pc, #56	@ (adr r3, 8011e48 <floor+0xe8>)
 8011e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e12:	f7ee fa5b 	bl	80002cc <__adddf3>
 8011e16:	2200      	movs	r2, #0
 8011e18:	2300      	movs	r3, #0
 8011e1a:	f7ee fe9d 	bl	8000b58 <__aeabi_dcmpgt>
 8011e1e:	2800      	cmp	r0, #0
 8011e20:	d0c2      	beq.n	8011da8 <floor+0x48>
 8011e22:	2c00      	cmp	r4, #0
 8011e24:	da0a      	bge.n	8011e3c <floor+0xdc>
 8011e26:	2e14      	cmp	r6, #20
 8011e28:	d101      	bne.n	8011e2e <floor+0xce>
 8011e2a:	3401      	adds	r4, #1
 8011e2c:	e006      	b.n	8011e3c <floor+0xdc>
 8011e2e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8011e32:	2301      	movs	r3, #1
 8011e34:	40b3      	lsls	r3, r6
 8011e36:	441d      	add	r5, r3
 8011e38:	4545      	cmp	r5, r8
 8011e3a:	d3f6      	bcc.n	8011e2a <floor+0xca>
 8011e3c:	ea25 0507 	bic.w	r5, r5, r7
 8011e40:	e7b2      	b.n	8011da8 <floor+0x48>
 8011e42:	2500      	movs	r5, #0
 8011e44:	462c      	mov	r4, r5
 8011e46:	e7af      	b.n	8011da8 <floor+0x48>
 8011e48:	8800759c 	.word	0x8800759c
 8011e4c:	7e37e43c 	.word	0x7e37e43c
 8011e50:	bff00000 	.word	0xbff00000
 8011e54:	000fffff 	.word	0x000fffff

08011e58 <round>:
 8011e58:	ec51 0b10 	vmov	r0, r1, d0
 8011e5c:	b570      	push	{r4, r5, r6, lr}
 8011e5e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8011e62:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 8011e66:	2a13      	cmp	r2, #19
 8011e68:	460b      	mov	r3, r1
 8011e6a:	4605      	mov	r5, r0
 8011e6c:	dc1b      	bgt.n	8011ea6 <round+0x4e>
 8011e6e:	2a00      	cmp	r2, #0
 8011e70:	da0b      	bge.n	8011e8a <round+0x32>
 8011e72:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8011e76:	3201      	adds	r2, #1
 8011e78:	bf04      	itt	eq
 8011e7a:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8011e7e:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8011e82:	2200      	movs	r2, #0
 8011e84:	4619      	mov	r1, r3
 8011e86:	4610      	mov	r0, r2
 8011e88:	e015      	b.n	8011eb6 <round+0x5e>
 8011e8a:	4c15      	ldr	r4, [pc, #84]	@ (8011ee0 <round+0x88>)
 8011e8c:	4114      	asrs	r4, r2
 8011e8e:	ea04 0601 	and.w	r6, r4, r1
 8011e92:	4306      	orrs	r6, r0
 8011e94:	d00f      	beq.n	8011eb6 <round+0x5e>
 8011e96:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8011e9a:	fa41 f202 	asr.w	r2, r1, r2
 8011e9e:	4413      	add	r3, r2
 8011ea0:	ea23 0304 	bic.w	r3, r3, r4
 8011ea4:	e7ed      	b.n	8011e82 <round+0x2a>
 8011ea6:	2a33      	cmp	r2, #51	@ 0x33
 8011ea8:	dd08      	ble.n	8011ebc <round+0x64>
 8011eaa:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8011eae:	d102      	bne.n	8011eb6 <round+0x5e>
 8011eb0:	4602      	mov	r2, r0
 8011eb2:	f7ee fa0b 	bl	80002cc <__adddf3>
 8011eb6:	ec41 0b10 	vmov	d0, r0, r1
 8011eba:	bd70      	pop	{r4, r5, r6, pc}
 8011ebc:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 8011ec0:	f04f 34ff 	mov.w	r4, #4294967295
 8011ec4:	40f4      	lsrs	r4, r6
 8011ec6:	4204      	tst	r4, r0
 8011ec8:	d0f5      	beq.n	8011eb6 <round+0x5e>
 8011eca:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8011ece:	2201      	movs	r2, #1
 8011ed0:	408a      	lsls	r2, r1
 8011ed2:	1952      	adds	r2, r2, r5
 8011ed4:	bf28      	it	cs
 8011ed6:	3301      	addcs	r3, #1
 8011ed8:	ea22 0204 	bic.w	r2, r2, r4
 8011edc:	e7d2      	b.n	8011e84 <round+0x2c>
 8011ede:	bf00      	nop
 8011ee0:	000fffff 	.word	0x000fffff

08011ee4 <_init>:
 8011ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ee6:	bf00      	nop
 8011ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011eea:	bc08      	pop	{r3}
 8011eec:	469e      	mov	lr, r3
 8011eee:	4770      	bx	lr

08011ef0 <_fini>:
 8011ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ef2:	bf00      	nop
 8011ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011ef6:	bc08      	pop	{r3}
 8011ef8:	469e      	mov	lr, r3
 8011efa:	4770      	bx	lr
