#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0117D120 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
P_01131F44 .param/l "AWIDTH" 2 6, +C4<0101>;
P_01131F58 .param/l "AWIDTH_MEM" 2 9, +C4<0100000>;
P_01131F6C .param/l "DEPTH" 2 8, +C4<0110>;
P_01131F80 .param/l "DWIDTH" 2 4, +C4<0100000>;
P_01131F94 .param/l "IMM_WIDTH" 2 10, +C4<010000>;
P_01131FA8 .param/l "IWIDTH" 2 5, +C4<0100000>;
P_01131FBC .param/l "PC_WIDTH" 2 7, +C4<0100000>;
v011C3608_0 .var "p_clk", 0 0;
v011C3710_0 .var "p_i_ce", 0 0;
v011C2CC0_0 .net "p_o_pc", 31 0, v011C2708_0; 1 drivers
v011C3450_0 .var "p_rst", 0 0;
v011C2D18_0 .net "p_wb_data", 31 0, L_011C4F20; 1 drivers
S_0117DDE0 .scope task, "reset" "reset" 2 44, 2 44, S_0117D120;
 .timescale 0 0;
v011C32F0_0 .var/i "counter", 31 0;
E_01175300 .event posedge, v0117BCD0_0;
TD_tb.reset ;
    %set/v v011C3450_0, 0, 1;
    %load/v 8, v011C32F0_0, 32;
T_0.0 %cmp/s 0, 8, 32;
    %jmp/0xz T_0.1, 5;
    %add 8, 1, 32;
    %wait E_01175300;
    %jmp T_0.0;
T_0.1 ;
    %set/v v011C3450_0, 1, 1;
    %end;
S_0117DAB0 .scope module, "p" "processor" 2 26, 3 6, S_0117D120;
 .timescale 0 0;
P_012BA95C .param/l "AWIDTH" 3 9, +C4<0101>;
P_012BA970 .param/l "AWIDTH_MEM" 3 11, +C4<0100000>;
P_012BA984 .param/l "DEPTH" 3 13, +C4<0110>;
P_012BA998 .param/l "DWIDTH" 3 7, +C4<0100000>;
P_012BA9AC .param/l "IMM_WIDTH" 3 12, +C4<010000>;
P_012BA9C0 .param/l "IWIDTH" 3 8, +C4<0100000>;
P_012BA9D4 .param/l "PC_WIDTH" 3 10, +C4<0100000>;
v011C30E0_0 .net "c_d_o_ALUSrc", 0 0, v0117B1D0_0; 1 drivers
v011C36B8_0 .net "c_d_o_Branch", 0 0, v0117B228_0; 1 drivers
v011C2F80_0 .net "c_d_o_MemRead", 0 0, v0117B908_0; 1 drivers
v011C33F8_0 .net "c_d_o_MemWrite", 0 0, v0117B018_0; 1 drivers
v011C3348_0 .net "c_d_o_MemtoReg", 0 0, v0117B960_0; 1 drivers
v011C3558_0 .net "c_d_o_RegDst", 0 0, v0117B2D8_0; 1 drivers
v011C3088_0 .net "c_d_o_RegWrite", 0 0, v0117B3E0_0; 1 drivers
v011C3030_0 .net "d_c_o_opcode", 5 0, v011C0750_0; 1 drivers
v011C2C68_0 .net "p_clk", 0 0, v011C3608_0; 1 drivers
v011C3138_0 .net "p_i_ce", 0 0, v011C3710_0; 1 drivers
v011C31E8_0 .alias "p_o_pc", 31 0, v011C2CC0_0;
v011C35B0_0 .net "p_rst", 0 0, v011C3450_0; 1 drivers
v011C3660_0 .alias "p_wb_data", 31 0, v011C2D18_0;
S_0117D450 .scope module, "d" "datapath" 3 31, 4 8, S_0117DAB0;
 .timescale 0 0;
P_01166FCC .param/l "AWIDTH" 4 11, +C4<0101>;
P_01166FE0 .param/l "AWIDTH_MEM" 4 14, +C4<0100000>;
P_01166FF4 .param/l "DEPTH" 4 13, +C4<0110>;
P_01167008 .param/l "DWIDTH" 4 9, +C4<0100000>;
P_0116701C .param/l "IMM_WIDTH" 4 15, +C4<010000>;
P_01167030 .param/l "IWIDTH" 4 10, +C4<0100000>;
P_01167044 .param/l "PC_WIDTH" 4 12, +C4<0100000>;
v011C1F78_0 .alias "d_clk", 0 0, v011C2C68_0;
v011C1FD0_0 .alias "d_i_ALUSrc", 0 0, v011C30E0_0;
v011C2398_0 .alias "d_i_Branch", 0 0, v011C36B8_0;
v011C2028_0 .alias "d_i_MemRead", 0 0, v011C2F80_0;
v011C2238_0 .alias "d_i_MemWrite", 0 0, v011C33F8_0;
v011C2448_0 .alias "d_i_MemtoReg", 0 0, v011C3348_0;
v011C1D10_0 .alias "d_i_RegDst", 0 0, v011C3558_0;
v011C1E18_0 .alias "d_i_RegWrite", 0 0, v011C3088_0;
v011C2918_0 .alias "d_i_ce", 0 0, v011C3138_0;
v011C2970_0 .alias "d_rst", 0 0, v011C35B0_0;
v011C2760_0 .net "ds_es_o_ce", 0 0, v011C0BC8_0; 1 drivers
v011C29C8_0 .net "ds_es_o_data_rs", 31 0, L_011C4060; 1 drivers
v011C2B80_0 .net "ds_es_o_data_rt", 31 0, L_011C3F48; 1 drivers
v011C27B8_0 .net "ds_es_o_funct", 5 0, v011C0A68_0; 1 drivers
v011C2A78_0 .net "ds_es_o_imm", 15 0, v011C0B18_0; 1 drivers
v011C2A20_0 .alias "ds_es_o_opcode", 5 0, v011C3030_0;
v011C2AD0_0 .net "es_is_change_pc", 0 0, v011BEAC8_0; 1 drivers
v011C2810_0 .net "es_is_o_pc", 31 0, v011BE4F0_0; 1 drivers
v011C2BD8_0 .net "es_load_data", 31 0, v0117BB18_0; 1 drivers
v011C28C0_0 .net "es_ms_alu_value", 31 0, v011BEBD0_0; 1 drivers
v011C2868_0 .net "es_ms_o_ce", 0 0, v011BEDE0_0; 1 drivers
v011C2B28_0 .net "es_o_funct", 5 0, v011BEEE8_0; 1 drivers
v011C2E78_0 .net "es_o_opcode", 5 0, v011BE5F8_0; 1 drivers
v011C33A0_0 .net "es_o_zero", 0 0, v011BE498_0; 1 drivers
v011C3190_0 .net "fs_ds_o_ce", 0 0, v011C2340_0; 1 drivers
v011C2FD8_0 .net "fs_ds_o_instr", 31 0, v011C21E0_0; 1 drivers
v011C2ED0_0 .alias "fs_es_o_pc", 31 0, v011C2CC0_0;
v011C2F28_0 .alias "write_back_data", 31 0, v011C2D18_0;
L_011C4F20 .functor MUXZ 32, v011BEBD0_0, v0117BB18_0, v0117B960_0, C4<>;
S_0117DBC0 .scope module, "is" "instruction_fetch" 4 40, 5 5, S_0117D450;
 .timescale 0 0;
P_01165A2C .param/l "DEPTH" 5 8, +C4<0110>;
P_01165A40 .param/l "IWIDTH" 5 7, +C4<0100000>;
P_01165A54 .param/l "PC_WIDTH" 5 6, +C4<0100000>;
v011C22E8_0 .net *"_s0", 32 0, L_011C34A8; 1 drivers
v011C23F0_0 .net *"_s10", 32 0, L_011C2D70; 1 drivers
v011C2188_0 .net *"_s12", 32 0, L_011C3240; 1 drivers
v011C1EC8_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v011C1F20_0 .net *"_s4", 32 0, L_011C3500; 1 drivers
v011C24F8_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v011C1D68_0 .net *"_s8", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v011C24A0_0 .var "cur_pc", 31 0;
v011C25A8_0 .alias "f_clk", 0 0, v011C2C68_0;
v011C2600_0 .net "f_i_ack", 0 0, v011C1B78_0; 1 drivers
v011C1CB8_0 .alias "f_i_ce", 0 0, v011C3138_0;
v011C1DC0_0 .alias "f_i_change_pc", 0 0, v011C2AD0_0;
v011C2130_0 .net "f_i_instr", 31 0, v011C2550_0; 1 drivers
v011C2658_0 .net "f_i_last", 0 0, v011C20D8_0; 1 drivers
v011C26B0_0 .alias "f_i_pc", 31 0, v011C2810_0;
v011C2340_0 .var "f_o_ce", 0 0;
v011C21E0_0 .var "f_o_instr", 31 0;
v011C2708_0 .var "f_o_pc", 31 0;
v011C2080_0 .var "f_o_syn", 0 0;
v011C1C60_0 .alias "f_rst", 0 0, v011C35B0_0;
v011C2290_0 .net "temp_pc", 31 0, L_011C2DC8; 1 drivers
L_011C34A8 .concat [ 32 1 0 0], v011BE4F0_0, C4<0>;
L_011C3500 .concat [ 32 1 0 0], v011C24A0_0, C4<0>;
L_011C2D70 .arith/sum 33, L_011C3500, C4<000000000000000000000000000000100>;
L_011C3240 .functor MUXZ 33, L_011C2D70, L_011C34A8, v011BEAC8_0, C4<>;
L_011C2DC8 .part L_011C3240, 0, 32;
S_0117DD58 .scope module, "t" "transmit" 5 29, 6 4, S_0117DBC0;
 .timescale 0 0;
P_011BFADC .param/l "DEPTH" 6 6, +C4<0110>;
P_011BFAF0 .param/l "IWIDTH" 6 5, +C4<0100000>;
v011C19C0_0 .var/i "counter", 31 0;
v011C1A18 .array "mem_instr", 5 0, 31 0;
v011C1BD0_0 .alias "t_clk", 0 0, v011C2C68_0;
v011C1AC8_0 .net "t_i_syn", 0 0, v011C2080_0; 1 drivers
v011C1B78_0 .var "t_o_ack", 0 0;
v011C2550_0 .var "t_o_instr", 31 0;
v011C20D8_0 .var "t_o_last", 0 0;
v011C1E70_0 .alias "t_rst", 0 0, v011C35B0_0;
S_0117D890 .scope module, "ds" "decoder_stage" 4 59, 7 6, S_0117D450;
 .timescale 0 0;
P_01173E54 .param/l "AWIDTH" 7 7, +C4<0101>;
P_01173E68 .param/l "DWIDTH" 7 8, +C4<0100000>;
P_01173E7C .param/l "IMM_WIDTH" 7 10, +C4<010000>;
P_01173E90 .param/l "IWIDTH" 7 9, +C4<0100000>;
v011C11D8_0 .net "d_o_addr_rs", 4 0, v011C0B70_0; 1 drivers
v011C1230_0 .net "d_o_addr_rt", 4 0, v011C07A8_0; 1 drivers
v011C1498_0 .alias "ds_clk", 0 0, v011C2C68_0;
v011C1390_0 .net "ds_i_addr_rd", 4 0, v011C0800_0; 1 drivers
v011C0CB0_0 .alias "ds_i_ce", 0 0, v011C3190_0;
v011C1440_0 .alias "ds_i_data_rd", 31 0, v011C2D18_0;
v011C0D08_0 .alias "ds_i_instr", 31 0, v011C2FD8_0;
v011C0D60_0 .alias "ds_i_reg_dst", 0 0, v011C3558_0;
v011C1A70_0 .alias "ds_i_reg_wr", 0 0, v011C3088_0;
v011C1860_0 .alias "ds_o_ce", 0 0, v011C2760_0;
v011C1808_0 .alias "ds_o_data_rs", 31 0, v011C29C8_0;
v011C18B8_0 .alias "ds_o_data_rt", 31 0, v011C2B80_0;
v011C1968_0 .alias "ds_o_funct", 5 0, v011C27B8_0;
v011C1B20_0 .alias "ds_o_imm", 15 0, v011C2A78_0;
v011C1758_0 .alias "ds_o_opcode", 5 0, v011C3030_0;
v011C17B0_0 .alias "ds_rst", 0 0, v011C35B0_0;
v011C1910_0 .net "write_register", 4 0, L_011C5C88; 1 drivers
L_011C5C88 .functor MUXZ 5, v011C07A8_0, v011C0800_0, v0117B2D8_0, C4<>;
S_0117D918 .scope module, "d" "decode" 7 34, 8 4, S_0117D890;
 .timescale 0 0;
P_01173A34 .param/l "AWIDTH" 8 5, +C4<0101>;
P_01173A48 .param/l "DWIDTH" 8 7, +C4<0100000>;
P_01173A5C .param/l "IMM_WIDTH" 8 8, +C4<010000>;
P_01173A70 .param/l "IWIDTH" 8 6, +C4<0100000>;
v011BF0A0_0 .net *"_s100", 5 0, C4<100000>; 1 drivers
v011BF2B0_0 .net *"_s104", 5 0, C4<100001>; 1 drivers
v011BF360_0 .net *"_s108", 5 0, C4<100010>; 1 drivers
v011BEF98_0 .net *"_s112", 5 0, C4<100011>; 1 drivers
v011BF048_0 .net *"_s116", 5 0, C4<100100>; 1 drivers
v011BF150_0 .net *"_s12", 6 0, L_011C39D0; 1 drivers
v011BF0F8_0 .net *"_s15", 0 0, C4<0>; 1 drivers
v011C04E8_0 .net *"_s16", 6 0, C4<0000001>; 1 drivers
v011BFD00_0 .net *"_s20", 6 0, L_011C3870; 1 drivers
v011C0120_0 .net *"_s23", 0 0, C4<0>; 1 drivers
v011C0598_0 .net *"_s24", 6 0, C4<0000010>; 1 drivers
v011BFE08_0 .net *"_s28", 6 0, L_011C3A28; 1 drivers
v011C0178_0 .net *"_s31", 0 0, C4<0>; 1 drivers
v011C01D0_0 .net *"_s32", 6 0, C4<0000011>; 1 drivers
v011C0228_0 .net *"_s36", 6 0, L_011C3B88; 1 drivers
v011C05F0_0 .net *"_s39", 0 0, C4<0>; 1 drivers
v011C0648_0 .net *"_s4", 6 0, L_011C3978; 1 drivers
v011C0490_0 .net *"_s40", 6 0, C4<0001011>; 1 drivers
v011C0280_0 .net *"_s44", 6 0, L_011C3AD8; 1 drivers
v011C0388_0 .net *"_s47", 0 0, C4<0>; 1 drivers
v011C02D8_0 .net *"_s48", 6 0, C4<0000100>; 1 drivers
v011BFF10_0 .net *"_s52", 6 0, L_011C3768; 1 drivers
v011BFFC0_0 .net *"_s55", 0 0, C4<0>; 1 drivers
v011C0330_0 .net *"_s56", 6 0, C4<0000101>; 1 drivers
v011C03E0_0 .net *"_s60", 6 0, L_011C6100; 1 drivers
v011C0438_0 .net *"_s63", 0 0, C4<0>; 1 drivers
v011C0540_0 .net *"_s64", 6 0, C4<0000110>; 1 drivers
v011C06A0_0 .net *"_s68", 6 0, L_011C5AD0; 1 drivers
v011C06F8_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v011BFC50_0 .net *"_s71", 0 0, C4<0>; 1 drivers
v011C0070_0 .net *"_s72", 6 0, C4<0000111>; 1 drivers
v011C00C8_0 .net *"_s76", 6 0, L_011C5D38; 1 drivers
v011BFCA8_0 .net *"_s79", 0 0, C4<0>; 1 drivers
v011BFD58_0 .net *"_s8", 6 0, C4<0000000>; 1 drivers
v011BFDB0_0 .net *"_s80", 6 0, C4<0001000>; 1 drivers
v011BFE60_0 .net *"_s84", 6 0, L_011C5E40; 1 drivers
v011BFEB8_0 .net *"_s87", 0 0, C4<0>; 1 drivers
v011BFF68_0 .net *"_s88", 6 0, C4<0001001>; 1 drivers
v011C0018_0 .net *"_s92", 6 0, L_011C63C0; 1 drivers
v011C09B8_0 .net *"_s95", 0 0, C4<0>; 1 drivers
v011C0A10_0 .net *"_s96", 6 0, C4<0001010>; 1 drivers
v011C0908_0 .alias "d_clk", 0 0, v011C2C68_0;
v011C08B0_0 .alias "d_i_ce", 0 0, v011C3190_0;
v011C0858_0 .net "d_i_funct", 5 0, L_011C3298; 1 drivers
v011C0AC0_0 .alias "d_i_instr", 31 0, v011C2FD8_0;
v011C0960_0 .net "d_i_opcode", 5 0, L_011C2E20; 1 drivers
v011C0800_0 .var "d_o_addr_rd", 4 0;
v011C0B70_0 .var "d_o_addr_rs", 4 0;
v011C07A8_0 .var "d_o_addr_rt", 4 0;
v011C0BC8_0 .var "d_o_ce", 0 0;
v011C0A68_0 .var "d_o_funct", 5 0;
v011C0B18_0 .var "d_o_imm", 15 0;
v011C0750_0 .var "d_o_opcode", 5 0;
v011C0DB8_0 .alias "d_rst", 0 0, v011C35B0_0;
v011C10D0_0 .net "funct", 5 0, L_011C6208; 1 drivers
v011C1288_0 .net "funct_add", 0 0, L_011C5F48; 1 drivers
v011C0E68_0 .net "funct_and", 0 0, L_011C6260; 1 drivers
v011C0EC0_0 .net "funct_or", 0 0, L_011C6050; 1 drivers
v011C14F0_0 .net "funct_sub", 0 0, L_011C5B28; 1 drivers
v011C13E8_0 .net "funct_xor", 0 0, L_011C6310; 1 drivers
v011C1548_0 .net "imm", 15 0, L_011C5C30; 1 drivers
v011C0C58_0 .net "op_addi", 0 0, L_011C3B30; 1 drivers
v011C1700_0 .net "op_addiu", 0 0, L_011C37C0; 1 drivers
v011C1338_0 .net "op_andi", 0 0, L_011C6368; 1 drivers
v011C15F8_0 .net "op_beq", 0 0, L_011C3BE0; 1 drivers
v011C0F70_0 .net "op_bne", 0 0, L_011C3A80; 1 drivers
v011C15A0_0 .net "op_load", 0 0, L_011C3818; 1 drivers
v011C0FC8_0 .net "op_ori", 0 0, L_011C5E98; 1 drivers
v011C12E0_0 .net "op_rtype", 0 0, L_011C38C8; 1 drivers
v011C0E10_0 .net "op_slti", 0 0, L_011C62B8; 1 drivers
v011C0F18_0 .net "op_sltiu", 0 0, L_011C5EF0; 1 drivers
v011C1650_0 .net "op_store", 0 0, L_011C3920; 1 drivers
v011C1020_0 .net "op_xori", 0 0, L_011C61B0; 1 drivers
v011C16A8_0 .net "opcode", 5 0, L_011C6158; 1 drivers
v011C1078_0 .net "rd", 4 0, L_011C5BD8; 1 drivers
v011C1128_0 .net "rs", 4 0, L_011C5A78; 1 drivers
v011C1180_0 .net "rt", 4 0, L_011C5B80; 1 drivers
L_011C2E20 .part v011C21E0_0, 26, 6;
L_011C3298 .part v011C21E0_0, 0, 6;
L_011C3978 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C38C8 .cmp/eq 7, L_011C3978, C4<0000000>;
L_011C39D0 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C3818 .cmp/eq 7, L_011C39D0, C4<0000001>;
L_011C3870 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C3920 .cmp/eq 7, L_011C3870, C4<0000010>;
L_011C3A28 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C3BE0 .cmp/eq 7, L_011C3A28, C4<0000011>;
L_011C3B88 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C3A80 .cmp/eq 7, L_011C3B88, C4<0001011>;
L_011C3AD8 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C3B30 .cmp/eq 7, L_011C3AD8, C4<0000100>;
L_011C3768 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C37C0 .cmp/eq 7, L_011C3768, C4<0000101>;
L_011C6100 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C62B8 .cmp/eq 7, L_011C6100, C4<0000110>;
L_011C5AD0 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C5EF0 .cmp/eq 7, L_011C5AD0, C4<0000111>;
L_011C5D38 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C6368 .cmp/eq 7, L_011C5D38, C4<0001000>;
L_011C5E40 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C5E98 .cmp/eq 7, L_011C5E40, C4<0001001>;
L_011C63C0 .concat [ 6 1 0 0], L_011C2E20, C4<0>;
L_011C61B0 .cmp/eq 7, L_011C63C0, C4<0001010>;
L_011C5F48 .cmp/eq 6, L_011C3298, C4<100000>;
L_011C5B28 .cmp/eq 6, L_011C3298, C4<100001>;
L_011C6260 .cmp/eq 6, L_011C3298, C4<100010>;
L_011C6050 .cmp/eq 6, L_011C3298, C4<100011>;
L_011C6310 .cmp/eq 6, L_011C3298, C4<100100>;
L_011C5A78 .part v011C21E0_0, 21, 5;
L_011C5B80 .part v011C21E0_0, 16, 5;
L_011C5BD8 .part v011C21E0_0, 11, 5;
L_011C6158 .part v011C21E0_0, 26, 6;
L_011C6208 .part v011C21E0_0, 0, 6;
L_011C5C30 .part v011C21E0_0, 0, 16;
S_0117DB38 .scope module, "r" "register" 7 54, 9 3, S_0117D890;
 .timescale 0 0;
P_0115ADA4 .param/l "AWIDTH" 9 5, +C4<0101>;
P_0115ADB8 .param/l "DWIDTH" 9 4, +C4<0100000>;
L_011C4060 .functor BUFZ 32, L_011C5FA0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_011C3F48 .functor BUFZ 32, L_011C5CE0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v011BEB78_0 .net *"_s0", 31 0, L_011C5FA0; 1 drivers
v011BECD8_0 .net *"_s4", 31 0, L_011C5CE0; 1 drivers
v011BED88 .array "data_reg", 31 0, 31 0;
v011BE440_0 .var/i "i", 31 0;
v011BE548_0 .alias "r_addr_in", 4 0, v011C1910_0;
v011BE5A0_0 .alias "r_addr_out1", 4 0, v011C11D8_0;
v011BF308_0 .alias "r_addr_out2", 4 0, v011C1230_0;
v011BEF40_0 .alias "r_clk", 0 0, v011C2C68_0;
v011BEFF0_0 .alias "r_data_in", 31 0, v011C2D18_0;
v011BF1A8_0 .alias "r_data_out1", 31 0, v011C29C8_0;
v011BF200_0 .alias "r_data_out2", 31 0, v011C2B80_0;
v011BF3B8_0 .alias "r_rst", 0 0, v011C35B0_0;
v011BF258_0 .alias "r_wr_en", 0 0, v011C3088_0;
L_011C5FA0 .array/port v011BED88, v011C0B70_0;
L_011C5CE0 .array/port v011BED88, v011C07A8_0;
S_0117D9A0 .scope module, "es" "execute" 4 84, 10 6, S_0117D450;
 .timescale 0 0;
P_01165B4C .param/l "DWIDTH" 10 7, +C4<0100000>;
P_01165B60 .param/l "IMM_WIDTH" 10 8, +C4<010000>;
P_01165B74 .param/l "PC_WIDTH" 10 9, +C4<0100000>;
v011BDB38_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v011BDB90_0 .net *"_s2", 0 0, L_011C4580; 1 drivers
v011BE650_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v011BEE38_0 .net *"_s6", 0 0, C4<0>; 1 drivers
v011BED30_0 .var "alu_control", 4 0;
v011BE968_0 .net "alu_pc", 31 0, v011BD980_0; 1 drivers
v011BE7B0_0 .net "alu_value", 31 0, v011BDAE0_0; 1 drivers
v011BEA18_0 .net "change_pc", 0 0, v011BD8D0_0; 1 drivers
v011BE9C0_0 .net "done", 0 0, v011BD400_0; 1 drivers
v011BE910_0 .alias "es_clk", 0 0, v011C2C68_0;
v011BEC80_0 .alias "es_i_alu_funct", 5 0, v011C27B8_0;
v011BEA70_0 .alias "es_i_alu_op", 5 0, v011C3030_0;
v011BEE90_0 .alias "es_i_alu_src", 0 0, v011C30E0_0;
v011BEC28_0 .alias "es_i_branch", 0 0, v011C36B8_0;
v011BE758_0 .alias "es_i_ce", 0 0, v011C2760_0;
v011BE808_0 .alias "es_i_data_rs", 31 0, v011C29C8_0;
v011BE860_0 .alias "es_i_data_rt", 31 0, v011C2B80_0;
v011BE8B8_0 .alias "es_i_imm", 15 0, v011C2A78_0;
v011BE6A8_0 .alias "es_i_pc", 31 0, v011C2CC0_0;
v011BE4F0_0 .var "es_o_alu_pc", 31 0;
v011BEBD0_0 .var "es_o_alu_value", 31 0;
v011BEDE0_0 .var "es_o_ce", 0 0;
v011BEAC8_0 .var "es_o_change_pc", 0 0;
v011BEEE8_0 .var "es_o_funct", 5 0;
v011BE5F8_0 .var "es_o_opcode", 5 0;
v011BE498_0 .var "es_o_zero", 0 0;
v011BE700_0 .alias "es_rst", 0 0, v011C35B0_0;
v011BEB20_0 .net "temp_zero", 0 0, L_011C45D8; 1 drivers
E_01178D80 .event edge, v0117B438_0, v011BEC80_0;
L_011C4580 .cmp/eq 32, v011BDAE0_0, C4<00000000000000000000000000000000>;
L_011C45D8 .functor MUXZ 1, C4<0>, C4<1>, L_011C4580, C4<>;
S_0117D670 .scope module, "a" "alu" 10 97, 11 4, S_0117D9A0;
 .timescale 0 0;
P_01165714 .param/l "DWIDTH" 11 5, +C4<0100000>;
P_01165728 .param/l "IMM_WIDTH" 11 7, +C4<010000>;
P_0116573C .param/l "PC_WIDTH" 11 6, +C4<0100000>;
v0117BE88_0 .net *"_s1", 0 0, L_011C5D90; 1 drivers
v0117BEE0_0 .net *"_s12", 4 0, C4<00001>; 1 drivers
v0117BF38_0 .net *"_s16", 4 0, C4<00010>; 1 drivers
v0117BF90_0 .net *"_s2", 15 0, L_011C5DE8; 1 drivers
v011BD560_0 .net *"_s20", 4 0, C4<00011>; 1 drivers
v011BD1F0_0 .net *"_s24", 4 0, C4<00100>; 1 drivers
v011BD9D8_0 .net *"_s28", 4 0, C4<00101>; 1 drivers
v011BD2F8_0 .net *"_s32", 4 0, C4<00110>; 1 drivers
v011BD090_0 .net *"_s36", 4 0, C4<00111>; 1 drivers
v011BD5B8_0 .net *"_s40", 4 0, C4<01000>; 1 drivers
v011BD820_0 .net *"_s44", 4 0, C4<01001>; 1 drivers
v011BD4B0_0 .net *"_s48", 4 0, C4<01010>; 1 drivers
v011BD610_0 .net *"_s52", 4 0, C4<01011>; 1 drivers
v011BD350_0 .net *"_s56", 4 0, C4<01100>; 1 drivers
v011BD668_0 .net *"_s60", 4 0, C4<01101>; 1 drivers
v011BD770_0 .net *"_s64", 4 0, C4<01110>; 1 drivers
v011BD878_0 .net *"_s68", 4 0, C4<01111>; 1 drivers
v011BD7C8_0 .net *"_s72", 4 0, C4<10000>; 1 drivers
v011BD198_0 .net *"_s8", 4 0, C4<00000>; 1 drivers
v011BD248_0 .alias "a_i_alu_src", 0 0, v011C30E0_0;
v011BD140_0 .alias "a_i_data_rs", 31 0, v011C29C8_0;
v011BD6C0_0 .alias "a_i_data_rt", 31 0, v011C2B80_0;
v011BDA88_0 .net "a_i_funct", 4 0, v011BED30_0; 1 drivers
v011BD508_0 .alias "a_i_imm", 15 0, v011C2A78_0;
v011BDA30_0 .alias "a_i_pc", 31 0, v011C2CC0_0;
v011BD718_0 .net "a_imm", 31 0, L_011C5FF8; 1 drivers
v011BD8D0_0 .var "a_o_change_pc", 0 0;
v011BD928_0 .net "a_o_data_2", 31 0, L_011C60A8; 1 drivers
v011BD980_0 .var "alu_pc", 31 0;
v011BDAE0_0 .var "alu_value", 31 0;
v011BD400_0 .var "done", 0 0;
v011BD038_0 .net "funct_add", 0 0, L_011C4AA8; 1 drivers
v011BD0E8_0 .net "funct_addu", 0 0, L_011C4C08; 1 drivers
v011BD2A0_0 .net "funct_and", 0 0, L_011C4C60; 1 drivers
v011BD3A8_0 .net "funct_beq", 0 0, L_011C46E0; 1 drivers
v011BD458_0 .net "funct_bne", 0 0, L_011C4EC8; 1 drivers
v011BDDF8_0 .net "funct_eq", 0 0, L_011C4CB8; 1 drivers
v011BDBE8_0 .net "funct_ge", 0 0, L_011C4D68; 1 drivers
v011BDDA0_0 .net "funct_geu", 0 0, L_011C4688; 1 drivers
v011BDE50_0 .net "funct_neq", 0 0, L_011C4528; 1 drivers
v011BDCF0_0 .net "funct_or", 0 0, L_011C44D0; 1 drivers
v011BDC98_0 .net "funct_sll", 0 0, L_011C4B58; 1 drivers
v011BDC40_0 .net "funct_slt", 0 0, L_011C4E70; 1 drivers
v011BDD48_0 .net "funct_sltu", 0 0, L_011C4B00; 1 drivers
v011BDEA8_0 .net "funct_sra", 0 0, L_011C4630; 1 drivers
v011BDF00_0 .net "funct_srl", 0 0, L_011C4898; 1 drivers
v011BDF58_0 .net "funct_sub", 0 0, L_011C4840; 1 drivers
v011BDFB0_0 .net "funct_xor", 0 0, L_011C4478; 1 drivers
E_01178E00/0 .event edge, v011BD038_0, v011BD140_0, v011BD928_0, v011BD0E8_0;
E_01178E00/1 .event edge, v011BDF58_0, v011BD2A0_0, v011BDCF0_0, v011BDFB0_0;
E_01178E00/2 .event edge, v011BDC40_0, v011BDD48_0, v011BDC98_0, v011BDF00_0;
E_01178E00/3 .event edge, v011BDEA8_0, v011BDDF8_0, v011BDE50_0, v011BDBE8_0;
E_01178E00/4 .event edge, v011BDDA0_0, v011BD3A8_0, v0117BDD8_0, v011BDA30_0;
E_01178E00/5 .event edge, v011BD718_0, v011BD458_0;
E_01178E00 .event/or E_01178E00/0, E_01178E00/1, E_01178E00/2, E_01178E00/3, E_01178E00/4, E_01178E00/5;
L_011C5D90 .part v011C0B18_0, 15, 1;
LS_011C5DE8_0_0 .concat [ 1 1 1 1], L_011C5D90, L_011C5D90, L_011C5D90, L_011C5D90;
LS_011C5DE8_0_4 .concat [ 1 1 1 1], L_011C5D90, L_011C5D90, L_011C5D90, L_011C5D90;
LS_011C5DE8_0_8 .concat [ 1 1 1 1], L_011C5D90, L_011C5D90, L_011C5D90, L_011C5D90;
LS_011C5DE8_0_12 .concat [ 1 1 1 1], L_011C5D90, L_011C5D90, L_011C5D90, L_011C5D90;
L_011C5DE8 .concat [ 4 4 4 4], LS_011C5DE8_0_0, LS_011C5DE8_0_4, LS_011C5DE8_0_8, LS_011C5DE8_0_12;
L_011C5FF8 .concat [ 16 16 0 0], v011C0B18_0, L_011C5DE8;
L_011C60A8 .functor MUXZ 32, L_011C3F48, L_011C5FF8, v0117B1D0_0, C4<>;
L_011C4AA8 .cmp/eq 5, v011BED30_0, C4<00000>;
L_011C4840 .cmp/eq 5, v011BED30_0, C4<00001>;
L_011C4C60 .cmp/eq 5, v011BED30_0, C4<00010>;
L_011C44D0 .cmp/eq 5, v011BED30_0, C4<00011>;
L_011C4478 .cmp/eq 5, v011BED30_0, C4<00100>;
L_011C4E70 .cmp/eq 5, v011BED30_0, C4<00101>;
L_011C4B00 .cmp/eq 5, v011BED30_0, C4<00110>;
L_011C4B58 .cmp/eq 5, v011BED30_0, C4<00111>;
L_011C4898 .cmp/eq 5, v011BED30_0, C4<01000>;
L_011C4630 .cmp/eq 5, v011BED30_0, C4<01001>;
L_011C4CB8 .cmp/eq 5, v011BED30_0, C4<01010>;
L_011C4528 .cmp/eq 5, v011BED30_0, C4<01011>;
L_011C4D68 .cmp/eq 5, v011BED30_0, C4<01100>;
L_011C4688 .cmp/eq 5, v011BED30_0, C4<01101>;
L_011C4C08 .cmp/eq 5, v011BED30_0, C4<01110>;
L_011C46E0 .cmp/eq 5, v011BED30_0, C4<01111>;
L_011C4EC8 .cmp/eq 5, v011BED30_0, C4<10000>;
S_0117D5E8 .scope module, "m" "memory" 4 109, 12 4, S_0117D450;
 .timescale 0 0;
P_0115AC1C .param/l "AWIDTH_MEM" 12 6, +C4<0100000>;
P_0115AC30 .param/l "DWIDTH" 12 5, +C4<0100000>;
v0117BD80_0 .alias "alu_value_addr", 31 0, v011C28C0_0;
v0117BB70 .array "data_mem", 31 0, 31 0;
v0117BBC8_0 .var/i "i", 31 0;
v0117BCD0_0 .alias "m_clk", 0 0, v011C2C68_0;
v0117BD28_0 .alias "m_i_ce", 0 0, v011C2868_0;
v0117BDD8_0 .alias "m_i_store_data", 31 0, v011C2B80_0;
v0117BB18_0 .var "m_o_load_data", 31 0;
v0117BC20_0 .alias "m_rd_en", 0 0, v011C2F80_0;
v0117BC78_0 .alias "m_rst", 0 0, v011C35B0_0;
v0117BE30_0 .alias "m_wr_en", 0 0, v011C33F8_0;
E_01178D00/0 .event negedge, v0117BC78_0;
E_01178D00/1 .event posedge, v0117BCD0_0;
E_01178D00 .event/or E_01178D00/0, E_01178D00/1;
S_0117D3C8 .scope module, "c" "controller" 3 53, 13 5, S_0117DAB0;
 .timescale 0 0;
v0117B1D0_0 .var "ALUSrc", 0 0;
v0117B228_0 .var "Branch", 0 0;
v0117B908_0 .var "MemRead", 0 0;
v0117B018_0 .var "MemWrite", 0 0;
v0117B960_0 .var "MemtoReg", 0 0;
v0117B2D8_0 .var "RegDst", 0 0;
v0117B3E0_0 .var "RegWrite", 0 0;
v0117B438_0 .alias "d_c_opcode", 5 0, v011C3030_0;
E_01178C80 .event edge, v0117B438_0;
    .scope S_0117DD58;
T_1 ;
    %wait E_01178D00;
    %load/v 8, v011C1E70_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 6 20 "$readmemh", "./source/instr.txt", v011C1A18, 1'sb0, 4'sb0101;
    %ix/load 0, 32, 0;
    %assign/v0 v011C19C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C20D8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C2550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C1B78_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v011C1AC8_0, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/getv/s 3, v011C19C0_0;
    %load/av 8, v011C1A18, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C2550_0, 0, 8;
    %load/v 8, v011C19C0_0, 32;
    %cmpi/u 8, 5, 32;
    %mov 8, 4, 1;
    %jmp/0  T_1.4, 8;
    %mov 9, 1, 1;
    %jmp/1  T_1.6, 8;
T_1.4 ; End of true expr.
    %jmp/0  T_1.5, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_1.6;
T_1.5 ;
    %mov 9, 0, 1; Return false value
T_1.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C20D8_0, 0, 9;
    %load/v 8, v011C19C0_0, 32;
   %cmpi/s 8, 5, 32;
    %mov 8, 5, 1;
    %jmp/0  T_1.7, 8;
    %load/v 9, v011C19C0_0, 32;
    %mov 41, 40, 1;
    %addi 9, 1, 33;
    %jmp/1  T_1.9, 8;
T_1.7 ; End of true expr.
    %jmp/0  T_1.8, 8;
 ; End of false expr.
    %blend  9, 0, 33; Condition unknown.
    %jmp  T_1.9;
T_1.8 ;
    %mov 9, 0, 33; Return false value
T_1.9 ;
    %ix/load 0, 32, 0;
    %assign/v0 v011C19C0_0, 0, 9;
    %ix/load 0, 1, 0;
    %assign/v0 v011C1B78_0, 0, 1;
    %load/v 8, v011C20D8_0, 1;
    %jmp/0xz  T_1.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011C1B78_0, 0, 0;
T_1.10 ;
    %jmp T_1.3;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C1B78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C20D8_0, 0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0117DBC0;
T_2 ;
    %wait E_01178D00;
    %load/v 8, v011C1C60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011C21E0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C2708_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2080_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2340_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C24A0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v011C1CB8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v011C2658_0, 1;
    %load/v 9, v011C2600_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_2.4, 8;
    %mov 9, 0, 1;
    %jmp/1  T_2.6, 8;
T_2.4 ; End of true expr.
    %jmp/0  T_2.5, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_2.6;
T_2.5 ;
    %mov 9, 1, 1; Return false value
T_2.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2080_0, 0, 9;
    %load/v 8, v011C2600_0, 1;
    %jmp/0xz  T_2.7, 8;
    %load/v 8, v011C2130_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C21E0_0, 0, 8;
    %load/v 8, v011C24A0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C2708_0, 0, 8;
    %load/v 8, v011C2290_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011C24A0_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2340_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2340_0, 0, 0;
T_2.8 ;
    %jmp T_2.3;
T_2.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2340_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C2080_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C21E0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011C2708_0, 0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0117D918;
T_3 ;
    %wait E_01178D00;
    %load/v 8, v011C0DB8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0B70_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011C07A8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0800_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0750_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0A68_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011C0B18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0BC8_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v011C08B0_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v011C12E0_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v011C1128_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0B70_0, 0, 8;
    %load/v 8, v011C1180_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C07A8_0, 0, 8;
    %load/v 8, v011C1078_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0800_0, 0, 8;
    %load/v 8, v011C16A8_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0750_0, 0, 8;
    %load/v 8, v011C10D0_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0A68_0, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v011C0B18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0BC8_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v011C15A0_0, 1;
    %load/v 9, v011C1650_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v011C1128_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0B70_0, 0, 8;
    %load/v 8, v011C1180_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C07A8_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0800_0, 0, 0;
    %load/v 8, v011C16A8_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0750_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0A68_0, 0, 0;
    %load/v 8, v011C1548_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011C0B18_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0BC8_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v011C15F8_0, 1;
    %load/v 9, v011C0F70_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v011C1128_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0B70_0, 0, 8;
    %load/v 8, v011C1180_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C07A8_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0800_0, 0, 0;
    %load/v 8, v011C16A8_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0750_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0A68_0, 0, 0;
    %load/v 8, v011C1548_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011C0B18_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0BC8_0, 0, 1;
    %jmp T_3.9;
T_3.8 ;
    %load/v 8, v011C0C58_0, 1;
    %load/v 9, v011C1700_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011C0E10_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011C0F18_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011C1338_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011C0FC8_0, 1;
    %or 8, 9, 1;
    %load/v 9, v011C1020_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.10, 8;
    %load/v 8, v011C1128_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0B70_0, 0, 8;
    %load/v 8, v011C1180_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v011C07A8_0, 0, 8;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0800_0, 0, 0;
    %load/v 8, v011C16A8_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0750_0, 0, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0A68_0, 0, 0;
    %load/v 8, v011C1548_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v011C0B18_0, 0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0BC8_0, 0, 1;
    %jmp T_3.11;
T_3.10 ;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0B70_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011C07A8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0800_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0750_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0A68_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011C0B18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0BC8_0, 0, 0;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0B70_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011C07A8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v011C0800_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0750_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011C0A68_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v011C0B18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011C0BC8_0, 0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0117DB38;
T_4 ;
    %wait E_01178D00;
    %load/v 8, v011BF3B8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v011BE440_0, 0, 32;
T_4.2 ;
    %load/v 8, v011BE440_0, 32;
   %cmpi/u 8, 32, 32;
    %jmp/0xz T_4.3, 5;
    %load/v 8, v011BE440_0, 32;
    %ix/getv/s 3, v011BE440_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011BED88, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v011BE440_0, 32;
    %set/v v011BE440_0, 8, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v011BF258_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v011BEFF0_0, 32;
    %ix/getv 3, v011BE548_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v011BED88, 0, 8;
t_1 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0117D670;
T_5 ;
    %wait E_01178E00;
    %set/v v011BDAE0_0, 0, 32;
    %set/v v011BD980_0, 0, 32;
    %set/v v011BD400_0, 0, 1;
    %load/v 8, v011BD038_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 32;
    %add 8, 40, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v011BD0E8_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 32;
    %add 8, 40, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v011BDF58_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 32;
    %sub 8, 40, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v011BD2A0_0, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 32;
    %and 8, 40, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v011BDCF0_0, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 32;
    %or 8, 40, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.9;
T_5.8 ;
    %load/v 8, v011BDFB0_0, 1;
    %jmp/0xz  T_5.10, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 32;
    %xor 8, 40, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.11;
T_5.10 ;
    %load/v 8, v011BDC40_0, 1;
    %jmp/0xz  T_5.12, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_5.14, 5;
    %movi 8, 1, 32;
    %set/v v011BDAE0_0, 8, 32;
    %jmp T_5.15;
T_5.14 ;
    %set/v v011BDAE0_0, 0, 32;
T_5.15 ;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.13;
T_5.12 ;
    %load/v 8, v011BDD48_0, 1;
    %jmp/0xz  T_5.16, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_5.18, 5;
    %movi 8, 1, 32;
    %set/v v011BDAE0_0, 8, 32;
    %jmp T_5.19;
T_5.18 ;
    %set/v v011BDAE0_0, 0, 32;
T_5.19 ;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.17;
T_5.16 ;
    %load/v 8, v011BDC98_0, 1;
    %jmp/0xz  T_5.20, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftl/i0  8, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.21;
T_5.20 ;
    %load/v 8, v011BDF00_0, 1;
    %jmp/0xz  T_5.22, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/i0  8, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.23;
T_5.22 ;
    %load/v 8, v011BDEA8_0, 1;
    %jmp/0xz  T_5.24, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 5; Only need 5 of 32 bits
; Save base=40 wid=5 in lookaside.
    %ix/get 0, 40, 5;
    %shiftr/s/i0  8, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.25;
T_5.24 ;
    %load/v 8, v011BDDF8_0, 1;
    %jmp/0xz  T_5.26, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.28, 8;
    %movi 9, 1, 32;
    %jmp/1  T_5.30, 8;
T_5.28 ; End of true expr.
    %jmp/0  T_5.29, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_5.30;
T_5.29 ;
    %mov 9, 0, 32; Return false value
T_5.30 ;
    %set/v v011BDAE0_0, 9, 32;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.27;
T_5.26 ;
    %load/v 8, v011BDE50_0, 1;
    %jmp/0xz  T_5.31, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD928_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_5.33, 8;
    %mov 9, 0, 32;
    %jmp/1  T_5.35, 8;
T_5.33 ; End of true expr.
    %movi 41, 1, 32;
    %jmp/0  T_5.34, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.35;
T_5.34 ;
    %mov 9, 41, 32; Return false value
T_5.35 ;
    %set/v v011BDAE0_0, 9, 32;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.32;
T_5.31 ;
    %load/v 8, v011BDBE8_0, 1;
    %jmp/0xz  T_5.36, 8;
    %load/v 8, v011BD928_0, 32;
    %load/v 40, v011BD140_0, 32;
    %cmp/s 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.38, 5;
    %movi 8, 1, 32;
    %set/v v011BDAE0_0, 8, 32;
    %jmp T_5.39;
T_5.38 ;
    %set/v v011BDAE0_0, 0, 32;
T_5.39 ;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.37;
T_5.36 ;
    %load/v 8, v011BDDA0_0, 1;
    %jmp/0xz  T_5.40, 8;
    %load/v 8, v011BD928_0, 32;
    %load/v 40, v011BD140_0, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %jmp/0xz  T_5.42, 5;
    %movi 8, 1, 32;
    %set/v v011BDAE0_0, 8, 32;
    %jmp T_5.43;
T_5.42 ;
    %set/v v011BDAE0_0, 0, 32;
T_5.43 ;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.41;
T_5.40 ;
    %load/v 8, v011BD3A8_0, 1;
    %jmp/0xz  T_5.44, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD6C0_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_5.46, 4;
    %load/v 8, v011BDA30_0, 32;
    %load/v 40, v011BD718_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v011BD980_0, 8, 32;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD6C0_0, 32;
    %sub 8, 40, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD8D0_0, 1, 1;
    %jmp T_5.47;
T_5.46 ;
    %set/v v011BD8D0_0, 0, 1;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD6C0_0, 32;
    %sub 8, 40, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD980_0, 0, 32;
T_5.47 ;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.45;
T_5.44 ;
    %load/v 8, v011BD458_0, 1;
    %jmp/0xz  T_5.48, 8;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD6C0_0, 32;
    %cmp/u 8, 40, 32;
    %inv 4, 1;
    %jmp/0xz  T_5.50, 4;
    %load/v 8, v011BDA30_0, 32;
    %load/v 40, v011BD718_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v011BD980_0, 8, 32;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD6C0_0, 32;
    %sub 8, 40, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD8D0_0, 1, 1;
    %jmp T_5.51;
T_5.50 ;
    %set/v v011BD8D0_0, 0, 1;
    %load/v 8, v011BD140_0, 32;
    %load/v 40, v011BD6C0_0, 32;
    %sub 8, 40, 32;
    %set/v v011BDAE0_0, 8, 32;
    %set/v v011BD980_0, 0, 32;
T_5.51 ;
    %set/v v011BD400_0, 1, 1;
    %jmp T_5.49;
T_5.48 ;
    %set/v v011BD980_0, 0, 32;
    %set/v v011BDAE0_0, 0, 32;
    %set/v v011BD400_0, 0, 1;
T_5.49 ;
T_5.45 ;
T_5.41 ;
T_5.37 ;
T_5.32 ;
T_5.27 ;
T_5.25 ;
T_5.23 ;
T_5.21 ;
T_5.17 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0117D9A0;
T_6 ;
    %wait E_01178D80;
    %set/v v011BED30_0, 0, 5;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v011BEC80_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.2, 6;
    %cmpi/u 8, 33, 6;
    %jmp/1 T_6.3, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.4, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_6.5, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 39, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_6.10, 6;
    %cmpi/u 8, 41, 6;
    %jmp/1 T_6.11, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.12, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_6.13, 6;
    %cmpi/u 8, 44, 6;
    %jmp/1 T_6.14, 6;
    %cmpi/u 8, 45, 6;
    %jmp/1 T_6.15, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_6.16, 6;
    %set/v v011BED30_0, 0, 5;
    %jmp T_6.18;
T_6.2 ;
    %set/v v011BED30_0, 0, 5;
    %jmp T_6.18;
T_6.3 ;
    %movi 8, 1, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.4 ;
    %movi 8, 2, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.5 ;
    %movi 8, 3, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.6 ;
    %movi 8, 4, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.7 ;
    %movi 8, 5, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.8 ;
    %movi 8, 6, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.9 ;
    %movi 8, 7, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.10 ;
    %movi 8, 8, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.11 ;
    %movi 8, 9, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.12 ;
    %movi 8, 10, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.13 ;
    %movi 8, 11, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.14 ;
    %movi 8, 12, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.15 ;
    %movi 8, 13, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.16 ;
    %movi 8, 14, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.18;
T_6.18 ;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 1, 7;
    %mov 8, 4, 1;
    %load/v 9, v011BEA70_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 2, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_6.19, 8;
    %set/v v011BED30_0, 0, 5;
    %jmp T_6.20;
T_6.19 ;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 4, 7;
    %jmp/0xz  T_6.21, 4;
    %set/v v011BED30_0, 0, 5;
    %jmp T_6.22;
T_6.21 ;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 5, 7;
    %jmp/0xz  T_6.23, 4;
    %movi 8, 14, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.24;
T_6.23 ;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 6, 7;
    %jmp/0xz  T_6.25, 4;
    %movi 8, 5, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.26;
T_6.25 ;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 7, 7;
    %jmp/0xz  T_6.27, 4;
    %movi 8, 6, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.28;
T_6.27 ;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 8, 7;
    %jmp/0xz  T_6.29, 4;
    %movi 8, 2, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.30;
T_6.29 ;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 9, 7;
    %jmp/0xz  T_6.31, 4;
    %movi 8, 3, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.32;
T_6.31 ;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 10, 7;
    %jmp/0xz  T_6.33, 4;
    %movi 8, 4, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.34;
T_6.33 ;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_6.35, 4;
    %movi 8, 15, 5;
    %set/v v011BED30_0, 8, 5;
    %jmp T_6.36;
T_6.35 ;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 11, 7;
    %jmp/0xz  T_6.37, 4;
    %movi 8, 16, 5;
    %set/v v011BED30_0, 8, 5;
T_6.37 ;
T_6.36 ;
T_6.34 ;
T_6.32 ;
T_6.30 ;
T_6.28 ;
T_6.26 ;
T_6.24 ;
T_6.22 ;
T_6.20 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0117D9A0;
T_7 ;
    %wait E_01178D00;
    %load/v 8, v011BE700_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v011BEBD0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011BE4F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BE498_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BEEE8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BE5F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BEDE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BEAC8_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v011BE758_0, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011BEAC8_0, 0, 0;
    %load/v 8, v011BE7B0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011BEBD0_0, 0, 8;
    %load/v 8, v011BEA70_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011BE5F8_0, 0, 8;
    %load/v 8, v011BEC80_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v011BEEE8_0, 0, 8;
    %load/v 8, v011BEB20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011BE498_0, 0, 8;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_7.4, 4;
    %load/v 8, v011BEC28_0, 1;
    %load/v 9, v011BEB20_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %load/v 8, v011BE968_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011BE4F0_0, 0, 8;
    %load/v 8, v011BEA18_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011BEAC8_0, 0, 8;
    %jmp T_7.7;
T_7.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011BEAC8_0, 0, 0;
    %load/v 8, v011BE6A8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011BE4F0_0, 0, 8;
T_7.7 ;
T_7.4 ;
    %load/v 8, v011BEA70_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 11, 7;
    %jmp/0xz  T_7.8, 4;
    %load/v 8, v011BEC28_0, 1;
    %load/v 9, v011BEB20_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.10, 8;
    %load/v 8, v011BE968_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011BE4F0_0, 0, 8;
    %load/v 8, v011BEA18_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v011BEAC8_0, 0, 8;
    %jmp T_7.11;
T_7.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011BEAC8_0, 0, 0;
    %load/v 8, v011BE6A8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v011BE4F0_0, 0, 8;
T_7.11 ;
T_7.8 ;
    %load/v 8, v011BE9C0_0, 1;
    %jmp/0xz  T_7.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v011BEDE0_0, 0, 1;
T_7.12 ;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v011BEAC8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011BEBD0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v011BE4F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BE498_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BEEE8_0, 0, 0;
    %ix/load 0, 6, 0;
    %assign/v0 v011BE5F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BEDE0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v011BEAC8_0, 0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0117D5E8;
T_8 ;
    %wait E_01178D00;
    %load/v 8, v0117BC78_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v0117BBC8_0, 0, 32;
T_8.2 ;
    %load/v 8, v0117BBC8_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_8.3, 5;
    %ix/getv/s 3, v0117BBC8_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0117BB70, 0, 0;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0117BBC8_0, 32;
    %set/v v0117BBC8_0, 8, 32;
    %jmp T_8.2;
T_8.3 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0117BB18_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0117BD28_0, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v0117BE30_0, 1;
    %jmp/0xz  T_8.6, 8;
    %load/v 8, v0117BDD8_0, 32;
    %ix/getv 3, v0117BD80_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0117BB70, 0, 8;
t_3 ;
T_8.6 ;
    %load/v 8, v0117BC20_0, 1;
    %jmp/0xz  T_8.8, 8;
    %ix/getv 3, v0117BD80_0;
    %load/av 8, v0117BB70, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0117BB18_0, 0, 8;
T_8.8 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0117D3C8;
T_9 ;
    %wait E_01178C80;
    %set/v v0117B2D8_0, 0, 1;
    %set/v v0117B228_0, 0, 1;
    %set/v v0117B908_0, 0, 1;
    %set/v v0117B960_0, 0, 1;
    %set/v v0117B018_0, 0, 1;
    %set/v v0117B1D0_0, 0, 1;
    %set/v v0117B3E0_0, 0, 1;
    %load/v 8, v0117B438_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 11, 6;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_9.4, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_9.5, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_9.6, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_9.7, 6;
    %cmpi/u 8, 9, 6;
    %jmp/1 T_9.8, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_9.9, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_9.10, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_9.11, 6;
    %set/v v0117B2D8_0, 0, 1;
    %set/v v0117B228_0, 0, 1;
    %set/v v0117B908_0, 0, 1;
    %set/v v0117B960_0, 0, 1;
    %set/v v0117B018_0, 0, 1;
    %set/v v0117B1D0_0, 0, 1;
    %set/v v0117B3E0_0, 0, 1;
    %jmp T_9.13;
T_9.0 ;
    %set/v v0117B2D8_0, 1, 1;
    %set/v v0117B1D0_0, 0, 1;
    %set/v v0117B3E0_0, 1, 1;
    %jmp T_9.13;
T_9.1 ;
    %set/v v0117B228_0, 1, 1;
    %jmp T_9.13;
T_9.2 ;
    %set/v v0117B228_0, 1, 1;
    %jmp T_9.13;
T_9.3 ;
    %set/v v0117B2D8_0, 0, 1;
    %set/v v0117B1D0_0, 1, 1;
    %set/v v0117B3E0_0, 1, 1;
    %jmp T_9.13;
T_9.4 ;
    %set/v v0117B2D8_0, 0, 1;
    %set/v v0117B1D0_0, 1, 1;
    %set/v v0117B3E0_0, 1, 1;
    %jmp T_9.13;
T_9.5 ;
    %set/v v0117B2D8_0, 0, 1;
    %set/v v0117B1D0_0, 1, 1;
    %set/v v0117B3E0_0, 1, 1;
    %jmp T_9.13;
T_9.6 ;
    %set/v v0117B2D8_0, 0, 1;
    %set/v v0117B1D0_0, 1, 1;
    %set/v v0117B3E0_0, 1, 1;
    %jmp T_9.13;
T_9.7 ;
    %set/v v0117B2D8_0, 0, 1;
    %set/v v0117B1D0_0, 1, 1;
    %set/v v0117B3E0_0, 1, 1;
    %jmp T_9.13;
T_9.8 ;
    %set/v v0117B2D8_0, 0, 1;
    %set/v v0117B1D0_0, 1, 1;
    %set/v v0117B3E0_0, 1, 1;
    %jmp T_9.13;
T_9.9 ;
    %set/v v0117B2D8_0, 0, 1;
    %set/v v0117B1D0_0, 1, 1;
    %set/v v0117B3E0_0, 1, 1;
    %jmp T_9.13;
T_9.10 ;
    %set/v v0117B2D8_0, 0, 1;
    %set/v v0117B1D0_0, 1, 1;
    %set/v v0117B908_0, 1, 1;
    %set/v v0117B960_0, 1, 1;
    %set/v v0117B3E0_0, 1, 1;
    %jmp T_9.13;
T_9.11 ;
    %set/v v0117B1D0_0, 1, 1;
    %set/v v0117B018_0, 1, 1;
    %jmp T_9.13;
T_9.13 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0117D120;
T_10 ;
    %set/v v011C3608_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0117D120;
T_11 ;
    %delay 5, 0;
    %load/v 8, v011C3608_0, 1;
    %inv 8, 1;
    %set/v v011C3608_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0117D120;
T_12 ;
    %vpi_call 2 40 "$dumpfile", "./waveform/processor.vcd";
    %vpi_call 2 41 "$dumpvars", 1'sb0, S_0117D120;
    %end;
    .thread T_12;
    .scope S_0117D120;
T_13 ;
    %movi 8, 2, 32;
    %set/v v011C32F0_0, 8, 32;
    %fork TD_tb.reset, S_0117DDE0;
    %join;
    %wait E_01175300;
    %set/v v011C3710_0, 1, 1;
    %movi 8, 13, 5;
T_13.0 %cmp/s 0, 8, 5;
    %jmp/0xz T_13.1, 5;
    %add 8, 1, 5;
    %wait E_01175300;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_13;
    .scope S_0117D120;
T_14 ;
    %vpi_call 2 61 "$monitor", $time, " ", "p_o_pc = %d, p_wb_data = %d", v011C2CC0_0, v011C2D18_0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    ".\test\tb_processor.v";
    "././source/processor.v";
    "././source/datapath.v";
    "././source/instruction_fetch.v";
    "././source/transmit.v";
    "././source/decoder_stage.v";
    "././source/decoder.v";
    "././source/register.v";
    "././source/execute_stage.v";
    "././source/alu.v";
    "././source/memory.v";
    "././source/controller.v";
