// Seed: 3846753151
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [-1 : -1 'h0 ==  -1] id_18;
  wire [-1 : 1] id_19;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output tri id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1,
      id_4,
      id_1,
      id_4,
      id_1,
      id_1,
      id_4,
      id_1,
      id_1,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1,
      id_2
  );
  inout wire id_1;
  wire id_6;
  generate
    assign id_4 = 1 + -1;
  endgenerate
endmodule
