### Describing Control Unit Mapping

R Type(add,sub,and,or):

| funct7[31:25] | rs2[24:20] | rs1[19:15] | funct3[14:12] | rd[11:7] | opcode[6:0] |
| :-----------: | ---------- | ---------- | ------------- | -------- | :---------: |
|     7bit     | 5bit       | 5bit       | 3bit          | 5bit     |    7bit    |

add:

| funct7[31:25] | rs2[24:20] | rs1[19:15] | funct3[14:12] | rd[11:7] | opcode[6:0] |
| :-----------: | ---------- | ---------- | ------------- | -------- | :---------: |
|    0000000    | 5bit       | 5bit       | 000           | 5bit     |   0110011   |

sub:

| funct7[31:25] | rs2[24:20] | rs1[19:15] | funct3[14:12] | rd[11:7] | opcode[6:0] |
| :-----------: | ---------- | ---------- | ------------- | -------- | :---------: |
|    0100000    | 5bit       | 5bit       | 000           | 5bit     |   0110011   |

and:

| funct7[31:25] | rs2[24:20] | rs1[19:15] | funct3[14:12] | rd[11:7] | opcode[6:0] |
| :-----------: | ---------- | ---------- | ------------- | -------- | :---------: |
|    0000000    | 5bit       | 5bit       | 111           | 5bit     |   0110011   |

or:

| funct7[31:25] | rs2[24:20] | rs1[19:15] | funct3[14:12] | rd[11:7] | opcode[6:0] |
| :-----------: | ---------- | ---------- | ------------- | -------- | :---------: |
|    0000000    | 5bit       | 5bit       | 110           | 5bit     |   0110011   |

I Type(ld):

| immediate[31:20] | rs1[19:15] | funct3 | rd[11:7] | opcode[6:0] |
| ---------------- | ---------- | ------ | -------- | ----------- |
| 12bit            | 5bit       | 3bit   | 5bit     | 7bit        |

ld:

| immediate[31:20] | rs1[19:15] | funct3[14:12] | rd[11:7] | opcode[6:0] |
| ---------------- | ---------- | ------------- | -------- | ----------- |
| 12bit            | 5bit       | 011           | 5bit     | 0000011     |

S Type(sd):

| immediate[11:5] | rs2[24:20] | rs1[19:15] | funct3[14:12] | immediate[4:0] | opcode[6:0] |
| --------------- | ---------- | ---------- | ------------- | -------------- | ----------- |
| 7bit            | 5bit       | 5bit       | 3bit          | 5bit           | 7bit        |

save:

| immediate[11:5] | rs2[24:20] | rs1[19:15] | funct3[14:12] | immediate[4:0] | opcode[6:0] |
| --------------- | ---------- | ---------- | ------------- | -------------- | ----------- |
| 7bit            | 5bit       | 5bit       | 011           | 5bit           | 0100011     |

SB Type(beq):

| immediate[12,10:5] | rs2[24:20] | rs1[19:15] | funct3[14:12] | immed[4:1,11] | opcode[6:0] |
| ------------------ | ---------- | ---------- | ------------- | ------------- | ----------- |
| 7bit               | 5bit       | 5bit       | 000           | 5bit          | 1100111     |


|     | Opcode  | branch | MemRead | MemtoReg | ALUOp | ALUControl | f3  | f7      | MemWrite | ALUSrc | RegWrite |  |
| --- | ------- | ------ | ------- | -------- | ----- | ---------- | --- | ------- | -------- | ------ | -------- | - |
| add | 0110011 | 0      | 0       | 0        | 10    | 0010       | 000 | 0000000 | 0        | 0      | 1        |  |
| sub | 0110011 | 0      | 0       | 0        | 10    | 0110       | 000 | 0100000 | 0        | 0      | 1        |  |
| or  | 0110011 | 0      | 0       | 0        | 10    | 0001       | 110 | 0000000 | 0        | 0      | 1        |  |
| and | 0110011 | 0      | 0       | 0        | 10    | 0000       | 111 | 0000000 | 0        | 0      | 1        |  |
| ld  | 0000011 | 0      | 1       | 1        | 00    | 0010       | 011 | -       | 0        | 1      | 1        |  |
| sd  | 0100011 | 0      | 0       | 0        | 00    | 0010       | 011 | -       | 1        | 1      | 1        |  |
| beq | 1100111 | 1      | 0       | 0        | 01    | 0110       | 000 | -       | 0        | 1      | 0        |  |
