// Seed: 3655482369
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    output supply0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    output supply0 id_12,
    input tri0 id_13,
    input tri id_14,
    output supply0 id_15,
    output tri0 id_16,
    output wor id_17,
    input tri id_18,
    input tri id_19,
    output supply1 id_20,
    input tri id_21,
    output tri1 id_22,
    output tri id_23,
    input wire id_24,
    input tri1 id_25,
    input uwire id_26,
    input tri0 id_27,
    input tri1 id_28,
    input tri0 id_29,
    input tri0 id_30,
    output supply1 id_31,
    input tri0 id_32,
    input tri0 id_33
);
  wire id_35;
endmodule
module module_1 (
    output supply1 id_0
    , id_20,
    input supply0 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7,
    inout supply1 id_8,
    input wand id_9,
    input supply1 id_10,
    output supply0 id_11,
    input wor id_12,
    output logic id_13,
    input wire id_14,
    input wand id_15,
    input logic id_16,
    input wand id_17,
    input wire id_18
);
  always @(posedge 1'h0 or posedge 1) begin : LABEL_0
    id_13 <= id_16;
  end
  module_0 modCall_1 (
      id_15,
      id_1,
      id_11,
      id_4,
      id_6,
      id_11,
      id_6,
      id_9,
      id_15,
      id_11,
      id_0,
      id_5,
      id_8,
      id_18,
      id_2,
      id_0,
      id_8,
      id_8,
      id_10,
      id_14,
      id_8,
      id_5,
      id_8,
      id_0,
      id_6,
      id_4,
      id_12,
      id_18,
      id_6,
      id_17,
      id_15,
      id_8,
      id_7,
      id_7
  );
  assign modCall_1.id_22 = 0;
endmodule
