   1                             		.file	"arm_relu6_s8.c"
   2                             		.section P,"ax"
   3                             	.Ltext0:
   4                             		.section	.text.arm_relu6_s8,"ax",@progbits
   5                             		.global	_arm_relu6_s8
   7                             	_arm_relu6_s8:
   8                             	.LFB82:
   9                             		.file 1 "../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c"
   1:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** /*
   2:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * Copyright (C) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   3:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  *
   4:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * SPDX-License-Identifier: Apache-2.0
   5:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  *
   6:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * not use this file except in compliance with the License.
   8:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * You may obtain a copy of the License at
   9:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  *
  10:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  *
  12:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * Unless required by applicable law or agreed to in writing, software
  13:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * See the License for the specific language governing permissions and
  16:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * limitations under the License.
  17:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  */
  18:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** 
  19:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** /* ----------------------------------------------------------------------
  20:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * Project:      CMSIS NN Library
  21:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * Title:        arm_relu6_s8.c
  22:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * Description:  Basic s8 version of ReLU6
  23:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  *
  24:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * $Date:        09. October 2020
  25:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * $Revision:    V.1.0.1
  26:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  *
  27:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * Target Processor:  Cortex-M cores
  28:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  *
  29:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * -------------------------------------------------------------------- */
  30:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** 
  31:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** #include "arm_nnfunctions.h"
  32:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** #include "arm_nnsupportfunctions.h"
  33:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** 
  34:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** /**
  35:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  *  @ingroup groupNN
  36:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  */
  37:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** 
  38:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** /**
  39:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * @addtogroup Acti
  40:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * @{
  41:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  */
  42:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** 
  43:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** /*
  44:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  *  Basic ReLU6 function
  45:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  *
  46:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  * Refer to header file for details.
  47:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  *
  48:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****  */
  49:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** 
  50:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** void arm_relu6_s8(q7_t *data, uint16_t size)
  51:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** {
  10                             		.loc 1 51 1
  11                             	.LVL0:
  52:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****     int32_t i;
  12                             		.loc 1 52 5
  53:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** 
  54:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****     for (i = 0; i < size; i++)
  13                             		.loc 1 54 5
  14 0000 5F 22                   		movu.W	r2, r2
  15 0002 61 02                   		cmp	#0, r2
  16 0004 20 18                   		beq	.L1
  17 0006 4B 12                   		add	r1, r2
  18                             	.LVL1:
  19                             		.balign 8,3,5
  20                             	.L3:
  21                             	.LBB2:
  55:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****     {
  56:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****         int32_t ip = data[i];
  22                             		.loc 1 56 9 discriminator 3
  23                             		.loc 1 56 17 is_stmt 0 discriminator 3
  24 0008 FD 28 15                		mov.B	[r1+], r5
  25                             	.LVL2:
  57:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** 
  58:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****         ip = MAX(ip, 0);
  26                             		.loc 1 58 9 is_stmt 1 discriminator 3
  59:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****         data[i] = MIN(ip, 6);
  27                             		.loc 1 59 9 discriminator 3
  58:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****         data[i] = MIN(ip, 6);
  28                             		.loc 1 58 12 is_stmt 0 discriminator 3
  29 000b FD 74 45 00             		max	#0, r5
  30                             	.LVL3:
  31                             		.loc 1 59 17 discriminator 3
  32 000f 71 14 FF                		add	#-1, r1, r4
  33                             		.loc 1 59 19 discriminator 3
  34 0012 FD 74 55 06             		min	#6, r5
  35                             	.LVL4:
  36                             		.loc 1 59 17 discriminator 3
  37 0016 C3 45                   		mov.B	r5, [r4]
  38                             	.LVL5:
  39                             	.LBE2:
  54:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****     {
  40                             		.loc 1 54 5 discriminator 3
  41 0018 47 12                   		cmp	r1, r2
  42 001a 21 EE                   		bne	.L3
  43                             	.LVL6:
  44                             	.L1:
  60:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c ****     }
  61:../src/CMSIS/NN/Source/ActivationFunctions/arm_relu6_s8.c **** }
  45                             		.loc 1 61 1
  46 001c 02                      		rts
  47                             	.LFE82:
  75                             	.Letext0:
  76                             		.file 2 "c:\\gcc for renesas rx 8.3.0.202004-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\include\\machine\\
  77                             		.file 3 "c:\\gcc for renesas rx 8.3.0.202004-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\include\\sys\\_std
  78                             		.file 4 "c:\\gcc for renesas rx 8.3.0.202004-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\include\\sys\\lock
  79                             		.file 5 "c:\\gcc for renesas rx 8.3.0.202004-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\include\\sys\\_typ
  80                             		.file 6 "c:\\gcc for renesas rx 8.3.0.202004-gnurx-elf\\rx-elf\\rx-elf\\lib\\gcc\\rx-elf\\8.3.0.20
  81                             		.file 7 "c:\\gcc for renesas rx 8.3.0.202004-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\include\\sys\\reen
  82                             		.file 8 "c:\\gcc for renesas rx 8.3.0.202004-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\include\\math.h"
  83                             		.file 9 "C:\\Users\\a5116938\\Desktop\\e2_studio_workspace\\EEMBC_final\\RX65N_Cloud_Kit\\src\\CMS
  84                             		.file 10 "C:\\Users\\a5116938\\Desktop\\e2_studio_workspace\\EEMBC_final\\RX65N_Cloud_Kit\\src\\CM
