//This code is an example of a simple sequential circuit using verilog
module seq_circuit(
input clk, //input clock signal
input reset, //input reset signal
input in_data, //input data signal
output reg out_data //output data signal
);
always @(posedge clk or posedge reset) begin //synchronous always block
    if (reset) //if reset is high
        out_data <= 1; //set output to 1
    else //else
        out_data <= in_data; //set output to input data
end
endmodule