# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/tb
vlib work
vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/rtl/my_rom.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:04:10 on Apr 17,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/rtl/my_rom.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_rom
# -- Compiling architecture rtl of my_rom
# End time: 16:04:10 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/rtl/uart_tx.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:04:10 on Apr 17,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/rtl/uart_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity uart_tx
# -- Compiling architecture rtl of uart_tx
# End time: 16:04:11 on Apr 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/rtl/my_rom.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:04:11 on Apr 17,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/rtl/my_rom.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity my_rom
# -- Compiling architecture rtl of my_rom
# End time: 16:04:11 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/rtl/uart_aff.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:04:11 on Apr 17,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/rtl/uart_aff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity uart_aff
# -- Compiling architecture rtl of uart_aff
# -- Loading entity my_rom
# -- Loading entity uart_tx
# End time: 16:04:11 on Apr 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/tb/tb_uart_aff.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 16:04:15 on Apr 17,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/UART_AFF/tb/tb_uart_aff.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity tb_uart_aff
# -- Compiling architecture testbench of tb_uart_aff
# -- Loading entity uart_aff
# End time: 16:04:16 on Apr 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_uart_aff
# vsim -voptargs="+acc" work.tb_uart_aff 
# Start time: 16:04:31 on Apr 17,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "uart_aff(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "uart_tx(rtl)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_uart_aff(testbench)#1
# Loading work.uart_aff(rtl)#1
# Loading work.my_rom(rtl)#1
# Loading work.uart_tx(rtl)#1
add wave -position insertpoint sim:/tb_uart_aff/dut/*
run 1 ms
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_uart_aff/dut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_uart_aff/dut
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit
# End time: 16:34:15 on Apr 17,2023, Elapsed time: 0:29:44
# Errors: 0, Warnings: 3
