//  Catapult Ultra Synthesis 10.5a/871028 (Production Release) Tue Apr 14 07:55:32 PDT 2020
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2020, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux user2@edatools.ee.duth.gr 2.6.32-754.22.1.el6.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.5_1.0, HLS_PKGS v23.5_1.0, 
//                       SIF_TOOLKITS v23.5_1.0, SIF_XILINX v23.5_1.0, 
//                       SIF_ALTERA v23.5_1.0, CCS_LIBS v23.5_1.0, 
//                       CDS_PPRO v10.3c_2, CDS_DesigChecker v10.5a, 
//                       CDS_OASYS v19.1_3.7, CDS_PSR v19.2_0.9, 
//                       DesignPad v2.78_1.0
//  
//  Start time Wed Jul 14 09:59:00 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log9869602b8dad.0"
# Loading options from '$HOME/.catapult/10.5a-871028.aol.reg'.
project load /home/user2/Desktop/Hough/Catapult.ccs
# Moving session transcript to file "/home/user2/Desktop/Hough/catapult.log"
# File '$PROJECT_HOME/include/HoughHW.h' saved
# Input file has changed
solution new -state new -solution Hough_Algorithm_HW<1296,864>.v26 Hough_Algorithm_HW<1296,864>
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v28' at state 'new' (PRJ-2)
# Hough_Algorithm_HW<1296,864>.v28
go libraries
# Info: Starting transformation 'analyze' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Front End called with arguments: -- /home/user2/Desktop/Hough/hough/Hough_tb.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: $PROJECT_HOME/include/HoughHW.h(93): a class type that is not trivially copyable passed through ellipsis (CRD-1290)
# Warning: $PROJECT_HOME/include/HoughHW.h(93):           detected during: (CRD-1290)
# Warning: $PROJECT_HOME/include/HoughHW.h(93):             instantiation of "void Hough_Algorithm_HW<imageWidth, imageHeight>::houghTransform(ac_channel<ac_intN::uint8> &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxW &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxH &, ac_channel<ac_intN::uint16> &) [with imageWidth=1296, imageHeight=864]" at line 48 (CRD-1290)
# Warning: $PROJECT_HOME/include/HoughHW.h(93):             instantiation of "void Hough_Algorithm_HW<imageWidth, imageHeight>::run(ac_channel<ac_intN::uint8> &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxW &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxH &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxW> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxH> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxW> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxH> &) [with imageWidth=1296, imageHeight=864]" at line 79 of "/home/user2/Desktop/Hough/hough/Hough_tb.cpp" (CRD-1290)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 3.51 seconds, memory usage 2102368kB, peak memory usage 2102368kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/include/HoughHW.h(17): Found top design routine 'Hough_Algorithm_HW<1296, 864>' specified by directive (CIN-52)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(175): Instantiating global variable 'K_table' which may be accessed outside this scope (CIN-18)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): Instantiating global variable 'atan_pi_pow2_table' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/include/HoughHW.h(36): Inlining member function 'Hough_Algorithm_HW<1296, 864>::Hough_Algorithm_HW' on object '' (CIN-64)
# $PROJECT_HOME/include/HoughHW.h(40): Synthesizing method 'Hough_Algorithm_HW<1296, 864>::run' (CIN-13)
# $PROJECT_HOME/include/HoughHW.h(40): Inlining member function 'Hough_Algorithm_HW<1296, 864>::run' on object '' (CIN-64)
# Warning: $PROJECT_HOME/include/HoughHW.h(46): ignoring 'printf' statement and all side effects of parameters for synthesis, additional encounters also ignored (CIN-263)
# $PROJECT_HOME/include/HoughHW.h(61): Inlining member function 'Hough_Algorithm_HW<1296, 864>::houghTransform' on object '' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator/<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator/<10, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator*<11, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(282): Inlining routine 'ac_math::ac_sincos_cordic<52, 10, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(255): Inlining routine 'ac_math::K' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(248): Inlining routine 'ac_math::atan_pi_2mi' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator>><33, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator>><33, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<8, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator-<11, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator-<10, false>' (CIN-14)
# $PROJECT_HOME/include/HoughHW.h(143): Inlining member function 'Hough_Algorithm_HW<1296, 864>::getMaxLine' on object '' (CIN-64)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(282): Inlining routine 'ac_math::ac_sincos_cordic<52, 10, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(255): Inlining routine 'ac_math::K' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(248): Inlining routine 'ac_math::atan_pi_2mi' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator>><33, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator>><33, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
# Warning: $PROJECT_HOME/include/HoughHW.h(173): ignoring 'std::cout<<' statement and all side effects of parameters for synthesis, additional encounters also ignored (CIN-263)
# $MGC_HOME/shared/include/ac_fixed.h(1306): Inlining routine 'operator>=<24, 16, false, AC_TRN, AC_WRAP, 16, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator/<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator-<28, 13, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator-<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_div.h(367): Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_div.h(288): Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(313): Inlining routine 'ac_math::ac_shift_left<20, 15, AC_TRN, AC_WRAP, 20, 20, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<<25, 20, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(313): Inlining routine 'ac_math::ac_shift_left<27, 3, AC_TRN, AC_WRAP, 27, 27, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<<51, 27, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>><20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator&<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<<44, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>=<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator|<44, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator!=<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>><20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator!=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(168): Inlining routine 'ac_math::ac_shift_right<45, 44, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator>><49, 44, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator==<27, 3, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator==<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator+<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator/<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator-<28, 13, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator-<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_div.h(367): Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_div.h(288): Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(313): Inlining routine 'ac_math::ac_shift_left<20, 15, AC_TRN, AC_WRAP, 20, 20, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<<25, 20, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(313): Inlining routine 'ac_math::ac_shift_left<27, 3, AC_TRN, AC_WRAP, 27, 27, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<<51, 27, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>><20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator&<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<<44, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>=<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator|<44, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator!=<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>><20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator!=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(168): Inlining routine 'ac_math::ac_shift_right<45, 44, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator>><49, 44, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator==<27, 3, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator==<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator+<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator/<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator-<28, 13, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator-<26, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_div.h(367): Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_div.h(288): Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(313): Inlining routine 'ac_math::ac_shift_left<20, 15, AC_TRN, AC_WRAP, 20, 20, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<<25, 20, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(313): Inlining routine 'ac_math::ac_shift_left<27, 3, AC_TRN, AC_WRAP, 27, 27, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<<51, 27, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>><20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator&<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<<44, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>=<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator|<44, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator!=<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>><20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator!=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(168): Inlining routine 'ac_math::ac_shift_right<45, 44, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator>><49, 44, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator==<27, 3, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator==<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator+<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator/<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator-<28, 13, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator-<26, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_div.h(367): Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_div.h(288): Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(313): Inlining routine 'ac_math::ac_shift_left<20, 15, AC_TRN, AC_WRAP, 20, 20, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<<25, 20, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(313): Inlining routine 'ac_math::ac_shift_left<27, 3, AC_TRN, AC_WRAP, 27, 27, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator<<<51, 27, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>><20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator&<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<<44, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>=<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator|<44, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator<<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator!=<28, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator>><20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2744): Inlining routine 'operator!=<20, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_math/ac_shift.h(168): Inlining routine 'ac_math::ac_shift_right<45, 44, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator>><49, 44, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator==<27, 3, false, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator==<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
# $MGC_HOME/shared/include/ac_fixed.h(1237): Inlining routine 'operator+<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
# $PROJECT_HOME/include/HoughHW.h(40): Optimizing block '/Hough_Algorithm_HW<1296,864>' ... (CIN-4)
# $PROJECT_HOME/include/HoughHW.h(43): INOUT port 'x1' is only used as an output. (OPT-11)
# $PROJECT_HOME/include/HoughHW.h(43): INOUT port 'y1' is only used as an output. (OPT-11)
# $PROJECT_HOME/include/HoughHW.h(44): INOUT port 'x2' is only used as an output. (OPT-11)
# $PROJECT_HOME/include/HoughHW.h(44): INOUT port 'y2' is only used as an output. (OPT-11)
# Warning: $PROJECT_HOME/include/HoughHW.h(40): Channel 'data_in#1' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): channel 'acc#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'x1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'y1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'x2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'y2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): Channel 'acc#2' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): channel 'acc#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'x1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'y1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'x2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'y2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): channel 'acc#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'x1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'y1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'x2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'y2#1' is never used. (OPT-4)
# Info: $PROJECT_HOME/include/HoughHW.h(36): Partition '/Hough_Algorithm_HW<1296,864>/constructor' is found empty and is optimized away. (OPT-12)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): channel 'acc#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'x1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'y1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'x2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'y2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): channel 'acc#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'x1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'y1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'x2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'y2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): channel 'acc#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'x1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'y1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'x2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'y2#1' is never used. (OPT-4)
# $PROJECT_HOME/include/HoughHW.h(80): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for' iterated at most 400000 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' iterated at most 28 times. (LOOP-2)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' iterated at most 180 times. (LOOP-2)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' iterated at most 180 times. (LOOP-2)
# $PROJECT_HOME/include/HoughHW.h(135): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' iterated at most 400000 times. (LOOP-2)
# $PROJECT_HOME/include/HoughHW.h(81): Detected constant initialization of array 'acc_tmp', optimizing loop 'for' (LOOP-12)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' iterated at most 28 times. (LOOP-2)
# $PROJECT_HOME/include/HoughHW.h(163): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' iterated at most 180 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' iterated at most 44 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' iterated at most 44 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' iterated at most 44 times. (LOOP-2)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' iterated at most 44 times. (LOOP-2)
# $PROJECT_HOME/include/HoughHW.h(170): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' iterated at most 180 times. (LOOP-2)
# $PROJECT_HOME/include/HoughHW.h(169): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' iterated at most 1832 times. (LOOP-2)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): channel 'acc#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'x1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'y1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'x2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'y2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): channel 'acc#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'x1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'y1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'x2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'y2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): channel 'acc#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'x1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'y1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'x2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'y2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): channel 'acc#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'x1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'y1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'x2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'y2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): channel 'acc#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'x1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): channel 'y1#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'x2#1' is never used. (OPT-4)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): channel 'y2#1' is never used. (OPT-4)
# Info: $PROJECT_HOME/include/HoughHW.h(119): Floating-point value of type 'double' represented as a 'signed' fixed-point 'variable' with parameters W = '27', I = '13' (CIN-226)
# $PROJECT_HOME/include/HoughHW.h(40): INOUT port 'data_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/include/HoughHW.h(41): INOUT port 'widthIn' is only used as an input. (OPT-10)
# $PROJECT_HOME/include/HoughHW.h(42): INOUT port 'heightIn' is only used as an input. (OPT-10)
# Design 'Hough_Algorithm_HW<1296,864>' was read (SOL-1)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:143
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v28/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 13.53 seconds, memory usage 2110576kB, peak memory usage 2110576kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1401, Real ops = 275, Vars = 438 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 0.41 seconds, memory usage 2110576kB, peak memory usage 2110576kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 1401, Real ops = 275, Vars = 438 (SOL-21)
go extract
# Info: Starting transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Warning: $PROJECT_HOME/include/HoughHW.h(23): Channel 'acc#1' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): Channel 'x1#1' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/include/HoughHW.h(43): Channel 'y1#1' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): Channel 'x2#1' is never driven. (OPT-3)
# Warning: $PROJECT_HOME/include/HoughHW.h(44): Channel 'y2#1' is never driven. (OPT-3)
# Info: $PROJECT_HOME/include/HoughHW.h(40): Partition '/Hough_Algorithm_HW<1296,864>/run' is found empty and is optimized away. (OPT-12)
# Info: Completed transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 7.89 seconds, memory usage 2111076kB, peak memory usage 2111076kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 1423, Real ops = 287, Vars = 434 (SOL-21)
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(135): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(163): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(170): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(169): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(143): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 6.58 seconds, memory usage 2111076kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1492, Real ops = 311, Vars = 446 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(161): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(162): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 7.38 seconds, memory usage 2111076kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1513, Real ops = 313, Vars = 448 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 0.24 seconds, memory usage 2111076kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1513, Real ops = 313, Vars = 448 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Design 'Hough_Algorithm_HW<1296,864>' contains '648' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v28/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 3.39 seconds, memory usage 2111076kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2303, Real ops = 648, Vars = 447 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/include/HoughHW.h(102): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(94): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(135): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(92): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(88): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' (6 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(81): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:vinit' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (total length 1607026 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212438062, Area (Datapath, Register, Total) = 57654878.17, 3761.25, 57658639.42 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212443372, Area (Datapath, Register, Total) = 57652080.88, 3933.38, 57656014.26 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(170): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' (8 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(169): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(163): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(143): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(143): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(143): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (total length 60683434 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(143): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 60677672, Area (Datapath, Register, Total) = 52449.41, 5367.75, 57817.16 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(143): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 63645512, Area (Datapath, Register, Total) = 48370.42, 5794.88, 54165.30 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Symbolic simulation analysis was not able to find optimal depths for all FIFOs (HIER-24)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 13.58 seconds, memory usage 2111076kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2303, Real ops = 648, Vars = 447 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Global signal 'data_in:rsc.rdy' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.vld' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.dat' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(99): Creating buffer for wait controller for component 'data_in:rsc' (SCHD-46)
# Global signal 'widthIn:rsc.dat' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Global signal 'heightIn:rsc.dat' added to design 'houghTransform' for component 'heightIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
# Global signal 'acc:rsc.rdy' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.en' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_out' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.we' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.re' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.addr' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_in' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'cos_out:rsc.en' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_out' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.we' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.re' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.addr' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_in' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.en' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_out' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.we' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.re' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.addr' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_in' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'widthIn:rsc.triosy.lz' added to design 'houghTransform' for component 'widthIn:rsc.triosy:obj' (LIB-3)
# Global signal 'heightIn:rsc.triosy.lz' added to design 'houghTransform' for component 'heightIn:rsc.triosy:obj' (LIB-3)
# Global signal 'x1:rsc.rdy' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.vld' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.dat' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'y1:rsc.rdy' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.vld' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.dat' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'x2:rsc.rdy' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.vld' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.dat' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'y2:rsc.rdy' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.vld' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.dat' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'acc:rsc.rdy' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(172): Creating buffer for wait controller for component 'acc:rsc' (SCHD-46)
# Global signal 'cos_out#1:rsc.en' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_out' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.we' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.re' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.addr' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_in' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.en' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_out' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.we' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.re' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.addr' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_in' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/include/HoughHW.h(135): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# $PROJECT_HOME/include/HoughHW.h(135): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/houghTransform:core/core/WRITE' iterated at most 400002 times. (LOOP-2)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 25.72 seconds, memory usage 2111076kB, peak memory usage 2150140kB (SOL-15)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 31.83 seconds, memory usage 2111076kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 5063, Real ops = 690, Vars = 1185 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(15:14), HACC:idx:acc#2.itm.1(1:0), for#1:acc#14.psp' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0)#1.itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26:25)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0)#1.itm.2' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0)#1.itm.3' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(26:25), HACC:idx:slc(HACC:t)(1-0)#1.itm.4' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9:8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(2:1), HACC:idx:slc(HACC:t)(1-0).itm.5' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0).itm.6' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:nor#10.cse' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (3 registers deleted). (FSM-3)
# Creating shared register 'for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs' for variables 'for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc)(2).svs' (2 registers deleted). (FSM-3)
# Creating shared register 'WRITE:i(18:0).sva' for variables 'WRITE:i(18:0).sva, acc_tmp:vinit.ndx.sva, HCOL:x.sva, for#1:t(7:1).sva, for#1:t(7:1).sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'HACC:slc(HACC:mul)(35-10).itm.1' for variables 'HACC:slc(HACC:mul)(35-10).itm.1, for#1:acc#10.psp, for#1:acc.psp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi.sva, HACC:slc(HACC:mul#1)(35-10).itm.1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(31:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'threshold(23:8).lpi#3' for variables 'threshold(23:8).lpi#3, threshold(23:8).lpi#3.dfm, threshold(23:8).sva, T_LINE:acc_in.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr.lpi#3.dfm' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#1.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#2.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#3.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#4.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#5.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#7.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' (2 registers deleted). (FSM-3)
# Creating shared register 'x1_t(25:18).lpi#3' for variables 'x1_t(25:18).lpi#3, x1_t(25:18).lpi#3.dfm#1, x1_t(25:18).sva#2' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:t(7:0).sva' for variables 'T_LINE:t(7:0).sva, T_LINE:t(7:0).sva#1, for:t(7:0).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:quotient_temp(5).lpi#3.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0).sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#3.itm(31:4), operator-<28,13,true,AC_TRN,AC_WRAP>#2:acc#2.itm(29:2)' (9 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#2.itm(5:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(24:19).lpi#3' for variables 'y1_t(24:19).lpi#3, y1_t(24:19).lpi#3.dfm#1, y1_t(24:19).sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>#1:slc(operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#1)(33-16).psp.sva' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>#1:slc(operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#1)(33-16).psp.sva, operator-<28,13,true,AC_TRN,AC_WRAP>:mul.sdt(33:16).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#2:mul.sdt(31:15).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#3:mul.sdt(31:15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#2.itm(5:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#3.itm(31:4), operator-<28,13,true,AC_TRN,AC_WRAP>#2:acc#2.itm(29:2), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#3.itm(27:2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>#3:acc#3.itm(27:3)' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>#3:acc#3.itm(27:3), operator-<28,13,true,AC_TRN,AC_WRAP>#3:acc#2.itm(25:3), operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#2.itm(27:6), for:acc#7.psp' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 13.87 seconds, memory usage 2111076kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 4682, Real ops = 2190, Vars = 1033 (SOL-21)
# Info: Starting transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 9.04 seconds, memory usage 2111076kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 4788, Real ops = 1847, Vars = 4519 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v28' (SOL-8)
# Report written to file 'rtl.rpt'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v28/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v28/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: CCS_BLOCK template type parsing found an unresolved <expression> in the interface routine parameter list.
# Warning: CCS_BLOCK - consider replacing expressions with constants.
# Warning: A CCS_BLOCK intercept macro using resovled template types allows for one specialization.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v28/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v28/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v28': elapsed time 19.49 seconds, memory usage 2111076kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 4509, Real ops = 1707, Vars = 988 (SOL-21)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go assembly
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC -PIPELINE_INIT_INTERVAL 0
# CU_DIRECTIVE sid28 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL {ITERATIONS 1296}: Race condition
# CU_DIRECTIVE sid28 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid28 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid28 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid28 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid28 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1 {UNROLL 2}: Race condition
# CU_DESIGN sid28 ADD {} {VERSION v29 SID sid28 BRANCH_SID sid27 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v29' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:143
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v29/CDesignChecker/design_checker.sh'
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC/PIPELINE_INIT_INTERVAL 0
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC -UNROLL 4
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC/UNROLL 4
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go extract
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v29' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(135): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(163): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(170): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(169): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(143): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v29': elapsed time 7.22 seconds, memory usage 2110548kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1611, Real ops = 344, Vars = 460 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v29' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(161): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(162): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v29': elapsed time 7.81 seconds, memory usage 2110548kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1640, Real ops = 346, Vars = 462 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v29' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v29': elapsed time 0.22 seconds, memory usage 2110548kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1640, Real ops = 346, Vars = 462 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v29' (SOL-8)
# Design 'Hough_Algorithm_HW<1296,864>' contains '690' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v29': elapsed time 3.40 seconds, memory usage 2110548kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2442, Real ops = 690, Vars = 460 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v29' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/include/HoughHW.h(102): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' (9 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(94): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(135): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(92): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(88): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' (6 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(81): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:vinit' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (total length 2405990 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 507330735, Area (Datapath, Register, Total) = 57704147.54, 4143.75, 57708291.29 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 861181053, Area (Datapath, Register, Total) = 28852313.91, 4245.75, 28856559.66 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(170): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' (8 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(169): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(163): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(143): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(143): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(143): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (total length 60683434 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(143): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 60677672, Area (Datapath, Register, Total) = 52449.41, 5367.75, 57817.16 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(143): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 63645512, Area (Datapath, Register, Total) = 48370.42, 5794.88, 54165.30 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Symbolic simulation analysis was not able to find optimal depths for all FIFOs (HIER-24)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v29': elapsed time 13.72 seconds, memory usage 2110548kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2442, Real ops = 690, Vars = 460 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v29' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Global signal 'data_in:rsc.rdy' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.vld' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.dat' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(99): Creating buffer for wait controller for component 'data_in:rsc' (SCHD-46)
# Global signal 'widthIn:rsc.dat' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Global signal 'heightIn:rsc.dat' added to design 'houghTransform' for component 'heightIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
# Global signal 'acc:rsc.rdy' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.en' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_out' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.we' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.re' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.addr' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_in' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'cos_out:rsc.en' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_out' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.we' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.re' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.addr' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_in' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.en' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_out' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.we' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.re' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.addr' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_in' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'widthIn:rsc.triosy.lz' added to design 'houghTransform' for component 'widthIn:rsc.triosy:obj' (LIB-3)
# Global signal 'heightIn:rsc.triosy.lz' added to design 'houghTransform' for component 'heightIn:rsc.triosy:obj' (LIB-3)
# Global signal 'x1:rsc.rdy' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.vld' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.dat' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'y1:rsc.rdy' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.vld' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.dat' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'x2:rsc.rdy' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.vld' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.dat' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'y2:rsc.rdy' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.vld' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.dat' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'acc:rsc.rdy' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(172): Creating buffer for wait controller for component 'acc:rsc' (SCHD-46)
# Global signal 'cos_out#1:rsc.en' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_out' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.we' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.re' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.addr' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_in' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.en' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_out' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.we' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.re' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.addr' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_in' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(135): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v29': elapsed time 27.61 seconds, memory usage 2110548kB, peak memory usage 2150140kB (SOL-15)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v29': elapsed time 33.18 seconds, memory usage 2110548kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 5839, Real ops = 734, Vars = 1193 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v29' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'HACC-1:round_r:HACC:round_r:acc:conv_2f:or.itm' for variables 'HACC-1:round_r:HACC:round_r:acc:conv_2f:or.itm, HACC-2:round_r:HACC:round_r:acc:conv_2f:or.itm, HACC-3:round_r:HACC:round_r:acc:conv_2f:or.itm, HACC-4:round_r:HACC:round_r:acc:conv_2f:or.itm, for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for:for:nor.itm' (6 registers deleted). (FSM-3)
# Creating shared register 'HACC-1:slc(HACC:mul#1)(35-10).itm' for variables 'HACC-1:slc(HACC:mul#1)(35-10).itm, HACC-2:slc(HACC:mul#1)(35-10).itm, HACC-3:slc(HACC:mul#1)(35-10).itm, HACC-4:slc(HACC:mul#1)(35-10).itm, HACC:ac_fixed:cctor#6.sva, HACC:ac_fixed:cctor#7.sva' (5 registers deleted). (FSM-3)
# Creating shared register 'HACC-1:slc(HACC:mul)(35-10).itm' for variables 'HACC-1:slc(HACC:mul)(35-10).itm, HACC-2:slc(HACC:mul)(35-10).itm, HACC-3:slc(HACC:mul)(35-10).itm, HACC-4:slc(HACC:mul)(35-10).itm' (3 registers deleted). (FSM-3)
# Creating shared register 'HACC:round_r:HACC:round_r:acc:conv_2f:acc.atp#1.sva' for variables 'HACC:round_r:HACC:round_r:acc:conv_2f:acc.atp#1.sva, HACC:round_r:HACC:round_r:acc:conv_2f:acc.atp#3.sva, for#1:acc#15.psp(12:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'acc_tmp:vinit.ndx.sva' for variables 'acc_tmp:vinit.ndx.sva, for:acc.itm, WRITE:i(18:0).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1.dfm' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(15:14), for#1:acc#14.psp' (2 registers deleted). (FSM-3)
# Creating shared register 'acc_tmp:vinit.ndx.sva' for variables 'acc_tmp:vinit.ndx.sva, for:acc.itm, WRITE:i(18:0).sva, for#1:t(7:1).sva, for#1:t(7:1).sva#1, HCOL:x.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'HACC-4:HACC:acc.itm' for variables 'HACC-4:HACC:acc.itm, HACC:slc(acc_tmp:rsci.data_out_d.oreg)(15-0).itm, HACC-1:acc#4.cse.sva, HROW:acc.itm, for#1:acc#13.psp(6:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'HACC:slc(sin_out:rsci.data_out_d.oreg)(26-0)#2.itm' for variables 'HACC:slc(sin_out:rsci.data_out_d.oreg)(26-0)#2.itm, for#1:acc#10.psp, for#1:acc#7.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'threshold(23:8).lpi#3' for variables 'threshold(23:8).lpi#3, threshold(23:8).lpi#3.dfm, threshold(23:8).sva, T_LINE:acc_in.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr.lpi#3.dfm' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#1.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#2.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#3.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#4.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#5.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#7.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' (2 registers deleted). (FSM-3)
# Creating shared register 'x1_t(25:18).lpi#3' for variables 'x1_t(25:18).lpi#3, x1_t(25:18).lpi#3.dfm#1, x1_t(25:18).sva#2' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:t(7:0).sva' for variables 'T_LINE:t(7:0).sva, T_LINE:t(7:0).sva#1, for:t(7:0).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:quotient_temp(5).lpi#3.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0).sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#3.itm(31:4), operator-<28,13,true,AC_TRN,AC_WRAP>#2:acc#2.itm(29:2)' (9 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#2.itm(5:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(24:19).lpi#3' for variables 'y1_t(24:19).lpi#3, y1_t(24:19).lpi#3.dfm#1, y1_t(24:19).sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>#1:slc(operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#1)(33-16).psp.sva' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>#1:slc(operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#1)(33-16).psp.sva, operator-<28,13,true,AC_TRN,AC_WRAP>:mul.sdt(33:16).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#2:mul.sdt(31:15).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#3:mul.sdt(31:15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#2.itm(5:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#3.itm(31:4), operator-<28,13,true,AC_TRN,AC_WRAP>#2:acc#2.itm(29:2), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#3.itm(27:2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>#3:acc#3.itm(27:3)' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>#3:acc#3.itm(27:3), operator-<28,13,true,AC_TRN,AC_WRAP>#3:acc#2.itm(25:3), operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#2.itm(27:6), for:acc#7.psp' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v29': elapsed time 13.25 seconds, memory usage 2110548kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 4661, Real ops = 2115, Vars = 1047 (SOL-21)
# Info: Starting transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v29' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v29': elapsed time 8.63 seconds, memory usage 2110548kB, peak memory usage 2150140kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 4596, Real ops = 1726, Vars = 4292 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v29' (SOL-8)
# Report written to file 'rtl.rpt'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v29/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v29/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: CCS_BLOCK template type parsing found an unresolved <expression> in the interface routine parameter list.
# Warning: CCS_BLOCK - consider replacing expressions with constants.
# Warning: A CCS_BLOCK intercept macro using resovled template types allows for one specialization.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v29/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v29/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v29': elapsed time 20.01 seconds, memory usage 2372692kB, peak memory usage 2372692kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 4448, Real ops = 1691, Vars = 1006 (SOL-21)
go assembly
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW -PIPELINE_INIT_INTERVAL 1
# CU_DIRECTIVE sid29 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL {ITERATIONS 1296}: Race condition
# CU_DIRECTIVE sid29 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid29 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid29 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid29 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid29 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1 {UNROLL 2}: Race condition
# CU_DESIGN sid29 ADD {} {VERSION v30 SID sid29 BRANCH_SID sid28 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v30' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:143
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v30/CDesignChecker/design_checker.sh'
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW/PIPELINE_INIT_INTERVAL 1
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC -UNROLL no
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC/UNROLL no
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC -PIPELINE_INIT_INTERVAL 1
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC/PIPELINE_INIT_INTERVAL 1
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go extract
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v30' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(135): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(163): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(170): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(169): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(143): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v30': elapsed time 6.74 seconds, memory usage 2373220kB, peak memory usage 2373220kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1492, Real ops = 311, Vars = 446 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v30' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(161): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(162): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v30': elapsed time 7.56 seconds, memory usage 2373220kB, peak memory usage 2373220kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1513, Real ops = 313, Vars = 448 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v30' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v30': elapsed time 0.22 seconds, memory usage 2373220kB, peak memory usage 2373220kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1513, Real ops = 313, Vars = 448 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v30' (SOL-8)
# Design 'Hough_Algorithm_HW<1296,864>' contains '672' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v30': elapsed time 5.18 seconds, memory usage 2373220kB, peak memory usage 2373220kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2360, Real ops = 672, Vars = 475 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v30' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(135): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (3 c-steps) (SCHD-7)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/include/HoughHW.h(123):   MEMORYREAD "HACC:read_mem(acc_tmp:rsc.@)" HoughHW.h(123,24,12), delay:  1cy, mapped to: ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(13,400000,16,19,0,1,0,0,0,1,1,16,400000,2) (BASIC-25)
# Error: $PROJECT_HOME/include/HoughHW.h(123):   MEMORYWRITE "HACC:write_mem(acc_tmp:rsc.@)" HoughHW.h(123,24,12) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/include/HoughHW.h(123):  HoughHW.h(123,36,2): chained data dependency at time 29cy (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(123):    from operation ACCU "HACC:HACC:acc" with delay  0.230092 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(123):    mapped to "nangate-45nm_beh.mgc_add(16,0,2,1,16,1)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(123):  HoughHW.h(123,24,12): chained data dependency at time 27cy+0.8 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(123):    from operation MEMORYREAD "HACC:read_mem(acc_tmp:rsc.@)" with delay  1cy (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(123):    mapped to "ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(13,400000,16,19,0,1,0,0,0,1,1,16,400000,2)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(123):  HoughHW.h(123,24,12): chained feedback data dependency at time 29cy+0.8 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(123):    from operation MEMORYWRITE "HACC:write_mem(acc_tmp:rsc.@)" with delay  0.01 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(123):    mapped to "ram_nangate-45nm-dualport_beh.RAM_dualRW_rwport_en(13,400000,16,19,0,1,0,0,0,1,1,16,400000,2)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(123):    with output variable "acc_tmp:rsc.@" (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v30': elapsed time 1.02 seconds, memory usage 2373220kB, peak memory usage 2373220kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2360, Real ops = 672, Vars = 475 (SOL-21)
# Error: Design 'Hough_Algorithm_HW<1296,864>' could not schedule partition '/Hough_Algorithm_HW<1296,864>/houghTransform/core' - could not schedule even with unlimited resources
go assembly
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1 -UNROLL 4
# CU_DIRECTIVE sid30 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL {ITERATIONS 1296}: Race condition
# CU_DIRECTIVE sid30 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid30 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid30 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {PIPELINE_INIT_INTERVAL 0}: Race condition
# CU_DIRECTIVE sid30 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC {PIPELINE_INIT_INTERVAL 1}: Race condition
# CU_DIRECTIVE sid30 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1 {UNROLL 2}: Race condition
# CU_DESIGN sid30 ADD {} {VERSION v31 SID sid30 BRANCH_SID sid29 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v31' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:143
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v31/CDesignChecker/design_checker.sh'
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1/UNROLL 4
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW -PIPELINE_INIT_INTERVAL 0
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW/PIPELINE_INIT_INTERVAL 0
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go extract
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v31' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(135): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(163): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(170): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(169): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(143): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v31': elapsed time 9.91 seconds, memory usage 2438756kB, peak memory usage 2438756kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1606, Real ops = 357, Vars = 462 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v31' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(161): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(162): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v31': elapsed time 8.80 seconds, memory usage 2438756kB, peak memory usage 2438756kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1627, Real ops = 359, Vars = 464 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v31' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v31': elapsed time 0.24 seconds, memory usage 2438756kB, peak memory usage 2438756kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1627, Real ops = 359, Vars = 464 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v31' (SOL-8)
# Design 'Hough_Algorithm_HW<1296,864>' contains '734' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v31': elapsed time 3.94 seconds, memory usage 2438756kB, peak memory usage 2438756kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2555, Real ops = 734, Vars = 493 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v31' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/include/HoughHW.h(102): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(94): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-4:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-3:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(135): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(92): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(88): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(81): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:vinit' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (total length 1606981 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212438017, Area (Datapath, Register, Total) = 57655140.75, 5259.38, 57660400.13 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212443237, Area (Datapath, Register, Total) = 57652508.35, 5571.75, 57658080.10 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(170): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' (8 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(169): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(163): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(143): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(143): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(143): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (total length 60683434 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(143): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 60677672, Area (Datapath, Register, Total) = 52449.41, 5367.75, 57817.16 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(143): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 63645512, Area (Datapath, Register, Total) = 48370.42, 5794.88, 54165.30 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Symbolic simulation analysis was not able to find optimal depths for all FIFOs (HIER-24)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v31': elapsed time 13.84 seconds, memory usage 2438756kB, peak memory usage 2438756kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2555, Real ops = 734, Vars = 493 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v31' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Global signal 'data_in:rsc.rdy' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.vld' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.dat' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(99): Creating buffer for wait controller for component 'data_in:rsc' (SCHD-46)
# Global signal 'widthIn:rsc.dat' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Global signal 'heightIn:rsc.dat' added to design 'houghTransform' for component 'heightIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
# Global signal 'acc:rsc.rdy' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.en' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_out' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.we' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.re' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.addr' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_in' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'cos_out:rsc.en' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_out' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.we' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.re' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.addr' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_in' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.en' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_out' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.we' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.re' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.addr' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_in' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'widthIn:rsc.triosy.lz' added to design 'houghTransform' for component 'widthIn:rsc.triosy:obj' (LIB-3)
# Global signal 'heightIn:rsc.triosy.lz' added to design 'houghTransform' for component 'heightIn:rsc.triosy:obj' (LIB-3)
# Global signal 'x1:rsc.rdy' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.vld' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.dat' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'y1:rsc.rdy' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.vld' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.dat' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'x2:rsc.rdy' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.vld' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.dat' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'y2:rsc.rdy' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.vld' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.dat' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'acc:rsc.rdy' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(172): Creating buffer for wait controller for component 'acc:rsc' (SCHD-46)
# Global signal 'cos_out#1:rsc.en' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_out' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.we' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.re' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.addr' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_in' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.en' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_out' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.we' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.re' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.addr' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_in' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/include/HoughHW.h(135): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# $PROJECT_HOME/include/HoughHW.h(135): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/houghTransform:core/core/WRITE' iterated at most 400002 times. (LOOP-2)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v31': elapsed time 25.84 seconds, memory usage 2438756kB, peak memory usage 2477820kB (SOL-15)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v31': elapsed time 41.24 seconds, memory usage 2438756kB, peak memory usage 2477820kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 5863, Real ops = 759, Vars = 1318 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v31' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(15:14), HACC:idx:acc#2.itm.1(1:0), for#1:acc#19.psp, for#1:acc#22.psp' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0)#1.itm.1' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26:25)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0)#1.itm.2' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(23:22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(23:22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0)#1.itm.3' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(26:25), HACC:idx:slc(HACC:t)(1-0)#1.itm.4' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9:8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(2:1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(2:1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(2:1), HACC:idx:slc(HACC:t)(1-0).itm.5' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0).itm.6' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(23:22)' (3 registers deleted). (FSM-3)
# Creating shared register 'for#1:t(7:2).sva' for variables 'for#1:t(7:2).sva, for#1:t(7:2).sva#1, HACC:idx:slc(HACC:t)(7-2).itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'WRITE:i(18:0).sva' for variables 'WRITE:i(18:0).sva, acc_tmp:vinit.ndx.sva, for#1:acc.psp' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm' for variables 'for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-3:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-4:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-4:slc(for#1:acc)(6).itm' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:nor#30.cse' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(10)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(16)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(17)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(2)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(19), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(19), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(21)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(24)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(20)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(20), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(20), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(20), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(29)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(21)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(3)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(22)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(4)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(23)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(23), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(23), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(23), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(7)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(24)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(25)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(10)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(26)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(26), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(26), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(26), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(16)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(29)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(17)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(3)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(21)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(4)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(24)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(27)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(6)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(6), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(6), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(6), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(28)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(7)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(29)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(3)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(9)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(9), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(9), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(9), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(4)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(0)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(7)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(10)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(10)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(16)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(16)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(17)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(17)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(21)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(21)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(24)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(24)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(27)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(28)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(28), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(28), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(28)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(29)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(29)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(3)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(3)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(4)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(4)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(7)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(7)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(31:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(34:32)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(34:32), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.lpi#2.dfm#1(34:32), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.lpi#2.dfm#1(34:32), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(34:32)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(13:11)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(13:11)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(32:30)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(20:18)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(32:30)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(13:11)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(20:18)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(20:18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(20:18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(20:18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(13:11)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(32:30)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(20:18)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#2.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#3.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0).sva, for#1:acc#21.psp(4:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva#1' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva#1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#2.sva#1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#3.sva#1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0).sva#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi#2.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi#3.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1.dfm' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1.dfm' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1.dfm' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc#1)(2).svs' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc#1)(2).svs, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc#2)(2).svs, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc#3)(2).svs, for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-3:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-4:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi#2.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi#3.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:y_2mi.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1.dfm, HACC:slc(HACC:mul#1)(35-10).itm.1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(31:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1.dfm' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1.dfm, HACC:slc(HACC:mul)(35-10).itm.1, for#1:acc#2.psp.sva, for#1:acc#4.psp.sva, for#1:acc#3.psp.sva, for#1:acc#8.itm' (4 registers deleted). (FSM-3)
# Creating shared register 'threshold(23:8).lpi#3' for variables 'threshold(23:8).lpi#3, threshold(23:8).lpi#3.dfm, threshold(23:8).sva, T_LINE:acc_in.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr.lpi#3.dfm' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#1.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#2.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#3.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#4.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#5.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#7.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' (2 registers deleted). (FSM-3)
# Creating shared register 'x1_t(25:18).lpi#3' for variables 'x1_t(25:18).lpi#3, x1_t(25:18).lpi#3.dfm#1, x1_t(25:18).sva#2' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:t(7:0).sva' for variables 'T_LINE:t(7:0).sva, T_LINE:t(7:0).sva#1, for:t(7:0).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:quotient_temp(5).lpi#3.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0).sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#3.itm(31:4), operator-<28,13,true,AC_TRN,AC_WRAP>#2:acc#2.itm(29:2)' (9 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#2.itm(5:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(24:19).lpi#3' for variables 'y1_t(24:19).lpi#3, y1_t(24:19).lpi#3.dfm#1, y1_t(24:19).sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>#1:slc(operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#1)(33-16).psp.sva' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>#1:slc(operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#1)(33-16).psp.sva, operator-<28,13,true,AC_TRN,AC_WRAP>:mul.sdt(33:16).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#2:mul.sdt(31:15).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#3:mul.sdt(31:15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#2.itm(5:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva, operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#3.itm(31:4), operator-<28,13,true,AC_TRN,AC_WRAP>#2:acc#2.itm(29:2), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#3.itm(27:2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>#3:acc#3.itm(27:3)' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>#3:acc#3.itm(27:3), operator-<28,13,true,AC_TRN,AC_WRAP>#3:acc#2.itm(25:3), operator-<28,13,true,AC_TRN,AC_WRAP>#1:acc#2.itm(27:6), for:acc#7.psp' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v31': elapsed time 15.91 seconds, memory usage 2438756kB, peak memory usage 2477820kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 4976, Real ops = 2270, Vars = 1076 (SOL-21)
# Info: Starting transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v31' (SOL-8)
# Warning: $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(299): Non-Constant object 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y:mux1h#1:mox(32:26)' has no writes, treating as don't care (OPT-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v31': elapsed time 9.49 seconds, memory usage 2438756kB, peak memory usage 2477820kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 5087, Real ops = 1906, Vars = 4808 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v31' (SOL-8)
# Report written to file 'rtl.rpt'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v31/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v31/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: CCS_BLOCK template type parsing found an unresolved <expression> in the interface routine parameter list.
# Warning: CCS_BLOCK - consider replacing expressions with constants.
# Warning: A CCS_BLOCK intercept macro using resovled template types allows for one specialization.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v31/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v31/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v31': elapsed time 21.07 seconds, memory usage 2569828kB, peak memory usage 2569828kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 4874, Real ops = 1813, Vars = 1017 (SOL-21)
solution remove -solution Hough_Algorithm_HW<1296,864>.v30
# Hough_Algorithm_HW<1296,864>.v30
solution select Hough_Algorithm_HW<1296,864>.v26
# Hough_Algorithm_HW<1296,864>.v26
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go assembly
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE -UNROLL 2
# CU_DIRECTIVE sid31 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {ITERATIONS 864}: Race condition
# CU_DESIGN sid31 ADD {} {VERSION v32 SID sid31 BRANCH_SID sid26 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v32' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v32/CDesignChecker/design_checker.sh'
# /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE/UNROLL 2
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go extract
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v32' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(161): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(168): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(167): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(141): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v32': elapsed time 15.81 seconds, memory usage 2569828kB, peak memory usage 2635364kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 2983, Real ops = 561, Vars = 934 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v32' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(159): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(160): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v32': elapsed time 10.18 seconds, memory usage 2635364kB, peak memory usage 2635364kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 3004, Real ops = 563, Vars = 936 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v32' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v32': elapsed time 0.35 seconds, memory usage 2635364kB, peak memory usage 2635364kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 3004, Real ops = 563, Vars = 936 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v32' (SOL-8)
# Design 'Hough_Algorithm_HW<1296,864>' contains '1410' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v32': elapsed time 9.12 seconds, memory usage 2569828kB, peak memory usage 2635364kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 4470, Real ops = 1410, Vars = 859 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v32' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/include/HoughHW.h(102): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(94): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(133): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(92): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(88): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' (6 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(81): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:vinit' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (total length 1607026 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212438062, Area (Datapath, Register, Total) = 57655234.97, 3888.75, 57659123.72 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212443462, Area (Datapath, Register, Total) = 57652128.89, 4194.75, 57656323.64 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(168): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' (18 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(167): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(161): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (total length 61013194 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 61007432, Area (Datapath, Register, Total) = 60360.32, 7611.75, 67972.07 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 61996712, Area (Datapath, Register, Total) = 53115.03, 8045.25, 61160.28 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Symbolic simulation analysis was not able to find optimal depths for all FIFOs (HIER-24)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v32': elapsed time 21.37 seconds, memory usage 2569828kB, peak memory usage 2635364kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 4470, Real ops = 1410, Vars = 859 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v32' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Global signal 'data_in:rsc.rdy' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.vld' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.dat' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(99): Creating buffer for wait controller for component 'data_in:rsc' (SCHD-46)
# Global signal 'widthIn:rsc.dat' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Global signal 'heightIn:rsc.dat' added to design 'houghTransform' for component 'heightIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
# Global signal 'acc:rsc.rdy' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.en' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_out' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.we' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.re' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.addr' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_in' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'cos_out:rsc.en' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_out' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.we' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.re' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.addr' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_in' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.en' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_out' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.we' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.re' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.addr' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_in' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'widthIn:rsc.triosy.lz' added to design 'houghTransform' for component 'widthIn:rsc.triosy:obj' (LIB-3)
# Global signal 'heightIn:rsc.triosy.lz' added to design 'houghTransform' for component 'heightIn:rsc.triosy:obj' (LIB-3)
# Global signal 'x1:rsc.rdy' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.vld' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.dat' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'y1:rsc.rdy' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.vld' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.dat' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'x2:rsc.rdy' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.vld' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.dat' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'y2:rsc.rdy' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.vld' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.dat' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'acc:rsc.rdy' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(170): Creating buffer for wait controller for component 'acc:rsc' (SCHD-46)
# Global signal 'cos_out#1:rsc.en' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_out' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.we' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.re' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.addr' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_in' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.en' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_out' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.we' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.re' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.addr' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_in' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/houghTransform:core/core/WRITE' iterated at most 400002 times. (LOOP-2)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v32': elapsed time 25.93 seconds, memory usage 2674428kB, peak memory usage 2674428kB (SOL-15)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v32': elapsed time 44.03 seconds, memory usage 2635364kB, peak memory usage 2674428kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 7595, Real ops = 1344, Vars = 1607 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v32' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(15:14), HACC:ac_fixed:cctor.sva.1(15:14)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(23:22), HACC:idx:acc#2.itm.1(1:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26:25)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0)#1.itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0)#1.itm.2' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(26:25), HACC:idx:slc(HACC:t)(1-0)#1.itm.3' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9:8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(2:1), HACC:idx:slc(HACC:t)(1-0)#1.itm.4' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0).itm.5' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0).itm.6' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:acc#13.psp(12:0)' for variables 'for#1:acc#13.psp(12:0), for#1:acc#8.psp(12:0), for#1:acc#9.psp(12:0), HACC:idx:acc#2.itm.1(14:2)' (3 registers deleted). (FSM-3)
# Creating shared register 'HACC:round_r:HACC:round_r:acc:conv_2f:or.itm.1' for variables 'HACC:round_r:HACC:round_r:acc:conv_2f:or.itm.1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc)(2).svs, for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:nor#10.cse' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.sva#4' (3 registers deleted). (FSM-3)
# Creating shared register 'WRITE:i(18:0).sva' for variables 'WRITE:i(18:0).sva, acc_tmp:vinit.ndx.sva, HCOL:x.sva, for#1:t(7:1).sva, for#1:t(7:1).sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'HACC:mul#1.itm.1' for variables 'HACC:mul#1.itm.1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm' for variables 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#1' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#16.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#16.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#2.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#3.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#4.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#5.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#6.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' (2 registers deleted). (FSM-3)
# Creating shared register 'x1_t(10).lpi#3' for variables 'x1_t(10).lpi#3, x1_t(10).lpi#3.dfm#3, x1_t(10).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x1_t(11).lpi#3' for variables 'x1_t(11).lpi#3, x1_t(11).lpi#3.dfm#3, x1_t(11).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x1_t(12).lpi#3' for variables 'x1_t(12).lpi#3, x1_t(12).lpi#3.dfm#3, x1_t(12).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x1_t(13).lpi#3' for variables 'x1_t(13).lpi#3, x1_t(13).lpi#3.dfm#3, x1_t(13).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x1_t(14).lpi#3' for variables 'x1_t(14).lpi#3, x1_t(14).lpi#3.dfm#3, x1_t(14).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x1_t(15).lpi#3' for variables 'x1_t(15).lpi#3, x1_t(15).lpi#3.dfm#3, x1_t(15).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x1_t(16).lpi#3' for variables 'x1_t(16).lpi#3, x1_t(16).lpi#3.dfm#3, x1_t(16).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x1_t(17).lpi#3' for variables 'x1_t(17).lpi#3, x1_t(17).lpi#3.dfm#3, x1_t(17).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x2_t(10).lpi#3' for variables 'x2_t(10).lpi#3, x2_t(10).lpi#3.dfm#3, x2_t(10).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x2_t(11).lpi#3' for variables 'x2_t(11).lpi#3, x2_t(11).lpi#3.dfm#3, x2_t(11).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x2_t(12).lpi#3' for variables 'x2_t(12).lpi#3, x2_t(12).lpi#3.dfm#3, x2_t(12).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x2_t(13).lpi#3' for variables 'x2_t(13).lpi#3, x2_t(13).lpi#3.dfm#3, x2_t(13).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x2_t(14).lpi#3' for variables 'x2_t(14).lpi#3, x2_t(14).lpi#3.dfm#3, x2_t(14).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x2_t(15).lpi#3' for variables 'x2_t(15).lpi#3, x2_t(15).lpi#3.dfm#3, x2_t(15).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x2_t(16).lpi#3' for variables 'x2_t(16).lpi#3, x2_t(16).lpi#3.dfm#3, x2_t(16).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'x2_t(17).lpi#3' for variables 'x2_t(17).lpi#3, x2_t(17).lpi#3.dfm#3, x2_t(17).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y1_t(10).lpi#3' for variables 'y1_t(10).lpi#3, y1_t(10).lpi#3.dfm#3, y1_t(10).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y1_t(11).lpi#3' for variables 'y1_t(11).lpi#3, y1_t(11).lpi#3.dfm#3, y1_t(11).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y1_t(12).lpi#3' for variables 'y1_t(12).lpi#3, y1_t(12).lpi#3.dfm#3, y1_t(12).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y1_t(13).lpi#3' for variables 'y1_t(13).lpi#3, y1_t(13).lpi#3.dfm#3, y1_t(13).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y1_t(14).lpi#3' for variables 'y1_t(14).lpi#3, y1_t(14).lpi#3.dfm#3, y1_t(14).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y1_t(15).lpi#3' for variables 'y1_t(15).lpi#3, y1_t(15).lpi#3.dfm#3, y1_t(15).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y1_t(16).lpi#3' for variables 'y1_t(16).lpi#3, y1_t(16).lpi#3.dfm#3, y1_t(16).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y1_t(17).lpi#3' for variables 'y1_t(17).lpi#3, y1_t(17).lpi#3.dfm#3, y1_t(17).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y1_t(18).lpi#3' for variables 'y1_t(18).lpi#3, y1_t(18).lpi#3.dfm#3, y1_t(18).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y2_t(10).lpi#3' for variables 'y2_t(10).lpi#3, y2_t(10).lpi#3.dfm#3, y2_t(10).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y2_t(11).lpi#3' for variables 'y2_t(11).lpi#3, y2_t(11).lpi#3.dfm#3, y2_t(11).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y2_t(12).lpi#3' for variables 'y2_t(12).lpi#3, y2_t(12).lpi#3.dfm#3, y2_t(12).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y2_t(13).lpi#3' for variables 'y2_t(13).lpi#3, y2_t(13).lpi#3.dfm#3, y2_t(13).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y2_t(14).lpi#3' for variables 'y2_t(14).lpi#3, y2_t(14).lpi#3.dfm#3, y2_t(14).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y2_t(15).lpi#3' for variables 'y2_t(15).lpi#3, y2_t(15).lpi#3.dfm#3, y2_t(15).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y2_t(16).lpi#3' for variables 'y2_t(16).lpi#3, y2_t(16).lpi#3.dfm#3, y2_t(16).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y2_t(17).lpi#3' for variables 'y2_t(17).lpi#3, y2_t(17).lpi#3.dfm#3, y2_t(17).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'y2_t(18).lpi#3' for variables 'y2_t(18).lpi#3, y2_t(18).lpi#3.dfm#3, y2_t(18).lpi#3.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-2:slc(T_LINE:acc)(6).itm' for variables 'T_LINE-2:slc(T_LINE:acc)(6).itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#8.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#8.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:acc_in#1.sva' for variables 'T_LINE:acc_in#1.sva, T_LINE:acc_in.sva, threshold(23:8).lpi#3, threshold(23:8).lpi#3.dfm#1, threshold(23:8).lpi#3.dfm, threshold(23:8).sva' (5 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr.lpi#3.dfm' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp.sva' (7 registers deleted). (FSM-3)
# Creating shared register 'y2_t(25:19).lpi#3' for variables 'y2_t(25:19).lpi#3, y2_t(25:19).lpi#3.dfm#1, y2_t(25:19).lpi#3.dfm#3' (2 registers deleted). (FSM-3)
# Creating shared register 'y1_t(25:19).lpi#3' for variables 'y1_t(25:19).lpi#3, y1_t(25:19).lpi#3.dfm#1, y1_t(25:19).lpi#3.dfm#3, y1_t(25:19).sva#1, y1_t(25:19).sva#3' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#2.ncse(8:0)' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#2.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc.ncse(8:0), x1_t(26:18).lpi#3, x1_t(26:18).lpi#3.dfm#1, x1_t(26:18).lpi#3.dfm#3, x1_t(26:18).sva#2, x1_t(26:18).sva#4' (6 registers deleted). (FSM-3)
# Creating shared register 'x2_t(26:18).lpi#3' for variables 'x2_t(26:18).lpi#3, x2_t(26:18).lpi#3.dfm#1, x2_t(26:18).lpi#3.dfm#3, x2_t(26:18).sva#4' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v32': elapsed time 25.63 seconds, memory usage 2635364kB, peak memory usage 2674428kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 6185, Real ops = 3222, Vars = 1242 (SOL-21)
# Info: Starting transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v32' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v32': elapsed time 11.74 seconds, memory usage 2635364kB, peak memory usage 2674428kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 5555, Real ops = 2357, Vars = 5259 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v32' (SOL-8)
# Report written to file 'rtl.rpt'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v32/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v32/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: CCS_BLOCK template type parsing found an unresolved <expression> in the interface routine parameter list.
# Warning: CCS_BLOCK - consider replacing expressions with constants.
# Warning: A CCS_BLOCK intercept macro using resovled template types allows for one specialization.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v32/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v32/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v32': elapsed time 25.58 seconds, memory usage 2766436kB, peak memory usage 2766436kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 5438, Real ops = 2346, Vars = 1120 (SOL-21)
go assembly
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE -UNROLL 4
# CU_DIRECTIVE sid32 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {ITERATIONS 864}: Race condition
# CU_DESIGN sid32 ADD {} {VERSION v33 SID sid32 BRANCH_SID sid31 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v33' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v33/CDesignChecker/design_checker.sh'
# /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE/UNROLL 4
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go extract
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v33' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(161): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(168): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(167): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(141): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Running transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 30.04 seconds, memory usage 2831972kB, peak memory usage 2831972kB (SOL-15)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 33.64 seconds, memory usage 2831972kB, peak memory usage 2831972kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 5603, Real ops = 1009, Vars = 1758 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v33' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(159): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(160): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 19.63 seconds, memory usage 2831972kB, peak memory usage 2831972kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 5624, Real ops = 1011, Vars = 1760 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v33' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 0.61 seconds, memory usage 2831972kB, peak memory usage 2831972kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 5624, Real ops = 1011, Vars = 1760 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v33' (SOL-8)
# Info: Running transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 25.66 seconds, memory usage 2831972kB, peak memory usage 2831972kB (SOL-15)
# Design 'Hough_Algorithm_HW<1296,864>' contains '2642' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 27.33 seconds, memory usage 2831972kB, peak memory usage 2831972kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 8096, Real ops = 2642, Vars = 1515 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v33' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/include/HoughHW.h(102): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(94): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(133): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(92): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(88): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' (6 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(81): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:vinit' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (total length 1607026 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212438062, Area (Datapath, Register, Total) = 57655234.97, 3888.75, 57659123.72 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212443462, Area (Datapath, Register, Total) = 57652128.89, 4194.75, 57656323.64 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(168): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' (34 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(167): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(161): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (total length 60848314 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 60842552, Area (Datapath, Register, Total) = 62388.80, 11149.88, 73538.68 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Running transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 25.77 seconds, memory usage 2831972kB, peak memory usage 2831972kB (SOL-15)
# Info: Optimized LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE': Latency = 61337192, Area (Datapath, Register, Total) = 61388.70, 11086.12, 72474.82 (CRAAS-18)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 61666952, Area (Datapath, Register, Total) = 54963.43, 11583.38, 66546.80 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Symbolic simulation analysis was not able to find optimal depths for all FIFOs (HIER-24)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Running transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 52.49 seconds, memory usage 2831972kB, peak memory usage 2831972kB (SOL-15)
# Info: Optimized LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for': Latency = 61668784, Area (Datapath, Register, Total) = 55060.52, 11806.50, 66867.02 (CRAAS-18)
# Info: Completed transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 54.99 seconds, memory usage 2831972kB, peak memory usage 2831972kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 8096, Real ops = 2642, Vars = 1515 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v33' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Global signal 'data_in:rsc.rdy' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.vld' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.dat' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(99): Creating buffer for wait controller for component 'data_in:rsc' (SCHD-46)
# Global signal 'widthIn:rsc.dat' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Global signal 'heightIn:rsc.dat' added to design 'houghTransform' for component 'heightIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
# Global signal 'acc:rsc.rdy' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.en' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_out' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.we' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.re' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.addr' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_in' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'cos_out:rsc.en' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_out' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.we' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.re' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.addr' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_in' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.en' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_out' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.we' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.re' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.addr' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_in' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'widthIn:rsc.triosy.lz' added to design 'houghTransform' for component 'widthIn:rsc.triosy:obj' (LIB-3)
# Global signal 'heightIn:rsc.triosy.lz' added to design 'houghTransform' for component 'heightIn:rsc.triosy:obj' (LIB-3)
# Global signal 'x1:rsc.rdy' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.vld' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.dat' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'y1:rsc.rdy' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.vld' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.dat' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'x2:rsc.rdy' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.vld' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.dat' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'y2:rsc.rdy' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.vld' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.dat' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'acc:rsc.rdy' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(170): Creating buffer for wait controller for component 'acc:rsc' (SCHD-46)
# Global signal 'cos_out#1:rsc.en' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_out' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.we' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.re' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.addr' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_in' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.en' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_out' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.we' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.re' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.addr' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_in' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/houghTransform:core/core/WRITE' iterated at most 400002 times. (LOOP-2)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 25.76 seconds, memory usage 2897508kB, peak memory usage 2897508kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 51.54 seconds, memory usage 2831972kB, peak memory usage 2897508kB (SOL-15)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 78.36 seconds, memory usage 2897508kB, peak memory usage 2897508kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 84.33 seconds, memory usage 2897508kB, peak memory usage 2897508kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 12050, Real ops = 2450, Vars = 2318 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v33' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(15:14), HACC:ac_fixed:cctor.sva.1(15:14)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(23:22), HACC:idx:acc#2.itm.1(1:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26:25)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0)#1.itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0)#1.itm.2' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(26:25), HACC:idx:slc(HACC:t)(1-0)#1.itm.3' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9:8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(2:1), HACC:idx:slc(HACC:t)(1-0)#1.itm.4' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0).itm.5' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0).itm.6' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:acc#13.psp(12:0)' for variables 'for#1:acc#13.psp(12:0), for#1:acc#8.psp(12:0), for#1:acc#9.psp(12:0), HACC:idx:acc#2.itm.1(14:2)' (3 registers deleted). (FSM-3)
# Creating shared register 'HACC:round_r:HACC:round_r:acc:conv_2f:or.itm.1' for variables 'HACC:round_r:HACC:round_r:acc:conv_2f:or.itm.1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc)(2).svs, for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:nor#10.cse' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.sva#4' (3 registers deleted). (FSM-3)
# Creating shared register 'WRITE:i(18:0).sva' for variables 'WRITE:i(18:0).sva, acc_tmp:vinit.ndx.sva, HCOL:x.sva, for#1:t(7:1).sva, for#1:t(7:1).sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'HACC:mul#1.itm.1' for variables 'HACC:mul#1.itm.1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm' for variables 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#3' (15 registers deleted). (FSM-3)
# Creating shared register 'for:t(7:0).sva' for variables 'for:t(7:0).sva, for:t(7:0).sva#1, T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-1:operator>=<24,16,false,AC_TRN,AC_WRAP,16,false>:slc(operator>=<24,16,false,AC_TRN,AC_WRAP,16,false>:acc)(16).svs' for variables 'T_LINE-1:operator>=<24,16,false,AC_TRN,AC_WRAP,16,false>:slc(operator>=<24,16,false,AC_TRN,AC_WRAP,16,false>:acc)(16).svs, T_LINE-3:operator>=<24,16,false,AC_TRN,AC_WRAP,16,false>:slc(operator>=<24,16,false,AC_TRN,AC_WRAP,16,false>:acc)(16).svs, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#16.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#32.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#48.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#16.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#32.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#48.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' (14 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#33.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#49.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#33.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#49.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' (14 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#50.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#50.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' (14 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#51.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#51.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' (14 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#52.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#52.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' (14 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#53.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#39.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#39.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#53.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#6.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' (14 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#54.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#23.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#40.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#23.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#40.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#54.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' (14 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#25.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#25.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#42.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#25.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#42.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' (6 registers deleted). (FSM-3)
# Creating shared register 'x1_t(10).lpi#3' for variables 'x1_t(10).lpi#3, x1_t(10).lpi#3.dfm#7, x1_t(10).lpi#3.dfm#5, x1_t(10).lpi#3.dfm#1, x1_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(11).lpi#3' for variables 'x1_t(11).lpi#3, x1_t(11).lpi#3.dfm#7, x1_t(11).lpi#3.dfm#5, x1_t(11).lpi#3.dfm#1, x1_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(12).lpi#3' for variables 'x1_t(12).lpi#3, x1_t(12).lpi#3.dfm#7, x1_t(12).lpi#3.dfm#5, x1_t(12).lpi#3.dfm#1, x1_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(13).lpi#3' for variables 'x1_t(13).lpi#3, x1_t(13).lpi#3.dfm#7, x1_t(13).lpi#3.dfm#5, x1_t(13).lpi#3.dfm#1, x1_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(14).lpi#3' for variables 'x1_t(14).lpi#3, x1_t(14).lpi#3.dfm#7, x1_t(14).lpi#3.dfm#5, x1_t(14).lpi#3.dfm#1, x1_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(15).lpi#3' for variables 'x1_t(15).lpi#3, x1_t(15).lpi#3.dfm#7, x1_t(15).lpi#3.dfm#5, x1_t(15).lpi#3.dfm#1, x1_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(16).lpi#3' for variables 'x1_t(16).lpi#3, x1_t(16).lpi#3.dfm#7, x1_t(16).lpi#3.dfm#5, x1_t(16).lpi#3.dfm#1, x1_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(17).lpi#3' for variables 'x1_t(17).lpi#3, x1_t(17).lpi#3.dfm#7, x1_t(17).lpi#3.dfm#5, x1_t(17).lpi#3.dfm#1, x1_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(10).lpi#3' for variables 'x2_t(10).lpi#3, x2_t(10).lpi#3.dfm#7, x2_t(10).lpi#3.dfm#5, x2_t(10).lpi#3.dfm#1, x2_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(11).lpi#3' for variables 'x2_t(11).lpi#3, x2_t(11).lpi#3.dfm#7, x2_t(11).lpi#3.dfm#5, x2_t(11).lpi#3.dfm#1, x2_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(12).lpi#3' for variables 'x2_t(12).lpi#3, x2_t(12).lpi#3.dfm#7, x2_t(12).lpi#3.dfm#5, x2_t(12).lpi#3.dfm#1, x2_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(13).lpi#3' for variables 'x2_t(13).lpi#3, x2_t(13).lpi#3.dfm#7, x2_t(13).lpi#3.dfm#5, x2_t(13).lpi#3.dfm#1, x2_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(14).lpi#3' for variables 'x2_t(14).lpi#3, x2_t(14).lpi#3.dfm#7, x2_t(14).lpi#3.dfm#5, x2_t(14).lpi#3.dfm#1, x2_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(15).lpi#3' for variables 'x2_t(15).lpi#3, x2_t(15).lpi#3.dfm#7, x2_t(15).lpi#3.dfm#5, x2_t(15).lpi#3.dfm#1, x2_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(16).lpi#3' for variables 'x2_t(16).lpi#3, x2_t(16).lpi#3.dfm#7, x2_t(16).lpi#3.dfm#5, x2_t(16).lpi#3.dfm#1, x2_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(17).lpi#3' for variables 'x2_t(17).lpi#3, x2_t(17).lpi#3.dfm#7, x2_t(17).lpi#3.dfm#5, x2_t(17).lpi#3.dfm#1, x2_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(10).lpi#3' for variables 'y1_t(10).lpi#3, y1_t(10).lpi#3.dfm#7, y1_t(10).lpi#3.dfm#5, y1_t(10).lpi#3.dfm#1, y1_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(11).lpi#3' for variables 'y1_t(11).lpi#3, y1_t(11).lpi#3.dfm#7, y1_t(11).lpi#3.dfm#5, y1_t(11).lpi#3.dfm#1, y1_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(12).lpi#3' for variables 'y1_t(12).lpi#3, y1_t(12).lpi#3.dfm#7, y1_t(12).lpi#3.dfm#5, y1_t(12).lpi#3.dfm#1, y1_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(13).lpi#3' for variables 'y1_t(13).lpi#3, y1_t(13).lpi#3.dfm#7, y1_t(13).lpi#3.dfm#5, y1_t(13).lpi#3.dfm#1, y1_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(14).lpi#3' for variables 'y1_t(14).lpi#3, y1_t(14).lpi#3.dfm#7, y1_t(14).lpi#3.dfm#5, y1_t(14).lpi#3.dfm#1, y1_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(15).lpi#3' for variables 'y1_t(15).lpi#3, y1_t(15).lpi#3.dfm#7, y1_t(15).lpi#3.dfm#5, y1_t(15).lpi#3.dfm#1, y1_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(16).lpi#3' for variables 'y1_t(16).lpi#3, y1_t(16).lpi#3.dfm#7, y1_t(16).lpi#3.dfm#5, y1_t(16).lpi#3.dfm#1, y1_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(17).lpi#3' for variables 'y1_t(17).lpi#3, y1_t(17).lpi#3.dfm#7, y1_t(17).lpi#3.dfm#5, y1_t(17).lpi#3.dfm#1, y1_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(18).lpi#3' for variables 'y1_t(18).lpi#3, y1_t(18).lpi#3.dfm#7, y1_t(18).lpi#3.dfm#5, y1_t(18).lpi#3.dfm#1, y1_t(18).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(10).lpi#3' for variables 'y2_t(10).lpi#3, y2_t(10).lpi#3.dfm#7, y2_t(10).lpi#3.dfm#5, y2_t(10).lpi#3.dfm#1, y2_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(11).lpi#3' for variables 'y2_t(11).lpi#3, y2_t(11).lpi#3.dfm#7, y2_t(11).lpi#3.dfm#5, y2_t(11).lpi#3.dfm#1, y2_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(12).lpi#3' for variables 'y2_t(12).lpi#3, y2_t(12).lpi#3.dfm#7, y2_t(12).lpi#3.dfm#5, y2_t(12).lpi#3.dfm#1, y2_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(13).lpi#3' for variables 'y2_t(13).lpi#3, y2_t(13).lpi#3.dfm#7, y2_t(13).lpi#3.dfm#5, y2_t(13).lpi#3.dfm#1, y2_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(14).lpi#3' for variables 'y2_t(14).lpi#3, y2_t(14).lpi#3.dfm#7, y2_t(14).lpi#3.dfm#5, y2_t(14).lpi#3.dfm#1, y2_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(15).lpi#3' for variables 'y2_t(15).lpi#3, y2_t(15).lpi#3.dfm#7, y2_t(15).lpi#3.dfm#5, y2_t(15).lpi#3.dfm#1, y2_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(16).lpi#3' for variables 'y2_t(16).lpi#3, y2_t(16).lpi#3.dfm#7, y2_t(16).lpi#3.dfm#5, y2_t(16).lpi#3.dfm#1, y2_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(17).lpi#3' for variables 'y2_t(17).lpi#3, y2_t(17).lpi#3.dfm#7, y2_t(17).lpi#3.dfm#5, y2_t(17).lpi#3.dfm#1, y2_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(18).lpi#3' for variables 'y2_t(18).lpi#3, y2_t(18).lpi#3.dfm#7, y2_t(18).lpi#3.dfm#5, y2_t(18).lpi#3.dfm#1, y2_t(18).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-4:slc(T_LINE:acc)(6).itm' for variables 'T_LINE-4:slc(T_LINE:acc)(6).itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#24.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#41.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#8.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#24.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#41.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#8.itm' (7 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:acc_in#1.sva' for variables 'T_LINE:acc_in#1.sva, T_LINE:acc_in#2.sva, T_LINE:acc_in#3.sva, T_LINE:acc_in.sva, threshold(23:8).lpi#3, threshold(23:8).lpi#3.dfm#3, threshold(23:8).lpi#3.dfm#2, threshold(23:8).lpi#3.dfm, threshold(23:8).lpi#3.dfm#1, threshold(23:8).sva' (9 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr.lpi#3.dfm' (15 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#1.sva' for variables 'T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#1.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#2.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#3.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#1.sva' for variables 'T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#1.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#2.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#3.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp.sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva' (31 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#4.ncse(8:0)' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#4.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#5.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#6.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc.ncse(8:0), x1_t(26:18).lpi#3, x1_t(26:18).lpi#3.dfm#1, x1_t(26:18).lpi#3.dfm#3, x1_t(26:18).lpi#3.dfm#5, x1_t(26:18).lpi#3.dfm#7, x1_t(26:18).sva#2, x1_t(26:18).sva#4, x1_t(26:18).sva#6, x1_t(26:18).sva#8' (12 registers deleted). (FSM-3)
# Creating shared register 'x2_t(26:18).lpi#3' for variables 'x2_t(26:18).lpi#3, x2_t(26:18).lpi#3.dfm#3, x2_t(26:18).lpi#3.dfm#1, x2_t(26:18).lpi#3.dfm#5, x2_t(26:18).lpi#3.dfm#7, x2_t(26:18).sva#8' (5 registers deleted). (FSM-3)
# Creating shared register 'y2_t(25:19).lpi#3' for variables 'y2_t(25:19).lpi#3, y2_t(25:19).lpi#3.dfm#3, y2_t(25:19).lpi#3.dfm#1, y2_t(25:19).lpi#3.dfm#5, y2_t(25:19).lpi#3.dfm#7' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(25:19).lpi#3' for variables 'y1_t(25:19).lpi#3, y1_t(25:19).lpi#3.dfm#1, y1_t(25:19).lpi#3.dfm#3, y1_t(25:19).lpi#3.dfm#5, y1_t(25:19).lpi#3.dfm#7, y1_t(25:19).sva#1, y1_t(25:19).sva#3, y1_t(25:19).sva#5, y1_t(25:19).sva#7' (8 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 26.00 seconds, memory usage 2897508kB, peak memory usage 2897508kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 55.83 seconds, memory usage 2897508kB, peak memory usage 2897508kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 74.83 seconds, memory usage 2897508kB, peak memory usage 2897508kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 9321, Real ops = 5554, Vars = 1638 (SOL-21)
# Info: Starting transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v33' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 16.42 seconds, memory usage 2897508kB, peak memory usage 2975332kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 8020, Real ops = 3824, Vars = 7687 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v33' (SOL-8)
# Report written to file 'rtl.rpt'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v33/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v33/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: CCS_BLOCK template type parsing found an unresolved <expression> in the interface routine parameter list.
# Warning: CCS_BLOCK - consider replacing expressions with constants.
# Warning: A CCS_BLOCK intercept macro using resovled template types allows for one specialization.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v33/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v33/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 26.03 seconds, memory usage 3094116kB, peak memory usage 3094116kB (SOL-15)
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v33': elapsed time 34.39 seconds, memory usage 3094116kB, peak memory usage 3094116kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 7809, Real ops = 3734, Vars = 1439 (SOL-21)
go assembly
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for -PIPELINE_INIT_INTERVAL 1
# CU_DIRECTIVE sid33 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {ITERATIONS 864}: Race condition
# CU_DESIGN sid33 ADD {} {VERSION v34 SID sid33 BRANCH_SID sid32 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v34' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v34/CDesignChecker/design_checker.sh'
# /Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for/PIPELINE_INIT_INTERVAL 1
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for -PIPELINE_INIT_INTERVAL 1
# /Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for/PIPELINE_INIT_INTERVAL 1
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for -PIPELINE_INIT_INTERVAL 1
# /Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for/PIPELINE_INIT_INTERVAL 1
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for -PIPELINE_INIT_INTERVAL 1
# /Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for/PIPELINE_INIT_INTERVAL 1
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for -PIPELINE_INIT_INTERVAL 1
# /Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for/PIPELINE_INIT_INTERVAL 1
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go extract
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v34' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is being partially unrolled 2 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(161): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(168): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(167): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(141): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Running transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 30.03 seconds, memory usage 3094116kB, peak memory usage 3094116kB (SOL-15)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 34.04 seconds, memory usage 3094116kB, peak memory usage 3094116kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 5603, Real ops = 1009, Vars = 1758 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v34' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(159): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(160): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 20.00 seconds, memory usage 3094116kB, peak memory usage 3094116kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 5624, Real ops = 1011, Vars = 1760 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v34' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 0.62 seconds, memory usage 3094116kB, peak memory usage 3094116kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 5624, Real ops = 1011, Vars = 1760 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v34' (SOL-8)
# Info: Running transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 25.68 seconds, memory usage 3159652kB, peak memory usage 3159652kB (SOL-15)
# Design 'Hough_Algorithm_HW<1296,864>' contains '2642' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 32.37 seconds, memory usage 3094116kB, peak memory usage 3159652kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 8164, Real ops = 2642, Vars = 1532 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v34' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/include/HoughHW.h(102): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(94): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(133): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(92): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(88): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' (6 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(81): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:vinit' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (total length 1607026 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212438062, Area (Datapath, Register, Total) = 57655234.97, 3888.75, 57659123.72 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212443462, Area (Datapath, Register, Total) = 57652128.89, 4194.75, 57656323.64 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(168): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' (34 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(167): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(161): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (total length 60848314 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 60842552, Area (Datapath, Register, Total) = 62388.80, 11258.25, 73647.05 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Running transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 25.79 seconds, memory usage 3094116kB, peak memory usage 3159652kB (SOL-15)
# Info: Optimized LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE': Latency = 61337192, Area (Datapath, Register, Total) = 61388.70, 11194.50, 72583.20 (CRAAS-18)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 61666952, Area (Datapath, Register, Total) = 56000.22, 11379.38, 67379.60 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Running transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 51.60 seconds, memory usage 3094116kB, peak memory usage 3159652kB (SOL-15)
# Info: Optimized LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for': Latency = 61668784, Area (Datapath, Register, Total) = 56097.32, 11468.62, 67565.94 (CRAAS-18)
# Info: Symbolic simulation analysis was not able to find optimal depths for all FIFOs (HIER-24)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 59.13 seconds, memory usage 3159652kB, peak memory usage 3159652kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 8164, Real ops = 2642, Vars = 1532 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v34' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Global signal 'data_in:rsc.rdy' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.vld' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.dat' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(99): Creating buffer for wait controller for component 'data_in:rsc' (SCHD-46)
# Global signal 'widthIn:rsc.dat' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Global signal 'heightIn:rsc.dat' added to design 'houghTransform' for component 'heightIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
# Global signal 'acc:rsc.rdy' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.en' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_out' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.we' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.re' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.addr' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_in' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'cos_out:rsc.en' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_out' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.we' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.re' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.addr' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_in' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.en' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_out' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.we' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.re' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.addr' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_in' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'widthIn:rsc.triosy.lz' added to design 'houghTransform' for component 'widthIn:rsc.triosy:obj' (LIB-3)
# Global signal 'heightIn:rsc.triosy.lz' added to design 'houghTransform' for component 'heightIn:rsc.triosy:obj' (LIB-3)
# Global signal 'x1:rsc.rdy' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.vld' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.dat' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'y1:rsc.rdy' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.vld' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.dat' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'x2:rsc.rdy' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.vld' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.dat' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'y2:rsc.rdy' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.vld' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.dat' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'acc:rsc.rdy' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(170): Creating buffer for wait controller for component 'acc:rsc' (SCHD-46)
# Global signal 'cos_out#1:rsc.en' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_out' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.we' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.re' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.addr' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_in' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.en' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_out' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.we' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.re' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.addr' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_in' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/houghTransform:core/core/WRITE' iterated at most 400002 times. (LOOP-2)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 25.78 seconds, memory usage 3159652kB, peak memory usage 3159652kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 51.60 seconds, memory usage 3159652kB, peak memory usage 3159652kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 77.39 seconds, memory usage 3225188kB, peak memory usage 3225188kB (SOL-15)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 92.79 seconds, memory usage 3225188kB, peak memory usage 3225188kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 12008, Real ops = 2461, Vars = 2332 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v34' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(15:14), HACC:ac_fixed:cctor.sva.1(15:14)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(23:22), HACC:idx:acc#2.itm.1(1:0)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26:25)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0)#1.itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0)#1.itm.2' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(26:25), HACC:idx:slc(HACC:t)(1-0)#1.itm.3' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9:8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(2:1), HACC:idx:slc(HACC:t)(1-0)#1.itm.4' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0).itm.5' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0).itm.6' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:acc#13.psp(12:0)' for variables 'for#1:acc#13.psp(12:0), for#1:acc#8.psp(12:0), for#1:acc#9.psp(12:0), HACC:idx:acc#2.itm.1(14:2)' (3 registers deleted). (FSM-3)
# Creating shared register 'HACC:round_r:HACC:round_r:acc:conv_2f:or.itm.1' for variables 'HACC:round_r:HACC:round_r:acc:conv_2f:or.itm.1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc)(2).svs, for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:nor#10.cse' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.sva#4' (3 registers deleted). (FSM-3)
# Creating shared register 'WRITE:i(18:0).sva' for variables 'WRITE:i(18:0).sva, acc_tmp:vinit.ndx.sva, HCOL:x.sva, for#1:t(7:1).sva, for#1:t(7:1).sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'HACC:mul#1.itm.1' for variables 'HACC:mul#1.itm.1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm' for variables 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#3' (15 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm' for variables 'T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-4:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, for:t(7:0).sva, for:t(7:0).sva#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0).sva, T_LINE:if:if:slc(T_LINE:if:if:acc#3)(6).svs' (16 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#16.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#32.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#48.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#16.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#32.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#48.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#33.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#49.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#33.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#49.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#50.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#50.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#51.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#51.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#52.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#52.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#53.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#39.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#53.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#6.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#54.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#23.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#40.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#23.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#54.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#24.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#24.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#41.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#8.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#24.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#8.itm, T_LINE-4:slc(T_LINE:acc)(6).itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#25.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#25.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#42.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#25.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(20)' (5 registers deleted). (FSM-3)
# Creating shared register 'x1_t(10).lpi#3' for variables 'x1_t(10).lpi#3, x1_t(10).lpi#3.dfm#7, x1_t(10).lpi#3.dfm#5, x1_t(10).lpi#3.dfm#1, x1_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(11).lpi#3' for variables 'x1_t(11).lpi#3, x1_t(11).lpi#3.dfm#7, x1_t(11).lpi#3.dfm#5, x1_t(11).lpi#3.dfm#1, x1_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(12).lpi#3' for variables 'x1_t(12).lpi#3, x1_t(12).lpi#3.dfm#7, x1_t(12).lpi#3.dfm#5, x1_t(12).lpi#3.dfm#1, x1_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(13).lpi#3' for variables 'x1_t(13).lpi#3, x1_t(13).lpi#3.dfm#7, x1_t(13).lpi#3.dfm#5, x1_t(13).lpi#3.dfm#1, x1_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(14).lpi#3' for variables 'x1_t(14).lpi#3, x1_t(14).lpi#3.dfm#7, x1_t(14).lpi#3.dfm#5, x1_t(14).lpi#3.dfm#1, x1_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(15).lpi#3' for variables 'x1_t(15).lpi#3, x1_t(15).lpi#3.dfm#7, x1_t(15).lpi#3.dfm#5, x1_t(15).lpi#3.dfm#1, x1_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(16).lpi#3' for variables 'x1_t(16).lpi#3, x1_t(16).lpi#3.dfm#7, x1_t(16).lpi#3.dfm#5, x1_t(16).lpi#3.dfm#1, x1_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(17).lpi#3' for variables 'x1_t(17).lpi#3, x1_t(17).lpi#3.dfm#7, x1_t(17).lpi#3.dfm#5, x1_t(17).lpi#3.dfm#1, x1_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(10).lpi#3' for variables 'x2_t(10).lpi#3, x2_t(10).lpi#3.dfm#7, x2_t(10).lpi#3.dfm#5, x2_t(10).lpi#3.dfm#1, x2_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(11).lpi#3' for variables 'x2_t(11).lpi#3, x2_t(11).lpi#3.dfm#7, x2_t(11).lpi#3.dfm#5, x2_t(11).lpi#3.dfm#1, x2_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(12).lpi#3' for variables 'x2_t(12).lpi#3, x2_t(12).lpi#3.dfm#7, x2_t(12).lpi#3.dfm#5, x2_t(12).lpi#3.dfm#1, x2_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(13).lpi#3' for variables 'x2_t(13).lpi#3, x2_t(13).lpi#3.dfm#7, x2_t(13).lpi#3.dfm#5, x2_t(13).lpi#3.dfm#1, x2_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(14).lpi#3' for variables 'x2_t(14).lpi#3, x2_t(14).lpi#3.dfm#7, x2_t(14).lpi#3.dfm#5, x2_t(14).lpi#3.dfm#1, x2_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(15).lpi#3' for variables 'x2_t(15).lpi#3, x2_t(15).lpi#3.dfm#7, x2_t(15).lpi#3.dfm#5, x2_t(15).lpi#3.dfm#1, x2_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(16).lpi#3' for variables 'x2_t(16).lpi#3, x2_t(16).lpi#3.dfm#7, x2_t(16).lpi#3.dfm#5, x2_t(16).lpi#3.dfm#1, x2_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(17).lpi#3' for variables 'x2_t(17).lpi#3, x2_t(17).lpi#3.dfm#7, x2_t(17).lpi#3.dfm#5, x2_t(17).lpi#3.dfm#1, x2_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(10).lpi#3' for variables 'y1_t(10).lpi#3, y1_t(10).lpi#3.dfm#7, y1_t(10).lpi#3.dfm#5, y1_t(10).lpi#3.dfm#1, y1_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(11).lpi#3' for variables 'y1_t(11).lpi#3, y1_t(11).lpi#3.dfm#7, y1_t(11).lpi#3.dfm#5, y1_t(11).lpi#3.dfm#1, y1_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(12).lpi#3' for variables 'y1_t(12).lpi#3, y1_t(12).lpi#3.dfm#7, y1_t(12).lpi#3.dfm#5, y1_t(12).lpi#3.dfm#1, y1_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(13).lpi#3' for variables 'y1_t(13).lpi#3, y1_t(13).lpi#3.dfm#7, y1_t(13).lpi#3.dfm#5, y1_t(13).lpi#3.dfm#1, y1_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(14).lpi#3' for variables 'y1_t(14).lpi#3, y1_t(14).lpi#3.dfm#7, y1_t(14).lpi#3.dfm#5, y1_t(14).lpi#3.dfm#1, y1_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(15).lpi#3' for variables 'y1_t(15).lpi#3, y1_t(15).lpi#3.dfm#7, y1_t(15).lpi#3.dfm#5, y1_t(15).lpi#3.dfm#1, y1_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(16).lpi#3' for variables 'y1_t(16).lpi#3, y1_t(16).lpi#3.dfm#7, y1_t(16).lpi#3.dfm#5, y1_t(16).lpi#3.dfm#1, y1_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(17).lpi#3' for variables 'y1_t(17).lpi#3, y1_t(17).lpi#3.dfm#7, y1_t(17).lpi#3.dfm#5, y1_t(17).lpi#3.dfm#1, y1_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(18).lpi#3' for variables 'y1_t(18).lpi#3, y1_t(18).lpi#3.dfm#7, y1_t(18).lpi#3.dfm#5, y1_t(18).lpi#3.dfm#1, y1_t(18).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(10).lpi#3' for variables 'y2_t(10).lpi#3, y2_t(10).lpi#3.dfm#7, y2_t(10).lpi#3.dfm#5, y2_t(10).lpi#3.dfm#1, y2_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(11).lpi#3' for variables 'y2_t(11).lpi#3, y2_t(11).lpi#3.dfm#7, y2_t(11).lpi#3.dfm#5, y2_t(11).lpi#3.dfm#1, y2_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(12).lpi#3' for variables 'y2_t(12).lpi#3, y2_t(12).lpi#3.dfm#7, y2_t(12).lpi#3.dfm#5, y2_t(12).lpi#3.dfm#1, y2_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(13).lpi#3' for variables 'y2_t(13).lpi#3, y2_t(13).lpi#3.dfm#7, y2_t(13).lpi#3.dfm#5, y2_t(13).lpi#3.dfm#1, y2_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(14).lpi#3' for variables 'y2_t(14).lpi#3, y2_t(14).lpi#3.dfm#7, y2_t(14).lpi#3.dfm#5, y2_t(14).lpi#3.dfm#1, y2_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(15).lpi#3' for variables 'y2_t(15).lpi#3, y2_t(15).lpi#3.dfm#7, y2_t(15).lpi#3.dfm#5, y2_t(15).lpi#3.dfm#1, y2_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(16).lpi#3' for variables 'y2_t(16).lpi#3, y2_t(16).lpi#3.dfm#7, y2_t(16).lpi#3.dfm#5, y2_t(16).lpi#3.dfm#1, y2_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(17).lpi#3' for variables 'y2_t(17).lpi#3, y2_t(17).lpi#3.dfm#7, y2_t(17).lpi#3.dfm#5, y2_t(17).lpi#3.dfm#1, y2_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(18).lpi#3' for variables 'y2_t(18).lpi#3, y2_t(18).lpi#3.dfm#7, y2_t(18).lpi#3.dfm#5, y2_t(18).lpi#3.dfm#1, y2_t(18).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:acc_in#1.sva' for variables 'T_LINE:acc_in#1.sva, T_LINE:acc_in#2.sva, T_LINE:acc_in#3.sva, T_LINE:acc_in.sva, threshold(23:8).lpi#3, threshold(23:8).lpi#3.dfm#3, threshold(23:8).lpi#3.dfm#2, threshold(23:8).lpi#3.dfm, threshold(23:8).lpi#3.dfm#1, threshold(23:8).sva' (9 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr.lpi#3.dfm' (15 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#1.sva' for variables 'T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#1.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#2.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#3.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#1.sva' for variables 'T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#1.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#2.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#3.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp.sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva' (31 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#4.ncse(8:0)' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#4.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#5.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#6.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc.ncse(8:0), x1_t(26:18).lpi#3, x1_t(26:18).lpi#3.dfm#1, x1_t(26:18).lpi#3.dfm#3, x1_t(26:18).lpi#3.dfm#5, x1_t(26:18).lpi#3.dfm#7, x1_t(26:18).sva#2, x1_t(26:18).sva#4, x1_t(26:18).sva#6, x1_t(26:18).sva#8' (12 registers deleted). (FSM-3)
# Creating shared register 'x2_t(26:18).lpi#3' for variables 'x2_t(26:18).lpi#3, x2_t(26:18).lpi#3.dfm#3, x2_t(26:18).lpi#3.dfm#1, x2_t(26:18).lpi#3.dfm#5, x2_t(26:18).lpi#3.dfm#7, x2_t(26:18).sva#6' (5 registers deleted). (FSM-3)
# Creating shared register 'y2_t(25:19).lpi#3' for variables 'y2_t(25:19).lpi#3, y2_t(25:19).lpi#3.dfm#3, y2_t(25:19).lpi#3.dfm#1, y2_t(25:19).lpi#3.dfm#5, y2_t(25:19).lpi#3.dfm#7' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(25:19).lpi#3' for variables 'y1_t(25:19).lpi#3, y1_t(25:19).lpi#3.dfm#1, y1_t(25:19).lpi#3.dfm#3, y1_t(25:19).lpi#3.dfm#5, y1_t(25:19).lpi#3.dfm#7, y1_t(25:19).sva#1, y1_t(25:19).sva#3, y1_t(25:19).sva#5, y1_t(25:19).sva#7' (8 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-4:operator-<27,12,true,AC_TRN,AC_WRAP>:acc.itm' for variables 'T_LINE-4:operator-<27,12,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-4:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, for:t(7:0).sva, for:t(7:0).sva#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 26.10 seconds, memory usage 3225188kB, peak memory usage 3264252kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 51.84 seconds, memory usage 3225188kB, peak memory usage 3264252kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 70.55 seconds, memory usage 3225188kB, peak memory usage 3264252kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 9356, Real ops = 5593, Vars = 1640 (SOL-21)
# Info: Starting transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v34' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 13.53 seconds, memory usage 3225188kB, peak memory usage 3264252kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 7558, Real ops = 3569, Vars = 7225 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v34' (SOL-8)
# Report written to file 'rtl.rpt'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v34/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v34/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: CCS_BLOCK template type parsing found an unresolved <expression> in the interface routine parameter list.
# Warning: CCS_BLOCK - consider replacing expressions with constants.
# Warning: A CCS_BLOCK intercept macro using resovled template types allows for one specialization.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v34/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v34/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Info: Running transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 26.06 seconds, memory usage 3356260kB, peak memory usage 3356260kB (SOL-15)
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v34': elapsed time 34.46 seconds, memory usage 3356260kB, peak memory usage 3356260kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 7438, Real ops = 3572, Vars = 1451 (SOL-21)
go assembly
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1 -UNROLL no
# CU_DIRECTIVE sid34 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {ITERATIONS 864}: Race condition
# CU_DESIGN sid34 ADD {} {VERSION v35 SID sid34 BRANCH_SID sid33 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v35' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v35/CDesignChecker/design_checker.sh'
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1/UNROLL no
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1 -PIPELINE_INIT_INTERVAL 1
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1/PIPELINE_INIT_INTERVAL 1
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for -PIPELINE_INIT_INTERVAL 1
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for/PIPELINE_INIT_INTERVAL 1
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go extract
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v35' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(161): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(168): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(167): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(141): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 29.22 seconds, memory usage 3487332kB, peak memory usage 3487332kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 5540, Real ops = 985, Vars = 1750 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v35' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(159): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(160): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 18.91 seconds, memory usage 3487332kB, peak memory usage 3487332kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 5561, Real ops = 987, Vars = 1752 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v35' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 0.59 seconds, memory usage 3487332kB, peak memory usage 3487332kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 5561, Real ops = 987, Vars = 1752 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v35' (SOL-8)
# Info: Running transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 25.81 seconds, memory usage 3487332kB, peak memory usage 3487332kB (SOL-15)
# Design 'Hough_Algorithm_HW<1296,864>' contains '2614' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 33.06 seconds, memory usage 3487332kB, peak memory usage 3487332kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 8078, Real ops = 2614, Vars = 1527 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v35' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/include/HoughHW.h(102): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(94): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(133): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(92): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(88): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(81): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:vinit' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (total length 1626646 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212437526, Area (Datapath, Register, Total) = 57655745.21, 5393.25, 57661138.46 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 213558134, Area (Datapath, Register, Total) = 57654404.51, 4832.25, 57659236.76 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(168): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' (34 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(167): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(161): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (total length 60848314 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 60842552, Area (Datapath, Register, Total) = 62388.80, 11258.25, 73647.05 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Running transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 25.93 seconds, memory usage 3487332kB, peak memory usage 3487332kB (SOL-15)
# Info: Optimized LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE': Latency = 61337192, Area (Datapath, Register, Total) = 61388.70, 11194.50, 72583.20 (CRAAS-18)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 61666952, Area (Datapath, Register, Total) = 56000.22, 11379.38, 67379.60 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Running transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 51.82 seconds, memory usage 3487332kB, peak memory usage 3487332kB (SOL-15)
# Info: Optimized LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for': Latency = 61668784, Area (Datapath, Register, Total) = 56097.32, 11468.62, 67565.94 (CRAAS-18)
# Info: Symbolic simulation analysis was not able to find optimal depths for all FIFOs (HIER-24)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 59.51 seconds, memory usage 3487332kB, peak memory usage 3487332kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 8078, Real ops = 2614, Vars = 1527 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v35' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Global signal 'data_in:rsc.rdy' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.vld' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.dat' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(99): Creating buffer for wait controller for component 'data_in:rsc' (SCHD-46)
# Global signal 'widthIn:rsc.dat' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Global signal 'heightIn:rsc.dat' added to design 'houghTransform' for component 'heightIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
# Global signal 'acc:rsc.rdy' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.en' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_out' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.we' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.re' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.addr' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_in' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'cos_out:rsc.en' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_out' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.we' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.re' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.addr' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_in' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.en' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_out' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.we' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.re' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.addr' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_in' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'widthIn:rsc.triosy.lz' added to design 'houghTransform' for component 'widthIn:rsc.triosy:obj' (LIB-3)
# Global signal 'heightIn:rsc.triosy.lz' added to design 'houghTransform' for component 'heightIn:rsc.triosy:obj' (LIB-3)
# Global signal 'x1:rsc.rdy' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.vld' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.dat' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'y1:rsc.rdy' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.vld' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.dat' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'x2:rsc.rdy' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.vld' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.dat' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'y2:rsc.rdy' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.vld' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.dat' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'acc:rsc.rdy' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(170): Creating buffer for wait controller for component 'acc:rsc' (SCHD-46)
# Global signal 'cos_out#1:rsc.en' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_out' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.we' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.re' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.addr' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_in' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.en' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_out' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.we' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.re' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.addr' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_in' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/houghTransform:core/core/WRITE' iterated at most 400002 times. (LOOP-2)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 25.95 seconds, memory usage 3552868kB, peak memory usage 3552868kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 51.82 seconds, memory usage 3552868kB, peak memory usage 3552868kB (SOL-15)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 77.13 seconds, memory usage 3552868kB, peak memory usage 3552868kB (SOL-15)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 85.52 seconds, memory usage 3552868kB, peak memory usage 3552868kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 11733, Real ops = 2538, Vars = 2363 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v35' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'HACC.stage_0' for variables 'HACC.stage_0, WRITE.stage_0, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:and#2.itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'HACC.stage_0.2' for variables 'HACC.stage_0.2, WRITE.stage_0.2, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:and.itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'HACC:t.sva' for variables 'HACC:t.sva, HCOL:din.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:asn#1.itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'WRITE:i(18:0).sva' for variables 'WRITE:i(18:0).sva, acc_tmp:vinit.ndx.sva, for#1:acc#2.itm.1(20:7), HCOL:x.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'HACC:acc#4.itm.1' for variables 'HACC:acc#4.itm.1, HROW:acc.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:asn#1.itm.2' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm' for variables 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#3' (15 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm' for variables 'T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-4:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, for:t(7:0).sva, for:t(7:0).sva#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0).sva, T_LINE:if:if:slc(T_LINE:if:if:acc#3)(6).svs' (16 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#16.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#32.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#48.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#16.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#32.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#48.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#33.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#49.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#33.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#49.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#50.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#50.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#51.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#51.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#52.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#52.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#53.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#39.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#53.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#6.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#54.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#23.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#40.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#23.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#54.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#24.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#24.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#41.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#8.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#24.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#8.itm, T_LINE-4:slc(T_LINE:acc)(6).itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#25.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#25.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#42.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#25.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(20)' (5 registers deleted). (FSM-3)
# Creating shared register 'x1_t(10).lpi#3' for variables 'x1_t(10).lpi#3, x1_t(10).lpi#3.dfm#7, x1_t(10).lpi#3.dfm#5, x1_t(10).lpi#3.dfm#1, x1_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(11).lpi#3' for variables 'x1_t(11).lpi#3, x1_t(11).lpi#3.dfm#7, x1_t(11).lpi#3.dfm#5, x1_t(11).lpi#3.dfm#1, x1_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(12).lpi#3' for variables 'x1_t(12).lpi#3, x1_t(12).lpi#3.dfm#7, x1_t(12).lpi#3.dfm#5, x1_t(12).lpi#3.dfm#1, x1_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(13).lpi#3' for variables 'x1_t(13).lpi#3, x1_t(13).lpi#3.dfm#7, x1_t(13).lpi#3.dfm#5, x1_t(13).lpi#3.dfm#1, x1_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(14).lpi#3' for variables 'x1_t(14).lpi#3, x1_t(14).lpi#3.dfm#7, x1_t(14).lpi#3.dfm#5, x1_t(14).lpi#3.dfm#1, x1_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(15).lpi#3' for variables 'x1_t(15).lpi#3, x1_t(15).lpi#3.dfm#7, x1_t(15).lpi#3.dfm#5, x1_t(15).lpi#3.dfm#1, x1_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(16).lpi#3' for variables 'x1_t(16).lpi#3, x1_t(16).lpi#3.dfm#7, x1_t(16).lpi#3.dfm#5, x1_t(16).lpi#3.dfm#1, x1_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(17).lpi#3' for variables 'x1_t(17).lpi#3, x1_t(17).lpi#3.dfm#7, x1_t(17).lpi#3.dfm#5, x1_t(17).lpi#3.dfm#1, x1_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(10).lpi#3' for variables 'x2_t(10).lpi#3, x2_t(10).lpi#3.dfm#7, x2_t(10).lpi#3.dfm#5, x2_t(10).lpi#3.dfm#1, x2_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(11).lpi#3' for variables 'x2_t(11).lpi#3, x2_t(11).lpi#3.dfm#7, x2_t(11).lpi#3.dfm#5, x2_t(11).lpi#3.dfm#1, x2_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(12).lpi#3' for variables 'x2_t(12).lpi#3, x2_t(12).lpi#3.dfm#7, x2_t(12).lpi#3.dfm#5, x2_t(12).lpi#3.dfm#1, x2_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(13).lpi#3' for variables 'x2_t(13).lpi#3, x2_t(13).lpi#3.dfm#7, x2_t(13).lpi#3.dfm#5, x2_t(13).lpi#3.dfm#1, x2_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(14).lpi#3' for variables 'x2_t(14).lpi#3, x2_t(14).lpi#3.dfm#7, x2_t(14).lpi#3.dfm#5, x2_t(14).lpi#3.dfm#1, x2_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(15).lpi#3' for variables 'x2_t(15).lpi#3, x2_t(15).lpi#3.dfm#7, x2_t(15).lpi#3.dfm#5, x2_t(15).lpi#3.dfm#1, x2_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(16).lpi#3' for variables 'x2_t(16).lpi#3, x2_t(16).lpi#3.dfm#7, x2_t(16).lpi#3.dfm#5, x2_t(16).lpi#3.dfm#1, x2_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(17).lpi#3' for variables 'x2_t(17).lpi#3, x2_t(17).lpi#3.dfm#7, x2_t(17).lpi#3.dfm#5, x2_t(17).lpi#3.dfm#1, x2_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(10).lpi#3' for variables 'y1_t(10).lpi#3, y1_t(10).lpi#3.dfm#7, y1_t(10).lpi#3.dfm#5, y1_t(10).lpi#3.dfm#1, y1_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(11).lpi#3' for variables 'y1_t(11).lpi#3, y1_t(11).lpi#3.dfm#7, y1_t(11).lpi#3.dfm#5, y1_t(11).lpi#3.dfm#1, y1_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(12).lpi#3' for variables 'y1_t(12).lpi#3, y1_t(12).lpi#3.dfm#7, y1_t(12).lpi#3.dfm#5, y1_t(12).lpi#3.dfm#1, y1_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(13).lpi#3' for variables 'y1_t(13).lpi#3, y1_t(13).lpi#3.dfm#7, y1_t(13).lpi#3.dfm#5, y1_t(13).lpi#3.dfm#1, y1_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(14).lpi#3' for variables 'y1_t(14).lpi#3, y1_t(14).lpi#3.dfm#7, y1_t(14).lpi#3.dfm#5, y1_t(14).lpi#3.dfm#1, y1_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(15).lpi#3' for variables 'y1_t(15).lpi#3, y1_t(15).lpi#3.dfm#7, y1_t(15).lpi#3.dfm#5, y1_t(15).lpi#3.dfm#1, y1_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(16).lpi#3' for variables 'y1_t(16).lpi#3, y1_t(16).lpi#3.dfm#7, y1_t(16).lpi#3.dfm#5, y1_t(16).lpi#3.dfm#1, y1_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(17).lpi#3' for variables 'y1_t(17).lpi#3, y1_t(17).lpi#3.dfm#7, y1_t(17).lpi#3.dfm#5, y1_t(17).lpi#3.dfm#1, y1_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(18).lpi#3' for variables 'y1_t(18).lpi#3, y1_t(18).lpi#3.dfm#7, y1_t(18).lpi#3.dfm#5, y1_t(18).lpi#3.dfm#1, y1_t(18).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(10).lpi#3' for variables 'y2_t(10).lpi#3, y2_t(10).lpi#3.dfm#7, y2_t(10).lpi#3.dfm#5, y2_t(10).lpi#3.dfm#1, y2_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(11).lpi#3' for variables 'y2_t(11).lpi#3, y2_t(11).lpi#3.dfm#7, y2_t(11).lpi#3.dfm#5, y2_t(11).lpi#3.dfm#1, y2_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(12).lpi#3' for variables 'y2_t(12).lpi#3, y2_t(12).lpi#3.dfm#7, y2_t(12).lpi#3.dfm#5, y2_t(12).lpi#3.dfm#1, y2_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(13).lpi#3' for variables 'y2_t(13).lpi#3, y2_t(13).lpi#3.dfm#7, y2_t(13).lpi#3.dfm#5, y2_t(13).lpi#3.dfm#1, y2_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(14).lpi#3' for variables 'y2_t(14).lpi#3, y2_t(14).lpi#3.dfm#7, y2_t(14).lpi#3.dfm#5, y2_t(14).lpi#3.dfm#1, y2_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(15).lpi#3' for variables 'y2_t(15).lpi#3, y2_t(15).lpi#3.dfm#7, y2_t(15).lpi#3.dfm#5, y2_t(15).lpi#3.dfm#1, y2_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(16).lpi#3' for variables 'y2_t(16).lpi#3, y2_t(16).lpi#3.dfm#7, y2_t(16).lpi#3.dfm#5, y2_t(16).lpi#3.dfm#1, y2_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(17).lpi#3' for variables 'y2_t(17).lpi#3, y2_t(17).lpi#3.dfm#7, y2_t(17).lpi#3.dfm#5, y2_t(17).lpi#3.dfm#1, y2_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(18).lpi#3' for variables 'y2_t(18).lpi#3, y2_t(18).lpi#3.dfm#7, y2_t(18).lpi#3.dfm#5, y2_t(18).lpi#3.dfm#1, y2_t(18).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:acc_in#1.sva' for variables 'T_LINE:acc_in#1.sva, T_LINE:acc_in#2.sva, T_LINE:acc_in#3.sva, T_LINE:acc_in.sva, threshold(23:8).lpi#3, threshold(23:8).lpi#3.dfm#3, threshold(23:8).lpi#3.dfm#2, threshold(23:8).lpi#3.dfm, threshold(23:8).lpi#3.dfm#1, threshold(23:8).sva' (9 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr.lpi#3.dfm' (15 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#1.sva' for variables 'T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#1.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#2.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#3.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#1.sva' for variables 'T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#1.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#2.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#3.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp.sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva' (31 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#4.ncse(8:0)' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#4.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#5.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#6.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc.ncse(8:0), x1_t(26:18).lpi#3, x1_t(26:18).lpi#3.dfm#1, x1_t(26:18).lpi#3.dfm#3, x1_t(26:18).lpi#3.dfm#5, x1_t(26:18).lpi#3.dfm#7, x1_t(26:18).sva#2, x1_t(26:18).sva#4, x1_t(26:18).sva#6, x1_t(26:18).sva#8' (12 registers deleted). (FSM-3)
# Creating shared register 'x2_t(26:18).lpi#3' for variables 'x2_t(26:18).lpi#3, x2_t(26:18).lpi#3.dfm#3, x2_t(26:18).lpi#3.dfm#1, x2_t(26:18).lpi#3.dfm#5, x2_t(26:18).lpi#3.dfm#7, x2_t(26:18).sva#6' (5 registers deleted). (FSM-3)
# Creating shared register 'y2_t(25:19).lpi#3' for variables 'y2_t(25:19).lpi#3, y2_t(25:19).lpi#3.dfm#3, y2_t(25:19).lpi#3.dfm#1, y2_t(25:19).lpi#3.dfm#5, y2_t(25:19).lpi#3.dfm#7' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(25:19).lpi#3' for variables 'y1_t(25:19).lpi#3, y1_t(25:19).lpi#3.dfm#1, y1_t(25:19).lpi#3.dfm#3, y1_t(25:19).lpi#3.dfm#5, y1_t(25:19).lpi#3.dfm#7, y1_t(25:19).sva#1, y1_t(25:19).sva#3, y1_t(25:19).sva#5, y1_t(25:19).sva#7' (8 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-4:operator-<27,12,true,AC_TRN,AC_WRAP>:acc.itm' for variables 'T_LINE-4:operator-<27,12,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-4:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, for:t(7:0).sva, for:t(7:0).sva#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 26.38 seconds, memory usage 3552868kB, peak memory usage 3591932kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 51.99 seconds, memory usage 3552868kB, peak memory usage 3591932kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 69.71 seconds, memory usage 3552868kB, peak memory usage 3591932kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 8951, Real ops = 5522, Vars = 1672 (SOL-21)
# Info: Starting transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v35' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 13.88 seconds, memory usage 3552868kB, peak memory usage 3591932kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 6893, Real ops = 3477, Vars = 6587 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v35' (SOL-8)
# Report written to file 'rtl.rpt'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v35/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v35/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: CCS_BLOCK template type parsing found an unresolved <expression> in the interface routine parameter list.
# Warning: CCS_BLOCK - consider replacing expressions with constants.
# Warning: A CCS_BLOCK intercept macro using resovled template types allows for one specialization.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v35/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v35/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Info: Running transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 26.14 seconds, memory usage 3683940kB, peak memory usage 3683940kB (SOL-15)
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v35': elapsed time 33.57 seconds, memory usage 3683940kB, peak memory usage 3683940kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 6805, Real ops = 3485, Vars = 1475 (SOL-21)
go assembly
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1 -PIPELINE_INIT_INTERVAL 0
# CU_DIRECTIVE sid35 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {ITERATIONS 864}: Race condition
# CU_DESIGN sid35 ADD {} {VERSION v36 SID sid35 BRANCH_SID sid34 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v36' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v36/CDesignChecker/design_checker.sh'
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1/PIPELINE_INIT_INTERVAL 0
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE -UNROLL no
# /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE/UNROLL no
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE -PIPELINE_INIT_INTERVAL 1
# /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE/PIPELINE_INIT_INTERVAL 1
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go extract
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v36' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(161): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(168): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(167): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(141): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v36': elapsed time 0.23 seconds, memory usage 3683940kB, peak memory usage 3683940kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1610, Real ops = 313, Vars = 514 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v36' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(159): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(160): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v36': elapsed time 6.85 seconds, memory usage 3683940kB, peak memory usage 3683940kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1631, Real ops = 315, Vars = 516 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v36' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v36': elapsed time 0.22 seconds, memory usage 3683940kB, peak memory usage 3683940kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1631, Real ops = 315, Vars = 516 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v36' (SOL-8)
# Design 'Hough_Algorithm_HW<1296,864>' contains '1940' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v36': elapsed time 13.88 seconds, memory usage 3683940kB, peak memory usage 3683940kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 5555, Real ops = 1940, Vars = 1193 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v36' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/include/HoughHW.h(102): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(94): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(133): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(92): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(88): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(81): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:vinit' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (total length 1607206 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212438242, Area (Datapath, Register, Total) = 57654847.49, 2951.62, 57657799.12 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212438602, Area (Datapath, Register, Total) = 57652979.73, 2926.12, 57655905.86 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# Error: Schedule failed, sequential delay violated. List of sequential operations and dependencies: (SCHD-20)
# Error: $PROJECT_HOME/include/HoughHW.h(215):   MUL "T_LINE:if:else:dividend1:mul" HoughHW.h(215,92,1), delay:  1cy, mapped to: nangate-45nm_beh.mgc_mul(17,1,27,1,44,1) (BASIC-25)
# Error: $PROJECT_HOME/include/HoughHW.h(197):   MUL "T_LINE:if:if:dividend1:mul" HoughHW.h(197,91,1), delay:  1cy, mapped to: nangate-45nm_beh.mgc_mul(18,1,27,1,44,1) (BASIC-25)
# Error: Feedback path is too long to schedule design with current pipeline and clock constraints. (SCHD-3)
# $PROJECT_HOME/include/HoughHW.h(172):  HoughHW.h(172,0,0): chained data dependency at time 558cy+0.734882 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(172):    from operation MUX1HOT "T_LINE:T_LINE:mux1h#2" with delay  0.0400712 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(172):    mapped to "nangate-45nm_beh.mgc_mux1hot(7,3,1)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(172):    with output variable "y1_t(25:19).lpi#3.dfm#5" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):  ac_fixed.h(1237,4,1): chained data dependency at time 558cy+0.564248 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    from operation ACCU "operator+<20,15,true,AC_TRN,AC_WRAP>:acc" with delay  0.170634 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    mapped to "nangate-45nm_beh.mgc_add(7,0,6,1,7,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    with output variable "y1_t(25:19).sva#1" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(198):  HoughHW.h(198,32,7): chained data dependency at time 558cy+0.564248 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(198):    from operation CONCATENATE CONCATENATE "T_LINE:if:if:result1:conc" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(421):  ac_div.h(421,0,0): chained data dependency at time 558cy+0.531762 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(421):    from operation MUX "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux" with delay  0.0324856 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(421):    mapped to "nangate-45nm_beh.mgc_mux(1,1,2,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(406):  ac_div.h(406,0,0): chained data dependency at time 558cy+0.499277 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(406):    from operation MUX "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:mux" with delay  0.0324856 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(406):    mapped to "nangate-45nm_beh.mgc_mux(1,1,2,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(272):  ac_fixed.h(272,9,526123008): chained data dependency at time 558cy+0.499277 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(272):    from operation READSLICE READSLICE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:slc(ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1))(15)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):  ac_div.h(413,17,1): chained data dependency at time 558cy+0.233096 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):    from operation ACCU "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:acc" with delay  0.26618 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):    mapped to "nangate-45nm_beh.mgc_add(16,0,16,0,16,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1).sva" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):  ac_div.h(413,17,1): chained data dependency at time 558cy (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):    from operation ACCU "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:acc#1" with delay  0.233096 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):    mapped to "nangate-45nm_beh.mgc_add(16,0,3,1,16,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(411):  ac_div.h(411,35,3): chained data dependency at time 557cy+0.653448 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(411):    from operation CONCATENATE CONCATENATE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:conc" (SCHD-6)
# $MGC_HOME/shared/include/ac_int.h(2744):  ac_int.h(2744,0,2): chained data dependency at time 557cy+0.653448 (SCHD-6)
# $MGC_HOME/shared/include/ac_int.h(2744):    from operation NOR NOR "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor" (SCHD-6)
# $MGC_HOME/shared/include/ac_int.h(2744):  ac_int.h(2744,0,2): chained data dependency at time 557cy+0.653448 (SCHD-6)
# $MGC_HOME/shared/include/ac_int.h(2744):    from operation READSLICE READSLICE "operator!=<28,true>:slc(ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R)(27)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(334):  ac_div.h(334,0,0): chained data dependency at time 557cy+0.615448 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(334):    from operation MUX "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:mux" with delay  0.0379996 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(334):    mapped to "nangate-45nm_beh.mgc_mux(28,1,2,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(334):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.lpi#3.dfm#1" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):  ac_div.h(335,8,2): chained data dependency at time 557cy+0.307724 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):    from operation ACCU "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:if#1:acc" with delay  0.307724 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):    mapped to "nangate-45nm_beh.mgc_add(35,1,34,1,36,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva#2" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):  ac_div.h(335,8,2): chained data dependency at time 557cy+0.307724 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):    from operation CONCATENATE CONCATENATE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:if#1:conc" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):  ac_div.h(335,8,2): chained data dependency at time 557cy+0.307724 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):    from operation READSLICE READSLICE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:if#1:slc(ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R)(26-0)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):  ac_div.h(329,43,1): chained data dependency at time 557cy (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):    from operation ACCU "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:acc#1" with delay  0.307724 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):    mapped to "nangate-45nm_beh.mgc_add(35,1,34,1,36,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):  ac_div.h(329,20,1): chained data dependency at time 556cy+0.65696 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):    from operation CONCATENATE CONCATENATE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:conc" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(195):  HoughHW.h(195,0,0): chained data dependency at time 556cy+0.624474 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(195):    from operation MUX "T_LINE:if:mux#4" with delay  0.0324856 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(195):    mapped to "nangate-45nm_beh.mgc_mux(1,1,2,1)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(195):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).lpi#3.dfm" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(319):  ac_div.h(319,23,26): chained data dependency at time 556cy+0.624474 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(319):    from operation READSLICE READSLICE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N:slc(N_fx:dummy)(19)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):  ac_div.h(386,0,0): chained data dependency at time 556cy+0.588328 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    from operation MUX "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uN:mux" with delay  0.0361468 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    mapped to "nangate-45nm_beh.mgc_mux(20,1,2,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uN:_qr.lpi#3.dfm" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):  ac_div.h(386,63,1): chained data dependency at time 556cy+0.343703 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    from operation ACCU "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uN:qif:acc" with delay  0.244625 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    mapped to "nangate-45nm_beh.mgc_add(19,0,2,1,20,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uN:_qr.sva" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(382):  ac_div.h(382,25,1): chained data dependency at time 556cy+0.343703 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(382):    from operation NOT NOT "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:N:not" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(382):  ac_div.h(382,25,1): chained data dependency at time 556cy+0.343703 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(382):    from operation READSLICE READSLICE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:N:slc(T_LINE:if:if:dividend1)(18-0)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(197):  HoughHW.h(197,32,9): chained data dependency at time 556cy+0.343703 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(197):    from operation READSLICE READSLICE "T_LINE:if:if:dividend1:slc(operator-<28,13,true,AC_TRN,AC_WRAP>:acc)(43-24)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(197):    with output variable "T_LINE:if:if:dividend1.sva" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):  ac_fixed.h(1237,4,1): chained data dependency at time 556cy (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    from operation ACCU "operator-<28,13,true,AC_TRN,AC_WRAP>:acc" with delay  0.343703 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    mapped to "nangate-45nm_beh.mgc_add(44,0,41,1,44,1)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(197):  HoughHW.h(197,91,1): chained data dependency at time 556cy (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(197):    from operation NOT NOT "T_LINE:if:if:dividend1:not" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(197):  HoughHW.h(197,91,1): chained data dependency at time 554cy+0.8 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(197):    from operation MUL "T_LINE:if:if:dividend1:mul" with delay  1cy (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(197):    mapped to "nangate-45nm_beh.mgc_mul(18,1,27,1,44,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):  ac_fixed.h(1237,4,150339585): chained data dependency at time 554cy+0.24221 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    from operation CONCATENATE CONCATENATE "T_LINE:if:if:dividend1:conc#2" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):  ac_fixed.h(1237,4,1): chained data dependency at time 554cy+0.0400712 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    from operation ACCU "operator-<27,12,true,AC_TRN,AC_WRAP>:acc" with delay  0.202138 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    mapped to "nangate-45nm_beh.mgc_add(9,1,8,1,10,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):  ac_fixed.h(1237,4,1): chained data dependency at time 554cy+0.0400712 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    from operation ASSIGN ASSIGN "operator-<27,12,true,AC_TRN,AC_WRAP>:asn" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327):  ac_div.h(327,4,3): chained feedback data dependency at time 555cy+0.0400712 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327):    from operation ASSIGN ASSIGN "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:asn(x1_t(26:18).lpi#3)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327):    with output variable "x1_t(26:18).lpi#3" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(172):  HoughHW.h(172,0,0): chained data dependency at time 555cy (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(172):    from operation MUX1HOT "T_LINE:T_LINE:mux1h" with delay  0.0400712 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(172):    mapped to "nangate-45nm_beh.mgc_mux1hot(9,3,1)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(172):    with output variable "x1_t(26:18).lpi#3.dfm#5" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):  ac_fixed.h(1237,4,1): chained data dependency at time 554cy+0.574686 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    from operation ACCU "operator+<20,15,true,AC_TRN,AC_WRAP>#2:acc" with delay  0.193085 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    mapped to "nangate-45nm_beh.mgc_add(9,0,8,1,9,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    with output variable "x1_t(26:18).sva#2" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(216):  HoughHW.h(216,32,7): chained data dependency at time 554cy+0.574686 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(216):    from operation CONCATENATE CONCATENATE "T_LINE:if:else:result1:conc" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(421):  ac_div.h(421,0,0): chained data dependency at time 554cy+0.542201 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(421):    from operation MUX "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux" with delay  0.0324856 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(421):    mapped to "nangate-45nm_beh.mgc_mux(1,1,2,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(406):  ac_div.h(406,0,0): chained data dependency at time 554cy+0.509715 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(406):    from operation MUX "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:mux" with delay  0.0324856 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(406):    mapped to "nangate-45nm_beh.mgc_mux(1,1,2,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(272):  ac_fixed.h(272,9,526123008): chained data dependency at time 554cy+0.509715 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(272):    from operation READSLICE READSLICE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:slc(ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1))(16)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):  ac_div.h(413,17,1): chained data dependency at time 554cy+0.238199 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):    from operation ACCU "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:acc" with delay  0.271516 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):    mapped to "nangate-45nm_beh.mgc_add(17,0,17,0,17,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1).sva" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):  ac_div.h(413,17,1): chained data dependency at time 554cy (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):    from operation ACCU "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:acc#1" with delay  0.238199 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(413):    mapped to "nangate-45nm_beh.mgc_add(17,0,3,1,17,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(411):  ac_div.h(411,35,3): chained data dependency at time 553cy+0.653448 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(411):    from operation CONCATENATE CONCATENATE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:conc" (SCHD-6)
# $MGC_HOME/shared/include/ac_int.h(2744):  ac_int.h(2744,0,2): chained data dependency at time 553cy+0.653448 (SCHD-6)
# $MGC_HOME/shared/include/ac_int.h(2744):    from operation NOR NOR "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor" (SCHD-6)
# $MGC_HOME/shared/include/ac_int.h(2744):  ac_int.h(2744,0,2): chained data dependency at time 553cy+0.653448 (SCHD-6)
# $MGC_HOME/shared/include/ac_int.h(2744):    from operation READSLICE READSLICE "operator!=<28,true>#2:slc(ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R)(27)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(334):  ac_div.h(334,0,0): chained data dependency at time 553cy+0.615448 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(334):    from operation MUX "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:mux" with delay  0.0379996 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(334):    mapped to "nangate-45nm_beh.mgc_mux(28,1,2,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(334):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.lpi#3.dfm#1" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):  ac_div.h(335,8,2): chained data dependency at time 553cy+0.307724 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):    from operation ACCU "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:if#1:acc" with delay  0.307724 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):    mapped to "nangate-45nm_beh.mgc_add(35,1,34,1,36,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva#2" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):  ac_div.h(335,8,2): chained data dependency at time 553cy+0.307724 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):    from operation CONCATENATE CONCATENATE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:if#1:conc" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):  ac_div.h(335,8,2): chained data dependency at time 553cy+0.307724 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(335):    from operation READSLICE READSLICE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:if#1:slc(ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R)(26-0)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):  ac_div.h(329,43,1): chained data dependency at time 553cy (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):    from operation ACCU "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:acc#1" with delay  0.307724 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):    mapped to "nangate-45nm_beh.mgc_add(35,1,34,1,36,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):  ac_div.h(329,20,1): chained data dependency at time 552cy+0.65696 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(329):    from operation CONCATENATE CONCATENATE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:conc" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(195):  HoughHW.h(195,0,0): chained data dependency at time 552cy+0.624474 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(195):    from operation MUX "T_LINE:if:mux#46" with delay  0.0324856 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(195):    mapped to "nangate-45nm_beh.mgc_mux(1,1,2,1)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(195):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19).lpi#3.dfm" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(319):  ac_div.h(319,23,26): chained data dependency at time 552cy+0.624474 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(319):    from operation READSLICE READSLICE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N:slc(N_fx:dummy#2)(19)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):  ac_div.h(386,0,0): chained data dependency at time 552cy+0.588328 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    from operation MUX "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uN:mux" with delay  0.0361468 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    mapped to "nangate-45nm_beh.mgc_mux(20,1,2,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uN:_qr.lpi#3.dfm" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):  ac_div.h(386,63,1): chained data dependency at time 552cy+0.343703 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    from operation ACCU "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uN:qif:acc" with delay  0.244625 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    mapped to "nangate-45nm_beh.mgc_add(19,0,2,1,20,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(386):    with output variable "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uN:_qr.sva" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(382):  ac_div.h(382,25,1): chained data dependency at time 552cy+0.343703 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(382):    from operation NOT NOT "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:N:not" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(382):  ac_div.h(382,25,1): chained data dependency at time 552cy+0.343703 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(382):    from operation READSLICE READSLICE "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:N:slc(T_LINE:if:else:dividend1)(18-0)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(215):  HoughHW.h(215,32,9): chained data dependency at time 552cy+0.343703 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(215):    from operation READSLICE READSLICE "T_LINE:if:else:dividend1:slc(operator-<28,13,true,AC_TRN,AC_WRAP>#2:acc)(43-24)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(215):    with output variable "T_LINE:if:else:dividend1.sva" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):  ac_fixed.h(1237,4,1): chained data dependency at time 552cy (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    from operation ACCU "operator-<28,13,true,AC_TRN,AC_WRAP>#2:acc" with delay  0.343703 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    mapped to "nangate-45nm_beh.mgc_add(44,0,41,1,44,1)" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(215):  HoughHW.h(215,92,1): chained data dependency at time 552cy (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(215):    from operation NOT NOT "T_LINE:if:else:dividend1:not" (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(215):  HoughHW.h(215,92,1): chained data dependency at time 550cy+0.8 (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(215):    from operation MUL "T_LINE:if:else:dividend1:mul" with delay  1cy (SCHD-6)
# $PROJECT_HOME/include/HoughHW.h(215):    mapped to "nangate-45nm_beh.mgc_mul(17,1,27,1,44,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):  ac_fixed.h(1237,4,153485313): chained data dependency at time 550cy+0.183841 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    from operation CONCATENATE CONCATENATE "T_LINE:if:else:dividend1:conc#2" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):  ac_fixed.h(1237,4,1): chained data dependency at time 550cy (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    from operation ACCU "operator-<26,11,true,AC_TRN,AC_WRAP>:acc" with delay  0.183841 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    mapped to "nangate-45nm_beh.mgc_add(7,1,6,1,8,1)" (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):  ac_fixed.h(1237,4,1): chained data dependency at time 549cy+0.774954 (SCHD-6)
# $MGC_HOME/shared/include/ac_fixed.h(1237):    from operation ASSIGN ASSIGN "operator-<26,11,true,AC_TRN,AC_WRAP>:asn" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327):  ac_div.h(327,4,3): chained feedback data dependency at time 558cy+0.774954 (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327):    from operation ASSIGN ASSIGN "ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:asn(y1_t(25:19).lpi#3)" (SCHD-6)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327):    with output variable "y1_t(25:19).lpi#3" (SCHD-6)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v36': elapsed time 6.99 seconds, memory usage 3683940kB, peak memory usage 3683940kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 5555, Real ops = 1940, Vars = 1193 (SOL-21)
# Error: Design 'Hough_Algorithm_HW<1296,864>' could not schedule partition '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' - could not schedule even with unlimited resources
go assembly
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE -PIPELINE_INIT_INTERVAL 0
# CU_DIRECTIVE sid36 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {ITERATIONS 864}: Race condition
# CU_DESIGN sid36 ADD {} {VERSION v37 SID sid36 BRANCH_SID sid35 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v37' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v37/CDesignChecker/design_checker.sh'
# /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE/PIPELINE_INIT_INTERVAL 0
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go extract
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v37' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(161): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(168): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(167): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(141): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v37': elapsed time 0.23 seconds, memory usage 3683940kB, peak memory usage 3683940kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 1610, Real ops = 313, Vars = 514 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v37' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(159): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(160): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v37': elapsed time 6.83 seconds, memory usage 3683940kB, peak memory usage 3683940kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1631, Real ops = 315, Vars = 516 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v37' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v37': elapsed time 0.23 seconds, memory usage 3683940kB, peak memory usage 3683940kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1631, Real ops = 315, Vars = 516 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v37' (SOL-8)
# Design 'Hough_Algorithm_HW<1296,864>' contains '750' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v37': elapsed time 4.42 seconds, memory usage 3749476kB, peak memory usage 3749476kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 2543, Real ops = 750, Vars = 514 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v37' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/include/HoughHW.h(102): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(94): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(133): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(92): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(88): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(81): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:vinit' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (total length 1607206 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212438242, Area (Datapath, Register, Total) = 57654847.49, 2951.62, 57657799.12 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212438602, Area (Datapath, Register, Total) = 57652979.73, 2926.12, 57655905.86 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(168): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' (10 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(167): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(161): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (total length 61342954 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 61337192, Area (Datapath, Register, Total) = 59138.65, 5877.75, 65016.40 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 62656232, Area (Datapath, Register, Total) = 53023.75, 5998.88, 59022.63 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Symbolic simulation analysis was not able to find optimal depths for all FIFOs (HIER-24)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v37': elapsed time 13.39 seconds, memory usage 3749476kB, peak memory usage 3749476kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 2543, Real ops = 750, Vars = 514 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v37' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Global signal 'data_in:rsc.rdy' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.vld' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.dat' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(99): Creating buffer for wait controller for component 'data_in:rsc' (SCHD-46)
# Global signal 'widthIn:rsc.dat' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Global signal 'heightIn:rsc.dat' added to design 'houghTransform' for component 'heightIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
# Global signal 'acc:rsc.rdy' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.en' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_out' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.we' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.re' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.addr' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_in' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'cos_out:rsc.en' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_out' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.we' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.re' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.addr' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_in' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.en' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_out' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.we' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.re' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.addr' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_in' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'widthIn:rsc.triosy.lz' added to design 'houghTransform' for component 'widthIn:rsc.triosy:obj' (LIB-3)
# Global signal 'heightIn:rsc.triosy.lz' added to design 'houghTransform' for component 'heightIn:rsc.triosy:obj' (LIB-3)
# Global signal 'x1:rsc.rdy' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.vld' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.dat' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'y1:rsc.rdy' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.vld' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.dat' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'x2:rsc.rdy' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.vld' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.dat' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'y2:rsc.rdy' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.vld' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.dat' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'acc:rsc.rdy' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(170): Creating buffer for wait controller for component 'acc:rsc' (SCHD-46)
# Global signal 'cos_out#1:rsc.en' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_out' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.we' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.re' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.addr' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_in' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.en' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_out' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.we' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.re' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.addr' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_in' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/houghTransform:core/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' iterated at most 29 times. (LOOP-2)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/houghTransform:core/core/WRITE' iterated at most 400002 times. (LOOP-2)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v37': elapsed time 25.77 seconds, memory usage 3749476kB, peak memory usage 3749476kB (SOL-15)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v37': elapsed time 28.08 seconds, memory usage 3749476kB, peak memory usage 3749476kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 4855, Real ops = 776, Vars = 1201 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v37' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'HACC.stage_0' for variables 'HACC.stage_0, WRITE.stage_0, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for.stage_0' (2 registers deleted). (FSM-3)
# Creating shared register 'HACC.stage_0.2' for variables 'HACC.stage_0.2, WRITE.stage_0.2, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for.stage_0.2' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:t(7:0).sva' for variables 'for#1:t(7:0).sva, for#1:t(7:0).sva#1, HACC:t.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'HACC:mul#1.itm.1' for variables 'HACC:mul#1.itm.1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'threshold(23:8).lpi#3' for variables 'threshold(23:8).lpi#3, threshold(23:8).lpi#3.dfm, threshold(23:8).sva, T_LINE:acc_in.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr.lpi#3.dfm' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#1.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#2.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#3.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#4.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#5.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#6.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#6.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:t(7:0).sva' for variables 'T_LINE:t(7:0).sva, T_LINE:t(7:0).sva#1, for:t(7:0).sva, for:t(7:0).sva#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:quotient_temp(0).lpi#3.dfm' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'x1_t(26:18).lpi#3' for variables 'x1_t(26:18).lpi#3, x1_t(26:18).lpi#3.dfm#1, x1_t(26:18).sva#2, operator-<28,13,true,AC_TRN,AC_WRAP>:acc#2.ncse(8:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'y1_t(25:19).lpi#3' for variables 'y1_t(25:19).lpi#3, y1_t(25:19).lpi#3.dfm#1, y1_t(25:19).sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'operator-<27,12,true,AC_TRN,AC_WRAP>:acc.itm' for variables 'operator-<27,12,true,AC_TRN,AC_WRAP>:acc.itm, operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (2 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v37': elapsed time 12.43 seconds, memory usage 3749476kB, peak memory usage 3749476kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 4105, Real ops = 2093, Vars = 1032 (SOL-21)
# Info: Starting transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v37' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v37': elapsed time 7.78 seconds, memory usage 3749476kB, peak memory usage 3749476kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 4005, Real ops = 1686, Vars = 3732 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v37' (SOL-8)
# Report written to file 'rtl.rpt'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v37/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v37/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: CCS_BLOCK template type parsing found an unresolved <expression> in the interface routine parameter list.
# Warning: CCS_BLOCK - consider replacing expressions with constants.
# Warning: A CCS_BLOCK intercept macro using resovled template types allows for one specialization.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v37/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v37/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v37': elapsed time 21.06 seconds, memory usage 3880548kB, peak memory usage 3880548kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 3929, Real ops = 1704, Vars = 970 (SOL-21)
solution remove -solution Hough_Algorithm_HW<1296,864>.v36
# Hough_Algorithm_HW<1296,864>.v36
solution select Hough_Algorithm_HW<1296,864>.v34
# Hough_Algorithm_HW<1296,864>.v34
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go assembly
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1 -UNROLL 4
# CU_DIRECTIVE sid37 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {ITERATIONS 864}: Race condition
# CU_DESIGN sid37 ADD {} {VERSION v38 SID sid37 BRANCH_SID sid33 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v38' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v38/CDesignChecker/design_checker.sh'
# /Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1/UNROLL 4
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go extract
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v38' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(161): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(168): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(167): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(141): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Running transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 30.02 seconds, memory usage 3946084kB, peak memory usage 3946084kB (SOL-15)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 36.93 seconds, memory usage 3946084kB, peak memory usage 3946084kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 5717, Real ops = 1055, Vars = 1774 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v38' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'ccs_ioport.ccs_in' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(159): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(160): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 20.66 seconds, memory usage 3946084kB, peak memory usage 3946084kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 5738, Real ops = 1057, Vars = 1776 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v38' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 0.62 seconds, memory usage 3946084kB, peak memory usage 3946084kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 5738, Real ops = 1057, Vars = 1776 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v38' (SOL-8)
# Info: Running transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 25.67 seconds, memory usage 3946084kB, peak memory usage 3985148kB (SOL-15)
# Design 'Hough_Algorithm_HW<1296,864>' contains '2728' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 32.91 seconds, memory usage 3946084kB, peak memory usage 3985148kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 8416, Real ops = 2728, Vars = 1578 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v38' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/include/HoughHW.h(102): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(94): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-4:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-3:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(133): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(92): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(88): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(81): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:vinit' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (total length 1606981 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212438017, Area (Datapath, Register, Total) = 57655497.55, 5386.88, 57660884.43 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212443237, Area (Datapath, Register, Total) = 57652556.36, 5501.62, 57658057.98 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(168): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' (34 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(167): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(161): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (total length 60848314 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 60842552, Area (Datapath, Register, Total) = 62388.80, 11258.25, 73647.05 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Running transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 29.97 seconds, memory usage 3946084kB, peak memory usage 3985148kB (SOL-15)
# Info: Optimized LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE': Latency = 61668784, Area (Datapath, Register, Total) = 56341.46, 11315.62, 67657.08 (CRAAS-18)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 61666952, Area (Datapath, Register, Total) = 56000.22, 11379.38, 67379.60 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Symbolic simulation analysis was not able to find optimal depths for all FIFOs (HIER-24)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 56.31 seconds, memory usage 3946084kB, peak memory usage 3985148kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 8416, Real ops = 2728, Vars = 1578 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v38' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Global signal 'data_in:rsc.rdy' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.vld' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.dat' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(99): Creating buffer for wait controller for component 'data_in:rsc' (SCHD-46)
# Global signal 'widthIn:rsc.dat' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Global signal 'heightIn:rsc.dat' added to design 'houghTransform' for component 'heightIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
# Global signal 'acc:rsc.rdy' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.en' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_out' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.we' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.re' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.addr' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_in' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'cos_out:rsc.en' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_out' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.we' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.re' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.addr' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_in' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.en' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_out' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.we' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.re' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.addr' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_in' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'widthIn:rsc.triosy.lz' added to design 'houghTransform' for component 'widthIn:rsc.triosy:obj' (LIB-3)
# Global signal 'heightIn:rsc.triosy.lz' added to design 'houghTransform' for component 'heightIn:rsc.triosy:obj' (LIB-3)
# Global signal 'x1:rsc.rdy' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.vld' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.dat' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'y1:rsc.rdy' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.vld' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.dat' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'x2:rsc.rdy' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.vld' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.dat' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'y2:rsc.rdy' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.vld' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.dat' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'acc:rsc.rdy' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(170): Creating buffer for wait controller for component 'acc:rsc' (SCHD-46)
# Global signal 'cos_out#1:rsc.en' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_out' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.we' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.re' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.addr' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_in' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.en' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_out' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.we' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.re' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.addr' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_in' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/houghTransform:core/core/WRITE' iterated at most 400002 times. (LOOP-2)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 25.73 seconds, memory usage 4011620kB, peak memory usage 4011620kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 51.66 seconds, memory usage 3946084kB, peak memory usage 4011620kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 77.31 seconds, memory usage 4011620kB, peak memory usage 4011620kB (SOL-15)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 99.97 seconds, memory usage 4011620kB, peak memory usage 4011620kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 12812, Real ops = 2532, Vars = 2473 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v38' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(15:14), HACC:ac_fixed:cctor.sva.1(15:14), for#1:acc#19.psp, for#1:acc#22.psp' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27), HACC:idx:acc#2.itm.1(1:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(15:14)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0)#1.itm.1' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(23:22)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(23:22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(23:22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(23:22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0)#1.itm.2' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(26:25)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(26:25), HACC:idx:slc(HACC:t)(1-0)#1.itm.3' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(2:1)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(2:1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(2:1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(2:1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(2:1), HACC:idx:slc(HACC:t)(1-0)#1.itm.4' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(6:5), HACC:idx:slc(HACC:t)(1-0).itm.5' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(9:8), HACC:idx:slc(HACC:t)(1-0).itm.6' (4 registers deleted). (FSM-3)
# Creating shared register 'for#1:t(7:2).sva' for variables 'for#1:t(7:2).sva, for#1:t(7:2).sva#1, HACC:idx:slc(HACC:t)(7-2).itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc#1)(2).svs' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc#1)(2).svs, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc#2)(2).svs, HACC:round_r:HACC:round_r:acc:conv_2f:or.itm.1, for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-3:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-4:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs' (6 registers deleted). (FSM-3)
# Creating shared register 'WRITE:i(18:0).sva' for variables 'WRITE:i(18:0).sva, acc_tmp:vinit.ndx.sva, for#1:acc.psp' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(31:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(34:32)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(34:32), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.lpi#2.dfm#1(34:32), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.lpi#2.dfm#1(34:32), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(34:32)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(13:11)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(13:11)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(32:30)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(32:30)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(13:11)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(13:11)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(20:18)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(20:18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(20:18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(20:18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(20:18)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(32:30)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(32:30)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#2.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#3.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0).sva, for#1:acc#21.psp(4:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva#1' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva#1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#2.sva#1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#3.sva#1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0).sva#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1.dfm' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.sva#4' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#2.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#3.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1.dfm' (7 registers deleted). (FSM-3)
# Creating shared register 'for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm' for variables 'for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-3:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-4:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-4:slc(for#1:acc)(6).itm' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(1)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(10)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(16)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(17)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(18)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(19), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(19), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(19)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(2)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(20)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(20), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(20), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(20), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(20)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(21)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(21)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(22)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(22)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(23)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(23), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(23), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(23), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(23)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(24)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(24)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(25)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(25)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(26)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(26), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(26), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(26), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(29)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(29)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(3)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(3)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(4)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(4)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(5)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(6)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(6), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(6), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(6), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(7)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(7)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(8)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(9)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(9), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(9), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(9), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(0)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(10)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(10)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(16)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(16)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(17)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(17)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(21)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(21)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(24)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(24)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(27)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(28)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(28), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(28), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(28), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(28)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(29)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(29)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(3)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(3)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(4)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(4)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(7)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(7)' (3 registers deleted). (FSM-3)
# Creating shared register 'HACC:mul#1.itm.1' for variables 'HACC:mul#1.itm.1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:acc#2.psp.sva' for variables 'for#1:acc#2.psp.sva, for#1:acc#17.itm, for#1:acc#8.itm, for#1:acc#3.psp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm' for variables 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#3' (15 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm' for variables 'T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-4:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, for:t(7:0).sva, for:t(7:0).sva#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0).sva, T_LINE:if:if:slc(T_LINE:if:if:acc#3)(6).svs' (16 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#16.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#32.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#48.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#16.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#32.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#48.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#33.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#49.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#33.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#49.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#50.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#50.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#51.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#51.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#52.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#52.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#53.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#39.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#53.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#6.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#54.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#23.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#40.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#23.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#54.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#24.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#24.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#41.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#8.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#24.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#8.itm, T_LINE-4:slc(T_LINE:acc)(6).itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#25.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#25.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#42.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#25.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(20)' (5 registers deleted). (FSM-3)
# Creating shared register 'x1_t(10).lpi#3' for variables 'x1_t(10).lpi#3, x1_t(10).lpi#3.dfm#7, x1_t(10).lpi#3.dfm#5, x1_t(10).lpi#3.dfm#1, x1_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(11).lpi#3' for variables 'x1_t(11).lpi#3, x1_t(11).lpi#3.dfm#7, x1_t(11).lpi#3.dfm#5, x1_t(11).lpi#3.dfm#1, x1_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(12).lpi#3' for variables 'x1_t(12).lpi#3, x1_t(12).lpi#3.dfm#7, x1_t(12).lpi#3.dfm#5, x1_t(12).lpi#3.dfm#1, x1_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(13).lpi#3' for variables 'x1_t(13).lpi#3, x1_t(13).lpi#3.dfm#7, x1_t(13).lpi#3.dfm#5, x1_t(13).lpi#3.dfm#1, x1_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(14).lpi#3' for variables 'x1_t(14).lpi#3, x1_t(14).lpi#3.dfm#7, x1_t(14).lpi#3.dfm#5, x1_t(14).lpi#3.dfm#1, x1_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(15).lpi#3' for variables 'x1_t(15).lpi#3, x1_t(15).lpi#3.dfm#7, x1_t(15).lpi#3.dfm#5, x1_t(15).lpi#3.dfm#1, x1_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(16).lpi#3' for variables 'x1_t(16).lpi#3, x1_t(16).lpi#3.dfm#7, x1_t(16).lpi#3.dfm#5, x1_t(16).lpi#3.dfm#1, x1_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(17).lpi#3' for variables 'x1_t(17).lpi#3, x1_t(17).lpi#3.dfm#7, x1_t(17).lpi#3.dfm#5, x1_t(17).lpi#3.dfm#1, x1_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(10).lpi#3' for variables 'x2_t(10).lpi#3, x2_t(10).lpi#3.dfm#7, x2_t(10).lpi#3.dfm#5, x2_t(10).lpi#3.dfm#1, x2_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(11).lpi#3' for variables 'x2_t(11).lpi#3, x2_t(11).lpi#3.dfm#7, x2_t(11).lpi#3.dfm#5, x2_t(11).lpi#3.dfm#1, x2_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(12).lpi#3' for variables 'x2_t(12).lpi#3, x2_t(12).lpi#3.dfm#7, x2_t(12).lpi#3.dfm#5, x2_t(12).lpi#3.dfm#1, x2_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(13).lpi#3' for variables 'x2_t(13).lpi#3, x2_t(13).lpi#3.dfm#7, x2_t(13).lpi#3.dfm#5, x2_t(13).lpi#3.dfm#1, x2_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(14).lpi#3' for variables 'x2_t(14).lpi#3, x2_t(14).lpi#3.dfm#7, x2_t(14).lpi#3.dfm#5, x2_t(14).lpi#3.dfm#1, x2_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(15).lpi#3' for variables 'x2_t(15).lpi#3, x2_t(15).lpi#3.dfm#7, x2_t(15).lpi#3.dfm#5, x2_t(15).lpi#3.dfm#1, x2_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(16).lpi#3' for variables 'x2_t(16).lpi#3, x2_t(16).lpi#3.dfm#7, x2_t(16).lpi#3.dfm#5, x2_t(16).lpi#3.dfm#1, x2_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(17).lpi#3' for variables 'x2_t(17).lpi#3, x2_t(17).lpi#3.dfm#7, x2_t(17).lpi#3.dfm#5, x2_t(17).lpi#3.dfm#1, x2_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(10).lpi#3' for variables 'y1_t(10).lpi#3, y1_t(10).lpi#3.dfm#7, y1_t(10).lpi#3.dfm#5, y1_t(10).lpi#3.dfm#1, y1_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(11).lpi#3' for variables 'y1_t(11).lpi#3, y1_t(11).lpi#3.dfm#7, y1_t(11).lpi#3.dfm#5, y1_t(11).lpi#3.dfm#1, y1_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(12).lpi#3' for variables 'y1_t(12).lpi#3, y1_t(12).lpi#3.dfm#7, y1_t(12).lpi#3.dfm#5, y1_t(12).lpi#3.dfm#1, y1_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(13).lpi#3' for variables 'y1_t(13).lpi#3, y1_t(13).lpi#3.dfm#7, y1_t(13).lpi#3.dfm#5, y1_t(13).lpi#3.dfm#1, y1_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(14).lpi#3' for variables 'y1_t(14).lpi#3, y1_t(14).lpi#3.dfm#7, y1_t(14).lpi#3.dfm#5, y1_t(14).lpi#3.dfm#1, y1_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(15).lpi#3' for variables 'y1_t(15).lpi#3, y1_t(15).lpi#3.dfm#7, y1_t(15).lpi#3.dfm#5, y1_t(15).lpi#3.dfm#1, y1_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(16).lpi#3' for variables 'y1_t(16).lpi#3, y1_t(16).lpi#3.dfm#7, y1_t(16).lpi#3.dfm#5, y1_t(16).lpi#3.dfm#1, y1_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(17).lpi#3' for variables 'y1_t(17).lpi#3, y1_t(17).lpi#3.dfm#7, y1_t(17).lpi#3.dfm#5, y1_t(17).lpi#3.dfm#1, y1_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(18).lpi#3' for variables 'y1_t(18).lpi#3, y1_t(18).lpi#3.dfm#7, y1_t(18).lpi#3.dfm#5, y1_t(18).lpi#3.dfm#1, y1_t(18).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(10).lpi#3' for variables 'y2_t(10).lpi#3, y2_t(10).lpi#3.dfm#7, y2_t(10).lpi#3.dfm#5, y2_t(10).lpi#3.dfm#1, y2_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(11).lpi#3' for variables 'y2_t(11).lpi#3, y2_t(11).lpi#3.dfm#7, y2_t(11).lpi#3.dfm#5, y2_t(11).lpi#3.dfm#1, y2_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(12).lpi#3' for variables 'y2_t(12).lpi#3, y2_t(12).lpi#3.dfm#7, y2_t(12).lpi#3.dfm#5, y2_t(12).lpi#3.dfm#1, y2_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(13).lpi#3' for variables 'y2_t(13).lpi#3, y2_t(13).lpi#3.dfm#7, y2_t(13).lpi#3.dfm#5, y2_t(13).lpi#3.dfm#1, y2_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(14).lpi#3' for variables 'y2_t(14).lpi#3, y2_t(14).lpi#3.dfm#7, y2_t(14).lpi#3.dfm#5, y2_t(14).lpi#3.dfm#1, y2_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(15).lpi#3' for variables 'y2_t(15).lpi#3, y2_t(15).lpi#3.dfm#7, y2_t(15).lpi#3.dfm#5, y2_t(15).lpi#3.dfm#1, y2_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(16).lpi#3' for variables 'y2_t(16).lpi#3, y2_t(16).lpi#3.dfm#7, y2_t(16).lpi#3.dfm#5, y2_t(16).lpi#3.dfm#1, y2_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(17).lpi#3' for variables 'y2_t(17).lpi#3, y2_t(17).lpi#3.dfm#7, y2_t(17).lpi#3.dfm#5, y2_t(17).lpi#3.dfm#1, y2_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(18).lpi#3' for variables 'y2_t(18).lpi#3, y2_t(18).lpi#3.dfm#7, y2_t(18).lpi#3.dfm#5, y2_t(18).lpi#3.dfm#1, y2_t(18).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:acc_in#1.sva' for variables 'T_LINE:acc_in#1.sva, T_LINE:acc_in#2.sva, T_LINE:acc_in#3.sva, T_LINE:acc_in.sva, threshold(23:8).lpi#3, threshold(23:8).lpi#3.dfm#3, threshold(23:8).lpi#3.dfm#2, threshold(23:8).lpi#3.dfm, threshold(23:8).lpi#3.dfm#1, threshold(23:8).sva' (9 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr.lpi#3.dfm' (15 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#1.sva' for variables 'T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#1.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#2.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#3.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#1.sva' for variables 'T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#1.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#2.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#3.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp.sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva' (31 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#4.ncse(8:0)' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#4.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#5.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#6.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc.ncse(8:0), x1_t(26:18).lpi#3, x1_t(26:18).lpi#3.dfm#1, x1_t(26:18).lpi#3.dfm#3, x1_t(26:18).lpi#3.dfm#5, x1_t(26:18).lpi#3.dfm#7, x1_t(26:18).sva#2, x1_t(26:18).sva#4, x1_t(26:18).sva#6, x1_t(26:18).sva#8' (12 registers deleted). (FSM-3)
# Creating shared register 'x2_t(26:18).lpi#3' for variables 'x2_t(26:18).lpi#3, x2_t(26:18).lpi#3.dfm#3, x2_t(26:18).lpi#3.dfm#1, x2_t(26:18).lpi#3.dfm#5, x2_t(26:18).lpi#3.dfm#7, x2_t(26:18).sva#6' (5 registers deleted). (FSM-3)
# Creating shared register 'y2_t(25:19).lpi#3' for variables 'y2_t(25:19).lpi#3, y2_t(25:19).lpi#3.dfm#3, y2_t(25:19).lpi#3.dfm#1, y2_t(25:19).lpi#3.dfm#5, y2_t(25:19).lpi#3.dfm#7' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(25:19).lpi#3' for variables 'y1_t(25:19).lpi#3, y1_t(25:19).lpi#3.dfm#1, y1_t(25:19).lpi#3.dfm#3, y1_t(25:19).lpi#3.dfm#5, y1_t(25:19).lpi#3.dfm#7, y1_t(25:19).sva#1, y1_t(25:19).sva#3, y1_t(25:19).sva#5, y1_t(25:19).sva#7' (8 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-4:operator-<27,12,true,AC_TRN,AC_WRAP>:acc.itm' for variables 'T_LINE-4:operator-<27,12,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-4:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, for:t(7:0).sva, for:t(7:0).sva#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 28.86 seconds, memory usage 4011620kB, peak memory usage 4050684kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 58.88 seconds, memory usage 4011620kB, peak memory usage 4050684kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 73.77 seconds, memory usage 4011620kB, peak memory usage 4050684kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 9456, Real ops = 5589, Vars = 1661 (SOL-21)
# Info: Starting transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v38' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 15.88 seconds, memory usage 4011620kB, peak memory usage 4050684kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 7593, Real ops = 3568, Vars = 7255 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v38' (SOL-8)
# Report written to file 'rtl.rpt'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v38/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v38/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: CCS_BLOCK template type parsing found an unresolved <expression> in the interface routine parameter list.
# Warning: CCS_BLOCK - consider replacing expressions with constants.
# Warning: A CCS_BLOCK intercept macro using resovled template types allows for one specialization.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v38/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v38/concat_sim_rtl.v
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Info: Running transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 30.25 seconds, memory usage 4208228kB, peak memory usage 4208228kB (SOL-15)
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v38': elapsed time 35.12 seconds, memory usage 4208228kB, peak memory usage 4208228kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 7484, Real ops = 3575, Vars = 1459 (SOL-21)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go assembly
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/data_in:rsc -MAP_TO_MODULE ccs_ioport.ccs_in_pipe
# CU_DIRECTIVE sid38 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {ITERATIONS 864}: Race condition
# CU_DESIGN sid38 ADD {} {VERSION v39 SID sid38 BRANCH_SID sid37 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v39' at state 'assembly' (PRJ-2)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v39/CDesignChecker/design_checker.sh'
# /Hough_Algorithm_HW<1296,864>/houghTransform/data_in:rsc/MAP_TO_MODULE ccs_ioport.ccs_in_pipe
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc -MAP_TO_MODULE ccs_ioport.ccs_in_pipe
# /Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc/MAP_TO_MODULE ccs_ioport.ccs_in_pipe
directive set /Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc -MAP_TO_MODULE mgc_ioport.mgc_in_wire
# /Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc/MAP_TO_MODULE mgc_ioport.mgc_in_wire
directive set /Hough_Algorithm_HW<1296,864>/data_in:rsc -MAP_TO_MODULE mgc_ioport.mgc_in_wire
# /Hough_Algorithm_HW<1296,864>/data_in:rsc/MAP_TO_MODULE mgc_ioport.mgc_in_wire
directive set /Hough_Algorithm_HW<1296,864>/heightIn:rsc -MAP_TO_MODULE mgc_ioport.mgc_in_wire
# /Hough_Algorithm_HW<1296,864>/heightIn:rsc/MAP_TO_MODULE mgc_ioport.mgc_in_wire
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
go extract
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v39' (SOL-8)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(88): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(94): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(92): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(61): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(161): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(168): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is being partially unrolled 4 times. (LOOP-3)
# $PROJECT_HOME/include/HoughHW.h(167): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
# $PROJECT_HOME/include/HoughHW.h(141): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
# Info: Running transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 30.03 seconds, memory usage 4208228kB, peak memory usage 4247292kB (SOL-15)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 37.87 seconds, memory usage 4208228kB, peak memory usage 4247292kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 5717, Real ops = 1055, Vars = 1774 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v39' (SOL-8)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# $PROJECT_HOME/include/HoughHW.h(78): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:rsc' (from var: acc_tmp) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 400000 x 16). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(86): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/cos_out:rsc' (from var: cos_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(87): Memory Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/core/sin_out:rsc' (from var: sin_out) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in_pipe' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(41): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/widthIn:rsc' (from var: widthIn) mapped to 'ccs_ioport.ccs_in_pipe' (size: 11). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/heightIn:rsc' (from var: heightIn) mapped to 'mgc_ioport.mgc_in_wire' (size: 10). (MEM-2)
# $PROJECT_HOME/include/HoughHW.h(42): I/O-Port Resource '/Hough_Algorithm_HW<1296,864>/heightIn:rsc' (from var: heightIn) mapped to 'mgc_ioport.mgc_in_wire' (size: 10). (MEM-2)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/houghTransform/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# $PROJECT_HOME/include/HoughHW.h(159): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/cos_out#1:rsc' (from var: cos_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $PROJECT_HOME/include/HoughHW.h(160): Memory Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/sin_out#1:rsc' (from var: sin_out#1) mapped to 'ram_nangate-45nm-dualport_beh.RAM_dualRW' (size: 180 x 27). (MEM-4)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(102): ROM Resource '/Hough_Algorithm_HW<1296,864>/getMaxLine/ac_math::atan_pi_pow2_table.rom:rsc' (from var: ac_math::atan_pi_pow2_table.rom) mapped to 'rom_nangate-45nm_beh.mgc_rom' (size: 70 x 32). (MEM-10)
# Info: Completed transformation 'memories' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 22.54 seconds, memory usage 4210260kB, peak memory usage 4247292kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 5738, Real ops = 1057, Vars = 1776 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v39' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 0.62 seconds, memory usage 4210260kB, peak memory usage 4247292kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 5738, Real ops = 1057, Vars = 1776 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v39' (SOL-8)
# Info: Running transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 29.33 seconds, memory usage 4265572kB, peak memory usage 4265572kB (SOL-15)
# Design 'Hough_Algorithm_HW<1296,864>' contains '2728' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 34.26 seconds, memory usage 4208228kB, peak memory usage 4265572kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 8416, Real ops = 2728, Vars = 1578 (SOL-21)
# Info: Starting transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v39' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/include/HoughHW.h(102): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' (8 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(94): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' (2 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-4:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-3:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(133): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(92): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(88): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' (11 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(81): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/acc_tmp:vinit' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/houghTransform/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(61): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (total length 1606981 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212438017, Area (Datapath, Register, Total) = 57655497.55, 5386.88, 57660884.43 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/include/HoughHW.h(61): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/houghTransform/core': Latency = 212443237, Area (Datapath, Register, Total) = 57652556.36, 5501.62, 57658057.98 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' (1 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_div.h(327): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(168): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' (34 c-steps) (SCHD-7)
# $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(167): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(161): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/include/HoughHW.h(141): Prescheduled SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (total length 60848314 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Initial schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 60842552, Area (Datapath, Register, Total) = 62388.80, 11258.25, 73647.05 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Running transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 25.84 seconds, memory usage 4273764kB, peak memory usage 4273764kB (SOL-15)
# Info: Optimized LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE': Latency = 61337192, Area (Datapath, Register, Total) = 61388.70, 11194.50, 72583.20 (CRAAS-18)
# Info: $PROJECT_HOME/include/HoughHW.h(141): Final schedule of SEQUENTIAL '/Hough_Algorithm_HW<1296,864>/getMaxLine/core': Latency = 61666952, Area (Datapath, Register, Total) = 56000.22, 11379.38, 67379.60 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Info: Running transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 55.84 seconds, memory usage 4208228kB, peak memory usage 4273764kB (SOL-15)
# Info: Optimized LOOP '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for': Latency = 61668784, Area (Datapath, Register, Total) = 56097.32, 11468.62, 67565.94 (CRAAS-18)
# Info: Symbolic simulation analysis was not able to find optimal depths for all FIFOs (HIER-24)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 63.16 seconds, memory usage 4273764kB, peak memory usage 4273764kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 8416, Real ops = 2728, Vars = 1578 (SOL-21)
# Info: Starting transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v39' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/houghTransform/core' (CRAAS-1)
# Performing concurrent resource allocation and scheduling on '/Hough_Algorithm_HW<1296,864>/getMaxLine/core' (CRAAS-1)
# Global signal 'data_in:rsc.rdy' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.vld' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Global signal 'data_in:rsc.dat' added to design 'houghTransform' for component 'data_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(99): Creating buffer for wait controller for component 'data_in:rsc' (SCHD-46)
# Info: $PROJECT_HOME/include/HoughHW.h(99): Creating buffer for wait controller for component 'data_in:rsc' (SCHD-46)
# Global signal 'widthIn:rsc.rdy' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Global signal 'widthIn:rsc.vld' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Global signal 'widthIn:rsc.dat' added to design 'houghTransform' for component 'widthIn:rsci' (LIB-3)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'widthIn:rsc' (SCHD-46)
# Info: $MGC_HOME/shared/include/ac_int.h(2744): Creating buffer for wait controller for component 'heightIn:rsc' (SCHD-46)
# Global signal 'heightIn:rsc.z' added to design 'houghTransform' for component 'heightIn:rsci' (LIB-3)
# Global signal 'acc:rsc.rdy' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'houghTransform' for component 'acc:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.en' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_out' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.we' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.re' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.addr' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'acc_tmp:rsc.data_in' added to design 'houghTransform' for component 'acc_tmp:rsci' (LIB-3)
# Global signal 'cos_out:rsc.en' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_out' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.we' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.re' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.addr' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'cos_out:rsc.data_in' added to design 'houghTransform' for component 'cos_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.en' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_out' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.we' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.re' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.addr' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'sin_out:rsc.data_in' added to design 'houghTransform' for component 'sin_out:rsci' (LIB-3)
# Global signal 'widthIn:rsc.triosy.lz' added to design 'houghTransform' for component 'widthIn:rsc.triosy:obj' (LIB-3)
# Global signal 'heightIn:rsc.triosy.lz' added to design 'houghTransform' for component 'heightIn:rsc.triosy:obj' (LIB-3)
# Global signal 'x1:rsc.rdy' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.vld' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'x1:rsc.dat' added to design 'getMaxLine' for component 'x1:rsci' (LIB-3)
# Global signal 'y1:rsc.rdy' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.vld' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'y1:rsc.dat' added to design 'getMaxLine' for component 'y1:rsci' (LIB-3)
# Global signal 'x2:rsc.rdy' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.vld' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'x2:rsc.dat' added to design 'getMaxLine' for component 'x2:rsci' (LIB-3)
# Global signal 'y2:rsc.rdy' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.vld' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'y2:rsc.dat' added to design 'getMaxLine' for component 'y2:rsci' (LIB-3)
# Global signal 'acc:rsc.rdy' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.vld' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Global signal 'acc:rsc.dat' added to design 'getMaxLine' for component 'acc:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(170): Creating buffer for wait controller for component 'acc:rsc' (SCHD-46)
# Global signal 'cos_out#1:rsc.en' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_out' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.we' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.re' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.addr' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'cos_out#1:rsc.data_in' added to design 'getMaxLine' for component 'cos_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.en' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_out' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.we' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.re' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.addr' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Global signal 'sin_out#1:rsc.data_in' added to design 'getMaxLine' for component 'sin_out#1:rsci' (LIB-3)
# Info: $PROJECT_HOME/include/HoughHW.h(102): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h(328): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: $MGC_HOME/shared/include/ac_math/ac_div.h(327): Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# $PROJECT_HOME/include/HoughHW.h(133): Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/houghTransform:core/core/WRITE' iterated at most 400002 times. (LOOP-2)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 25.86 seconds, memory usage 4273764kB, peak memory usage 4273764kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 55.71 seconds, memory usage 4273764kB, peak memory usage 4273764kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 85.70 seconds, memory usage 4339300kB, peak memory usage 4339300kB (SOL-15)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 101.90 seconds, memory usage 4339300kB, peak memory usage 4339300kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 12959, Real ops = 2545, Vars = 2518 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v39' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(15:14), HACC:ac_fixed:cctor.sva.1(15:14), for#1:acc#19.psp, for#1:acc#22.psp' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(28:27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(28:27), HACC:idx:acc#2.itm.1(1:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(15:14)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(15:14), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(15:14), HACC:idx:slc(HACC:t)(1-0)#1.itm.1' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(23:22)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(23:22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(23:22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(23:22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(23:22), HACC:idx:slc(HACC:t)(1-0)#1.itm.2' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(26:25)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(26:25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(26:25), HACC:idx:slc(HACC:t)(1-0)#1.itm.3' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(2:1)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(2:1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(2:1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(2:1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(2:1), HACC:idx:slc(HACC:t)(1-0)#1.itm.4' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(6:5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(6:5), HACC:idx:slc(HACC:t)(1-0).itm.5' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(9:8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(9:8), HACC:idx:slc(HACC:t)(1-0).itm.6' (4 registers deleted). (FSM-3)
# Creating shared register 'for#1:t(7:2).sva' for variables 'for#1:t(7:2).sva, for#1:t(7:2).sva#1, HACC:idx:slc(HACC:t)(7-2).itm.1' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc#1)(2).svs' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc#1)(2).svs, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:if:acc#2)(2).svs, HACC:round_r:HACC:round_r:acc:conv_2f:or.itm.1, for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-3:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs, for#1-4:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:if:acc#3)(35).svs' (6 registers deleted). (FSM-3)
# Creating shared register 'WRITE:i(18:0).sva' for variables 'WRITE:i(18:0).sva, acc_tmp:vinit.ndx.sva, for#1:acc.psp' (2 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(31:0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(34:32)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(34:32), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.lpi#2.dfm#1(34:32), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.lpi#2.dfm#1(34:32), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(34:32)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(13:11)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(13:11)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(32:30)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(32:30)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(13:11)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(13:11), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(13:11)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(20:18)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(20:18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(20:18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(20:18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(20:18)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(32:30)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(32:30), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(32:30)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#2.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#3.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0).sva, for#1:acc#21.psp(4:0)' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva#1' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#1.sva#1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#2.sva#1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0)#3.sva#1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:i(4:0).sva#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1.dfm' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.sva#4' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#1.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#2.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi#3.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:x_2mi.sva, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1.dfm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1.dfm' (7 registers deleted). (FSM-3)
# Creating shared register 'for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm' for variables 'for#1-1:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-2:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-3:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-4:ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:slc(ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for:acc)(3).itm, for#1-4:slc(for#1:acc)(6).itm' (4 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(1), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(1)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(10)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(16)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(17)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(18), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(18)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(19), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(19), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(19)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(2), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(2)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(20)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(20), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(20), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(20), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(20)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(21)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(21)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(22)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(22), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(22)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(23)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(23), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(23), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(23), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(23)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(24)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(24)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(25)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(25), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(25)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(26)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(26), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(26), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(26), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(26)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(29)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(29)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(3)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(3)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(4)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(4)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(5)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(5), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(5)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(6)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(6), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(6), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(6), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(6)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(7)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(7)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(8)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(8), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(8)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(9)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(9), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#2.lpi#2.dfm#1(9), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#3.lpi#2.dfm#1(9), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x.lpi#2.dfm#1(9)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(0)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(0)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(10)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(10), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(10)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(16)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(16), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(16)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(17)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(17), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(17)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(21)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(21), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(21)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(24)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(24), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(24)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(27)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(27), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(27)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(28)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(28), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(28), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(28), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(28)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(29)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(29), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(29)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(3)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(3), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(3)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(4)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(4), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(4)' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(7)' for variables 'ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#1.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#2.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y#3.lpi#2.dfm#1(7), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:y.lpi#2.dfm#1(7)' (3 registers deleted). (FSM-3)
# Creating shared register 'HACC:mul#1.itm.1' for variables 'HACC:mul#1.itm.1, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.lpi#2.dfm#1(31:0), ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#1.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#2.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a#3.sva#4, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#3, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:acc_a.sva#4' (2 registers deleted). (FSM-3)
# Creating shared register 'for#1:acc#2.psp.sva' for variables 'for#1:acc#2.psp.sva, for#1:acc#17.itm, for#1:acc#8.itm, for#1:acc#3.psp.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm' for variables 'T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:else:else:lsb:operator!=<28,true>#1:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:lsb:operator!=<28,true>:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-1:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-2:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-3:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:lsb:operator!=<28,true>#2:nor.itm, T_LINE-4:ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:else:else:lsb:operator!=<28,true>#3:nor.itm' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:unequal.tmp#3, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#2, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:unequal.tmp#3' (15 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm' for variables 'T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-4:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, for:t(7:0).sva, for:t(7:0).sva#1' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(0).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(1).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(10).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(11).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(12).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(13).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(14).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(15).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(2).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(3).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(4).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(5).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(6).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(7).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(8).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:Q(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:Q(9).sva' (7 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(0).sva, T_LINE:if:if:slc(T_LINE:if:if:acc#3)(6).svs' (16 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(1).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(1).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(10).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(10).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(11).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(11).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(12).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(12).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(13).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(13).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(14).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(14).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(15).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(15).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(16).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(16).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(17).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(17).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(18).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(18).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(19).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(19).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(2).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(2).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(3).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(3).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(4).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(4).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(5).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(5).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(6).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(6).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(7).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(7).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(8).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(8).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:N(9).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:N(9).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#16.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#32.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#48.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#1.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#16.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#32.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#48.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(0)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#33.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#49.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#17.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#2.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#33.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#49.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(1)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#50.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#18.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#3.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#34.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#50.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(10)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#51.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#19.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#35.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#4.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#51.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(16)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#52.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#20.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#36.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#5.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#52.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(17)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#53.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#39.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#6.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#21.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#37.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#53.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#6.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(18)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux#54.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#23.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#40.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#23.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#7.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#22.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#38.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux#54.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(19)' (13 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#24.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#24.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#41.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#8.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#24.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#8.itm, T_LINE-4:slc(T_LINE:acc)(6).itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(2)' (6 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#25.itm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#25.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux#42.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:mux.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux#25.itm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:mux.itm, ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:x#1.lpi#2.dfm#1(20)' (5 registers deleted). (FSM-3)
# Creating shared register 'x1_t(10).lpi#3' for variables 'x1_t(10).lpi#3, x1_t(10).lpi#3.dfm#7, x1_t(10).lpi#3.dfm#5, x1_t(10).lpi#3.dfm#1, x1_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(11).lpi#3' for variables 'x1_t(11).lpi#3, x1_t(11).lpi#3.dfm#7, x1_t(11).lpi#3.dfm#5, x1_t(11).lpi#3.dfm#1, x1_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(12).lpi#3' for variables 'x1_t(12).lpi#3, x1_t(12).lpi#3.dfm#7, x1_t(12).lpi#3.dfm#5, x1_t(12).lpi#3.dfm#1, x1_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(13).lpi#3' for variables 'x1_t(13).lpi#3, x1_t(13).lpi#3.dfm#7, x1_t(13).lpi#3.dfm#5, x1_t(13).lpi#3.dfm#1, x1_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(14).lpi#3' for variables 'x1_t(14).lpi#3, x1_t(14).lpi#3.dfm#7, x1_t(14).lpi#3.dfm#5, x1_t(14).lpi#3.dfm#1, x1_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(15).lpi#3' for variables 'x1_t(15).lpi#3, x1_t(15).lpi#3.dfm#7, x1_t(15).lpi#3.dfm#5, x1_t(15).lpi#3.dfm#1, x1_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(16).lpi#3' for variables 'x1_t(16).lpi#3, x1_t(16).lpi#3.dfm#7, x1_t(16).lpi#3.dfm#5, x1_t(16).lpi#3.dfm#1, x1_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x1_t(17).lpi#3' for variables 'x1_t(17).lpi#3, x1_t(17).lpi#3.dfm#7, x1_t(17).lpi#3.dfm#5, x1_t(17).lpi#3.dfm#1, x1_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(10).lpi#3' for variables 'x2_t(10).lpi#3, x2_t(10).lpi#3.dfm#7, x2_t(10).lpi#3.dfm#5, x2_t(10).lpi#3.dfm#1, x2_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(11).lpi#3' for variables 'x2_t(11).lpi#3, x2_t(11).lpi#3.dfm#7, x2_t(11).lpi#3.dfm#5, x2_t(11).lpi#3.dfm#1, x2_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(12).lpi#3' for variables 'x2_t(12).lpi#3, x2_t(12).lpi#3.dfm#7, x2_t(12).lpi#3.dfm#5, x2_t(12).lpi#3.dfm#1, x2_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(13).lpi#3' for variables 'x2_t(13).lpi#3, x2_t(13).lpi#3.dfm#7, x2_t(13).lpi#3.dfm#5, x2_t(13).lpi#3.dfm#1, x2_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(14).lpi#3' for variables 'x2_t(14).lpi#3, x2_t(14).lpi#3.dfm#7, x2_t(14).lpi#3.dfm#5, x2_t(14).lpi#3.dfm#1, x2_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(15).lpi#3' for variables 'x2_t(15).lpi#3, x2_t(15).lpi#3.dfm#7, x2_t(15).lpi#3.dfm#5, x2_t(15).lpi#3.dfm#1, x2_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(16).lpi#3' for variables 'x2_t(16).lpi#3, x2_t(16).lpi#3.dfm#7, x2_t(16).lpi#3.dfm#5, x2_t(16).lpi#3.dfm#1, x2_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'x2_t(17).lpi#3' for variables 'x2_t(17).lpi#3, x2_t(17).lpi#3.dfm#7, x2_t(17).lpi#3.dfm#5, x2_t(17).lpi#3.dfm#1, x2_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(10).lpi#3' for variables 'y1_t(10).lpi#3, y1_t(10).lpi#3.dfm#7, y1_t(10).lpi#3.dfm#5, y1_t(10).lpi#3.dfm#1, y1_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(11).lpi#3' for variables 'y1_t(11).lpi#3, y1_t(11).lpi#3.dfm#7, y1_t(11).lpi#3.dfm#5, y1_t(11).lpi#3.dfm#1, y1_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(12).lpi#3' for variables 'y1_t(12).lpi#3, y1_t(12).lpi#3.dfm#7, y1_t(12).lpi#3.dfm#5, y1_t(12).lpi#3.dfm#1, y1_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(13).lpi#3' for variables 'y1_t(13).lpi#3, y1_t(13).lpi#3.dfm#7, y1_t(13).lpi#3.dfm#5, y1_t(13).lpi#3.dfm#1, y1_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(14).lpi#3' for variables 'y1_t(14).lpi#3, y1_t(14).lpi#3.dfm#7, y1_t(14).lpi#3.dfm#5, y1_t(14).lpi#3.dfm#1, y1_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(15).lpi#3' for variables 'y1_t(15).lpi#3, y1_t(15).lpi#3.dfm#7, y1_t(15).lpi#3.dfm#5, y1_t(15).lpi#3.dfm#1, y1_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(16).lpi#3' for variables 'y1_t(16).lpi#3, y1_t(16).lpi#3.dfm#7, y1_t(16).lpi#3.dfm#5, y1_t(16).lpi#3.dfm#1, y1_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(17).lpi#3' for variables 'y1_t(17).lpi#3, y1_t(17).lpi#3.dfm#7, y1_t(17).lpi#3.dfm#5, y1_t(17).lpi#3.dfm#1, y1_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(18).lpi#3' for variables 'y1_t(18).lpi#3, y1_t(18).lpi#3.dfm#7, y1_t(18).lpi#3.dfm#5, y1_t(18).lpi#3.dfm#1, y1_t(18).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(10).lpi#3' for variables 'y2_t(10).lpi#3, y2_t(10).lpi#3.dfm#7, y2_t(10).lpi#3.dfm#5, y2_t(10).lpi#3.dfm#1, y2_t(10).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(11).lpi#3' for variables 'y2_t(11).lpi#3, y2_t(11).lpi#3.dfm#7, y2_t(11).lpi#3.dfm#5, y2_t(11).lpi#3.dfm#1, y2_t(11).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(12).lpi#3' for variables 'y2_t(12).lpi#3, y2_t(12).lpi#3.dfm#7, y2_t(12).lpi#3.dfm#5, y2_t(12).lpi#3.dfm#1, y2_t(12).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(13).lpi#3' for variables 'y2_t(13).lpi#3, y2_t(13).lpi#3.dfm#7, y2_t(13).lpi#3.dfm#5, y2_t(13).lpi#3.dfm#1, y2_t(13).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(14).lpi#3' for variables 'y2_t(14).lpi#3, y2_t(14).lpi#3.dfm#7, y2_t(14).lpi#3.dfm#5, y2_t(14).lpi#3.dfm#1, y2_t(14).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(15).lpi#3' for variables 'y2_t(15).lpi#3, y2_t(15).lpi#3.dfm#7, y2_t(15).lpi#3.dfm#5, y2_t(15).lpi#3.dfm#1, y2_t(15).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(16).lpi#3' for variables 'y2_t(16).lpi#3, y2_t(16).lpi#3.dfm#7, y2_t(16).lpi#3.dfm#5, y2_t(16).lpi#3.dfm#1, y2_t(16).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(17).lpi#3' for variables 'y2_t(17).lpi#3, y2_t(17).lpi#3.dfm#7, y2_t(17).lpi#3.dfm#5, y2_t(17).lpi#3.dfm#1, y2_t(17).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'y2_t(18).lpi#3' for variables 'y2_t(18).lpi#3, y2_t(18).lpi#3.dfm#7, y2_t(18).lpi#3.dfm#5, y2_t(18).lpi#3.dfm#1, y2_t(18).lpi#3.dfm#3' (4 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:acc_in#1.sva' for variables 'T_LINE:acc_in#1.sva, T_LINE:acc_in#2.sva, T_LINE:acc_in#3.sva, T_LINE:acc_in.sva, threshold(23:8).lpi#3, threshold(23:8).lpi#3.dfm#3, threshold(23:8).lpi#3.dfm#2, threshold(23:8).lpi#3.dfm, threshold(23:8).lpi#3.dfm#1, threshold(23:8).sva' (9 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:else:else:ac_fixed:cctor(16:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#2:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#6:uD:_qr.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#1.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#2.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr#3.lpi#3.dfm, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>:uD:_qr.lpi#3.dfm' (15 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#1.sva' for variables 'T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#1.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#2.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse#3.sva, T_LINE:if:if:dividend1:slc(cos_out#1,*27)(26-0).ncse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#1.sva' for variables 'T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#1.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#2.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse#3.sva, T_LINE:if:if:slc(sin_out#1,*27)(26-0).ncse.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:neg_D:acc.psp.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:neg_D:acc.psp.sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (15 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:R.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:ac_int:cctor.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:ac_int:cctor.sva' (31 registers deleted). (FSM-3)
# Creating shared register 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#1.sva' for variables 'ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#4:else:else:ac_fixed:cctor(17:1).sva' (3 registers deleted). (FSM-3)
# Creating shared register 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#4.ncse(8:0)' for variables 'operator-<28,13,true,AC_TRN,AC_WRAP>:acc#4.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#5.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc#6.ncse(8:0), operator-<28,13,true,AC_TRN,AC_WRAP>:acc.ncse(8:0), x1_t(26:18).lpi#3, x1_t(26:18).lpi#3.dfm#1, x1_t(26:18).lpi#3.dfm#3, x1_t(26:18).lpi#3.dfm#5, x1_t(26:18).lpi#3.dfm#7, x1_t(26:18).sva#2, x1_t(26:18).sva#4, x1_t(26:18).sva#6, x1_t(26:18).sva#8' (12 registers deleted). (FSM-3)
# Creating shared register 'x2_t(26:18).lpi#3' for variables 'x2_t(26:18).lpi#3, x2_t(26:18).lpi#3.dfm#3, x2_t(26:18).lpi#3.dfm#1, x2_t(26:18).lpi#3.dfm#5, x2_t(26:18).lpi#3.dfm#7, x2_t(26:18).sva#6' (5 registers deleted). (FSM-3)
# Creating shared register 'y2_t(25:19).lpi#3' for variables 'y2_t(25:19).lpi#3, y2_t(25:19).lpi#3.dfm#3, y2_t(25:19).lpi#3.dfm#1, y2_t(25:19).lpi#3.dfm#5, y2_t(25:19).lpi#3.dfm#7' (4 registers deleted). (FSM-3)
# Creating shared register 'y1_t(25:19).lpi#3' for variables 'y1_t(25:19).lpi#3, y1_t(25:19).lpi#3.dfm#1, y1_t(25:19).lpi#3.dfm#3, y1_t(25:19).lpi#3.dfm#5, y1_t(25:19).lpi#3.dfm#7, y1_t(25:19).sva#1, y1_t(25:19).sva#3, y1_t(25:19).sva#5, y1_t(25:19).sva#7' (8 registers deleted). (FSM-3)
# Creating shared register 'T_LINE-4:operator-<27,12,true,AC_TRN,AC_WRAP>:acc.itm' for variables 'T_LINE-4:operator-<27,12,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-1:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, T_LINE-4:operator-<26,11,true,AC_TRN,AC_WRAP>:acc.itm, for:t(7:0).sva, for:t(7:0).sva#1, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for:i(5:0).sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#1.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#2.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0)#3.sva, ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for:i(5:0).sva' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 26.59 seconds, memory usage 4339300kB, peak memory usage 4339300kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 52.02 seconds, memory usage 4339300kB, peak memory usage 4339300kB (SOL-15)
# Info: Completed transformation 'dpfsm' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 73.09 seconds, memory usage 4339300kB, peak memory usage 4339300kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 9494, Real ops = 5602, Vars = 1700 (SOL-21)
# Info: Starting transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v39' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 14.41 seconds, memory usage 4339300kB, peak memory usage 4339300kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 7631, Real ops = 3581, Vars = 7298 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v39' (SOL-8)
# Report written to file 'rtl.rpt'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_in_wire_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v39/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_in_wire_v2.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.vhd
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_27_70_32_1_60.vhdl
# Add dependent file: ./rtl_hough_algorithm_hw_1296_864mgc_rom_26_70_32_1_60.vhdl
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v39/concat_sim_rtl.vhdl
# Generating SCVerify testbench files
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: CCS_BLOCK template type parsing found an unresolved <expression> in the interface routine parameter list.
# Warning: CCS_BLOCK - consider replacing expressions with constants.
# Warning: A CCS_BLOCK intercept macro using resovled template types allows for one specialization.
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# ROM component 'mgc_rom(27,70,32,1,60)' initialization mode: inline. (MEM-76)
# ROM component 'mgc_rom(26,70,32,1,60)' initialization mode: inline. (MEM-76)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_in_wire_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v39/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/mgc_in_wire_v2.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ram_sync_dualRW_be_generic.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /opt/mentor/catapult_10.5a/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_27_70_32_1_60.v
# Add dependent file: ./rtl_Hough_Algorithm_HW_1296_864mgc_rom_26_70_32_1_60.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v39/concat_sim_rtl.v
# Info: Running transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 25.88 seconds, memory usage 4535908kB, peak memory usage 4535908kB (SOL-15)
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Warning: RAM module 'ram_sync_dualRW_be' is a Catapult sample RAM and is assumed to be a black-box
# Info: Found the following black-box RAM modules: ram_sync_dualRW_be
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'Hough_Algorithm_HW<1296,864>.v39': elapsed time 36.66 seconds, memory usage 4535908kB, peak memory usage 4535908kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 7522, Real ops = 3588, Vars = 1498 (SOL-21)
