<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-a3 › mach › hwregs › iop › asm › iop_sw_spu_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../../index.html"></a><h1>iop_sw_spu_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_sw_spu_defs_asm_h</span>
<span class="cp">#define __iop_sw_spu_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           iop_sw_spu.r</span>
<span class="cm"> * </span>
<span class="cm"> *   by ../../../tools/rdesc/bin/rdes2c -asm -outfile iop_sw_spu_defs_asm.h iop_sw_spu.r</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register r_mpu_trace, scope iop_sw_spu, type r */</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_trace_offset 0</span>

<span class="cm">/* Register rw_mc_ctrl, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_ctrl___keep_owner___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_ctrl___keep_owner___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_ctrl___keep_owner___bit 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_ctrl___cmd___lsb 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_ctrl___cmd___width 2</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_ctrl___size___lsb 3</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_ctrl___size___width 3</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_ctrl___wr_spu_mem___lsb 6</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_ctrl___wr_spu_mem___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_ctrl___wr_spu_mem___bit 6</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_ctrl_offset 4</span>

<span class="cm">/* Register rw_mc_data, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_data___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_data___val___width 32</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_data_offset 8</span>

<span class="cm">/* Register rw_mc_addr, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_mc_addr_offset 12</span>

<span class="cm">/* Register rs_mc_data, scope iop_sw_spu, type rs */</span>
<span class="cp">#define reg_iop_sw_spu_rs_mc_data_offset 16</span>

<span class="cm">/* Register r_mc_data, scope iop_sw_spu, type r */</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_data_offset 20</span>

<span class="cm">/* Register r_mc_stat, scope iop_sw_spu, type r */</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___busy_cpu___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___busy_cpu___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___busy_cpu___bit 0</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___busy_mpu___lsb 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___busy_mpu___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___busy_mpu___bit 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___busy_spu___lsb 2</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___busy_spu___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___busy_spu___bit 2</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___owned_by_cpu___lsb 3</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___owned_by_cpu___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___owned_by_cpu___bit 3</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___owned_by_mpu___lsb 4</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___owned_by_mpu___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___owned_by_mpu___bit 4</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___owned_by_spu___lsb 5</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___owned_by_spu___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat___owned_by_spu___bit 5</span>
<span class="cp">#define reg_iop_sw_spu_r_mc_stat_offset 24</span>

<span class="cm">/* Register rw_bus_clr_mask, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask___byte0___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask___byte1___lsb 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask___byte1___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask___byte2___lsb 16</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask___byte2___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask___byte3___lsb 24</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask___byte3___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask_offset 28</span>

<span class="cm">/* Register rw_bus_set_mask, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask___byte0___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask___byte1___lsb 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask___byte1___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask___byte2___lsb 16</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask___byte2___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask___byte3___lsb 24</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask___byte3___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask_offset 32</span>

<span class="cm">/* Register rw_bus_oe_clr_mask, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte0___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte0___bit 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte1___lsb 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte1___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte1___bit 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte2___lsb 2</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte2___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte2___bit 2</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte3___lsb 3</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte3___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask___byte3___bit 3</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_clr_mask_offset 36</span>

<span class="cm">/* Register rw_bus_oe_set_mask, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte0___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte0___bit 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte1___lsb 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte1___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte1___bit 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte2___lsb 2</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte2___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte2___bit 2</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte3___lsb 3</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte3___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask___byte3___bit 3</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_oe_set_mask_offset 40</span>

<span class="cm">/* Register r_bus_in, scope iop_sw_spu, type r */</span>
<span class="cp">#define reg_iop_sw_spu_r_bus_in_offset 44</span>

<span class="cm">/* Register rw_gio_clr_mask, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_clr_mask___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_clr_mask___val___width 32</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_clr_mask_offset 48</span>

<span class="cm">/* Register rw_gio_set_mask, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_set_mask___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_set_mask___val___width 32</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_set_mask_offset 52</span>

<span class="cm">/* Register rw_gio_oe_clr_mask, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_clr_mask___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_clr_mask___val___width 32</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_clr_mask_offset 56</span>

<span class="cm">/* Register rw_gio_oe_set_mask, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_set_mask___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_set_mask___val___width 32</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_set_mask_offset 60</span>

<span class="cm">/* Register r_gio_in, scope iop_sw_spu, type r */</span>
<span class="cp">#define reg_iop_sw_spu_r_gio_in_offset 64</span>

<span class="cm">/* Register rw_bus_clr_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask_lo___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask_lo___byte0___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask_lo___byte1___lsb 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask_lo___byte1___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask_lo_offset 68</span>

<span class="cm">/* Register rw_bus_clr_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask_hi___byte2___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask_hi___byte2___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask_hi___byte3___lsb 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask_hi___byte3___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_clr_mask_hi_offset 72</span>

<span class="cm">/* Register rw_bus_set_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask_lo___byte0___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask_lo___byte0___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask_lo___byte1___lsb 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask_lo___byte1___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask_lo_offset 76</span>

<span class="cm">/* Register rw_bus_set_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask_hi___byte2___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask_hi___byte2___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask_hi___byte3___lsb 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask_hi___byte3___width 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_bus_set_mask_hi_offset 80</span>

<span class="cm">/* Register rw_gio_clr_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_clr_mask_lo___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_clr_mask_lo___val___width 16</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_clr_mask_lo_offset 84</span>

<span class="cm">/* Register rw_gio_clr_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_clr_mask_hi___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_clr_mask_hi___val___width 16</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_clr_mask_hi_offset 88</span>

<span class="cm">/* Register rw_gio_set_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_set_mask_lo___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_set_mask_lo___val___width 16</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_set_mask_lo_offset 92</span>

<span class="cm">/* Register rw_gio_set_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_set_mask_hi___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_set_mask_hi___val___width 16</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_set_mask_hi_offset 96</span>

<span class="cm">/* Register rw_gio_oe_clr_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_clr_mask_lo___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_clr_mask_lo___val___width 16</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_clr_mask_lo_offset 100</span>

<span class="cm">/* Register rw_gio_oe_clr_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_clr_mask_hi___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_clr_mask_hi___val___width 16</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_clr_mask_hi_offset 104</span>

<span class="cm">/* Register rw_gio_oe_set_mask_lo, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_set_mask_lo___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_set_mask_lo___val___width 16</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_set_mask_lo_offset 108</span>

<span class="cm">/* Register rw_gio_oe_set_mask_hi, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_set_mask_hi___val___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_set_mask_hi___val___width 16</span>
<span class="cp">#define reg_iop_sw_spu_rw_gio_oe_set_mask_hi_offset 112</span>

<span class="cm">/* Register rw_cpu_intr, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr0___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr0___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr0___bit 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr1___lsb 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr1___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr1___bit 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr2___lsb 2</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr2___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr2___bit 2</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr3___lsb 3</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr3___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr3___bit 3</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr4___lsb 4</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr4___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr4___bit 4</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr5___lsb 5</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr5___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr5___bit 5</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr6___lsb 6</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr6___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr6___bit 6</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr7___lsb 7</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr7___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr7___bit 7</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr8___lsb 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr8___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr8___bit 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr9___lsb 9</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr9___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr9___bit 9</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr10___lsb 10</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr10___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr10___bit 10</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr11___lsb 11</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr11___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr11___bit 11</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr12___lsb 12</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr12___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr12___bit 12</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr13___lsb 13</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr13___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr13___bit 13</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr14___lsb 14</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr14___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr14___bit 14</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr15___lsb 15</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr15___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr___intr15___bit 15</span>
<span class="cp">#define reg_iop_sw_spu_rw_cpu_intr_offset 116</span>

<span class="cm">/* Register r_cpu_intr, scope iop_sw_spu, type r */</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr0___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr0___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr0___bit 0</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr1___lsb 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr1___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr1___bit 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr2___lsb 2</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr2___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr2___bit 2</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr3___lsb 3</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr3___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr3___bit 3</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr4___lsb 4</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr4___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr4___bit 4</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr5___lsb 5</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr5___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr5___bit 5</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr6___lsb 6</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr6___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr6___bit 6</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr7___lsb 7</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr7___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr7___bit 7</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr8___lsb 8</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr8___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr8___bit 8</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr9___lsb 9</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr9___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr9___bit 9</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr10___lsb 10</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr10___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr10___bit 10</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr11___lsb 11</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr11___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr11___bit 11</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr12___lsb 12</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr12___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr12___bit 12</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr13___lsb 13</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr13___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr13___bit 13</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr14___lsb 14</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr14___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr14___bit 14</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr15___lsb 15</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr15___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr___intr15___bit 15</span>
<span class="cp">#define reg_iop_sw_spu_r_cpu_intr_offset 120</span>

<span class="cm">/* Register r_hw_intr, scope iop_sw_spu, type r */</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp0___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp0___bit 0</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp1___lsb 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp1___bit 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp2___lsb 2</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp2___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp2___bit 2</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp3___lsb 3</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp3___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp3___bit 3</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp4___lsb 4</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp4___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp4___bit 4</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp5___lsb 5</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp5___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp5___bit 5</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp6___lsb 6</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp6___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp6___bit 6</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp7___lsb 7</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp7___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___trigger_grp7___bit 7</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___timer_grp0___lsb 8</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___timer_grp0___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___timer_grp0___bit 8</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___timer_grp1___lsb 9</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___timer_grp1___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___timer_grp1___bit 9</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_out___lsb 10</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_out___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_out___bit 10</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_out_extra___lsb 11</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_out_extra___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_out_extra___bit 11</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_in___lsb 12</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_in___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_in___bit 12</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_in_extra___lsb 13</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_in_extra___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___fifo_in_extra___bit 13</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___dmc_out___lsb 14</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___dmc_out___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___dmc_out___bit 14</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___dmc_in___lsb 15</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___dmc_in___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr___dmc_in___bit 15</span>
<span class="cp">#define reg_iop_sw_spu_r_hw_intr_offset 124</span>

<span class="cm">/* Register rw_mpu_intr, scope iop_sw_spu, type rw */</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr0___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr0___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr0___bit 0</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr1___lsb 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr1___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr1___bit 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr2___lsb 2</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr2___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr2___bit 2</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr3___lsb 3</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr3___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr3___bit 3</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr4___lsb 4</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr4___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr4___bit 4</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr5___lsb 5</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr5___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr5___bit 5</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr6___lsb 6</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr6___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr6___bit 6</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr7___lsb 7</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr7___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr7___bit 7</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr8___lsb 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr8___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr8___bit 8</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr9___lsb 9</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr9___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr9___bit 9</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr10___lsb 10</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr10___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr10___bit 10</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr11___lsb 11</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr11___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr11___bit 11</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr12___lsb 12</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr12___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr12___bit 12</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr13___lsb 13</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr13___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr13___bit 13</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr14___lsb 14</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr14___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr14___bit 14</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr15___lsb 15</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr15___width 1</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr___intr15___bit 15</span>
<span class="cp">#define reg_iop_sw_spu_rw_mpu_intr_offset 128</span>

<span class="cm">/* Register r_mpu_intr, scope iop_sw_spu, type r */</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr0___lsb 0</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr0___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr0___bit 0</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr1___lsb 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr1___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr1___bit 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr2___lsb 2</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr2___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr2___bit 2</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr3___lsb 3</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr3___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr3___bit 3</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr4___lsb 4</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr4___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr4___bit 4</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr5___lsb 5</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr5___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr5___bit 5</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr6___lsb 6</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr6___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr6___bit 6</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr7___lsb 7</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr7___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr7___bit 7</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr8___lsb 8</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr8___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr8___bit 8</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr9___lsb 9</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr9___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr9___bit 9</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr10___lsb 10</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr10___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr10___bit 10</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr11___lsb 11</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr11___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr11___bit 11</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr12___lsb 12</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr12___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr12___bit 12</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr13___lsb 13</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr13___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr13___bit 13</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr14___lsb 14</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr14___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr14___bit 14</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr15___lsb 15</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr15___width 1</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr___intr15___bit 15</span>
<span class="cp">#define reg_iop_sw_spu_r_mpu_intr_offset 132</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_iop_sw_spu_copy                      0x00000000</span>
<span class="cp">#define regk_iop_sw_spu_no                        0x00000000</span>
<span class="cp">#define regk_iop_sw_spu_nop                       0x00000000</span>
<span class="cp">#define regk_iop_sw_spu_rd                        0x00000002</span>
<span class="cp">#define regk_iop_sw_spu_reg_copy                  0x00000001</span>
<span class="cp">#define regk_iop_sw_spu_rw_bus_clr_mask_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_spu_rw_bus_oe_clr_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_spu_rw_bus_oe_set_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_spu_rw_bus_set_mask_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_spu_rw_gio_clr_mask_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_spu_rw_gio_oe_clr_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_spu_rw_gio_oe_set_mask_default  0x00000000</span>
<span class="cp">#define regk_iop_sw_spu_rw_gio_set_mask_default   0x00000000</span>
<span class="cp">#define regk_iop_sw_spu_set                       0x00000001</span>
<span class="cp">#define regk_iop_sw_spu_wr                        0x00000003</span>
<span class="cp">#define regk_iop_sw_spu_yes                       0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __iop_sw_spu_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:9}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../../javascript/docco.min.js"></script>
</html>
