-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    strmIx1_dout : IN STD_LOGIC_VECTOR (8 downto 0);
    strmIx1_empty_n : IN STD_LOGIC;
    strmIx1_read : OUT STD_LOGIC;
    strmIy2_dout : IN STD_LOGIC_VECTOR (8 downto 0);
    strmIy2_empty_n : IN STD_LOGIC;
    strmIy2_read : OUT STD_LOGIC;
    strmIt_float8_dout : IN STD_LOGIC_VECTOR (16 downto 0);
    strmIt_float8_empty_n : IN STD_LOGIC;
    strmIt_float8_read : OUT STD_LOGIC;
    sigmaIx23_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    sigmaIx23_full_n : IN STD_LOGIC;
    sigmaIx23_write : OUT STD_LOGIC;
    sigmaIy24_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    sigmaIy24_full_n : IN STD_LOGIC;
    sigmaIy24_write : OUT STD_LOGIC;
    sigmaIxIy7_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    sigmaIxIy7_full_n : IN STD_LOGIC;
    sigmaIxIy7_write : OUT STD_LOGIC;
    sigmaIxIt5_din : OUT STD_LOGIC_VECTOR (33 downto 0);
    sigmaIxIt5_full_n : IN STD_LOGIC;
    sigmaIxIt5_write : OUT STD_LOGIC;
    sigmaIyIt6_din : OUT STD_LOGIC_VECTOR (33 downto 0);
    sigmaIyIt6_full_n : IN STD_LOGIC;
    sigmaIyIt6_write : OUT STD_LOGIC;
    rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    rows_empty_n : IN STD_LOGIC;
    rows_read : OUT STD_LOGIC;
    cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    cols_empty_n : IN STD_LOGIC;
    cols_read : OUT STD_LOGIC;
    rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    rows_out_full_n : IN STD_LOGIC;
    rows_out_write : OUT STD_LOGIC;
    cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    cols_out_full_n : IN STD_LOGIC;
    cols_out_write : OUT STD_LOGIC );
end;


architecture behav of pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_26_false_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv16_A : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal strmIx1_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln882_8_reg_3180 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln178_reg_3205 : STD_LOGIC_VECTOR (0 downto 0);
    signal strmIy2_blk_n : STD_LOGIC;
    signal strmIt_float8_blk_n : STD_LOGIC;
    signal sigmaIx23_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp1_iter6 : STD_LOGIC := '0';
    signal or_ln271_reg_3420 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_reg_3420_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sigmaIy24_blk_n : STD_LOGIC;
    signal sigmaIxIy7_blk_n : STD_LOGIC;
    signal sigmaIxIt5_blk_n : STD_LOGIC;
    signal sigmaIyIt6_blk_n : STD_LOGIC;
    signal rows_blk_n : STD_LOGIC;
    signal cols_blk_n : STD_LOGIC;
    signal rows_out_blk_n : STD_LOGIC;
    signal cols_out_blk_n : STD_LOGIC;
    signal empty_188_reg_1589 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_190_reg_1613 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_191_reg_1627 : STD_LOGIC_VECTOR (8 downto 0);
    signal rows_read_reg_2758 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal cols_read_reg_2764 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_5_fu_1641_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_5_reg_2769 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln110_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln110_fu_1653_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln110_reg_2779 : STD_LOGIC_VECTOR (3 downto 0);
    signal cmp94_i_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp94_i_reg_2784 : STD_LOGIC_VECTOR (0 downto 0);
    signal op2_assign_fu_1665_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_reg_3148 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln114_fu_1717_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln882_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln695_fu_1732_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln695_reg_3165 : STD_LOGIC_VECTOR (15 downto 0);
    signal rev463_fu_1743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev463_reg_3170 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_not_i_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i_not_i_reg_3175 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_8_fu_1759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state6_pp1_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op344_read_state7 : BOOLEAN;
    signal ap_predicate_op345_read_state7 : BOOLEAN;
    signal ap_predicate_op346_read_state7 : BOOLEAN;
    signal ap_block_state7_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_state11_pp1_stage0_iter5 : BOOLEAN;
    signal ap_block_state12_pp1_stage0_iter6 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln882_8_reg_3180_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_8_reg_3180_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_8_reg_3180_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_8_reg_3180_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln695_6_fu_1764_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal icmp_ln874_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_reg_3189 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_reg_3189_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_reg_3189_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_reg_3189_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_reg_3189_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_9_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_9_reg_3198 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln882_9_reg_3198_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln178_fu_1787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_i1102_i_fu_1792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i1102_i_reg_3209 : STD_LOGIC_VECTOR (63 downto 0);
    signal bufLines_ix_V_0_addr_1_reg_3219 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_0_addr_1_reg_3225 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_1_addr_1_reg_3231 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_1_addr_1_reg_3237 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_1_addr_1_reg_3243 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_2_addr_1_reg_3249 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_2_addr_1_reg_3255 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_2_addr_1_reg_3261 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_3_addr_1_reg_3267 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_3_addr_1_reg_3273 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_3_addr_1_reg_3279 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_4_addr_1_reg_3285 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_4_addr_1_reg_3291 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_4_addr_1_reg_3297 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_5_addr_1_reg_3303 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_5_addr_1_reg_3309 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_5_addr_1_reg_3315 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_6_addr_1_reg_3321 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_6_addr_1_reg_3327 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_6_addr_1_reg_3333 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_7_addr_1_reg_3339 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_7_addr_1_reg_3345 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_7_addr_1_reg_3351 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_8_addr_1_reg_3357 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_8_addr_1_reg_3363 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_8_addr_1_reg_3369 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_9_addr_1_reg_3375 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_9_addr_1_reg_3381 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_9_addr_1_reg_3387 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_10_addr_1_reg_3393 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_10_addr_1_reg_3399 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_10_addr_1_reg_3405 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln886_fu_1828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_3411 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_3411_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_3411_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_3411_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln886_reg_3411_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_fu_1840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_reg_3420_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_reg_3420_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_reg_3420_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_reg_3420_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln882_1_fu_1845_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln882_1_reg_3429 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln882_2_fu_1852_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln882_2_reg_3435 : STD_LOGIC_VECTOR (8 downto 0);
    signal colsum_IxIx_V_addr_1_reg_3441 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IxIy_V_addr_1_reg_3447 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IyIy_V_addr_1_reg_3453 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln1118_7_fu_1863_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal colsum_IxIt_V_addr_1_reg_3470 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IxIt_V_addr_1_reg_3470_pp1_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IxIt_V_addr_1_reg_3470_pp1_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IxIt_V_addr_1_reg_3470_pp1_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IyIt_V_addr_1_reg_3481 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IyIt_V_addr_1_reg_3481_pp1_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IyIt_V_addr_1_reg_3481_pp1_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IyIt_V_addr_1_reg_3481_pp1_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_prevWIN_IxIx_V_10_fu_1923_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_10_reg_3487 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_10_fu_1975_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_10_reg_3494 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_10_fu_2020_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_10_reg_3501 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln1118_9_fu_2030_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln_reg_3524 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln_reg_3524_pp1_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln_reg_3524_pp1_iter5_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln1333_1_reg_3529 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln1333_1_reg_3529_pp1_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln1333_1_reg_3529_pp1_iter5_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln1333_2_reg_3534 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln1333_2_reg_3534_pp1_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln1333_2_reg_3534_pp1_iter5_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_2728_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2734_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln1_reg_3549 : STD_LOGIC_VECTOR (32 downto 0);
    signal trunc_ln708_2_reg_3554 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_flush_enable : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter5 : STD_LOGIC := '0';
    signal ap_condition_pp1_exit_iter5_state11 : STD_LOGIC;
    signal bufLines_ix_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_0_ce0 : STD_LOGIC;
    signal bufLines_ix_V_0_we0 : STD_LOGIC;
    signal bufLines_ix_V_0_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_0_ce1 : STD_LOGIC;
    signal bufLines_ix_V_0_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_1_ce0 : STD_LOGIC;
    signal bufLines_ix_V_1_we0 : STD_LOGIC;
    signal bufLines_ix_V_1_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_1_ce1 : STD_LOGIC;
    signal bufLines_ix_V_1_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_2_ce0 : STD_LOGIC;
    signal bufLines_ix_V_2_we0 : STD_LOGIC;
    signal bufLines_ix_V_2_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_2_ce1 : STD_LOGIC;
    signal bufLines_ix_V_2_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_3_ce0 : STD_LOGIC;
    signal bufLines_ix_V_3_we0 : STD_LOGIC;
    signal bufLines_ix_V_3_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_3_ce1 : STD_LOGIC;
    signal bufLines_ix_V_3_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_4_ce0 : STD_LOGIC;
    signal bufLines_ix_V_4_we0 : STD_LOGIC;
    signal bufLines_ix_V_4_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_4_ce1 : STD_LOGIC;
    signal bufLines_ix_V_4_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_5_ce0 : STD_LOGIC;
    signal bufLines_ix_V_5_we0 : STD_LOGIC;
    signal bufLines_ix_V_5_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_5_ce1 : STD_LOGIC;
    signal bufLines_ix_V_5_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_6_ce0 : STD_LOGIC;
    signal bufLines_ix_V_6_we0 : STD_LOGIC;
    signal bufLines_ix_V_6_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_6_ce1 : STD_LOGIC;
    signal bufLines_ix_V_6_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_7_ce0 : STD_LOGIC;
    signal bufLines_ix_V_7_we0 : STD_LOGIC;
    signal bufLines_ix_V_7_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_7_ce1 : STD_LOGIC;
    signal bufLines_ix_V_7_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_8_ce0 : STD_LOGIC;
    signal bufLines_ix_V_8_we0 : STD_LOGIC;
    signal bufLines_ix_V_8_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_8_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_8_ce1 : STD_LOGIC;
    signal bufLines_ix_V_8_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_9_ce0 : STD_LOGIC;
    signal bufLines_ix_V_9_we0 : STD_LOGIC;
    signal bufLines_ix_V_9_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_9_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_9_ce1 : STD_LOGIC;
    signal bufLines_ix_V_9_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_10_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_10_ce0 : STD_LOGIC;
    signal bufLines_ix_V_10_we0 : STD_LOGIC;
    signal bufLines_ix_V_10_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_ix_V_10_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_ix_V_10_ce1 : STD_LOGIC;
    signal bufLines_ix_V_10_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_0_ce0 : STD_LOGIC;
    signal bufLines_iy_V_0_we0 : STD_LOGIC;
    signal bufLines_iy_V_0_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_0_ce1 : STD_LOGIC;
    signal bufLines_iy_V_0_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_1_ce0 : STD_LOGIC;
    signal bufLines_iy_V_1_we0 : STD_LOGIC;
    signal bufLines_iy_V_1_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_1_ce1 : STD_LOGIC;
    signal bufLines_iy_V_1_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_2_ce0 : STD_LOGIC;
    signal bufLines_iy_V_2_we0 : STD_LOGIC;
    signal bufLines_iy_V_2_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_2_ce1 : STD_LOGIC;
    signal bufLines_iy_V_2_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_3_ce0 : STD_LOGIC;
    signal bufLines_iy_V_3_we0 : STD_LOGIC;
    signal bufLines_iy_V_3_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_3_ce1 : STD_LOGIC;
    signal bufLines_iy_V_3_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_4_ce0 : STD_LOGIC;
    signal bufLines_iy_V_4_we0 : STD_LOGIC;
    signal bufLines_iy_V_4_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_4_ce1 : STD_LOGIC;
    signal bufLines_iy_V_4_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_5_ce0 : STD_LOGIC;
    signal bufLines_iy_V_5_we0 : STD_LOGIC;
    signal bufLines_iy_V_5_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_5_ce1 : STD_LOGIC;
    signal bufLines_iy_V_5_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_6_ce0 : STD_LOGIC;
    signal bufLines_iy_V_6_we0 : STD_LOGIC;
    signal bufLines_iy_V_6_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_6_ce1 : STD_LOGIC;
    signal bufLines_iy_V_6_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_7_ce0 : STD_LOGIC;
    signal bufLines_iy_V_7_we0 : STD_LOGIC;
    signal bufLines_iy_V_7_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_7_ce1 : STD_LOGIC;
    signal bufLines_iy_V_7_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_8_ce0 : STD_LOGIC;
    signal bufLines_iy_V_8_we0 : STD_LOGIC;
    signal bufLines_iy_V_8_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_8_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_8_ce1 : STD_LOGIC;
    signal bufLines_iy_V_8_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_9_ce0 : STD_LOGIC;
    signal bufLines_iy_V_9_we0 : STD_LOGIC;
    signal bufLines_iy_V_9_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_9_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_9_ce1 : STD_LOGIC;
    signal bufLines_iy_V_9_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_10_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_10_ce0 : STD_LOGIC;
    signal bufLines_iy_V_10_we0 : STD_LOGIC;
    signal bufLines_iy_V_10_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_iy_V_10_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_iy_V_10_ce1 : STD_LOGIC;
    signal bufLines_iy_V_10_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bufLines_it_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_0_ce0 : STD_LOGIC;
    signal bufLines_it_V_0_we0 : STD_LOGIC;
    signal bufLines_it_V_0_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_0_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_1_ce0 : STD_LOGIC;
    signal bufLines_it_V_1_we0 : STD_LOGIC;
    signal bufLines_it_V_1_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_1_ce1 : STD_LOGIC;
    signal bufLines_it_V_1_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_2_ce0 : STD_LOGIC;
    signal bufLines_it_V_2_we0 : STD_LOGIC;
    signal bufLines_it_V_2_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_2_ce1 : STD_LOGIC;
    signal bufLines_it_V_2_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_3_ce0 : STD_LOGIC;
    signal bufLines_it_V_3_we0 : STD_LOGIC;
    signal bufLines_it_V_3_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_3_ce1 : STD_LOGIC;
    signal bufLines_it_V_3_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_4_ce0 : STD_LOGIC;
    signal bufLines_it_V_4_we0 : STD_LOGIC;
    signal bufLines_it_V_4_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_4_ce1 : STD_LOGIC;
    signal bufLines_it_V_4_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_5_ce0 : STD_LOGIC;
    signal bufLines_it_V_5_we0 : STD_LOGIC;
    signal bufLines_it_V_5_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_5_ce1 : STD_LOGIC;
    signal bufLines_it_V_5_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_6_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_6_ce0 : STD_LOGIC;
    signal bufLines_it_V_6_we0 : STD_LOGIC;
    signal bufLines_it_V_6_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_6_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_6_ce1 : STD_LOGIC;
    signal bufLines_it_V_6_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_7_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_7_ce0 : STD_LOGIC;
    signal bufLines_it_V_7_we0 : STD_LOGIC;
    signal bufLines_it_V_7_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_7_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_7_ce1 : STD_LOGIC;
    signal bufLines_it_V_7_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_8_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_8_ce0 : STD_LOGIC;
    signal bufLines_it_V_8_we0 : STD_LOGIC;
    signal bufLines_it_V_8_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_8_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_8_ce1 : STD_LOGIC;
    signal bufLines_it_V_8_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_9_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_9_ce0 : STD_LOGIC;
    signal bufLines_it_V_9_we0 : STD_LOGIC;
    signal bufLines_it_V_9_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_9_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_9_ce1 : STD_LOGIC;
    signal bufLines_it_V_9_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_10_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_10_ce0 : STD_LOGIC;
    signal bufLines_it_V_10_we0 : STD_LOGIC;
    signal bufLines_it_V_10_d0 : STD_LOGIC_VECTOR (16 downto 0);
    signal bufLines_it_V_10_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal bufLines_it_V_10_ce1 : STD_LOGIC;
    signal bufLines_it_V_10_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal colsum_IxIx_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IxIx_V_ce0 : STD_LOGIC;
    signal colsum_IxIx_V_we0 : STD_LOGIC;
    signal colsum_IxIx_V_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_IxIx_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IxIx_V_ce1 : STD_LOGIC;
    signal colsum_IxIx_V_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_IxIy_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IxIy_V_ce0 : STD_LOGIC;
    signal colsum_IxIy_V_we0 : STD_LOGIC;
    signal colsum_IxIy_V_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_IxIy_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IxIy_V_ce1 : STD_LOGIC;
    signal colsum_IxIy_V_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_IyIy_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IyIy_V_ce0 : STD_LOGIC;
    signal colsum_IyIy_V_we0 : STD_LOGIC;
    signal colsum_IyIy_V_d0 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_IyIy_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IyIy_V_ce1 : STD_LOGIC;
    signal colsum_IyIy_V_q1 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_IxIt_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IxIt_V_ce0 : STD_LOGIC;
    signal colsum_IxIt_V_we0 : STD_LOGIC;
    signal colsum_IxIt_V_d0 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_IxIt_V_ce1 : STD_LOGIC;
    signal colsum_IxIt_V_q1 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_IyIt_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal colsum_IyIt_V_ce0 : STD_LOGIC;
    signal colsum_IyIt_V_we0 : STD_LOGIC;
    signal colsum_IyIt_V_d0 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_IyIt_V_ce1 : STD_LOGIC;
    signal colsum_IyIt_V_q1 : STD_LOGIC_VECTOR (33 downto 0);
    signal i_reg_1555 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal j_reg_1567 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln114_fu_1712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_1578 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_phi_mux_empty_189_phi_fu_1604_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp1_iter1_empty_189_reg_1600 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp1_iter0_empty_189_reg_1600 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_empty_190_phi_fu_1617_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp1_iter1_empty_190_reg_1613 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp1_iter0_empty_190_reg_1613 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_empty_191_phi_fu_1631_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp1_iter1_empty_191_reg_1627 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_reg_pp1_iter0_empty_191_reg_1627 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln114_fu_1670_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_lcssa231826043276_i_fu_298 : STD_LOGIC_VECTOR (33 downto 0);
    signal add_ln703_9_fu_2562_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_lcssa231525983279_i_fu_302 : STD_LOGIC_VECTOR (33 downto 0);
    signal add_ln703_8_fu_2556_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_lcssa231225923282_i_fu_306 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln703_7_fu_2211_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_lcssa230925863285_i_fu_310 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln703_6_fu_2205_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_lcssa230625803288_i_fu_314 : STD_LOGIC_VECTOR (26 downto 0);
    signal add_ln703_fu_2199_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_0_fu_318 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_0_1_fu_322 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_1_fu_326 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_2_fu_330 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_3_fu_334 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_4_fu_338 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_5_fu_342 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_6_fu_346 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_7_fu_350 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_8_fu_354 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIx_V_9_fu_358 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_0_fu_362 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_0_1_fu_366 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_1_fu_370 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_2_fu_374 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_3_fu_378 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_4_fu_382 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_5_fu_386 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_6_fu_390 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_7_fu_394 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_8_fu_398 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIy_V_9_fu_402 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_0_fu_406 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_0_1_fu_410 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_1_fu_414 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_2_fu_418 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_3_fu_422 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_4_fu_426 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_5_fu_430 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_6_fu_434 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_7_fu_438 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_8_fu_442 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IyIy_V_9_fu_446 : STD_LOGIC_VECTOR (26 downto 0);
    signal colsum_prevWIN_IxIt_V_0_fu_450 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IxIt_V_0_1_fu_454 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IxIt_V_1_fu_458 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IxIt_V_2_fu_462 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IxIt_V_3_fu_466 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IxIt_V_4_fu_470 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IxIt_V_5_fu_474 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IxIt_V_6_fu_478 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IxIt_V_7_fu_482 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IxIt_V_8_fu_486 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IxIt_V_9_fu_490 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IxIt_V_10_fu_2513_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_0_fu_494 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_0_1_fu_498 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_1_fu_502 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_2_fu_506 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_3_fu_510 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_4_fu_514 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_5_fu_518 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_6_fu_522 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_7_fu_526 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_8_fu_530 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_9_fu_534 : STD_LOGIC_VECTOR (33 downto 0);
    signal colsum_prevWIN_IyIt_V_10_fu_2523_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal zext_ln882_fu_1723_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ult_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln882_4_fu_1755_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln178_fu_1781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_fu_1834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln1349_fu_1882_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1349_fu_1878_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1349_fu_1882_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1349_fu_1882_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1349_1_fu_1899_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1349_1_fu_1896_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1349_1_fu_1899_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1349_1_fu_1899_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln_fu_1888_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln1193_1_fu_1905_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln1193_fu_1913_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_fu_1919_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln1349_2_fu_1934_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1349_2_fu_1930_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1349_2_fu_1934_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1349_2_fu_1934_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1349_3_fu_1951_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1349_3_fu_1948_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1349_3_fu_1951_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1349_3_fu_1951_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1193_2_fu_1940_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln1193_3_fu_1957_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln1193_2_fu_1965_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_4_fu_1971_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln1349_4_fu_1982_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1349_4_fu_1982_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1349_4_fu_1982_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln1349_5_fu_1996_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1349_5_fu_1996_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln1349_5_fu_1996_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1193_4_fu_1988_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln1193_5_fu_2002_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sub_ln1193_3_fu_2010_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_5_fu_2016_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln882_fu_1871_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln703_4_fu_2171_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln703_5_fu_2176_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln703_3_fu_2166_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln886_4_fu_2193_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln161_4_fu_2150_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln886_3_fu_2187_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln161_3_fu_2143_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln886_2_fu_2181_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln161_2_fu_2136_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_2740_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln703_6_fu_2510_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_2749_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln703_7_fu_2520_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sub_ln703_7_fu_2536_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal sub_ln703_6_fu_2530_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln886_1_fu_2549_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln161_1_fu_2497_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln886_fu_2542_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln161_fu_2490_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_2728_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2734_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2740_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2749_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2728_ce : STD_LOGIC;
    signal grp_fu_2734_ce : STD_LOGIC;
    signal grp_fu_2740_ce : STD_LOGIC;
    signal grp_fu_2749_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_239 : BOOLEAN;
    signal ap_condition_891 : BOOLEAN;

    component pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bwn IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (16 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (16 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (26 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (33 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;



begin
    bufLines_ix_V_0_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_ix_V_0_address0,
        ce0 => bufLines_ix_V_0_ce0,
        we0 => bufLines_ix_V_0_we0,
        d0 => bufLines_ix_V_0_d0,
        address1 => bufLines_ix_V_0_address1,
        ce1 => bufLines_ix_V_0_ce1,
        q1 => bufLines_ix_V_0_q1);

    bufLines_ix_V_1_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_ix_V_1_address0,
        ce0 => bufLines_ix_V_1_ce0,
        we0 => bufLines_ix_V_1_we0,
        d0 => bufLines_ix_V_1_d0,
        address1 => bufLines_ix_V_1_address1,
        ce1 => bufLines_ix_V_1_ce1,
        q1 => bufLines_ix_V_1_q1);

    bufLines_ix_V_2_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_ix_V_2_address0,
        ce0 => bufLines_ix_V_2_ce0,
        we0 => bufLines_ix_V_2_we0,
        d0 => bufLines_ix_V_2_d0,
        address1 => bufLines_ix_V_2_address1,
        ce1 => bufLines_ix_V_2_ce1,
        q1 => bufLines_ix_V_2_q1);

    bufLines_ix_V_3_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_ix_V_3_address0,
        ce0 => bufLines_ix_V_3_ce0,
        we0 => bufLines_ix_V_3_we0,
        d0 => bufLines_ix_V_3_d0,
        address1 => bufLines_ix_V_3_address1,
        ce1 => bufLines_ix_V_3_ce1,
        q1 => bufLines_ix_V_3_q1);

    bufLines_ix_V_4_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_ix_V_4_address0,
        ce0 => bufLines_ix_V_4_ce0,
        we0 => bufLines_ix_V_4_we0,
        d0 => bufLines_ix_V_4_d0,
        address1 => bufLines_ix_V_4_address1,
        ce1 => bufLines_ix_V_4_ce1,
        q1 => bufLines_ix_V_4_q1);

    bufLines_ix_V_5_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_ix_V_5_address0,
        ce0 => bufLines_ix_V_5_ce0,
        we0 => bufLines_ix_V_5_we0,
        d0 => bufLines_ix_V_5_d0,
        address1 => bufLines_ix_V_5_address1,
        ce1 => bufLines_ix_V_5_ce1,
        q1 => bufLines_ix_V_5_q1);

    bufLines_ix_V_6_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_ix_V_6_address0,
        ce0 => bufLines_ix_V_6_ce0,
        we0 => bufLines_ix_V_6_we0,
        d0 => bufLines_ix_V_6_d0,
        address1 => bufLines_ix_V_6_address1,
        ce1 => bufLines_ix_V_6_ce1,
        q1 => bufLines_ix_V_6_q1);

    bufLines_ix_V_7_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_ix_V_7_address0,
        ce0 => bufLines_ix_V_7_ce0,
        we0 => bufLines_ix_V_7_we0,
        d0 => bufLines_ix_V_7_d0,
        address1 => bufLines_ix_V_7_address1,
        ce1 => bufLines_ix_V_7_ce1,
        q1 => bufLines_ix_V_7_q1);

    bufLines_ix_V_8_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_ix_V_8_address0,
        ce0 => bufLines_ix_V_8_ce0,
        we0 => bufLines_ix_V_8_we0,
        d0 => bufLines_ix_V_8_d0,
        address1 => bufLines_ix_V_8_address1,
        ce1 => bufLines_ix_V_8_ce1,
        q1 => bufLines_ix_V_8_q1);

    bufLines_ix_V_9_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_ix_V_9_address0,
        ce0 => bufLines_ix_V_9_ce0,
        we0 => bufLines_ix_V_9_we0,
        d0 => bufLines_ix_V_9_d0,
        address1 => bufLines_ix_V_9_address1,
        ce1 => bufLines_ix_V_9_ce1,
        q1 => bufLines_ix_V_9_q1);

    bufLines_ix_V_10_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_ix_V_10_address0,
        ce0 => bufLines_ix_V_10_ce0,
        we0 => bufLines_ix_V_10_we0,
        d0 => bufLines_ix_V_10_d0,
        address1 => bufLines_ix_V_10_address1,
        ce1 => bufLines_ix_V_10_ce1,
        q1 => bufLines_ix_V_10_q1);

    bufLines_iy_V_0_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_iy_V_0_address0,
        ce0 => bufLines_iy_V_0_ce0,
        we0 => bufLines_iy_V_0_we0,
        d0 => bufLines_iy_V_0_d0,
        address1 => bufLines_iy_V_0_address1,
        ce1 => bufLines_iy_V_0_ce1,
        q1 => bufLines_iy_V_0_q1);

    bufLines_iy_V_1_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_iy_V_1_address0,
        ce0 => bufLines_iy_V_1_ce0,
        we0 => bufLines_iy_V_1_we0,
        d0 => bufLines_iy_V_1_d0,
        address1 => bufLines_iy_V_1_address1,
        ce1 => bufLines_iy_V_1_ce1,
        q1 => bufLines_iy_V_1_q1);

    bufLines_iy_V_2_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_iy_V_2_address0,
        ce0 => bufLines_iy_V_2_ce0,
        we0 => bufLines_iy_V_2_we0,
        d0 => bufLines_iy_V_2_d0,
        address1 => bufLines_iy_V_2_address1,
        ce1 => bufLines_iy_V_2_ce1,
        q1 => bufLines_iy_V_2_q1);

    bufLines_iy_V_3_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_iy_V_3_address0,
        ce0 => bufLines_iy_V_3_ce0,
        we0 => bufLines_iy_V_3_we0,
        d0 => bufLines_iy_V_3_d0,
        address1 => bufLines_iy_V_3_address1,
        ce1 => bufLines_iy_V_3_ce1,
        q1 => bufLines_iy_V_3_q1);

    bufLines_iy_V_4_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_iy_V_4_address0,
        ce0 => bufLines_iy_V_4_ce0,
        we0 => bufLines_iy_V_4_we0,
        d0 => bufLines_iy_V_4_d0,
        address1 => bufLines_iy_V_4_address1,
        ce1 => bufLines_iy_V_4_ce1,
        q1 => bufLines_iy_V_4_q1);

    bufLines_iy_V_5_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_iy_V_5_address0,
        ce0 => bufLines_iy_V_5_ce0,
        we0 => bufLines_iy_V_5_we0,
        d0 => bufLines_iy_V_5_d0,
        address1 => bufLines_iy_V_5_address1,
        ce1 => bufLines_iy_V_5_ce1,
        q1 => bufLines_iy_V_5_q1);

    bufLines_iy_V_6_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_iy_V_6_address0,
        ce0 => bufLines_iy_V_6_ce0,
        we0 => bufLines_iy_V_6_we0,
        d0 => bufLines_iy_V_6_d0,
        address1 => bufLines_iy_V_6_address1,
        ce1 => bufLines_iy_V_6_ce1,
        q1 => bufLines_iy_V_6_q1);

    bufLines_iy_V_7_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_iy_V_7_address0,
        ce0 => bufLines_iy_V_7_ce0,
        we0 => bufLines_iy_V_7_we0,
        d0 => bufLines_iy_V_7_d0,
        address1 => bufLines_iy_V_7_address1,
        ce1 => bufLines_iy_V_7_ce1,
        q1 => bufLines_iy_V_7_q1);

    bufLines_iy_V_8_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_iy_V_8_address0,
        ce0 => bufLines_iy_V_8_ce0,
        we0 => bufLines_iy_V_8_we0,
        d0 => bufLines_iy_V_8_d0,
        address1 => bufLines_iy_V_8_address1,
        ce1 => bufLines_iy_V_8_ce1,
        q1 => bufLines_iy_V_8_q1);

    bufLines_iy_V_9_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_iy_V_9_address0,
        ce0 => bufLines_iy_V_9_ce0,
        we0 => bufLines_iy_V_9_we0,
        d0 => bufLines_iy_V_9_d0,
        address1 => bufLines_iy_V_9_address1,
        ce1 => bufLines_iy_V_9_ce1,
        q1 => bufLines_iy_V_9_q1);

    bufLines_iy_V_10_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bak
    generic map (
        DataWidth => 9,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_iy_V_10_address0,
        ce0 => bufLines_iy_V_10_ce0,
        we0 => bufLines_iy_V_10_we0,
        d0 => bufLines_iy_V_10_d0,
        address1 => bufLines_iy_V_10_address1,
        ce1 => bufLines_iy_V_10_ce1,
        q1 => bufLines_iy_V_10_q1);

    bufLines_it_V_0_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bwn
    generic map (
        DataWidth => 17,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_it_V_0_address0,
        ce0 => bufLines_it_V_0_ce0,
        we0 => bufLines_it_V_0_we0,
        d0 => bufLines_it_V_0_d0,
        q0 => bufLines_it_V_0_q0);

    bufLines_it_V_1_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn
    generic map (
        DataWidth => 17,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_it_V_1_address0,
        ce0 => bufLines_it_V_1_ce0,
        we0 => bufLines_it_V_1_we0,
        d0 => bufLines_it_V_1_d0,
        address1 => bufLines_it_V_1_address1,
        ce1 => bufLines_it_V_1_ce1,
        q1 => bufLines_it_V_1_q1);

    bufLines_it_V_2_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn
    generic map (
        DataWidth => 17,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_it_V_2_address0,
        ce0 => bufLines_it_V_2_ce0,
        we0 => bufLines_it_V_2_we0,
        d0 => bufLines_it_V_2_d0,
        address1 => bufLines_it_V_2_address1,
        ce1 => bufLines_it_V_2_ce1,
        q1 => bufLines_it_V_2_q1);

    bufLines_it_V_3_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn
    generic map (
        DataWidth => 17,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_it_V_3_address0,
        ce0 => bufLines_it_V_3_ce0,
        we0 => bufLines_it_V_3_we0,
        d0 => bufLines_it_V_3_d0,
        address1 => bufLines_it_V_3_address1,
        ce1 => bufLines_it_V_3_ce1,
        q1 => bufLines_it_V_3_q1);

    bufLines_it_V_4_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn
    generic map (
        DataWidth => 17,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_it_V_4_address0,
        ce0 => bufLines_it_V_4_ce0,
        we0 => bufLines_it_V_4_we0,
        d0 => bufLines_it_V_4_d0,
        address1 => bufLines_it_V_4_address1,
        ce1 => bufLines_it_V_4_ce1,
        q1 => bufLines_it_V_4_q1);

    bufLines_it_V_5_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn
    generic map (
        DataWidth => 17,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_it_V_5_address0,
        ce0 => bufLines_it_V_5_ce0,
        we0 => bufLines_it_V_5_we0,
        d0 => bufLines_it_V_5_d0,
        address1 => bufLines_it_V_5_address1,
        ce1 => bufLines_it_V_5_ce1,
        q1 => bufLines_it_V_5_q1);

    bufLines_it_V_6_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn
    generic map (
        DataWidth => 17,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_it_V_6_address0,
        ce0 => bufLines_it_V_6_ce0,
        we0 => bufLines_it_V_6_we0,
        d0 => bufLines_it_V_6_d0,
        address1 => bufLines_it_V_6_address1,
        ce1 => bufLines_it_V_6_ce1,
        q1 => bufLines_it_V_6_q1);

    bufLines_it_V_7_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn
    generic map (
        DataWidth => 17,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_it_V_7_address0,
        ce0 => bufLines_it_V_7_ce0,
        we0 => bufLines_it_V_7_we0,
        d0 => bufLines_it_V_7_d0,
        address1 => bufLines_it_V_7_address1,
        ce1 => bufLines_it_V_7_ce1,
        q1 => bufLines_it_V_7_q1);

    bufLines_it_V_8_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn
    generic map (
        DataWidth => 17,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_it_V_8_address0,
        ce0 => bufLines_it_V_8_ce0,
        we0 => bufLines_it_V_8_we0,
        d0 => bufLines_it_V_8_d0,
        address1 => bufLines_it_V_8_address1,
        ce1 => bufLines_it_V_8_ce1,
        q1 => bufLines_it_V_8_q1);

    bufLines_it_V_9_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn
    generic map (
        DataWidth => 17,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_it_V_9_address0,
        ce0 => bufLines_it_V_9_ce0,
        we0 => bufLines_it_V_9_we0,
        d0 => bufLines_it_V_9_d0,
        address1 => bufLines_it_V_9_address1,
        ce1 => bufLines_it_V_9_ce1,
        q1 => bufLines_it_V_9_q1);

    bufLines_it_V_10_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bxn
    generic map (
        DataWidth => 17,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bufLines_it_V_10_address0,
        ce0 => bufLines_it_V_10_ce0,
        we0 => bufLines_it_V_10_we0,
        d0 => bufLines_it_V_10_d0,
        address1 => bufLines_it_V_10_address1,
        ce1 => bufLines_it_V_10_ce1,
        q1 => bufLines_it_V_10_q1);

    colsum_IxIx_V_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp
    generic map (
        DataWidth => 27,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => colsum_IxIx_V_address0,
        ce0 => colsum_IxIx_V_ce0,
        we0 => colsum_IxIx_V_we0,
        d0 => colsum_IxIx_V_d0,
        address1 => colsum_IxIx_V_address1,
        ce1 => colsum_IxIx_V_ce1,
        q1 => colsum_IxIx_V_q1);

    colsum_IxIy_V_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp
    generic map (
        DataWidth => 27,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => colsum_IxIy_V_address0,
        ce0 => colsum_IxIy_V_ce0,
        we0 => colsum_IxIy_V_we0,
        d0 => colsum_IxIy_V_d0,
        address1 => colsum_IxIy_V_address1,
        ce1 => colsum_IxIy_V_ce1,
        q1 => colsum_IxIy_V_q1);

    colsum_IyIy_V_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bHp
    generic map (
        DataWidth => 27,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => colsum_IyIy_V_address0,
        ce0 => colsum_IyIy_V_ce0,
        we0 => colsum_IyIy_V_we0,
        d0 => colsum_IyIy_V_d0,
        address1 => colsum_IyIy_V_address1,
        ce1 => colsum_IyIy_V_ce1,
        q1 => colsum_IyIy_V_q1);

    colsum_IxIt_V_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp
    generic map (
        DataWidth => 34,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => colsum_IxIt_V_address0,
        ce0 => colsum_IxIt_V_ce0,
        we0 => colsum_IxIt_V_we0,
        d0 => colsum_IxIt_V_d0,
        address1 => colsum_IxIt_V_addr_1_reg_3470_pp1_iter3_reg,
        ce1 => colsum_IxIt_V_ce1,
        q1 => colsum_IxIt_V_q1);

    colsum_IyIt_V_U : component pyr_dense_optical_flow_accel_find_G_and_b_matrix_unsigned_short_1080_unsigned_short_1920_11_17_9_27_25_34_bKp
    generic map (
        DataWidth => 34,
        AddressRange => 1925,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => colsum_IyIt_V_address0,
        ce0 => colsum_IyIt_V_ce0,
        we0 => colsum_IyIt_V_we0,
        d0 => colsum_IyIt_V_d0,
        address1 => colsum_IyIt_V_addr_1_reg_3481_pp1_iter3_reg,
        ce1 => colsum_IyIt_V_ce1,
        q1 => colsum_IyIt_V_q1);

    mul_9s_9s_18_1_1_U329 : component pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln1349_fu_1882_p0,
        din1 => mul_ln1349_fu_1882_p1,
        dout => mul_ln1349_fu_1882_p2);

    mul_9s_9s_18_1_1_U330 : component pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln1349_1_fu_1899_p0,
        din1 => mul_ln1349_1_fu_1899_p1,
        dout => mul_ln1349_1_fu_1899_p2);

    mul_9s_9s_18_1_1_U331 : component pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln1349_2_fu_1934_p0,
        din1 => mul_ln1349_2_fu_1934_p1,
        dout => mul_ln1349_2_fu_1934_p2);

    mul_9s_9s_18_1_1_U332 : component pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln1349_3_fu_1951_p0,
        din1 => mul_ln1349_3_fu_1951_p1,
        dout => mul_ln1349_3_fu_1951_p2);

    mul_9s_9s_18_1_1_U333 : component pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln1349_4_fu_1982_p0,
        din1 => mul_ln1349_4_fu_1982_p1,
        dout => mul_ln1349_4_fu_1982_p2);

    mul_9s_9s_18_1_1_U334 : component pyr_dense_optical_flow_accel_mul_9s_9s_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 18)
    port map (
        din0 => mul_ln1349_5_fu_1996_p0,
        din1 => mul_ln1349_5_fu_1996_p1,
        dout => mul_ln1349_5_fu_1996_p2);

    mul_mul_9s_17s_26_4_1_U335 : component pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_phi_mux_empty_191_phi_fu_1631_p4,
        din1 => grp_fu_2728_p1,
        ce => grp_fu_2728_ce,
        dout => grp_fu_2728_p2);

    mul_mul_9s_17s_26_4_1_U336 : component pyr_dense_optical_flow_accel_mul_mul_9s_17s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 17,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_phi_mux_empty_190_phi_fu_1617_p4,
        din1 => grp_fu_2734_p1,
        ce => grp_fu_2734_ce,
        dout => grp_fu_2734_p2);

    mac_mulsub_9s_17s_26s_26_4_1_U337 : component pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 17,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln882_2_reg_3435,
        din1 => grp_fu_2740_p1,
        din2 => grp_fu_2728_p2,
        ce => grp_fu_2740_ce,
        dout => grp_fu_2740_p3);

    mac_mulsub_9s_17s_26s_26_4_1_U338 : component pyr_dense_optical_flow_accel_mac_mulsub_9s_17s_26s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 9,
        din1_WIDTH => 17,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln882_1_reg_3429,
        din1 => grp_fu_2749_p1,
        din2 => grp_fu_2734_p2,
        ce => grp_fu_2749_ce,
        dout => grp_fu_2749_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln882_fu_1727_p2 = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_pp1_flush_enable)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln882_fu_1727_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
                elsif ((((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter5_state11)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln882_fu_1727_p2 = ap_const_lv1_1)))) then 
                    ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter5_state11))) then 
                    ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter4;
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln882_fu_1727_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp1_iter1_empty_189_reg_1600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_239)) then
                if (((or_ln178_fu_1787_p2 = ap_const_lv1_1) and (icmp_ln882_8_fu_1759_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_empty_189_reg_1600 <= ap_const_lv17_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_empty_189_reg_1600 <= ap_phi_reg_pp1_iter0_empty_189_reg_1600;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_empty_190_reg_1613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_239)) then
                if (((or_ln178_fu_1787_p2 = ap_const_lv1_1) and (icmp_ln882_8_fu_1759_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_empty_190_reg_1613 <= ap_const_lv9_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_empty_190_reg_1613 <= ap_phi_reg_pp1_iter0_empty_190_reg_1613;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter1_empty_191_reg_1627_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_239)) then
                if (((or_ln178_fu_1787_p2 = ap_const_lv1_1) and (icmp_ln882_8_fu_1759_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp1_iter1_empty_191_reg_1627 <= ap_const_lv9_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_empty_191_reg_1627 <= ap_phi_reg_pp1_iter0_empty_191_reg_1627;
                end if;
            end if; 
        end if;
    end process;

    empty_188_reg_1589_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln882_8_fu_1759_p2 = ap_const_lv1_1))) then 
                empty_188_reg_1589 <= add_ln695_6_fu_1764_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln882_fu_1727_p2 = ap_const_lv1_1))) then 
                empty_188_reg_1589 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    empty_190_reg_1613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_891)) then
                if (((or_ln178_reg_3205 = ap_const_lv1_0) and (icmp_ln882_8_reg_3180 = ap_const_lv1_1))) then 
                    empty_190_reg_1613 <= strmIy2_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    empty_190_reg_1613 <= ap_phi_reg_pp1_iter1_empty_190_reg_1613;
                end if;
            end if; 
        end if;
    end process;

    empty_191_reg_1627_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_891)) then
                if (((or_ln178_reg_3205 = ap_const_lv1_0) and (icmp_ln882_8_reg_3180 = ap_const_lv1_1))) then 
                    empty_191_reg_1627 <= strmIx1_dout;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    empty_191_reg_1627 <= ap_phi_reg_pp1_iter1_empty_191_reg_1627;
                end if;
            end if; 
        end if;
    end process;

    empty_reg_1578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                empty_reg_1578 <= add_ln695_reg_3165;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln110_fu_1647_p2 = ap_const_lv1_1))) then 
                empty_reg_1578 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    i_reg_1555_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((cols_out_full_n = ap_const_logic_0) or (rows_out_full_n = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_1555 <= ap_const_lv4_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i_reg_1555 <= add_ln110_reg_2779;
            end if; 
        end if;
    end process;

    j_reg_1567_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j_reg_1567 <= add_ln114_fu_1717_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln110_fu_1647_p2 = ap_const_lv1_0))) then 
                j_reg_1567 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln110_reg_2779 <= add_ln110_fu_1653_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln695_reg_3165 <= add_ln695_fu_1732_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln882_8_fu_1759_p2 = ap_const_lv1_1))) then
                bufLines_it_V_10_addr_1_reg_3405 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_it_V_1_addr_1_reg_3243 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_it_V_2_addr_1_reg_3261 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_it_V_3_addr_1_reg_3279 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_it_V_4_addr_1_reg_3297 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_it_V_5_addr_1_reg_3315 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_it_V_6_addr_1_reg_3333 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_it_V_7_addr_1_reg_3351 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_it_V_8_addr_1_reg_3369 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_it_V_9_addr_1_reg_3387 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_ix_V_0_addr_1_reg_3219 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_ix_V_10_addr_1_reg_3393 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_ix_V_1_addr_1_reg_3231 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_ix_V_2_addr_1_reg_3249 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_ix_V_3_addr_1_reg_3267 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_ix_V_4_addr_1_reg_3285 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_ix_V_5_addr_1_reg_3303 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_ix_V_6_addr_1_reg_3321 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_ix_V_7_addr_1_reg_3339 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_ix_V_8_addr_1_reg_3357 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_ix_V_9_addr_1_reg_3375 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_iy_V_0_addr_1_reg_3225 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_iy_V_10_addr_1_reg_3399 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_iy_V_1_addr_1_reg_3237 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_iy_V_2_addr_1_reg_3255 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_iy_V_3_addr_1_reg_3273 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_iy_V_4_addr_1_reg_3291 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_iy_V_5_addr_1_reg_3309 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_iy_V_6_addr_1_reg_3327 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_iy_V_7_addr_1_reg_3345 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_iy_V_8_addr_1_reg_3363 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                bufLines_iy_V_9_addr_1_reg_3381 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);
                    conv_i1102_i_reg_3209(15 downto 0) <= conv_i1102_i_fu_1792_p1(15 downto 0);
                icmp_ln874_reg_3189 <= icmp_ln874_fu_1770_p2;
                icmp_ln882_9_reg_3198 <= icmp_ln882_9_fu_1776_p2;
                icmp_ln886_reg_3411 <= icmp_ln886_fu_1828_p2;
                or_ln178_reg_3205 <= or_ln178_fu_1787_p2;
                or_ln271_reg_3420 <= or_ln271_fu_1840_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln110_fu_1647_p2 = ap_const_lv1_0))) then
                cmp94_i_reg_2784 <= cmp94_i_fu_1659_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln882_fu_1727_p2 = ap_const_lv1_1))) then
                cmp_i_i_not_i_reg_3175 <= cmp_i_i_not_i_fu_1749_p2;
                rev463_reg_3170 <= rev463_fu_1743_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((cols_out_full_n = ap_const_logic_0) or (rows_out_full_n = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                cols_read_reg_2764 <= cols_dout;
                op2_assign_5_reg_2769 <= op2_assign_5_fu_1641_p2;
                rows_read_reg_2758 <= rows_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                colsum_IxIt_V_addr_1_reg_3470 <= conv_i1102_i_reg_3209(11 - 1 downto 0);
                colsum_IxIx_V_addr_1_reg_3441 <= conv_i1102_i_reg_3209(11 - 1 downto 0);
                colsum_IxIy_V_addr_1_reg_3447 <= conv_i1102_i_reg_3209(11 - 1 downto 0);
                colsum_IyIt_V_addr_1_reg_3481 <= conv_i1102_i_reg_3209(11 - 1 downto 0);
                colsum_IyIy_V_addr_1_reg_3453 <= conv_i1102_i_reg_3209(11 - 1 downto 0);
                select_ln882_1_reg_3429 <= select_ln882_1_fu_1845_p3;
                select_ln882_2_reg_3435 <= select_ln882_2_fu_1852_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                colsum_IxIt_V_addr_1_reg_3470_pp1_iter2_reg <= colsum_IxIt_V_addr_1_reg_3470;
                colsum_IxIt_V_addr_1_reg_3470_pp1_iter3_reg <= colsum_IxIt_V_addr_1_reg_3470_pp1_iter2_reg;
                colsum_IxIt_V_addr_1_reg_3470_pp1_iter4_reg <= colsum_IxIt_V_addr_1_reg_3470_pp1_iter3_reg;
                colsum_IyIt_V_addr_1_reg_3481_pp1_iter2_reg <= colsum_IyIt_V_addr_1_reg_3481;
                colsum_IyIt_V_addr_1_reg_3481_pp1_iter3_reg <= colsum_IyIt_V_addr_1_reg_3481_pp1_iter2_reg;
                colsum_IyIt_V_addr_1_reg_3481_pp1_iter4_reg <= colsum_IyIt_V_addr_1_reg_3481_pp1_iter3_reg;
                icmp_ln874_reg_3189_pp1_iter2_reg <= icmp_ln874_reg_3189_pp1_iter1_reg;
                icmp_ln874_reg_3189_pp1_iter3_reg <= icmp_ln874_reg_3189_pp1_iter2_reg;
                icmp_ln874_reg_3189_pp1_iter4_reg <= icmp_ln874_reg_3189_pp1_iter3_reg;
                icmp_ln882_8_reg_3180_pp1_iter2_reg <= icmp_ln882_8_reg_3180_pp1_iter1_reg;
                icmp_ln882_8_reg_3180_pp1_iter3_reg <= icmp_ln882_8_reg_3180_pp1_iter2_reg;
                icmp_ln882_8_reg_3180_pp1_iter4_reg <= icmp_ln882_8_reg_3180_pp1_iter3_reg;
                icmp_ln886_reg_3411_pp1_iter2_reg <= icmp_ln886_reg_3411_pp1_iter1_reg;
                icmp_ln886_reg_3411_pp1_iter3_reg <= icmp_ln886_reg_3411_pp1_iter2_reg;
                icmp_ln886_reg_3411_pp1_iter4_reg <= icmp_ln886_reg_3411_pp1_iter3_reg;
                or_ln271_reg_3420_pp1_iter2_reg <= or_ln271_reg_3420_pp1_iter1_reg;
                or_ln271_reg_3420_pp1_iter3_reg <= or_ln271_reg_3420_pp1_iter2_reg;
                or_ln271_reg_3420_pp1_iter4_reg <= or_ln271_reg_3420_pp1_iter3_reg;
                or_ln271_reg_3420_pp1_iter5_reg <= or_ln271_reg_3420_pp1_iter4_reg;
                trunc_ln1333_1_reg_3529_pp1_iter4_reg <= trunc_ln1333_1_reg_3529;
                trunc_ln1333_1_reg_3529_pp1_iter5_reg <= trunc_ln1333_1_reg_3529_pp1_iter4_reg;
                trunc_ln1333_2_reg_3534_pp1_iter4_reg <= trunc_ln1333_2_reg_3534;
                trunc_ln1333_2_reg_3534_pp1_iter5_reg <= trunc_ln1333_2_reg_3534_pp1_iter4_reg;
                trunc_ln_reg_3524_pp1_iter4_reg <= trunc_ln_reg_3524;
                trunc_ln_reg_3524_pp1_iter5_reg <= trunc_ln_reg_3524_pp1_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (icmp_ln882_8_reg_3180_pp1_iter4_reg = ap_const_lv1_1))) then
                colsum_prevWIN_IxIt_V_0_1_fu_454 <= colsum_prevWIN_IxIt_V_1_fu_458;
                colsum_prevWIN_IxIt_V_0_fu_450 <= colsum_prevWIN_IxIt_V_0_1_fu_454;
                colsum_prevWIN_IxIt_V_1_fu_458 <= colsum_prevWIN_IxIt_V_2_fu_462;
                colsum_prevWIN_IxIt_V_2_fu_462 <= colsum_prevWIN_IxIt_V_3_fu_466;
                colsum_prevWIN_IxIt_V_3_fu_466 <= colsum_prevWIN_IxIt_V_4_fu_470;
                colsum_prevWIN_IxIt_V_4_fu_470 <= colsum_prevWIN_IxIt_V_5_fu_474;
                colsum_prevWIN_IxIt_V_5_fu_474 <= colsum_prevWIN_IxIt_V_6_fu_478;
                colsum_prevWIN_IxIt_V_6_fu_478 <= colsum_prevWIN_IxIt_V_7_fu_482;
                colsum_prevWIN_IxIt_V_7_fu_482 <= colsum_prevWIN_IxIt_V_8_fu_486;
                colsum_prevWIN_IxIt_V_8_fu_486 <= colsum_prevWIN_IxIt_V_9_fu_490;
                colsum_prevWIN_IxIt_V_9_fu_490 <= colsum_prevWIN_IxIt_V_10_fu_2513_p2;
                colsum_prevWIN_IyIt_V_0_1_fu_498 <= colsum_prevWIN_IyIt_V_1_fu_502;
                colsum_prevWIN_IyIt_V_0_fu_494 <= colsum_prevWIN_IyIt_V_0_1_fu_498;
                colsum_prevWIN_IyIt_V_1_fu_502 <= colsum_prevWIN_IyIt_V_2_fu_506;
                colsum_prevWIN_IyIt_V_2_fu_506 <= colsum_prevWIN_IyIt_V_3_fu_510;
                colsum_prevWIN_IyIt_V_3_fu_510 <= colsum_prevWIN_IyIt_V_4_fu_514;
                colsum_prevWIN_IyIt_V_4_fu_514 <= colsum_prevWIN_IyIt_V_5_fu_518;
                colsum_prevWIN_IyIt_V_5_fu_518 <= colsum_prevWIN_IyIt_V_6_fu_522;
                colsum_prevWIN_IyIt_V_6_fu_522 <= colsum_prevWIN_IyIt_V_7_fu_526;
                colsum_prevWIN_IyIt_V_7_fu_526 <= colsum_prevWIN_IyIt_V_8_fu_530;
                colsum_prevWIN_IyIt_V_8_fu_530 <= colsum_prevWIN_IyIt_V_9_fu_534;
                colsum_prevWIN_IyIt_V_9_fu_534 <= colsum_prevWIN_IyIt_V_10_fu_2523_p2;
                p_lcssa231525983279_i_fu_302 <= add_ln703_8_fu_2556_p2;
                p_lcssa231826043276_i_fu_298 <= add_ln703_9_fu_2562_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (icmp_ln882_8_reg_3180_pp1_iter2_reg = ap_const_lv1_1))) then
                colsum_prevWIN_IxIx_V_0_1_fu_322 <= colsum_prevWIN_IxIx_V_1_fu_326;
                colsum_prevWIN_IxIx_V_0_fu_318 <= colsum_prevWIN_IxIx_V_0_1_fu_322;
                colsum_prevWIN_IxIx_V_1_fu_326 <= colsum_prevWIN_IxIx_V_2_fu_330;
                colsum_prevWIN_IxIx_V_2_fu_330 <= colsum_prevWIN_IxIx_V_3_fu_334;
                colsum_prevWIN_IxIx_V_3_fu_334 <= colsum_prevWIN_IxIx_V_4_fu_338;
                colsum_prevWIN_IxIx_V_4_fu_338 <= colsum_prevWIN_IxIx_V_5_fu_342;
                colsum_prevWIN_IxIx_V_5_fu_342 <= colsum_prevWIN_IxIx_V_6_fu_346;
                colsum_prevWIN_IxIx_V_6_fu_346 <= colsum_prevWIN_IxIx_V_7_fu_350;
                colsum_prevWIN_IxIx_V_7_fu_350 <= colsum_prevWIN_IxIx_V_8_fu_354;
                colsum_prevWIN_IxIx_V_8_fu_354 <= colsum_prevWIN_IxIx_V_9_fu_358;
                colsum_prevWIN_IxIx_V_9_fu_358 <= colsum_prevWIN_IxIx_V_10_reg_3487;
                colsum_prevWIN_IxIy_V_0_1_fu_366 <= colsum_prevWIN_IxIy_V_1_fu_370;
                colsum_prevWIN_IxIy_V_0_fu_362 <= colsum_prevWIN_IxIy_V_0_1_fu_366;
                colsum_prevWIN_IxIy_V_1_fu_370 <= colsum_prevWIN_IxIy_V_2_fu_374;
                colsum_prevWIN_IxIy_V_2_fu_374 <= colsum_prevWIN_IxIy_V_3_fu_378;
                colsum_prevWIN_IxIy_V_3_fu_378 <= colsum_prevWIN_IxIy_V_4_fu_382;
                colsum_prevWIN_IxIy_V_4_fu_382 <= colsum_prevWIN_IxIy_V_5_fu_386;
                colsum_prevWIN_IxIy_V_5_fu_386 <= colsum_prevWIN_IxIy_V_6_fu_390;
                colsum_prevWIN_IxIy_V_6_fu_390 <= colsum_prevWIN_IxIy_V_7_fu_394;
                colsum_prevWIN_IxIy_V_7_fu_394 <= colsum_prevWIN_IxIy_V_8_fu_398;
                colsum_prevWIN_IxIy_V_8_fu_398 <= colsum_prevWIN_IxIy_V_9_fu_402;
                colsum_prevWIN_IxIy_V_9_fu_402 <= colsum_prevWIN_IxIy_V_10_reg_3494;
                colsum_prevWIN_IyIy_V_0_1_fu_410 <= colsum_prevWIN_IyIy_V_1_fu_414;
                colsum_prevWIN_IyIy_V_0_fu_406 <= colsum_prevWIN_IyIy_V_0_1_fu_410;
                colsum_prevWIN_IyIy_V_1_fu_414 <= colsum_prevWIN_IyIy_V_2_fu_418;
                colsum_prevWIN_IyIy_V_2_fu_418 <= colsum_prevWIN_IyIy_V_3_fu_422;
                colsum_prevWIN_IyIy_V_3_fu_422 <= colsum_prevWIN_IyIy_V_4_fu_426;
                colsum_prevWIN_IyIy_V_4_fu_426 <= colsum_prevWIN_IyIy_V_5_fu_430;
                colsum_prevWIN_IyIy_V_5_fu_430 <= colsum_prevWIN_IyIy_V_6_fu_434;
                colsum_prevWIN_IyIy_V_6_fu_434 <= colsum_prevWIN_IyIy_V_7_fu_438;
                colsum_prevWIN_IyIy_V_7_fu_438 <= colsum_prevWIN_IyIy_V_8_fu_442;
                colsum_prevWIN_IyIy_V_8_fu_442 <= colsum_prevWIN_IyIy_V_9_fu_446;
                colsum_prevWIN_IyIy_V_9_fu_446 <= colsum_prevWIN_IyIy_V_10_reg_3501;
                p_lcssa230625803288_i_fu_314 <= add_ln703_fu_2199_p2;
                p_lcssa230925863285_i_fu_310 <= add_ln703_6_fu_2205_p2;
                p_lcssa231225923282_i_fu_306 <= add_ln703_7_fu_2211_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln882_8_reg_3180_pp1_iter1_reg = ap_const_lv1_1))) then
                colsum_prevWIN_IxIx_V_10_reg_3487 <= colsum_prevWIN_IxIx_V_10_fu_1923_p2;
                colsum_prevWIN_IxIy_V_10_reg_3494 <= colsum_prevWIN_IxIy_V_10_fu_1975_p2;
                colsum_prevWIN_IyIy_V_10_reg_3501 <= colsum_prevWIN_IyIy_V_10_fu_2020_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln874_reg_3189_pp1_iter1_reg <= icmp_ln874_reg_3189;
                icmp_ln882_8_reg_3180 <= icmp_ln882_8_fu_1759_p2;
                icmp_ln882_8_reg_3180_pp1_iter1_reg <= icmp_ln882_8_reg_3180;
                icmp_ln882_9_reg_3198_pp1_iter1_reg <= icmp_ln882_9_reg_3198;
                icmp_ln886_reg_3411_pp1_iter1_reg <= icmp_ln886_reg_3411;
                or_ln271_reg_3420_pp1_iter1_reg <= or_ln271_reg_3420;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln110_fu_1647_p2 = ap_const_lv1_1))) then
                op2_assign_reg_3148 <= op2_assign_fu_1665_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln882_8_reg_3180_pp1_iter2_reg = ap_const_lv1_1))) then
                trunc_ln1333_1_reg_3529 <= add_ln703_6_fu_2205_p2(26 downto 2);
                trunc_ln1333_2_reg_3534 <= add_ln703_7_fu_2211_p2(26 downto 2);
                trunc_ln_reg_3524 <= add_ln703_fu_2199_p2(26 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln882_8_reg_3180_pp1_iter4_reg = ap_const_lv1_1))) then
                trunc_ln1_reg_3549 <= add_ln703_8_fu_2556_p2(33 downto 1);
                trunc_ln708_2_reg_3554 <= add_ln703_9_fu_2562_p2(33 downto 1);
            end if;
        end if;
    end process;
    conv_i1102_i_reg_3209(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, rows_empty_n, cols_empty_n, rows_out_full_n, cols_out_full_n, icmp_ln110_fu_1647_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, icmp_ln882_fu_1727_p2, ap_CS_fsm_state5, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5, icmp_ln114_fu_1712_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((cols_out_full_n = ap_const_logic_0) or (rows_out_full_n = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln110_fu_1647_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln882_fu_1727_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    add_ln110_fu_1653_p2 <= std_logic_vector(unsigned(i_reg_1555) + unsigned(ap_const_lv4_1));
    add_ln114_fu_1717_p2 <= std_logic_vector(unsigned(j_reg_1567) + unsigned(ap_const_lv32_1));
    add_ln695_6_fu_1764_p2 <= std_logic_vector(unsigned(empty_188_reg_1589) + unsigned(ap_const_lv16_1));
    add_ln695_fu_1732_p2 <= std_logic_vector(unsigned(empty_reg_1578) + unsigned(ap_const_lv16_1));
    add_ln703_6_fu_2205_p2 <= std_logic_vector(unsigned(select_ln886_3_fu_2187_p3) + unsigned(select_ln161_3_fu_2143_p3));
    add_ln703_7_fu_2211_p2 <= std_logic_vector(unsigned(select_ln886_2_fu_2181_p3) + unsigned(select_ln161_2_fu_2136_p3));
    add_ln703_8_fu_2556_p2 <= std_logic_vector(unsigned(select_ln886_1_fu_2549_p3) + unsigned(select_ln161_1_fu_2497_p3));
    add_ln703_9_fu_2562_p2 <= std_logic_vector(unsigned(select_ln886_fu_2542_p3) + unsigned(select_ln161_fu_2490_p3));
    add_ln703_fu_2199_p2 <= std_logic_vector(unsigned(select_ln886_4_fu_2193_p3) + unsigned(select_ln161_4_fu_2150_p3));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(6);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(strmIx1_empty_n, strmIy2_empty_n, strmIt_float8_empty_n, sigmaIx23_full_n, sigmaIy24_full_n, sigmaIxIy7_full_n, sigmaIxIt5_full_n, sigmaIyIt6_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg, ap_predicate_op344_read_state7, ap_predicate_op345_read_state7, ap_predicate_op346_read_state7)
    begin
                ap_block_pp1_stage0_01001 <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((strmIt_float8_empty_n = ap_const_logic_0) and (ap_predicate_op346_read_state7 = ap_const_boolean_1)) or ((strmIy2_empty_n = ap_const_logic_0) and (ap_predicate_op345_read_state7 = ap_const_boolean_1)) or ((strmIx1_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state7 = ap_const_boolean_1)))) or ((ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (((sigmaIyIt6_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIxIt5_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIxIy7_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIy24_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIx23_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)))));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(strmIx1_empty_n, strmIy2_empty_n, strmIt_float8_empty_n, sigmaIx23_full_n, sigmaIy24_full_n, sigmaIxIy7_full_n, sigmaIxIt5_full_n, sigmaIyIt6_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg, ap_predicate_op344_read_state7, ap_predicate_op345_read_state7, ap_predicate_op346_read_state7)
    begin
                ap_block_pp1_stage0_11001 <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((strmIt_float8_empty_n = ap_const_logic_0) and (ap_predicate_op346_read_state7 = ap_const_boolean_1)) or ((strmIy2_empty_n = ap_const_logic_0) and (ap_predicate_op345_read_state7 = ap_const_boolean_1)) or ((strmIx1_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state7 = ap_const_boolean_1)))) or ((ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (((sigmaIyIt6_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIxIt5_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIxIy7_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIy24_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIx23_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)))));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(strmIx1_empty_n, strmIy2_empty_n, strmIt_float8_empty_n, sigmaIx23_full_n, sigmaIy24_full_n, sigmaIxIy7_full_n, sigmaIxIt5_full_n, sigmaIyIt6_full_n, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg, ap_predicate_op344_read_state7, ap_predicate_op345_read_state7, ap_predicate_op346_read_state7)
    begin
                ap_block_pp1_stage0_subdone <= (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (((strmIt_float8_empty_n = ap_const_logic_0) and (ap_predicate_op346_read_state7 = ap_const_boolean_1)) or ((strmIy2_empty_n = ap_const_logic_0) and (ap_predicate_op345_read_state7 = ap_const_boolean_1)) or ((strmIx1_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state7 = ap_const_boolean_1)))) or ((ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (((sigmaIyIt6_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIxIt5_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIxIy7_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIy24_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIx23_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)))));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, rows_empty_n, cols_empty_n, rows_out_full_n, cols_out_full_n)
    begin
                ap_block_state1 <= ((cols_out_full_n = ap_const_logic_0) or (rows_out_full_n = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state10_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_pp1_stage0_iter6_assign_proc : process(sigmaIx23_full_n, sigmaIy24_full_n, sigmaIxIy7_full_n, sigmaIxIt5_full_n, sigmaIyIt6_full_n, or_ln271_reg_3420_pp1_iter5_reg)
    begin
                ap_block_state12_pp1_stage0_iter6 <= (((sigmaIyIt6_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIxIt5_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIxIy7_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIy24_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)) or ((sigmaIx23_full_n = ap_const_logic_0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0)));
    end process;

        ap_block_state6_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp1_stage0_iter1_assign_proc : process(strmIx1_empty_n, strmIy2_empty_n, strmIt_float8_empty_n, ap_predicate_op344_read_state7, ap_predicate_op345_read_state7, ap_predicate_op346_read_state7)
    begin
                ap_block_state7_pp1_stage0_iter1 <= (((strmIt_float8_empty_n = ap_const_logic_0) and (ap_predicate_op346_read_state7 = ap_const_boolean_1)) or ((strmIy2_empty_n = ap_const_logic_0) and (ap_predicate_op345_read_state7 = ap_const_boolean_1)) or ((strmIx1_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state7 = ap_const_boolean_1)));
    end process;

        ap_block_state8_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_239_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
                ap_condition_239 <= ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_891_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
                ap_condition_891 <= ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_pp1_exit_iter5_state11_assign_proc : process(ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5)
    begin
        if (((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0))) then 
            ap_condition_pp1_exit_iter5_state11 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter5_state11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_flush_enable_assign_proc : process(ap_CS_fsm_pp1_stage0, icmp_ln882_8_fu_1759_p2, ap_block_pp1_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (icmp_ln882_8_fu_1759_p2 = ap_const_lv1_0))) then 
            ap_condition_pp1_flush_enable <= ap_const_logic_1;
        else 
            ap_condition_pp1_flush_enable <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln882_fu_1727_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln882_fu_1727_p2 = ap_const_lv1_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter6, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_empty_189_phi_fu_1604_p4_assign_proc : process(strmIt_float8_dout, icmp_ln882_8_reg_3180, or_ln178_reg_3205, ap_phi_reg_pp1_iter1_empty_189_reg_1600)
    begin
        if (((or_ln178_reg_3205 = ap_const_lv1_0) and (icmp_ln882_8_reg_3180 = ap_const_lv1_1))) then 
            ap_phi_mux_empty_189_phi_fu_1604_p4 <= strmIt_float8_dout;
        else 
            ap_phi_mux_empty_189_phi_fu_1604_p4 <= ap_phi_reg_pp1_iter1_empty_189_reg_1600;
        end if; 
    end process;


    ap_phi_mux_empty_190_phi_fu_1617_p4_assign_proc : process(strmIy2_dout, icmp_ln882_8_reg_3180, or_ln178_reg_3205, ap_phi_reg_pp1_iter1_empty_190_reg_1613)
    begin
        if (((or_ln178_reg_3205 = ap_const_lv1_0) and (icmp_ln882_8_reg_3180 = ap_const_lv1_1))) then 
            ap_phi_mux_empty_190_phi_fu_1617_p4 <= strmIy2_dout;
        else 
            ap_phi_mux_empty_190_phi_fu_1617_p4 <= ap_phi_reg_pp1_iter1_empty_190_reg_1613;
        end if; 
    end process;


    ap_phi_mux_empty_191_phi_fu_1631_p4_assign_proc : process(strmIx1_dout, icmp_ln882_8_reg_3180, or_ln178_reg_3205, ap_phi_reg_pp1_iter1_empty_191_reg_1627)
    begin
        if (((or_ln178_reg_3205 = ap_const_lv1_0) and (icmp_ln882_8_reg_3180 = ap_const_lv1_1))) then 
            ap_phi_mux_empty_191_phi_fu_1631_p4 <= strmIx1_dout;
        else 
            ap_phi_mux_empty_191_phi_fu_1631_p4 <= ap_phi_reg_pp1_iter1_empty_191_reg_1627;
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_empty_189_reg_1600 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter0_empty_190_reg_1613 <= "XXXXXXXXX";
    ap_phi_reg_pp1_iter0_empty_191_reg_1627 <= "XXXXXXXXX";

    ap_predicate_op344_read_state7_assign_proc : process(icmp_ln882_8_reg_3180, or_ln178_reg_3205)
    begin
                ap_predicate_op344_read_state7 <= ((or_ln178_reg_3205 = ap_const_lv1_0) and (icmp_ln882_8_reg_3180 = ap_const_lv1_1));
    end process;


    ap_predicate_op345_read_state7_assign_proc : process(icmp_ln882_8_reg_3180, or_ln178_reg_3205)
    begin
                ap_predicate_op345_read_state7 <= ((or_ln178_reg_3205 = ap_const_lv1_0) and (icmp_ln882_8_reg_3180 = ap_const_lv1_1));
    end process;


    ap_predicate_op346_read_state7_assign_proc : process(icmp_ln882_8_reg_3180, or_ln178_reg_3205)
    begin
                ap_predicate_op346_read_state7 <= ((or_ln178_reg_3205 = ap_const_lv1_0) and (icmp_ln882_8_reg_3180 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(icmp_ln882_fu_1727_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln882_fu_1727_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_0_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, conv_i1102_i_reg_3209, zext_ln114_fu_1670_p1)
    begin
        if (((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_0_address0 <= conv_i1102_i_reg_3209(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_0_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_it_V_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_0_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, icmp_ln882_9_reg_3198)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (icmp_ln882_9_reg_3198 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_it_V_0_ce0 <= ap_const_logic_1;
        else 
            bufLines_it_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_0_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, bufLines_it_V_1_q1)
    begin
        if (((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_0_d0 <= bufLines_it_V_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_0_d0 <= ap_const_lv17_0;
        else 
            bufLines_it_V_0_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_0_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_it_V_0_we0 <= ap_const_logic_1;
        else 
            bufLines_it_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_10_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_10_addr_1_reg_3405, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_10_address0 <= bufLines_it_V_10_addr_1_reg_3405;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_10_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_it_V_10_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_it_V_10_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_it_V_10_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_it_V_10_ce0 <= ap_const_logic_1;
        else 
            bufLines_it_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_10_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_10_ce1 <= ap_const_logic_1;
        else 
            bufLines_it_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_10_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, ap_phi_mux_empty_189_phi_fu_1604_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_10_d0 <= ap_phi_mux_empty_189_phi_fu_1604_p4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_10_d0 <= ap_const_lv17_0;
        else 
            bufLines_it_V_10_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_10_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((i_reg_1555 = ap_const_lv4_0)) and not((i_reg_1555 = ap_const_lv4_1)) and not((i_reg_1555 = ap_const_lv4_2)) and not((i_reg_1555 = ap_const_lv4_3)) and not((i_reg_1555 = ap_const_lv4_4)) and not((i_reg_1555 = ap_const_lv4_5)) and not((i_reg_1555 = ap_const_lv4_6)) and not((i_reg_1555 = ap_const_lv4_7)) and not((i_reg_1555 = ap_const_lv4_8)) and not((i_reg_1555 = ap_const_lv4_9)) and (icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_it_V_10_we0 <= ap_const_logic_1;
        else 
            bufLines_it_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_1_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_1_addr_1_reg_3243, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_1_address0 <= bufLines_it_V_1_addr_1_reg_3243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_1_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_it_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_it_V_1_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_it_V_1_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_it_V_1_ce0 <= ap_const_logic_1;
        else 
            bufLines_it_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_1_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_1_ce1 <= ap_const_logic_1;
        else 
            bufLines_it_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_1_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_2_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_1_d0 <= bufLines_it_V_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_1_d0 <= ap_const_lv17_0;
        else 
            bufLines_it_V_1_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_1_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_it_V_1_we0 <= ap_const_logic_1;
        else 
            bufLines_it_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_2_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_2_addr_1_reg_3261, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_2_address0 <= bufLines_it_V_2_addr_1_reg_3261;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_2_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_it_V_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_it_V_2_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_it_V_2_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_it_V_2_ce0 <= ap_const_logic_1;
        else 
            bufLines_it_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_2_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_2_ce1 <= ap_const_logic_1;
        else 
            bufLines_it_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_2_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_3_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_2_d0 <= bufLines_it_V_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_2_d0 <= ap_const_lv17_0;
        else 
            bufLines_it_V_2_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_2_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_it_V_2_we0 <= ap_const_logic_1;
        else 
            bufLines_it_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_3_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_3_addr_1_reg_3279, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_3_address0 <= bufLines_it_V_3_addr_1_reg_3279;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_3_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_it_V_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_it_V_3_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_it_V_3_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_it_V_3_ce0 <= ap_const_logic_1;
        else 
            bufLines_it_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_3_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_3_ce1 <= ap_const_logic_1;
        else 
            bufLines_it_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_3_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_4_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_3_d0 <= bufLines_it_V_4_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_3_d0 <= ap_const_lv17_0;
        else 
            bufLines_it_V_3_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_3_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_it_V_3_we0 <= ap_const_logic_1;
        else 
            bufLines_it_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_4_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_4_addr_1_reg_3297, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_4_address0 <= bufLines_it_V_4_addr_1_reg_3297;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_4_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_it_V_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_it_V_4_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_it_V_4_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_it_V_4_ce0 <= ap_const_logic_1;
        else 
            bufLines_it_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_4_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_4_ce1 <= ap_const_logic_1;
        else 
            bufLines_it_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_4_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_5_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_4_d0 <= bufLines_it_V_5_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_4_d0 <= ap_const_lv17_0;
        else 
            bufLines_it_V_4_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_4_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_it_V_4_we0 <= ap_const_logic_1;
        else 
            bufLines_it_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_5_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_5_addr_1_reg_3315, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_5_address0 <= bufLines_it_V_5_addr_1_reg_3315;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_5_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_it_V_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_it_V_5_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_it_V_5_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_it_V_5_ce0 <= ap_const_logic_1;
        else 
            bufLines_it_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_5_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_5_ce1 <= ap_const_logic_1;
        else 
            bufLines_it_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_5_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_6_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_5_d0 <= bufLines_it_V_6_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_5_d0 <= ap_const_lv17_0;
        else 
            bufLines_it_V_5_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_5_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_it_V_5_we0 <= ap_const_logic_1;
        else 
            bufLines_it_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_6_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_6_addr_1_reg_3333, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_6_address0 <= bufLines_it_V_6_addr_1_reg_3333;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_6_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_it_V_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_it_V_6_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_it_V_6_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_it_V_6_ce0 <= ap_const_logic_1;
        else 
            bufLines_it_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_6_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_6_ce1 <= ap_const_logic_1;
        else 
            bufLines_it_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_6_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_7_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_6_d0 <= bufLines_it_V_7_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_6_d0 <= ap_const_lv17_0;
        else 
            bufLines_it_V_6_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_6_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_it_V_6_we0 <= ap_const_logic_1;
        else 
            bufLines_it_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_7_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_7_addr_1_reg_3351, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_7_address0 <= bufLines_it_V_7_addr_1_reg_3351;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_7_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_it_V_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_it_V_7_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_it_V_7_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_it_V_7_ce0 <= ap_const_logic_1;
        else 
            bufLines_it_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_7_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_7_ce1 <= ap_const_logic_1;
        else 
            bufLines_it_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_7_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_8_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_7_d0 <= bufLines_it_V_8_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_7_d0 <= ap_const_lv17_0;
        else 
            bufLines_it_V_7_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_7_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_it_V_7_we0 <= ap_const_logic_1;
        else 
            bufLines_it_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_8_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_8_addr_1_reg_3369, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_8_address0 <= bufLines_it_V_8_addr_1_reg_3369;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_8_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_it_V_8_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_it_V_8_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_it_V_8_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_it_V_8_ce0 <= ap_const_logic_1;
        else 
            bufLines_it_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_8_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_8_ce1 <= ap_const_logic_1;
        else 
            bufLines_it_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_8_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_9_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_8_d0 <= bufLines_it_V_9_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_8_d0 <= ap_const_lv17_0;
        else 
            bufLines_it_V_8_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_8_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_it_V_8_we0 <= ap_const_logic_1;
        else 
            bufLines_it_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_9_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_9_addr_1_reg_3387, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_9_address0 <= bufLines_it_V_9_addr_1_reg_3387;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_9_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_it_V_9_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_it_V_9_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_it_V_9_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_it_V_9_ce0 <= ap_const_logic_1;
        else 
            bufLines_it_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_9_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_9_ce1 <= ap_const_logic_1;
        else 
            bufLines_it_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_it_V_9_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_it_V_10_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_it_V_9_d0 <= bufLines_it_V_10_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_it_V_9_d0 <= ap_const_lv17_0;
        else 
            bufLines_it_V_9_d0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bufLines_it_V_9_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_it_V_9_we0 <= ap_const_logic_1;
        else 
            bufLines_it_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_0_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_0_addr_1_reg_3219, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_0_address0 <= bufLines_ix_V_0_addr_1_reg_3219;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_0_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_ix_V_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_ix_V_0_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_ix_V_0_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_ix_V_0_ce0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_0_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_0_ce1 <= ap_const_logic_1;
        else 
            bufLines_ix_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_0_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_1_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_0_d0 <= bufLines_ix_V_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_0_d0 <= ap_const_lv9_0;
        else 
            bufLines_ix_V_0_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_ix_V_0_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_ix_V_0_we0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_10_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_10_addr_1_reg_3393, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_10_address0 <= bufLines_ix_V_10_addr_1_reg_3393;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_10_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_ix_V_10_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_ix_V_10_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_ix_V_10_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_ix_V_10_ce0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_10_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_10_ce1 <= ap_const_logic_1;
        else 
            bufLines_ix_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_10_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, ap_phi_mux_empty_191_phi_fu_1631_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_10_d0 <= ap_phi_mux_empty_191_phi_fu_1631_p4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_10_d0 <= ap_const_lv9_0;
        else 
            bufLines_ix_V_10_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_ix_V_10_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((i_reg_1555 = ap_const_lv4_0)) and not((i_reg_1555 = ap_const_lv4_1)) and not((i_reg_1555 = ap_const_lv4_2)) and not((i_reg_1555 = ap_const_lv4_3)) and not((i_reg_1555 = ap_const_lv4_4)) and not((i_reg_1555 = ap_const_lv4_5)) and not((i_reg_1555 = ap_const_lv4_6)) and not((i_reg_1555 = ap_const_lv4_7)) and not((i_reg_1555 = ap_const_lv4_8)) and not((i_reg_1555 = ap_const_lv4_9)) and (icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_ix_V_10_we0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_1_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_1_addr_1_reg_3231, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_1_address0 <= bufLines_ix_V_1_addr_1_reg_3231;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_1_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_ix_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_ix_V_1_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_ix_V_1_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_ix_V_1_ce0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_1_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_1_ce1 <= ap_const_logic_1;
        else 
            bufLines_ix_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_1_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_2_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_1_d0 <= bufLines_ix_V_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_1_d0 <= ap_const_lv9_0;
        else 
            bufLines_ix_V_1_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_ix_V_1_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_ix_V_1_we0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_2_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_2_addr_1_reg_3249, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_2_address0 <= bufLines_ix_V_2_addr_1_reg_3249;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_2_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_ix_V_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_ix_V_2_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_ix_V_2_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_ix_V_2_ce0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_2_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_2_ce1 <= ap_const_logic_1;
        else 
            bufLines_ix_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_2_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_3_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_2_d0 <= bufLines_ix_V_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_2_d0 <= ap_const_lv9_0;
        else 
            bufLines_ix_V_2_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_ix_V_2_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_ix_V_2_we0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_3_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_3_addr_1_reg_3267, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_3_address0 <= bufLines_ix_V_3_addr_1_reg_3267;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_3_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_ix_V_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_ix_V_3_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_ix_V_3_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_ix_V_3_ce0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_3_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_3_ce1 <= ap_const_logic_1;
        else 
            bufLines_ix_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_3_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_4_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_3_d0 <= bufLines_ix_V_4_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_3_d0 <= ap_const_lv9_0;
        else 
            bufLines_ix_V_3_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_ix_V_3_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_ix_V_3_we0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_4_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_4_addr_1_reg_3285, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_4_address0 <= bufLines_ix_V_4_addr_1_reg_3285;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_4_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_ix_V_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_ix_V_4_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_ix_V_4_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_ix_V_4_ce0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_4_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_4_ce1 <= ap_const_logic_1;
        else 
            bufLines_ix_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_4_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_5_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_4_d0 <= bufLines_ix_V_5_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_4_d0 <= ap_const_lv9_0;
        else 
            bufLines_ix_V_4_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_ix_V_4_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_ix_V_4_we0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_5_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_5_addr_1_reg_3303, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_5_address0 <= bufLines_ix_V_5_addr_1_reg_3303;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_5_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_ix_V_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_ix_V_5_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_ix_V_5_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_ix_V_5_ce0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_5_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_5_ce1 <= ap_const_logic_1;
        else 
            bufLines_ix_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_5_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_6_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_5_d0 <= bufLines_ix_V_6_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_5_d0 <= ap_const_lv9_0;
        else 
            bufLines_ix_V_5_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_ix_V_5_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_ix_V_5_we0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_6_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_6_addr_1_reg_3321, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_6_address0 <= bufLines_ix_V_6_addr_1_reg_3321;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_6_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_ix_V_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_ix_V_6_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_ix_V_6_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_ix_V_6_ce0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_6_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_6_ce1 <= ap_const_logic_1;
        else 
            bufLines_ix_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_6_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_7_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_6_d0 <= bufLines_ix_V_7_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_6_d0 <= ap_const_lv9_0;
        else 
            bufLines_ix_V_6_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_ix_V_6_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_ix_V_6_we0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_7_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_7_addr_1_reg_3339, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_7_address0 <= bufLines_ix_V_7_addr_1_reg_3339;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_7_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_ix_V_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_ix_V_7_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_ix_V_7_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_ix_V_7_ce0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_7_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_7_ce1 <= ap_const_logic_1;
        else 
            bufLines_ix_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_7_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_8_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_7_d0 <= bufLines_ix_V_8_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_7_d0 <= ap_const_lv9_0;
        else 
            bufLines_ix_V_7_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_ix_V_7_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_ix_V_7_we0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_8_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_8_addr_1_reg_3357, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_8_address0 <= bufLines_ix_V_8_addr_1_reg_3357;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_8_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_ix_V_8_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_ix_V_8_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_ix_V_8_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_ix_V_8_ce0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_8_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_8_ce1 <= ap_const_logic_1;
        else 
            bufLines_ix_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_8_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_9_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_8_d0 <= bufLines_ix_V_9_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_8_d0 <= ap_const_lv9_0;
        else 
            bufLines_ix_V_8_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_ix_V_8_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_ix_V_8_we0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_9_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_9_addr_1_reg_3375, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_9_address0 <= bufLines_ix_V_9_addr_1_reg_3375;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_9_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_ix_V_9_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_ix_V_9_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_ix_V_9_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_ix_V_9_ce0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_9_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_9_ce1 <= ap_const_logic_1;
        else 
            bufLines_ix_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_ix_V_9_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_ix_V_10_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_ix_V_9_d0 <= bufLines_ix_V_10_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_ix_V_9_d0 <= ap_const_lv9_0;
        else 
            bufLines_ix_V_9_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_ix_V_9_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_ix_V_9_we0 <= ap_const_logic_1;
        else 
            bufLines_ix_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_0_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_0_addr_1_reg_3225, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_0_address0 <= bufLines_iy_V_0_addr_1_reg_3225;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_0_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_iy_V_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_iy_V_0_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_iy_V_0_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_iy_V_0_ce0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_0_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_0_ce1 <= ap_const_logic_1;
        else 
            bufLines_iy_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_0_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_1_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_0_d0 <= bufLines_iy_V_1_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_0_d0 <= ap_const_lv9_0;
        else 
            bufLines_iy_V_0_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_iy_V_0_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_iy_V_0_we0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_10_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_10_addr_1_reg_3399, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_10_address0 <= bufLines_iy_V_10_addr_1_reg_3399;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_10_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_iy_V_10_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_iy_V_10_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_iy_V_10_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_iy_V_10_ce0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_10_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_10_ce1 <= ap_const_logic_1;
        else 
            bufLines_iy_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_10_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, ap_phi_mux_empty_190_phi_fu_1617_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_10_d0 <= ap_phi_mux_empty_190_phi_fu_1617_p4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_10_d0 <= ap_const_lv9_0;
        else 
            bufLines_iy_V_10_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_iy_V_10_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((i_reg_1555 = ap_const_lv4_0)) and not((i_reg_1555 = ap_const_lv4_1)) and not((i_reg_1555 = ap_const_lv4_2)) and not((i_reg_1555 = ap_const_lv4_3)) and not((i_reg_1555 = ap_const_lv4_4)) and not((i_reg_1555 = ap_const_lv4_5)) and not((i_reg_1555 = ap_const_lv4_6)) and not((i_reg_1555 = ap_const_lv4_7)) and not((i_reg_1555 = ap_const_lv4_8)) and not((i_reg_1555 = ap_const_lv4_9)) and (icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_iy_V_10_we0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_1_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_1_addr_1_reg_3237, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_1_address0 <= bufLines_iy_V_1_addr_1_reg_3237;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_1_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_iy_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_iy_V_1_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_iy_V_1_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_iy_V_1_ce0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_1_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_1_ce1 <= ap_const_logic_1;
        else 
            bufLines_iy_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_1_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_2_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_1_d0 <= bufLines_iy_V_2_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_1_d0 <= ap_const_lv9_0;
        else 
            bufLines_iy_V_1_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_iy_V_1_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_iy_V_1_we0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_2_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_2_addr_1_reg_3255, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_2_address0 <= bufLines_iy_V_2_addr_1_reg_3255;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_2_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_iy_V_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_iy_V_2_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_iy_V_2_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_iy_V_2_ce0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_2_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_2_ce1 <= ap_const_logic_1;
        else 
            bufLines_iy_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_2_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_3_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_2_d0 <= bufLines_iy_V_3_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_2_d0 <= ap_const_lv9_0;
        else 
            bufLines_iy_V_2_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_iy_V_2_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_iy_V_2_we0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_3_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_3_addr_1_reg_3273, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_3_address0 <= bufLines_iy_V_3_addr_1_reg_3273;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_3_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_iy_V_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_iy_V_3_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_iy_V_3_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_iy_V_3_ce0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_3_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_3_ce1 <= ap_const_logic_1;
        else 
            bufLines_iy_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_3_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_4_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_3_d0 <= bufLines_iy_V_4_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_3_d0 <= ap_const_lv9_0;
        else 
            bufLines_iy_V_3_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_iy_V_3_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_iy_V_3_we0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_4_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_4_addr_1_reg_3291, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_4_address0 <= bufLines_iy_V_4_addr_1_reg_3291;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_4_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_iy_V_4_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_iy_V_4_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_iy_V_4_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_iy_V_4_ce0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_4_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_4_ce1 <= ap_const_logic_1;
        else 
            bufLines_iy_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_4_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_5_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_4_d0 <= bufLines_iy_V_5_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_4_d0 <= ap_const_lv9_0;
        else 
            bufLines_iy_V_4_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_iy_V_4_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_iy_V_4_we0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_5_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_5_addr_1_reg_3309, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_5_address0 <= bufLines_iy_V_5_addr_1_reg_3309;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_5_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_iy_V_5_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_iy_V_5_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_iy_V_5_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_iy_V_5_ce0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_5_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_5_ce1 <= ap_const_logic_1;
        else 
            bufLines_iy_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_5_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_6_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_5_d0 <= bufLines_iy_V_6_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_5_d0 <= ap_const_lv9_0;
        else 
            bufLines_iy_V_5_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_iy_V_5_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_iy_V_5_we0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_6_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_6_addr_1_reg_3327, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_6_address0 <= bufLines_iy_V_6_addr_1_reg_3327;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_6_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_iy_V_6_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_iy_V_6_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_iy_V_6_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_iy_V_6_ce0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_6_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_6_ce1 <= ap_const_logic_1;
        else 
            bufLines_iy_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_6_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_7_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_6_d0 <= bufLines_iy_V_7_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_6_d0 <= ap_const_lv9_0;
        else 
            bufLines_iy_V_6_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_iy_V_6_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_iy_V_6_we0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_7_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_7_addr_1_reg_3345, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_7_address0 <= bufLines_iy_V_7_addr_1_reg_3345;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_7_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_iy_V_7_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_iy_V_7_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_iy_V_7_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_iy_V_7_ce0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_7_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_7_ce1 <= ap_const_logic_1;
        else 
            bufLines_iy_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_7_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_8_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_7_d0 <= bufLines_iy_V_8_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_7_d0 <= ap_const_lv9_0;
        else 
            bufLines_iy_V_7_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_iy_V_7_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_iy_V_7_we0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_8_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_8_addr_1_reg_3363, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_8_address0 <= bufLines_iy_V_8_addr_1_reg_3363;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_8_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_iy_V_8_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_iy_V_8_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_iy_V_8_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_iy_V_8_ce0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_8_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_8_ce1 <= ap_const_logic_1;
        else 
            bufLines_iy_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_8_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_9_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_8_d0 <= bufLines_iy_V_9_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_8_d0 <= ap_const_lv9_0;
        else 
            bufLines_iy_V_8_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_iy_V_8_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_iy_V_8_we0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_9_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_9_addr_1_reg_3381, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_9_address0 <= bufLines_iy_V_9_addr_1_reg_3381;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_9_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            bufLines_iy_V_9_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    bufLines_iy_V_9_address1 <= conv_i1102_i_fu_1792_p1(11 - 1 downto 0);

    bufLines_iy_V_9_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state3, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            bufLines_iy_V_9_ce0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_9_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_9_ce1 <= ap_const_logic_1;
        else 
            bufLines_iy_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bufLines_iy_V_9_d0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, ap_CS_fsm_state3, bufLines_iy_V_10_q1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            bufLines_iy_V_9_d0 <= bufLines_iy_V_10_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            bufLines_iy_V_9_d0 <= ap_const_lv9_0;
        else 
            bufLines_iy_V_9_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    bufLines_iy_V_9_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln882_8_reg_3180, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, i_reg_1555, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (i_reg_1555 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            bufLines_iy_V_9_we0 <= ap_const_logic_1;
        else 
            bufLines_iy_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp94_i_fu_1659_p2 <= "1" when (i_reg_1555 = ap_const_lv4_0) else "0";
    cmp_i_i_not_i_fu_1749_p2 <= "1" when (unsigned(empty_reg_1578) < unsigned(ap_const_lv16_5)) else "0";

    cols_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cols_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_blk_n <= cols_empty_n;
        else 
            cols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cols_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, cols_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_out_blk_n <= cols_out_full_n;
        else 
            cols_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    cols_out_din <= cols_dout;

    cols_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rows_empty_n, cols_empty_n, rows_out_full_n, cols_out_full_n)
    begin
        if ((not(((cols_out_full_n = ap_const_logic_0) or (rows_out_full_n = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_out_write <= ap_const_logic_1;
        else 
            cols_out_write <= ap_const_logic_0;
        end if; 
    end process;


    cols_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rows_empty_n, cols_empty_n, rows_out_full_n, cols_out_full_n)
    begin
        if ((not(((cols_out_full_n = ap_const_logic_0) or (rows_out_full_n = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            cols_read <= ap_const_logic_1;
        else 
            cols_read <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IxIt_V_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, colsum_IxIt_V_addr_1_reg_3470_pp1_iter4_reg, ap_enable_reg_pp1_iter5, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            colsum_IxIt_V_address0 <= colsum_IxIt_V_addr_1_reg_3470_pp1_iter4_reg;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            colsum_IxIt_V_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            colsum_IxIt_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    colsum_IxIt_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1)))) then 
            colsum_IxIt_V_ce0 <= ap_const_logic_1;
        else 
            colsum_IxIt_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IxIt_V_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            colsum_IxIt_V_ce1 <= ap_const_logic_1;
        else 
            colsum_IxIt_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IxIt_V_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, ap_enable_reg_pp1_iter5, colsum_prevWIN_IxIt_V_10_fu_2513_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            colsum_IxIt_V_d0 <= colsum_prevWIN_IxIt_V_10_fu_2513_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            colsum_IxIt_V_d0 <= ap_const_lv34_0;
        else 
            colsum_IxIt_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    colsum_IxIt_V_we0_assign_proc : process(cmp94_i_reg_2784, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, icmp_ln882_8_reg_3180_pp1_iter4_reg, ap_enable_reg_pp1_iter5, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (cmp94_i_reg_2784 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (icmp_ln882_8_reg_3180_pp1_iter4_reg = ap_const_lv1_1)))) then 
            colsum_IxIt_V_we0 <= ap_const_logic_1;
        else 
            colsum_IxIt_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IxIx_V_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, colsum_IxIx_V_addr_1_reg_3441, ap_enable_reg_pp1_iter2, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            colsum_IxIx_V_address0 <= colsum_IxIx_V_addr_1_reg_3441;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            colsum_IxIx_V_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            colsum_IxIx_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    colsum_IxIx_V_address1 <= conv_i1102_i_reg_3209(11 - 1 downto 0);

    colsum_IxIx_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            colsum_IxIx_V_ce0 <= ap_const_logic_1;
        else 
            colsum_IxIx_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IxIx_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            colsum_IxIx_V_ce1 <= ap_const_logic_1;
        else 
            colsum_IxIx_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IxIx_V_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, colsum_prevWIN_IxIx_V_10_fu_1923_p2, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            colsum_IxIx_V_d0 <= colsum_prevWIN_IxIx_V_10_fu_1923_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            colsum_IxIx_V_d0 <= ap_const_lv27_0;
        else 
            colsum_IxIx_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    colsum_IxIx_V_we0_assign_proc : process(cmp94_i_reg_2784, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, icmp_ln882_8_reg_3180_pp1_iter1_reg, ap_enable_reg_pp1_iter2, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (cmp94_i_reg_2784 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (icmp_ln882_8_reg_3180_pp1_iter1_reg = ap_const_lv1_1)))) then 
            colsum_IxIx_V_we0 <= ap_const_logic_1;
        else 
            colsum_IxIx_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IxIy_V_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, colsum_IxIy_V_addr_1_reg_3447, ap_enable_reg_pp1_iter2, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            colsum_IxIy_V_address0 <= colsum_IxIy_V_addr_1_reg_3447;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            colsum_IxIy_V_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            colsum_IxIy_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    colsum_IxIy_V_address1 <= conv_i1102_i_reg_3209(11 - 1 downto 0);

    colsum_IxIy_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            colsum_IxIy_V_ce0 <= ap_const_logic_1;
        else 
            colsum_IxIy_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IxIy_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            colsum_IxIy_V_ce1 <= ap_const_logic_1;
        else 
            colsum_IxIy_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IxIy_V_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, colsum_prevWIN_IxIy_V_10_fu_1975_p2, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            colsum_IxIy_V_d0 <= colsum_prevWIN_IxIy_V_10_fu_1975_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            colsum_IxIy_V_d0 <= ap_const_lv27_0;
        else 
            colsum_IxIy_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    colsum_IxIy_V_we0_assign_proc : process(cmp94_i_reg_2784, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, icmp_ln882_8_reg_3180_pp1_iter1_reg, ap_enable_reg_pp1_iter2, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (cmp94_i_reg_2784 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (icmp_ln882_8_reg_3180_pp1_iter1_reg = ap_const_lv1_1)))) then 
            colsum_IxIy_V_we0 <= ap_const_logic_1;
        else 
            colsum_IxIy_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IyIt_V_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, colsum_IyIt_V_addr_1_reg_3481_pp1_iter4_reg, ap_enable_reg_pp1_iter5, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            colsum_IyIt_V_address0 <= colsum_IyIt_V_addr_1_reg_3481_pp1_iter4_reg;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            colsum_IyIt_V_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            colsum_IyIt_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    colsum_IyIt_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1)))) then 
            colsum_IyIt_V_ce0 <= ap_const_logic_1;
        else 
            colsum_IyIt_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IyIt_V_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter4 = ap_const_logic_1))) then 
            colsum_IyIt_V_ce1 <= ap_const_logic_1;
        else 
            colsum_IyIt_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IyIt_V_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, ap_enable_reg_pp1_iter5, colsum_prevWIN_IyIt_V_10_fu_2523_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1))) then 
            colsum_IyIt_V_d0 <= colsum_prevWIN_IyIt_V_10_fu_2523_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            colsum_IyIt_V_d0 <= ap_const_lv34_0;
        else 
            colsum_IyIt_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    colsum_IyIt_V_we0_assign_proc : process(cmp94_i_reg_2784, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, icmp_ln882_8_reg_3180_pp1_iter4_reg, ap_enable_reg_pp1_iter5, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (cmp94_i_reg_2784 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (icmp_ln882_8_reg_3180_pp1_iter4_reg = ap_const_lv1_1)))) then 
            colsum_IyIt_V_we0 <= ap_const_logic_1;
        else 
            colsum_IyIt_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IyIy_V_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, colsum_IyIy_V_addr_1_reg_3453, ap_enable_reg_pp1_iter2, zext_ln114_fu_1670_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            colsum_IyIy_V_address0 <= colsum_IyIy_V_addr_1_reg_3453;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            colsum_IyIy_V_address0 <= zext_ln114_fu_1670_p1(11 - 1 downto 0);
        else 
            colsum_IyIy_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    colsum_IyIy_V_address1 <= conv_i1102_i_reg_3209(11 - 1 downto 0);

    colsum_IyIy_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            colsum_IyIy_V_ce0 <= ap_const_logic_1;
        else 
            colsum_IyIy_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IyIy_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            colsum_IyIy_V_ce1 <= ap_const_logic_1;
        else 
            colsum_IyIy_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    colsum_IyIy_V_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, colsum_prevWIN_IyIy_V_10_fu_2020_p2, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            colsum_IyIy_V_d0 <= colsum_prevWIN_IyIy_V_10_fu_2020_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            colsum_IyIy_V_d0 <= ap_const_lv27_0;
        else 
            colsum_IyIy_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    colsum_IyIy_V_we0_assign_proc : process(cmp94_i_reg_2784, ap_CS_fsm_state3, ap_block_pp1_stage0_11001, icmp_ln882_8_reg_3180_pp1_iter1_reg, ap_enable_reg_pp1_iter2, icmp_ln114_fu_1712_p2)
    begin
        if ((((icmp_ln114_fu_1712_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (cmp94_i_reg_2784 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (icmp_ln882_8_reg_3180_pp1_iter1_reg = ap_const_lv1_1)))) then 
            colsum_IyIy_V_we0 <= ap_const_logic_1;
        else 
            colsum_IyIy_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    colsum_prevWIN_IxIt_V_10_fu_2513_p2 <= std_logic_vector(signed(sext_ln703_6_fu_2510_p1) + signed(colsum_IxIt_V_q1));
    colsum_prevWIN_IxIx_V_10_fu_1923_p2 <= std_logic_vector(signed(sext_ln703_fu_1919_p1) + signed(colsum_IxIx_V_q1));
    colsum_prevWIN_IxIy_V_10_fu_1975_p2 <= std_logic_vector(signed(sext_ln703_4_fu_1971_p1) + signed(colsum_IxIy_V_q1));
    colsum_prevWIN_IyIt_V_10_fu_2523_p2 <= std_logic_vector(signed(sext_ln703_7_fu_2520_p1) + signed(colsum_IyIt_V_q1));
    colsum_prevWIN_IyIy_V_10_fu_2020_p2 <= std_logic_vector(signed(sext_ln703_5_fu_2016_p1) + signed(colsum_IyIy_V_q1));
    conv_i1102_i_fu_1792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_188_reg_1589),64));

    grp_fu_2728_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2728_ce <= ap_const_logic_1;
        else 
            grp_fu_2728_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2728_p1 <= sext_ln1118_7_fu_1863_p1(17 - 1 downto 0);

    grp_fu_2734_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2734_ce <= ap_const_logic_1;
        else 
            grp_fu_2734_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2734_p1 <= sext_ln1118_7_fu_1863_p1(17 - 1 downto 0);

    grp_fu_2740_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2740_ce <= ap_const_logic_1;
        else 
            grp_fu_2740_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2740_p1 <= sext_ln1118_9_fu_2030_p1(17 - 1 downto 0);

    grp_fu_2749_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_2749_ce <= ap_const_logic_1;
        else 
            grp_fu_2749_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2749_p1 <= sext_ln1118_9_fu_2030_p1(17 - 1 downto 0);
    icmp_ln110_fu_1647_p2 <= "1" when (i_reg_1555 = ap_const_lv4_B) else "0";
    icmp_ln114_fu_1712_p2 <= "1" when (j_reg_1567 = op2_assign_5_reg_2769) else "0";
    icmp_ln271_fu_1834_p2 <= "1" when (unsigned(empty_188_reg_1589) < unsigned(ap_const_lv16_5)) else "0";
    icmp_ln874_fu_1770_p2 <= "1" when (empty_188_reg_1589 = ap_const_lv16_0) else "0";
    icmp_ln882_8_fu_1759_p2 <= "1" when (unsigned(zext_ln882_4_fu_1755_p1) < unsigned(op2_assign_5_reg_2769)) else "0";
    icmp_ln882_9_fu_1776_p2 <= "1" when (unsigned(zext_ln882_4_fu_1755_p1) < unsigned(cols_read_reg_2764)) else "0";
    icmp_ln882_fu_1727_p2 <= "1" when (unsigned(zext_ln882_fu_1723_p1) < unsigned(op2_assign_reg_3148)) else "0";
    icmp_ln886_fu_1828_p2 <= "1" when (unsigned(empty_188_reg_1589) > unsigned(ap_const_lv16_A)) else "0";
    mul_ln1349_1_fu_1899_p0 <= sext_ln1349_1_fu_1896_p1(9 - 1 downto 0);
    mul_ln1349_1_fu_1899_p1 <= sext_ln1349_1_fu_1896_p1(9 - 1 downto 0);
    mul_ln1349_2_fu_1934_p0 <= sext_ln1349_2_fu_1930_p1(9 - 1 downto 0);
    mul_ln1349_2_fu_1934_p1 <= sext_ln1349_fu_1878_p1(9 - 1 downto 0);
    mul_ln1349_3_fu_1951_p0 <= sext_ln1349_3_fu_1948_p1(9 - 1 downto 0);
    mul_ln1349_3_fu_1951_p1 <= sext_ln1349_1_fu_1896_p1(9 - 1 downto 0);
    mul_ln1349_4_fu_1982_p0 <= sext_ln1349_2_fu_1930_p1(9 - 1 downto 0);
    mul_ln1349_4_fu_1982_p1 <= sext_ln1349_2_fu_1930_p1(9 - 1 downto 0);
    mul_ln1349_5_fu_1996_p0 <= sext_ln1349_3_fu_1948_p1(9 - 1 downto 0);
    mul_ln1349_5_fu_1996_p1 <= sext_ln1349_3_fu_1948_p1(9 - 1 downto 0);
    mul_ln1349_fu_1882_p0 <= sext_ln1349_fu_1878_p1(9 - 1 downto 0);
    mul_ln1349_fu_1882_p1 <= sext_ln1349_fu_1878_p1(9 - 1 downto 0);
    op2_assign_5_fu_1641_p2 <= std_logic_vector(unsigned(cols_dout) + unsigned(ap_const_lv32_5));
    op2_assign_fu_1665_p2 <= std_logic_vector(unsigned(rows_read_reg_2758) + unsigned(ap_const_lv32_5));
    or_ln178_fu_1787_p2 <= (xor_ln178_fu_1781_p2 or rev463_reg_3170);
    or_ln271_fu_1840_p2 <= (icmp_ln271_fu_1834_p2 or cmp_i_i_not_i_reg_3175);
    rev463_fu_1743_p2 <= (ult_fu_1738_p2 xor ap_const_lv1_1);

    rows_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rows_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_blk_n <= rows_empty_n;
        else 
            rows_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rows_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rows_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_out_blk_n <= rows_out_full_n;
        else 
            rows_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rows_out_din <= rows_dout;

    rows_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rows_empty_n, cols_empty_n, rows_out_full_n, cols_out_full_n)
    begin
        if ((not(((cols_out_full_n = ap_const_logic_0) or (rows_out_full_n = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_out_write <= ap_const_logic_1;
        else 
            rows_out_write <= ap_const_logic_0;
        end if; 
    end process;


    rows_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, rows_empty_n, cols_empty_n, rows_out_full_n, cols_out_full_n)
    begin
        if ((not(((cols_out_full_n = ap_const_logic_0) or (rows_out_full_n = ap_const_logic_0) or (cols_empty_n = ap_const_logic_0) or (rows_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            rows_read <= ap_const_logic_1;
        else 
            rows_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln161_1_fu_2497_p3 <= 
        ap_const_lv34_0 when (icmp_ln874_reg_3189_pp1_iter4_reg(0) = '1') else 
        p_lcssa231525983279_i_fu_302;
    select_ln161_2_fu_2136_p3 <= 
        ap_const_lv27_0 when (icmp_ln874_reg_3189_pp1_iter2_reg(0) = '1') else 
        p_lcssa231225923282_i_fu_306;
    select_ln161_3_fu_2143_p3 <= 
        ap_const_lv27_0 when (icmp_ln874_reg_3189_pp1_iter2_reg(0) = '1') else 
        p_lcssa230925863285_i_fu_310;
    select_ln161_4_fu_2150_p3 <= 
        ap_const_lv27_0 when (icmp_ln874_reg_3189_pp1_iter2_reg(0) = '1') else 
        p_lcssa230625803288_i_fu_314;
    select_ln161_fu_2490_p3 <= 
        ap_const_lv34_0 when (icmp_ln874_reg_3189_pp1_iter4_reg(0) = '1') else 
        p_lcssa231826043276_i_fu_298;
    select_ln882_1_fu_1845_p3 <= 
        bufLines_iy_V_0_q1 when (icmp_ln882_9_reg_3198(0) = '1') else 
        ap_const_lv9_0;
    select_ln882_2_fu_1852_p3 <= 
        bufLines_ix_V_0_q1 when (icmp_ln882_9_reg_3198(0) = '1') else 
        ap_const_lv9_0;
    select_ln882_fu_1871_p3 <= 
        bufLines_it_V_0_q0 when (icmp_ln882_9_reg_3198_pp1_iter1_reg(0) = '1') else 
        ap_const_lv17_0;
    select_ln886_1_fu_2549_p3 <= 
        sub_ln703_6_fu_2530_p2 when (icmp_ln886_reg_3411_pp1_iter4_reg(0) = '1') else 
        colsum_prevWIN_IxIt_V_10_fu_2513_p2;
    select_ln886_2_fu_2181_p3 <= 
        sub_ln703_4_fu_2171_p2 when (icmp_ln886_reg_3411_pp1_iter2_reg(0) = '1') else 
        colsum_prevWIN_IxIy_V_10_reg_3494;
    select_ln886_3_fu_2187_p3 <= 
        sub_ln703_5_fu_2176_p2 when (icmp_ln886_reg_3411_pp1_iter2_reg(0) = '1') else 
        colsum_prevWIN_IyIy_V_10_reg_3501;
    select_ln886_4_fu_2193_p3 <= 
        sub_ln703_3_fu_2166_p2 when (icmp_ln886_reg_3411_pp1_iter2_reg(0) = '1') else 
        colsum_prevWIN_IxIx_V_10_reg_3487;
    select_ln886_fu_2542_p3 <= 
        sub_ln703_7_fu_2536_p2 when (icmp_ln886_reg_3411_pp1_iter4_reg(0) = '1') else 
        colsum_prevWIN_IyIt_V_10_fu_2523_p2;
        sext_ln1118_7_fu_1863_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_empty_189_phi_fu_1604_p4),26));

        sext_ln1118_9_fu_2030_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln882_fu_1871_p3),26));

        sext_ln1349_1_fu_1896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln882_2_reg_3435),18));

        sext_ln1349_2_fu_1930_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_190_reg_1613),18));

        sext_ln1349_3_fu_1948_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln882_1_reg_3429),18));

        sext_ln1349_fu_1878_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_191_reg_1627),18));

        sext_ln703_4_fu_1971_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_2_fu_1965_p2),27));

        sext_ln703_5_fu_2016_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_3_fu_2010_p2),27));

        sext_ln703_6_fu_2510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2740_p3),34));

        sext_ln703_7_fu_2520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2749_p3),34));

        sext_ln703_fu_1919_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1193_fu_1913_p2),27));

    shl_ln1193_1_fu_1905_p3 <= (mul_ln1349_1_fu_1899_p2 & ap_const_lv2_0);
    shl_ln1193_2_fu_1940_p3 <= (mul_ln1349_2_fu_1934_p2 & ap_const_lv2_0);
    shl_ln1193_3_fu_1957_p3 <= (mul_ln1349_3_fu_1951_p2 & ap_const_lv2_0);
    shl_ln1193_4_fu_1988_p3 <= (mul_ln1349_4_fu_1982_p2 & ap_const_lv2_0);
    shl_ln1193_5_fu_2002_p3 <= (mul_ln1349_5_fu_1996_p2 & ap_const_lv2_0);
    shl_ln_fu_1888_p3 <= (mul_ln1349_fu_1882_p2 & ap_const_lv2_0);

    sigmaIx23_blk_n_assign_proc : process(sigmaIx23_full_n, ap_block_pp1_stage0, ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            sigmaIx23_blk_n <= sigmaIx23_full_n;
        else 
            sigmaIx23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        sigmaIx23_din <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_3524_pp1_iter5_reg),27));


    sigmaIx23_write_assign_proc : process(ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            sigmaIx23_write <= ap_const_logic_1;
        else 
            sigmaIx23_write <= ap_const_logic_0;
        end if; 
    end process;


    sigmaIxIt5_blk_n_assign_proc : process(sigmaIxIt5_full_n, ap_block_pp1_stage0, ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            sigmaIxIt5_blk_n <= sigmaIxIt5_full_n;
        else 
            sigmaIxIt5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        sigmaIxIt5_din <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_3549),34));


    sigmaIxIt5_write_assign_proc : process(ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            sigmaIxIt5_write <= ap_const_logic_1;
        else 
            sigmaIxIt5_write <= ap_const_logic_0;
        end if; 
    end process;


    sigmaIxIy7_blk_n_assign_proc : process(sigmaIxIy7_full_n, ap_block_pp1_stage0, ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            sigmaIxIy7_blk_n <= sigmaIxIy7_full_n;
        else 
            sigmaIxIy7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        sigmaIxIy7_din <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_2_reg_3534_pp1_iter5_reg),27));


    sigmaIxIy7_write_assign_proc : process(ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            sigmaIxIy7_write <= ap_const_logic_1;
        else 
            sigmaIxIy7_write <= ap_const_logic_0;
        end if; 
    end process;


    sigmaIy24_blk_n_assign_proc : process(sigmaIy24_full_n, ap_block_pp1_stage0, ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            sigmaIy24_blk_n <= sigmaIy24_full_n;
        else 
            sigmaIy24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        sigmaIy24_din <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1333_1_reg_3529_pp1_iter5_reg),27));


    sigmaIy24_write_assign_proc : process(ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            sigmaIy24_write <= ap_const_logic_1;
        else 
            sigmaIy24_write <= ap_const_logic_0;
        end if; 
    end process;


    sigmaIyIt6_blk_n_assign_proc : process(sigmaIyIt6_full_n, ap_block_pp1_stage0, ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            sigmaIyIt6_blk_n <= sigmaIyIt6_full_n;
        else 
            sigmaIyIt6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

        sigmaIyIt6_din <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_2_reg_3554),34));


    sigmaIyIt6_write_assign_proc : process(ap_enable_reg_pp1_iter6, or_ln271_reg_3420_pp1_iter5_reg, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (or_ln271_reg_3420_pp1_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_1))) then 
            sigmaIyIt6_write <= ap_const_logic_1;
        else 
            sigmaIyIt6_write <= ap_const_logic_0;
        end if; 
    end process;


    strmIt_float8_blk_n_assign_proc : process(strmIt_float8_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_8_reg_3180, or_ln178_reg_3205)
    begin
        if (((or_ln178_reg_3205 = ap_const_lv1_0) and (icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            strmIt_float8_blk_n <= strmIt_float8_empty_n;
        else 
            strmIt_float8_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strmIt_float8_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op346_read_state7, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_predicate_op346_read_state7 = ap_const_boolean_1))) then 
            strmIt_float8_read <= ap_const_logic_1;
        else 
            strmIt_float8_read <= ap_const_logic_0;
        end if; 
    end process;


    strmIx1_blk_n_assign_proc : process(strmIx1_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_8_reg_3180, or_ln178_reg_3205)
    begin
        if (((or_ln178_reg_3205 = ap_const_lv1_0) and (icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            strmIx1_blk_n <= strmIx1_empty_n;
        else 
            strmIx1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strmIx1_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op344_read_state7, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_predicate_op344_read_state7 = ap_const_boolean_1))) then 
            strmIx1_read <= ap_const_logic_1;
        else 
            strmIx1_read <= ap_const_logic_0;
        end if; 
    end process;


    strmIy2_blk_n_assign_proc : process(strmIy2_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln882_8_reg_3180, or_ln178_reg_3205)
    begin
        if (((or_ln178_reg_3205 = ap_const_lv1_0) and (icmp_ln882_8_reg_3180 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            strmIy2_blk_n <= strmIy2_empty_n;
        else 
            strmIy2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strmIy2_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op345_read_state7, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_predicate_op345_read_state7 = ap_const_boolean_1))) then 
            strmIy2_read <= ap_const_logic_1;
        else 
            strmIy2_read <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1193_2_fu_1965_p2 <= std_logic_vector(unsigned(shl_ln1193_2_fu_1940_p3) - unsigned(shl_ln1193_3_fu_1957_p3));
    sub_ln1193_3_fu_2010_p2 <= std_logic_vector(unsigned(shl_ln1193_4_fu_1988_p3) - unsigned(shl_ln1193_5_fu_2002_p3));
    sub_ln1193_fu_1913_p2 <= std_logic_vector(unsigned(shl_ln_fu_1888_p3) - unsigned(shl_ln1193_1_fu_1905_p3));
    sub_ln703_3_fu_2166_p2 <= std_logic_vector(unsigned(colsum_prevWIN_IxIx_V_10_reg_3487) - unsigned(colsum_prevWIN_IxIx_V_0_fu_318));
    sub_ln703_4_fu_2171_p2 <= std_logic_vector(unsigned(colsum_prevWIN_IxIy_V_10_reg_3494) - unsigned(colsum_prevWIN_IxIy_V_0_fu_362));
    sub_ln703_5_fu_2176_p2 <= std_logic_vector(unsigned(colsum_prevWIN_IyIy_V_10_reg_3501) - unsigned(colsum_prevWIN_IyIy_V_0_fu_406));
    sub_ln703_6_fu_2530_p2 <= std_logic_vector(unsigned(colsum_prevWIN_IxIt_V_10_fu_2513_p2) - unsigned(colsum_prevWIN_IxIt_V_0_fu_450));
    sub_ln703_7_fu_2536_p2 <= std_logic_vector(unsigned(colsum_prevWIN_IyIt_V_10_fu_2523_p2) - unsigned(colsum_prevWIN_IyIt_V_0_fu_494));
    ult_fu_1738_p2 <= "1" when (unsigned(zext_ln882_fu_1723_p1) < unsigned(rows_read_reg_2758)) else "0";
    xor_ln178_fu_1781_p2 <= (icmp_ln882_9_fu_1776_p2 xor ap_const_lv1_1);
    zext_ln114_fu_1670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_1567),64));
    zext_ln882_4_fu_1755_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_188_reg_1589),32));
    zext_ln882_fu_1723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_1578),32));
end behav;
