Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Nov 29 13:17:24 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/NonUniformILP/mat_inv_NonUniformILP_37_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 DUT/SharedReg976_instance/s16_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay27No_instance/Y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.204ns (5.393%)  route 3.579ns (94.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns = ( 7.770 - 4.000 ) 
    Source Clock Delay      (SCD):    4.376ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.345ns (routing 2.291ns, distribution 1.054ns)
  Clock Net Delay (Destination): 3.031ns (routing 2.082ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=120057, routed)      3.345     4.376    DUT/SharedReg976_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X47Y28         FDCE                                         r  DUT/SharedReg976_instance/s16_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.457 r  DUT/SharedReg976_instance/s16_reg_c/Q
                         net (fo=239, routed)         3.529     7.986    DUT/Delay27No_instance/s16_reg_c
    SLICE_X40Y189        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     8.109 r  DUT/Delay27No_instance/s16_reg_gate__24/O
                         net (fo=1, routed)           0.050     8.159    DUT/Delay27No_instance/s16_reg_gate__24_n_0
    SLICE_X40Y189        FDCE                                         r  DUT/Delay27No_instance/Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=120057, routed)      3.031     7.770    DUT/Delay27No_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X40Y189        FDCE                                         r  DUT/Delay27No_instance/Y_reg[8]/C
                         clock pessimism              0.501     8.271    
                         clock uncertainty           -0.035     8.236    
    SLICE_X40Y189        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.261    DUT/Delay27No_instance/Y_reg[8]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  0.102    




