INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/True_A3/True_A3.ip_user_files/bd/task1/ipshared/4ded/sources_1/new/multiplexer41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer41
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/True_A3/True_A3.ip_user_files/bd/task1/ip/task1_multiplexer41_0_0/sim/task1_multiplexer41_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1_multiplexer41_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/True_A3/True_A3.ip_user_files/bd/task1/ip/task1_multiplexer41_1_0/sim/task1_multiplexer41_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1_multiplexer41_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/True_A3/True_A3.ip_user_files/bd/task1/ip/task1_util_vector_logic_0_0/sim/task1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/True_A3/True_A3.ip_user_files/bd/task1/ip/task1_util_vector_logic_0_1/sim/task1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/True_A3/True_A3.ip_user_files/bd/task1/sim/task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/True_A3/True_A3.ip_user_files/bd/task1/ip/task1_xlconstant_0_0/sim/task1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/True_A3/True_A3.ip_user_files/bd/task1/ip/task1_xlconstant_1_0/sim/task1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/True_A3/True_A3.srcs/sources_1/bd/task1/hdl/task1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lori/DigitalDesign/True_A3/True_A3.srcs/sim_1/new/FullS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullS_tb
