<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: $isunknown test
should_fail: 0
tags: 20.9
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-20
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../tests/chapter-20/20.9--isunknown.sv.html" target="file-frame">tests/chapter-20/20.9--isunknown.sv</a>
time_elapsed: 7.052s
ram usage: 189532 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../tests/chapter-20/20.9--isunknown.sv.html#l-12" target="file-frame">tests/chapter-20/20.9--isunknown.sv:12</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;bx&#39; generates 32 bits.
                                                                                 : ... In instance top
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../tests/chapter-20/20.9--isunknown.sv.html#l-13" target="file-frame">tests/chapter-20/20.9--isunknown.sv:13</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;bz&#39; generates 32 bits.
                                                                                 : ... In instance top
%Warning-WIDTH: <a href="../../../tests/chapter-20/20.9--isunknown.sv.html#l-14" target="file-frame">tests/chapter-20/20.9--isunknown.sv:14</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;bxz&#39; generates 32 bits.
                                                                                 : ... In instance top
%Warning-WIDTH: <a href="../../../tests/chapter-20/20.9--isunknown.sv.html#l-15" target="file-frame">tests/chapter-20/20.9--isunknown.sv:15</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;32&#39;h0&#39; generates 32 bits.
                                                                                 : ... In instance top
:assert: (0 == 1)
:assert: (0 == 1)
:assert: (0 == 1)
:assert: (0 == 0)

</pre>
</body>