============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 12 2024  12:47:05 pm
  Module:                 single_port_ram
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
                          tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

    Clock     Period 
---------------------
clk          15000.0 
wr_vir_clk_i 15000.0 


    Cost       Critical         Violating 
    Group     Path Slack  TNS     Paths   
------------------------------------------
clk             No paths   0.0            
default         No paths   0.0            
I2O             No paths   0.0            
I2R                725.3   0.0          0 
R2O               2187.0   0.0          0 
R2R              11065.5   0.0          0 
wr_vir_clk_i    No paths   0.0            
------------------------------------------
Total                      0.0          0 

Instance Count
--------------
Leaf Instance Count             444 
Physical Instance count           0 
Sequential Instance Count       136 
Combinational Instance Count    308 
Hierarchical Instance Count       1 

Area
----
Cell Area                          34904.781
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    34904.781
Net Area                           224.133
Total Area (Cell+Physical+Net)     35128.914

Runtime                            0.0 seconds
Elapsed Runtime                    49 seconds
Genus peak memory usage            1679.05 
Innovus peak memory usage          no_value 
Hostname                           localhost
