--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 107.639 ns
From           : registers:inst5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_rpr1:auto_generated|ram_block1a0~portb_address_reg4
To             : out[23]
From Clock     : clock
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'clock'
Slack          : N/A
Required Time  : None
Actual Time    : 10.07 MHz ( period = 99.272 ns )
From           : registers:inst5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_rpr1:auto_generated|ram_block1a0~portb_address_reg4
To             : registers:inst5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_rpr1:auto_generated|ram_block1a0~porta_datain_reg31
From Clock     : clock
To Clock       : clock
Failed Paths   : 0

Type           : Clock Hold: 'clock'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : CU:inst3|sequencer4:inst|counter:inst|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]
To             : registers:inst5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_rpr1:auto_generated|ram_block1a0~porta_we_reg
From Clock     : clock
To Clock       : clock
Failed Paths   : 152

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 152

--------------------------------------------------------------------------------------

