= Middle C Sine Wave =

* FPGA clock is 50 MHz
* Prescale 50 MHz by 3 to get to 16.667 KHz
* 256 samples in the table - one full wave
* 256 clocks for PWM
* Middle C is 261.6256 Hz
* 50,000,0000 / (256 x 256 x 3) = 254.31 Hz
