#Generated by  MIG Version 1.9
#Coregen 14.5 - Build Number P.20131013 on “ú 1 18 02:59:12 2015
#FPGA Part  xc7vx485t-ffg1761-2


IO Bank,Pin Number,Signal Name,IO Standard,Direction,Slew Rate,DiffPair Type,DiffPair Signal
39,N14,ddr3_dq[0],SSTL15_T_DCI,INOUT,FAST,,
39,N13,ddr3_dq[1],SSTL15_T_DCI,INOUT,FAST,,
39,L14,ddr3_dq[2],SSTL15_T_DCI,INOUT,FAST,,
39,M14,ddr3_dq[3],SSTL15_T_DCI,INOUT,FAST,,
39,M12,ddr3_dq[4],SSTL15_T_DCI,INOUT,FAST,,
39,N15,ddr3_dq[5],SSTL15_T_DCI,INOUT,FAST,,
39,M11,ddr3_dq[6],SSTL15_T_DCI,INOUT,FAST,,
39,L12,ddr3_dq[7],SSTL15_T_DCI,INOUT,FAST,,
39,K14,ddr3_dq[8],SSTL15_T_DCI,INOUT,FAST,,
39,K13,ddr3_dq[9],SSTL15_T_DCI,INOUT,FAST,,
39,H13,ddr3_dq[10],SSTL15_T_DCI,INOUT,FAST,,
39,J13,ddr3_dq[11],SSTL15_T_DCI,INOUT,FAST,,
39,L16,ddr3_dq[12],SSTL15_T_DCI,INOUT,FAST,,
39,L15,ddr3_dq[13],SSTL15_T_DCI,INOUT,FAST,,
39,H14,ddr3_dq[14],SSTL15_T_DCI,INOUT,FAST,,
39,J15,ddr3_dq[15],SSTL15_T_DCI,INOUT,FAST,,
39,E15,ddr3_dq[16],SSTL15_T_DCI,INOUT,FAST,,
39,E13,ddr3_dq[17],SSTL15_T_DCI,INOUT,FAST,,
39,F15,ddr3_dq[18],SSTL15_T_DCI,INOUT,FAST,,
39,E14,ddr3_dq[19],SSTL15_T_DCI,INOUT,FAST,,
39,G13,ddr3_dq[20],SSTL15_T_DCI,INOUT,FAST,,
39,G12,ddr3_dq[21],SSTL15_T_DCI,INOUT,FAST,,
39,F14,ddr3_dq[22],SSTL15_T_DCI,INOUT,FAST,,
39,G14,ddr3_dq[23],SSTL15_T_DCI,INOUT,FAST,,
39,B14,ddr3_dq[24],SSTL15_T_DCI,INOUT,FAST,,
39,C13,ddr3_dq[25],SSTL15_T_DCI,INOUT,FAST,,
39,B16,ddr3_dq[26],SSTL15_T_DCI,INOUT,FAST,,
39,D15,ddr3_dq[27],SSTL15_T_DCI,INOUT,FAST,,
39,D13,ddr3_dq[28],SSTL15_T_DCI,INOUT,FAST,,
39,E12,ddr3_dq[29],SSTL15_T_DCI,INOUT,FAST,,
39,C16,ddr3_dq[30],SSTL15_T_DCI,INOUT,FAST,,
39,D16,ddr3_dq[31],SSTL15_T_DCI,INOUT,FAST,,
37,A24,ddr3_dq[32],SSTL15_T_DCI,INOUT,FAST,,
37,B23,ddr3_dq[33],SSTL15_T_DCI,INOUT,FAST,,
37,B27,ddr3_dq[34],SSTL15_T_DCI,INOUT,FAST,,
37,B26,ddr3_dq[35],SSTL15_T_DCI,INOUT,FAST,,
37,A22,ddr3_dq[36],SSTL15_T_DCI,INOUT,FAST,,
37,B22,ddr3_dq[37],SSTL15_T_DCI,INOUT,FAST,,
37,A25,ddr3_dq[38],SSTL15_T_DCI,INOUT,FAST,,
37,C24,ddr3_dq[39],SSTL15_T_DCI,INOUT,FAST,,
37,E24,ddr3_dq[40],SSTL15_T_DCI,INOUT,FAST,,
37,D23,ddr3_dq[41],SSTL15_T_DCI,INOUT,FAST,,
37,D26,ddr3_dq[42],SSTL15_T_DCI,INOUT,FAST,,
37,C25,ddr3_dq[43],SSTL15_T_DCI,INOUT,FAST,,
37,E23,ddr3_dq[44],SSTL15_T_DCI,INOUT,FAST,,
37,D22,ddr3_dq[45],SSTL15_T_DCI,INOUT,FAST,,
37,F22,ddr3_dq[46],SSTL15_T_DCI,INOUT,FAST,,
37,E22,ddr3_dq[47],SSTL15_T_DCI,INOUT,FAST,,
37,A30,ddr3_dq[48],SSTL15_T_DCI,INOUT,FAST,,
37,D27,ddr3_dq[49],SSTL15_T_DCI,INOUT,FAST,,
37,A29,ddr3_dq[50],SSTL15_T_DCI,INOUT,FAST,,
37,C28,ddr3_dq[51],SSTL15_T_DCI,INOUT,FAST,,
37,D28,ddr3_dq[52],SSTL15_T_DCI,INOUT,FAST,,
37,B31,ddr3_dq[53],SSTL15_T_DCI,INOUT,FAST,,
37,A31,ddr3_dq[54],SSTL15_T_DCI,INOUT,FAST,,
37,A32,ddr3_dq[55],SSTL15_T_DCI,INOUT,FAST,,
37,E30,ddr3_dq[56],SSTL15_T_DCI,INOUT,FAST,,
37,F29,ddr3_dq[57],SSTL15_T_DCI,INOUT,FAST,,
37,F30,ddr3_dq[58],SSTL15_T_DCI,INOUT,FAST,,
37,F27,ddr3_dq[59],SSTL15_T_DCI,INOUT,FAST,,
37,C30,ddr3_dq[60],SSTL15_T_DCI,INOUT,FAST,,
37,E29,ddr3_dq[61],SSTL15_T_DCI,INOUT,FAST,,
37,F26,ddr3_dq[62],SSTL15_T_DCI,INOUT,FAST,,
37,D30,ddr3_dq[63],SSTL15_T_DCI,INOUT,FAST,,
38,E17,ddr3_addr[15],SSTL15,OUT,FAST,,
38,F17,ddr3_addr[14],SSTL15,OUT,FAST,,
38,A21,ddr3_addr[13],SSTL15,OUT,FAST,,
38,A15,ddr3_addr[12],SSTL15,OUT,FAST,,
38,B17,ddr3_addr[11],SSTL15,OUT,FAST,,
38,B21,ddr3_addr[10],SSTL15,OUT,FAST,,
38,C19,ddr3_addr[9],SSTL15,OUT,FAST,,
38,D17,ddr3_addr[8],SSTL15,OUT,FAST,,
38,C18,ddr3_addr[7],SSTL15,OUT,FAST,,
38,D20,ddr3_addr[6],SSTL15,OUT,FAST,,
38,A16,ddr3_addr[5],SSTL15,OUT,FAST,,
38,A17,ddr3_addr[4],SSTL15,OUT,FAST,,
38,A19,ddr3_addr[3],SSTL15,OUT,FAST,,
38,C20,ddr3_addr[2],SSTL15,OUT,FAST,,
38,B19,ddr3_addr[1],SSTL15,OUT,FAST,,
38,A20,ddr3_addr[0],SSTL15,OUT,FAST,,
38,D18,ddr3_ba[2],SSTL15,OUT,FAST,,
38,C21,ddr3_ba[1],SSTL15,OUT,FAST,,
38,D21,ddr3_ba[0],SSTL15,OUT,FAST,,
38,E20,ddr3_ras_n,SSTL15,OUT,FAST,,
38,K17,ddr3_cas_n,SSTL15,OUT,FAST,,
38,F20,ddr3_we_n,SSTL15,OUT,FAST,,
37,C29,ddr3_reset_n,LVCMOS15,OUT,FAST,,
38,K19,ddr3_cke[0],SSTL15,OUT,FAST,,
38,H20,ddr3_odt[0],SSTL15,OUT,FAST,,
38,J17,ddr3_cs_n[0],SSTL15,OUT,FAST,,
39,M13,ddr3_dm[0],SSTL15,OUT,FAST,,
39,K15,ddr3_dm[1],SSTL15,OUT,FAST,,
39,F12,ddr3_dm[2],SSTL15,OUT,FAST,,
39,A14,ddr3_dm[3],SSTL15,OUT,FAST,,
37,C23,ddr3_dm[4],SSTL15,OUT,FAST,,
37,D25,ddr3_dm[5],SSTL15,OUT,FAST,,
37,C31,ddr3_dm[6],SSTL15,OUT,FAST,,
37,F31,ddr3_dm[7],SSTL15,OUT,FAST,,
38,E19,sys_clk_p,DIFF_SSTL15,IN,,P,sys_clk_n
38,E18,sys_clk_n,DIFF_SSTL15,IN,,N,sys_clk_p
15,AW40,sys_rst,LVCMOS18,IN,,,
39,N16,ddr3_dqs_p[0],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[0]
39,M16,ddr3_dqs_n[0],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[0]
39,K12,ddr3_dqs_p[1],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[1]
39,J12,ddr3_dqs_n[1],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[1]
39,H16,ddr3_dqs_p[2],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[2]
39,G16,ddr3_dqs_n[2],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[2]
39,C15,ddr3_dqs_p[3],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[3]
39,C14,ddr3_dqs_n[3],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[3]
37,A26,ddr3_dqs_p[4],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[4]
37,A27,ddr3_dqs_n[4],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[4]
37,F25,ddr3_dqs_p[5],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[5]
37,E25,ddr3_dqs_n[5],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[5]
37,B28,ddr3_dqs_p[6],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[6]
37,B29,ddr3_dqs_n[6],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[6]
37,E27,ddr3_dqs_p[7],DIFF_SSTL15_T_DCI,INOUT,FAST,P,ddr3_dqs_n[7]
37,E28,ddr3_dqs_n[7],DIFF_SSTL15_T_DCI,INOUT,FAST,N,ddr3_dqs_p[7]
38,H19,ddr3_ck_p[0],DIFF_SSTL15,OUT,FAST,P,ddr3_ck_n[0]
38,G18,ddr3_ck_n[0],DIFF_SSTL15,OUT,FAST,N,ddr3_ck_p[0]
