--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml board.twx board.ncd -o board.twr board.pcf

Design file:              board.ncd
Physical constraint file: board.pcf
Device,package,speed:     xc6slx9,csg324,C,-2 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 332 paths analyzed, 122 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.688ns.
--------------------------------------------------------------------------------

Paths for end point wc/mode_ctrl/adjust_mode_FSM_FFd1 (SLICE_X13Y17.C1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/tick_generator/clk_out_5Hz (FF)
  Destination:          wc/mode_ctrl/adjust_mode_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.637ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/tick_generator/clk_out_5Hz to wc/mode_ctrl/adjust_mode_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.525   wc/tick_generator/clk_out_5Hz
                                                       wc/tick_generator/clk_out_5Hz
    SLICE_X12Y17.D4      net (fanout=5)        1.965   wc/tick_generator/clk_out_5Hz
    SLICE_X12Y17.D       Tilo                  0.254   wc/mode_ctrl/adjust_mode_FSM_FFd2
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd1-In2
    SLICE_X13Y17.C1      net (fanout=1)        0.520   wc/mode_ctrl/adjust_mode_FSM_FFd1-In2
    SLICE_X13Y17.CLK     Tas                   0.373   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd1-In3
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.637ns (1.152ns logic, 2.485ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/mode_ctrl/adjuster_load (FF)
  Destination:          wc/mode_ctrl/adjust_mode_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/mode_ctrl/adjuster_load to wc/mode_ctrl/adjust_mode_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.BQ      Tcko                  0.430   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjuster_load
    SLICE_X12Y17.D1      net (fanout=34)       0.653   wc/mode_ctrl/adjuster_load
    SLICE_X12Y17.D       Tilo                  0.254   wc/mode_ctrl/adjust_mode_FSM_FFd2
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd1-In2
    SLICE_X13Y17.C1      net (fanout=1)        0.520   wc/mode_ctrl/adjust_mode_FSM_FFd1-In2
    SLICE_X13Y17.CLK     Tas                   0.373   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd1-In3
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (1.057ns logic, 1.173ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/mode_ctrl/prev_adjuster_clk (FF)
  Destination:          wc/mode_ctrl/adjust_mode_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.949ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/mode_ctrl/prev_adjuster_clk to wc/mode_ctrl/adjust_mode_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.AQ      Tcko                  0.430   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/prev_adjuster_clk
    SLICE_X12Y17.D3      net (fanout=2)        0.372   wc/mode_ctrl/prev_adjuster_clk
    SLICE_X12Y17.D       Tilo                  0.254   wc/mode_ctrl/adjust_mode_FSM_FFd2
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd1-In2
    SLICE_X13Y17.C1      net (fanout=1)        0.520   wc/mode_ctrl/adjust_mode_FSM_FFd1-In2
    SLICE_X13Y17.CLK     Tas                   0.373   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd1-In3
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (1.057ns logic, 0.892ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point wc/mode_ctrl/adjust_mode_FSM_FFd2 (SLICE_X12Y17.C4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/tick_generator/clk_out_5Hz (FF)
  Destination:          wc/mode_ctrl/adjust_mode_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/tick_generator/clk_out_5Hz to wc/mode_ctrl/adjust_mode_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.525   wc/tick_generator/clk_out_5Hz
                                                       wc/tick_generator/clk_out_5Hz
    SLICE_X12Y17.D4      net (fanout=5)        1.965   wc/tick_generator/clk_out_5Hz
    SLICE_X12Y17.DMUX    Tilo                  0.326   wc/mode_ctrl/adjust_mode_FSM_FFd2
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X12Y17.C4      net (fanout=1)        0.354   wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X12Y17.CLK     Tas                   0.339   wc/mode_ctrl/adjust_mode_FSM_FFd2
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In3
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (1.190ns logic, 2.319ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/mode_ctrl/adjuster_load (FF)
  Destination:          wc/mode_ctrl/adjust_mode_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.102ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/mode_ctrl/adjuster_load to wc/mode_ctrl/adjust_mode_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.BQ      Tcko                  0.430   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjuster_load
    SLICE_X12Y17.D1      net (fanout=34)       0.653   wc/mode_ctrl/adjuster_load
    SLICE_X12Y17.DMUX    Tilo                  0.326   wc/mode_ctrl/adjust_mode_FSM_FFd2
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X12Y17.C4      net (fanout=1)        0.354   wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X12Y17.CLK     Tas                   0.339   wc/mode_ctrl/adjust_mode_FSM_FFd2
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In3
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (1.095ns logic, 1.007ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/mode_ctrl/prev_adjuster_clk (FF)
  Destination:          wc/mode_ctrl/adjust_mode_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/mode_ctrl/prev_adjuster_clk to wc/mode_ctrl/adjust_mode_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y17.AQ      Tcko                  0.430   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/prev_adjuster_clk
    SLICE_X12Y17.D3      net (fanout=2)        0.372   wc/mode_ctrl/prev_adjuster_clk
    SLICE_X12Y17.DMUX    Tilo                  0.326   wc/mode_ctrl/adjust_mode_FSM_FFd2
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X12Y17.C4      net (fanout=1)        0.354   wc/mode_ctrl/adjust_mode_FSM_FFd2-In1
    SLICE_X12Y17.CLK     Tas                   0.339   wc/mode_ctrl/adjust_mode_FSM_FFd2
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2-In3
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.821ns (1.095ns logic, 0.726ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------

Paths for end point wc/mode_ctrl/adjuster_load (SLICE_X13Y17.B3), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/mode_ctrl/adjust_mode_FSM_FFd2 (FF)
  Destination:          wc/mode_ctrl/adjuster_load (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.228ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/mode_ctrl/adjust_mode_FSM_FFd2 to wc/mode_ctrl/adjuster_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.CQ      Tcko                  0.525   wc/mode_ctrl/adjust_mode_FSM_FFd2
                                                       wc/mode_ctrl/adjust_mode_FSM_FFd2
    SLICE_X13Y17.D1      net (fanout=56)       1.441   wc/mode_ctrl/adjust_mode_FSM_FFd2
    SLICE_X13Y17.DMUX    Tilo                  0.337   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjuster_load_glue_set_SW0
    SLICE_X13Y17.B3      net (fanout=1)        0.552   N80
    SLICE_X13Y17.CLK     Tas                   0.373   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjuster_load_glue_set
                                                       wc/mode_ctrl/adjuster_load
    -------------------------------------------------  ---------------------------
    Total                                      3.228ns (1.235ns logic, 1.993ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/mode_ctrl/timer_load (FF)
  Destination:          wc/mode_ctrl/adjuster_load (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.252ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/mode_ctrl/timer_load to wc/mode_ctrl/adjuster_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y16.CQ      Tcko                  0.525   wc/mode_ctrl/timer_load
                                                       wc/mode_ctrl/timer_load
    SLICE_X13Y17.D5      net (fanout=39)       0.465   wc/mode_ctrl/timer_load
    SLICE_X13Y17.DMUX    Tilo                  0.337   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjuster_load_glue_set_SW0
    SLICE_X13Y17.B3      net (fanout=1)        0.552   N80
    SLICE_X13Y17.CLK     Tas                   0.373   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjuster_load_glue_set
                                                       wc/mode_ctrl/adjuster_load
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (1.235ns logic, 1.017ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wc/mode_ctrl/prev_next_mode (FF)
  Destination:          wc/mode_ctrl/adjuster_load (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.188ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.195 - 0.206)
  Source Clock:         CLK_100MHz_BUFGP rising at 0.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wc/mode_ctrl/prev_next_mode to wc/mode_ctrl/adjuster_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y17.AQ      Tcko                  0.525   wc/mode_ctrl/adjust_mode_FSM_FFd2
                                                       wc/mode_ctrl/prev_next_mode
    SLICE_X13Y17.D3      net (fanout=2)        0.401   wc/mode_ctrl/prev_next_mode
    SLICE_X13Y17.DMUX    Tilo                  0.337   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjuster_load_glue_set_SW0
    SLICE_X13Y17.B3      net (fanout=1)        0.552   N80
    SLICE_X13Y17.CLK     Tas                   0.373   wc/mode_ctrl/adjust_mode_FSM_FFd1
                                                       wc/mode_ctrl/adjuster_load_glue_set
                                                       wc/mode_ctrl/adjuster_load
    -------------------------------------------------  ---------------------------
    Total                                      2.188ns (1.235ns logic, 0.953ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point wc/tick_generator/counter_1Hz_0 (SLICE_X7Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wc/tick_generator/counter_1Hz_0 (FF)
  Destination:          wc/tick_generator/counter_1Hz_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wc/tick_generator/counter_1Hz_0 to wc/tick_generator/counter_1Hz_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.198   wc/tick_generator/counter_1Hz<2>
                                                       wc/tick_generator/counter_1Hz_0
    SLICE_X7Y30.A6       net (fanout=3)        0.031   wc/tick_generator/counter_1Hz<0>
    SLICE_X7Y30.CLK      Tah         (-Th)    -0.215   wc/tick_generator/counter_1Hz<2>
                                                       wc/tick_generator/Mcount_counter_1Hz_xor<0>11_INV_0
                                                       wc/tick_generator/counter_1Hz_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point wc/tick_generator/clk_out_1Hz (SLICE_X7Y29.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wc/tick_generator/clk_out_1Hz (FF)
  Destination:          wc/tick_generator/clk_out_1Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wc/tick_generator/clk_out_1Hz to wc/tick_generator/clk_out_1Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.DQ       Tcko                  0.198   wc/tick_generator/clk_out_1Hz
                                                       wc/tick_generator/clk_out_1Hz
    SLICE_X7Y29.D6       net (fanout=9)        0.036   wc/tick_generator/clk_out_1Hz
    SLICE_X7Y29.CLK      Tah         (-Th)    -0.215   wc/tick_generator/clk_out_1Hz
                                                       wc/tick_generator/clk_out_1Hz_INV_4_o1_INV_0
                                                       wc/tick_generator/clk_out_1Hz
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.413ns logic, 0.036ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Paths for end point wc/tick_generator/clk_out_5Hz (SLICE_X12Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wc/tick_generator/clk_out_5Hz (FF)
  Destination:          wc/tick_generator/clk_out_5Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_100MHz_BUFGP rising at 10.000ns
  Destination Clock:    CLK_100MHz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wc/tick_generator/clk_out_5Hz to wc/tick_generator/clk_out_5Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.234   wc/tick_generator/clk_out_5Hz
                                                       wc/tick_generator/clk_out_5Hz
    SLICE_X12Y30.D6      net (fanout=5)        0.027   wc/tick_generator/clk_out_5Hz
    SLICE_X12Y30.CLK     Tah         (-Th)    -0.197   wc/tick_generator/clk_out_5Hz
                                                       wc/tick_generator/clk_out_5Hz_INV_2_o1_INV_0
                                                       wc/tick_generator/clk_out_5Hz
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_100MHz_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_100MHz_BUFGP/BUFG/I0
  Logical resource: CLK_100MHz_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_100MHz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: wc/mode_ctrl/timer_load/CLK
  Logical resource: wc/mode_ctrl/timer_load/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: CLK_100MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: wc/mode_ctrl/adjust_mode_FSM_FFd2/CLK
  Logical resource: wc/mode_ctrl/prev_next_mode/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: CLK_100MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100MHz     |    3.688|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 332 paths, 0 nets, and 106 connections

Design statistics:
   Minimum period:   3.688ns{1}   (Maximum frequency: 271.150MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 29 00:08:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



