
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.35

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src[32] (input port clocked by clk)
Endpoint: result[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     1    1.49    0.00    0.00    3.00 ^ src[32] (in)
                                         src[32] (net)
                  0.00    0.00    3.00 ^ input7/A (BUF_X1)
     1    1.06    0.01    0.02    3.02 ^ input7/Z (BUF_X1)
                                         net7 (net)
                  0.01    0.00    3.02 ^ _357_/A1 (AND2_X1)
     1    1.02    0.01    0.03    3.04 ^ _357_/ZN (AND2_X1)
                                         net75 (net)
                  0.01    0.00    3.04 ^ output75/A (BUF_X1)
     1    0.70    0.01    0.02    3.06 ^ output75/Z (BUF_X1)
                                         result[0] (net)
                  0.01    0.00    3.06 ^ result[0] (out)
                                  3.06   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.06   data arrival time
-----------------------------------------------------------------------------
                                  6.06   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: src[77] (input port clocked by clk)
Endpoint: result[77] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   23.96    0.00    0.00    3.00 v src[77] (in)
                                         src[77] (net)
                  0.00    0.00    3.00 v input52/A (BUF_X32)
     1   43.84    0.00    0.02    3.02 v input52/Z (BUF_X32)
                                         net52 (net)
                  0.03    0.03    3.05 v wire279/A (BUF_X8)
     1   45.07    0.01    0.04    3.08 v wire279/Z (BUF_X8)
                                         net279 (net)
                  0.04    0.03    3.11 v wire278/A (BUF_X16)
     1   77.27    0.01    0.04    3.15 v wire278/Z (BUF_X16)
                                         net278 (net)
                  0.10    0.08    3.23 v wire277/A (BUF_X32)
     1   77.61    0.01    0.05    3.28 v wire277/Z (BUF_X32)
                                         net277 (net)
                  0.10    0.08    3.36 v wire276/A (BUF_X32)
     1   77.43    0.01    0.05    3.41 v wire276/Z (BUF_X32)
                                         net276 (net)
                  0.09    0.08    3.49 v wire275/A (BUF_X32)
     1   77.27    0.01    0.05    3.54 v wire275/Z (BUF_X32)
                                         net275 (net)
                  0.09    0.08    3.62 v wire274/A (BUF_X32)
     4   66.81    0.01    0.05    3.67 v wire274/Z (BUF_X32)
                                         net274 (net)
                  0.07    0.06    3.73 v _719_/A2 (AOI22_X2)
     1    1.73    0.03    0.06    3.79 ^ _719_/ZN (AOI22_X2)
                                         _287_ (net)
                  0.03    0.00    3.79 ^ _720_/A2 (NOR2_X1)
     1    5.50    0.01    0.02    3.81 v _720_/ZN (NOR2_X1)
                                         _288_ (net)
                  0.01    0.00    3.81 v _721_/A (AOI21_X2)
     1    6.73    0.04    0.05    3.86 ^ _721_/ZN (AOI21_X2)
                                         _289_ (net)
                  0.04    0.00    3.86 ^ _722_/B1 (OAI21_X4)
     1   42.41    0.04    0.03    3.90 v _722_/ZN (OAI21_X4)
                                         net177 (net)
                  0.05    0.03    3.93 v wire208/A (BUF_X8)
     1   43.01    0.01    0.04    3.97 v wire208/Z (BUF_X8)
                                         net208 (net)
                  0.03    0.03    4.00 v wire207/A (BUF_X16)
     1   77.20    0.01    0.04    4.03 v wire207/Z (BUF_X16)
                                         net207 (net)
                  0.09    0.08    4.11 v wire206/A (BUF_X32)
     1   78.48    0.01    0.05    4.16 v wire206/Z (BUF_X32)
                                         net206 (net)
                  0.10    0.08    4.24 v wire205/A (BUF_X32)
     1   77.96    0.01    0.05    4.30 v wire205/Z (BUF_X32)
                                         net205 (net)
                  0.10    0.08    4.38 v wire204/A (BUF_X32)
     1   78.14    0.01    0.05    4.43 v wire204/Z (BUF_X32)
                                         net204 (net)
                  0.10    0.08    4.51 v wire203/A (BUF_X32)
     1   55.53    0.01    0.05    4.56 v wire203/Z (BUF_X32)
                                         net203 (net)
                  0.05    0.04    4.60 v output177/A (BUF_X1)
     1    0.11    0.01    0.04    4.65 v output177/Z (BUF_X1)
                                         result[77] (net)
                  0.01    0.00    4.65 v result[77] (out)
                                  4.65   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.65   data arrival time
-----------------------------------------------------------------------------
                                  7.35   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src[77] (input port clocked by clk)
Endpoint: result[77] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   23.96    0.00    0.00    3.00 v src[77] (in)
                                         src[77] (net)
                  0.00    0.00    3.00 v input52/A (BUF_X32)
     1   43.84    0.00    0.02    3.02 v input52/Z (BUF_X32)
                                         net52 (net)
                  0.03    0.03    3.05 v wire279/A (BUF_X8)
     1   45.07    0.01    0.04    3.08 v wire279/Z (BUF_X8)
                                         net279 (net)
                  0.04    0.03    3.11 v wire278/A (BUF_X16)
     1   77.27    0.01    0.04    3.15 v wire278/Z (BUF_X16)
                                         net278 (net)
                  0.10    0.08    3.23 v wire277/A (BUF_X32)
     1   77.61    0.01    0.05    3.28 v wire277/Z (BUF_X32)
                                         net277 (net)
                  0.10    0.08    3.36 v wire276/A (BUF_X32)
     1   77.43    0.01    0.05    3.41 v wire276/Z (BUF_X32)
                                         net276 (net)
                  0.09    0.08    3.49 v wire275/A (BUF_X32)
     1   77.27    0.01    0.05    3.54 v wire275/Z (BUF_X32)
                                         net275 (net)
                  0.09    0.08    3.62 v wire274/A (BUF_X32)
     4   66.81    0.01    0.05    3.67 v wire274/Z (BUF_X32)
                                         net274 (net)
                  0.07    0.06    3.73 v _719_/A2 (AOI22_X2)
     1    1.73    0.03    0.06    3.79 ^ _719_/ZN (AOI22_X2)
                                         _287_ (net)
                  0.03    0.00    3.79 ^ _720_/A2 (NOR2_X1)
     1    5.50    0.01    0.02    3.81 v _720_/ZN (NOR2_X1)
                                         _288_ (net)
                  0.01    0.00    3.81 v _721_/A (AOI21_X2)
     1    6.73    0.04    0.05    3.86 ^ _721_/ZN (AOI21_X2)
                                         _289_ (net)
                  0.04    0.00    3.86 ^ _722_/B1 (OAI21_X4)
     1   42.41    0.04    0.03    3.90 v _722_/ZN (OAI21_X4)
                                         net177 (net)
                  0.05    0.03    3.93 v wire208/A (BUF_X8)
     1   43.01    0.01    0.04    3.97 v wire208/Z (BUF_X8)
                                         net208 (net)
                  0.03    0.03    4.00 v wire207/A (BUF_X16)
     1   77.20    0.01    0.04    4.03 v wire207/Z (BUF_X16)
                                         net207 (net)
                  0.09    0.08    4.11 v wire206/A (BUF_X32)
     1   78.48    0.01    0.05    4.16 v wire206/Z (BUF_X32)
                                         net206 (net)
                  0.10    0.08    4.24 v wire205/A (BUF_X32)
     1   77.96    0.01    0.05    4.30 v wire205/Z (BUF_X32)
                                         net205 (net)
                  0.10    0.08    4.38 v wire204/A (BUF_X32)
     1   78.14    0.01    0.05    4.43 v wire204/Z (BUF_X32)
                                         net204 (net)
                  0.10    0.08    4.51 v wire203/A (BUF_X32)
     1   55.53    0.01    0.05    4.56 v wire203/Z (BUF_X32)
                                         net203 (net)
                  0.05    0.04    4.60 v output177/A (BUF_X1)
     1    0.11    0.01    0.04    4.65 v output177/Z (BUF_X1)
                                         result[77] (net)
                  0.01    0.00    4.65 v result[77] (out)
                                  4.65   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.65   data arrival time
-----------------------------------------------------------------------------
                                  7.35   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.09680691361427307

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4876

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
8.735132217407227

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
63.32400131225586

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.1379

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.6463

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.3537

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
158.270021

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          7.82e-05   6.00e-05   6.33e-05   2.01e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.82e-05   6.00e-05   6.33e-05   2.01e-04 100.0%
                          38.8%      29.8%      31.4%
