

================================================================
== Vitis HLS Report for 'activation_fwd'
================================================================
* Date:           Tue Feb 22 16:20:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        activation_fwd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    4|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1           |        2|        ?|         3|          1|          1|    1 ~ ?|       yes|
        |- VITIS_LOOP_42_2  |        5|        ?|         4|          3|          1|    1 ~ ?|       yes|
        |- VITIS_LOOP_27_1  |        8|        ?|         7|          3|          1|    1 ~ ?|       yes|
        |- Loop 4           |        2|      128|         3|          1|          1|  1 ~ 127|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 3, depth = 4
  * Pipeline-2: initiation interval (II) = 3, depth = 7
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 3, D = 4, States = { 13 14 15 16 }
  Pipeline-2 : II = 3, D = 7, States = { 18 19 20 21 22 23 24 }
  Pipeline-3 : II = 1, D = 3, States = { 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 25 13 18 
13 --> 14 
14 --> 15 
15 --> 17 16 
16 --> 13 
17 --> 25 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 25 24 
24 --> 18 
25 --> 33 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 34 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_8, i32 0, i32 200, void @empty_12, void @empty, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_2"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dimension"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dimension, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dimension, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %type_r"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %type_r, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %type_r, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%type_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %type_r"   --->   Operation 48 'read' 'type_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%dimension_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dimension"   --->   Operation 49 'read' 'dimension_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 50 [1/1] (1.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 50 'read' 'out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r"   --->   Operation 51 'read' 'in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%in_t = alloca i64 1" [activation_fwd/main.cpp:18]   --->   Operation 52 'alloca' 'in_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%out_t = alloca i64 1" [activation_fwd/main.cpp:19]   --->   Operation 53 'alloca' 'out_t' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln21 = icmp_ne  i32 %dimension_read, i32 0" [activation_fwd/main.cpp:21]   --->   Operation 54 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %loop-memcpy-residual-header16, void %loop-memcpy-expansion13.preheader" [activation_fwd/main.cpp:21]   --->   Operation 55 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %in_read, i32 2, i32 63"   --->   Operation 56 'partselect' 'p_cast' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast"   --->   Operation 57 'sext' 'p_cast_cast' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast"   --->   Operation 58 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 59 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 62 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 63 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 64 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 65 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %dimension_read"   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion13"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%loop_index14 = phi i7 %empty_21, void %loop-memcpy-expansion13.split, i7 0, void %loop-memcpy-expansion13.preheader"   --->   Operation 67 'phi' 'loop_index14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (1.87ns)   --->   "%empty_21 = add i7 %loop_index14, i7 1"   --->   Operation 68 'add' 'empty_21' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%loop_index14_cast16 = zext i7 %loop_index14"   --->   Operation 69 'zext' 'loop_index14_cast16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (2.47ns)   --->   "%exitcond247 = icmp_eq  i32 %loop_index14_cast16, i32 %dimension_read"   --->   Operation 71 'icmp' 'exitcond247' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 72 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond247, void %loop-memcpy-expansion13.split, void %loop-memcpy-residual-header16.loopexit"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 74 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr"   --->   Operation 74 'read' 'gmem_addr_read' <Predicate = (!exitcond247)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%loop_index14_cast4 = zext i7 %loop_index14"   --->   Operation 75 'zext' 'loop_index14_cast4' <Predicate = (!exitcond247)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%empty_23 = bitcast i32 %gmem_addr_read"   --->   Operation 76 'bitcast' 'empty_23' <Predicate = (!exitcond247)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%in_t_addr = getelementptr i32 %in_t, i64 0, i64 %loop_index14_cast4"   --->   Operation 77 'getelementptr' 'in_t_addr' <Predicate = (!exitcond247)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 %empty_23, i7 %in_t_addr"   --->   Operation 78 'store' 'store_ln0' <Predicate = (!exitcond247)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion13"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!exitcond247)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.45>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header16"   --->   Operation 80 'br' 'br_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln24 = icmp_eq  i32 %type_read, i32 0" [activation_fwd/main.cpp:24]   --->   Operation 81 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (2.47ns)   --->   "%cmp11 = icmp_sgt  i32 %dimension_read, i32 0"   --->   Operation 82 'icmp' 'cmp11' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void, void" [activation_fwd/main.cpp:24]   --->   Operation 83 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %cmp11, void %._crit_edge, void %.lr.ph6" [activation_fwd/main.cpp:42]   --->   Operation 84 'br' 'br_ln42' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %dimension_read" [activation_fwd/main.cpp:42]   --->   Operation 85 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln24 & cmp11)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln42 = br void" [activation_fwd/main.cpp:42]   --->   Operation 86 'br' 'br_ln42' <Predicate = (!icmp_ln24 & cmp11)> <Delay = 1.58>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %cmp11, void %._crit_edge, void %.lr.ph" [activation_fwd/main.cpp:27]   --->   Operation 87 'br' 'br_ln27' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %dimension_read" [activation_fwd/main.cpp:27]   --->   Operation 88 'trunc' 'trunc_ln27' <Predicate = (icmp_ln24 & cmp11)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln27 = br void" [activation_fwd/main.cpp:27]   --->   Operation 89 'br' 'br_ln27' <Predicate = (icmp_ln24 & cmp11)> <Delay = 1.58>

State 13 <SV = 10> <Delay = 5.31>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%i_1_0 = phi i7 %add_ln42_4, void %.split5.4, i7 0, void %.lr.ph6" [activation_fwd/main.cpp:42]   --->   Operation 90 'phi' 'i_1_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%i_1_0_cast = zext i7 %i_1_0" [activation_fwd/main.cpp:42]   --->   Operation 91 'zext' 'i_1_0_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 0, i64 0"   --->   Operation 92 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp_eq  i31 %i_1_0_cast, i31 %trunc_ln42" [activation_fwd/main.cpp:42]   --->   Operation 94 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split5.0, void %._crit_edge.loopexit" [activation_fwd/main.cpp:42]   --->   Operation 95 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%i_1_0_cast6 = zext i7 %i_1_0" [activation_fwd/main.cpp:42]   --->   Operation 96 'zext' 'i_1_0_cast6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%in_t_addr_2 = getelementptr i32 %in_t, i64 0, i64 %i_1_0_cast6" [activation_fwd/main.cpp:44]   --->   Operation 97 'getelementptr' 'in_t_addr_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 98 [2/2] (3.25ns)   --->   "%in_t_load_1 = load i7 %in_t_addr_2" [activation_fwd/main.cpp:44]   --->   Operation 98 'load' 'in_t_load_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 99 [1/1] (1.87ns)   --->   "%add_ln42 = add i7 %i_1_0, i7 1" [activation_fwd/main.cpp:42]   --->   Operation 99 'add' 'add_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i7 %add_ln42" [activation_fwd/main.cpp:42]   --->   Operation 100 'zext' 'zext_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i7 %add_ln42" [activation_fwd/main.cpp:42]   --->   Operation 101 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (2.47ns)   --->   "%icmp_ln42_1 = icmp_eq  i31 %zext_ln42_1, i31 %trunc_ln42" [activation_fwd/main.cpp:42]   --->   Operation 102 'icmp' 'icmp_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_1, void %.split5.1, void %._crit_edge.loopexit" [activation_fwd/main.cpp:42]   --->   Operation 103 'br' 'br_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%in_t_addr_4 = getelementptr i32 %in_t, i64 0, i64 %zext_ln42" [activation_fwd/main.cpp:44]   --->   Operation 104 'getelementptr' 'in_t_addr_4' <Predicate = (!icmp_ln42 & !icmp_ln42_1)> <Delay = 0.00>
ST_13 : Operation 105 [2/2] (3.25ns)   --->   "%in_t_load_6 = load i7 %in_t_addr_4" [activation_fwd/main.cpp:44]   --->   Operation 105 'load' 'in_t_load_6' <Predicate = (!icmp_ln42 & !icmp_ln42_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 14 <SV = 11> <Delay = 6.50>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [activation_fwd/main.cpp:42]   --->   Operation 106 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 107 [1/2] (3.25ns)   --->   "%in_t_load_1 = load i7 %in_t_addr_2" [activation_fwd/main.cpp:44]   --->   Operation 107 'load' 'in_t_load_1' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%out_t_addr_1 = getelementptr i32 %out_t, i64 0, i64 %i_1_0_cast6" [activation_fwd/main.cpp:44]   --->   Operation 108 'getelementptr' 'out_t_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %in_t_load_1, i7 %out_t_addr_1" [activation_fwd/main.cpp:44]   --->   Operation 109 'store' 'store_ln44' <Predicate = (!icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 110 [1/2] (3.25ns)   --->   "%in_t_load_6 = load i7 %in_t_addr_4" [activation_fwd/main.cpp:44]   --->   Operation 110 'load' 'in_t_load_6' <Predicate = (!icmp_ln42 & !icmp_ln42_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%out_t_addr_6 = getelementptr i32 %out_t, i64 0, i64 %zext_ln42" [activation_fwd/main.cpp:44]   --->   Operation 111 'getelementptr' 'out_t_addr_6' <Predicate = (!icmp_ln42 & !icmp_ln42_1)> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %in_t_load_6, i7 %out_t_addr_6" [activation_fwd/main.cpp:44]   --->   Operation 112 'store' 'store_ln44' <Predicate = (!icmp_ln42 & !icmp_ln42_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 113 [1/1] (1.87ns)   --->   "%add_ln42_1 = add i7 %i_1_0, i7 2" [activation_fwd/main.cpp:42]   --->   Operation 113 'add' 'add_ln42_1' <Predicate = (!icmp_ln42 & !icmp_ln42_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i7 %add_ln42_1" [activation_fwd/main.cpp:42]   --->   Operation 114 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln42 & !icmp_ln42_1)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i7 %add_ln42_1" [activation_fwd/main.cpp:42]   --->   Operation 115 'zext' 'zext_ln42_3' <Predicate = (!icmp_ln42 & !icmp_ln42_1)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (2.47ns)   --->   "%icmp_ln42_2 = icmp_eq  i31 %zext_ln42_3, i31 %trunc_ln42" [activation_fwd/main.cpp:42]   --->   Operation 116 'icmp' 'icmp_ln42_2' <Predicate = (!icmp_ln42 & !icmp_ln42_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_2, void %.split5.2, void %._crit_edge.loopexit" [activation_fwd/main.cpp:42]   --->   Operation 117 'br' 'br_ln42' <Predicate = (!icmp_ln42 & !icmp_ln42_1)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%in_t_addr_6 = getelementptr i32 %in_t, i64 0, i64 %zext_ln42_2" [activation_fwd/main.cpp:44]   --->   Operation 118 'getelementptr' 'in_t_addr_6' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2)> <Delay = 0.00>
ST_14 : Operation 119 [2/2] (3.25ns)   --->   "%in_t_load_7 = load i7 %in_t_addr_6" [activation_fwd/main.cpp:44]   --->   Operation 119 'load' 'in_t_load_7' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 120 [1/1] (1.87ns)   --->   "%add_ln42_2 = add i7 %i_1_0, i7 3" [activation_fwd/main.cpp:42]   --->   Operation 120 'add' 'add_ln42_2' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i7 %add_ln42_2" [activation_fwd/main.cpp:42]   --->   Operation 121 'zext' 'zext_ln42_4' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i7 %add_ln42_2" [activation_fwd/main.cpp:42]   --->   Operation 122 'zext' 'zext_ln42_5' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln42_3 = icmp_eq  i31 %zext_ln42_5, i31 %trunc_ln42" [activation_fwd/main.cpp:42]   --->   Operation 123 'icmp' 'icmp_ln42_3' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_3, void %.split5.3, void %._crit_edge.loopexit" [activation_fwd/main.cpp:42]   --->   Operation 124 'br' 'br_ln42' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%in_t_addr_8 = getelementptr i32 %in_t, i64 0, i64 %zext_ln42_4" [activation_fwd/main.cpp:44]   --->   Operation 125 'getelementptr' 'in_t_addr_8' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3)> <Delay = 0.00>
ST_14 : Operation 126 [2/2] (3.25ns)   --->   "%in_t_load_8 = load i7 %in_t_addr_8" [activation_fwd/main.cpp:44]   --->   Operation 126 'load' 'in_t_load_8' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_14 : Operation 127 [1/1] (1.87ns)   --->   "%add_ln42_3 = add i7 %i_1_0, i7 4" [activation_fwd/main.cpp:42]   --->   Operation 127 'add' 'add_ln42_3' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i7 %add_ln42_3" [activation_fwd/main.cpp:42]   --->   Operation 128 'zext' 'zext_ln42_7' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (2.47ns)   --->   "%icmp_ln42_4 = icmp_eq  i31 %zext_ln42_7, i31 %trunc_ln42" [activation_fwd/main.cpp:42]   --->   Operation 129 'icmp' 'icmp_ln42_4' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42_4, void %.split5.4, void %._crit_edge.loopexit" [activation_fwd/main.cpp:42]   --->   Operation 130 'br' 'br_ln42' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 6.50>
ST_15 : Operation 131 [1/2] (3.25ns)   --->   "%in_t_load_7 = load i7 %in_t_addr_6" [activation_fwd/main.cpp:44]   --->   Operation 131 'load' 'in_t_load_7' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%out_t_addr_8 = getelementptr i32 %out_t, i64 0, i64 %zext_ln42_2" [activation_fwd/main.cpp:44]   --->   Operation 132 'getelementptr' 'out_t_addr_8' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2)> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %in_t_load_7, i7 %out_t_addr_8" [activation_fwd/main.cpp:44]   --->   Operation 133 'store' 'store_ln44' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 134 [1/2] (3.25ns)   --->   "%in_t_load_8 = load i7 %in_t_addr_8" [activation_fwd/main.cpp:44]   --->   Operation 134 'load' 'in_t_load_8' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%out_t_addr_9 = getelementptr i32 %out_t, i64 0, i64 %zext_ln42_4" [activation_fwd/main.cpp:44]   --->   Operation 135 'getelementptr' 'out_t_addr_9' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %in_t_load_8, i7 %out_t_addr_9" [activation_fwd/main.cpp:44]   --->   Operation 136 'store' 'store_ln44' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i7 %add_ln42_3" [activation_fwd/main.cpp:42]   --->   Operation 137 'zext' 'zext_ln42_6' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%in_t_addr_10 = getelementptr i32 %in_t, i64 0, i64 %zext_ln42_6" [activation_fwd/main.cpp:44]   --->   Operation 138 'getelementptr' 'in_t_addr_10' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3 & !icmp_ln42_4)> <Delay = 0.00>
ST_15 : Operation 139 [2/2] (3.25ns)   --->   "%in_t_load_9 = load i7 %in_t_addr_10" [activation_fwd/main.cpp:44]   --->   Operation 139 'load' 'in_t_load_9' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3 & !icmp_ln42_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 140 [1/1] (1.87ns)   --->   "%add_ln42_4 = add i7 %i_1_0, i7 5" [activation_fwd/main.cpp:42]   --->   Operation 140 'add' 'add_ln42_4' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3 & !icmp_ln42_4)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.50>
ST_16 : Operation 141 [1/2] (3.25ns)   --->   "%in_t_load_9 = load i7 %in_t_addr_10" [activation_fwd/main.cpp:44]   --->   Operation 141 'load' 'in_t_load_9' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3 & !icmp_ln42_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%out_t_addr_10 = getelementptr i32 %out_t, i64 0, i64 %zext_ln42_6" [activation_fwd/main.cpp:44]   --->   Operation 142 'getelementptr' 'out_t_addr_10' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3 & !icmp_ln42_4)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %in_t_load_9, i7 %out_t_addr_10" [activation_fwd/main.cpp:44]   --->   Operation 143 'store' 'store_ln44' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3 & !icmp_ln42_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 144 'br' 'br_ln0' <Predicate = (!icmp_ln42 & !icmp_ln42_1 & !icmp_ln42_2 & !icmp_ln42_3 & !icmp_ln42_4)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 145 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 10> <Delay = 5.31>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%i_0 = phi i7 0, void %.lr.ph, i7 %add_ln27_4, void %.split.4" [activation_fwd/main.cpp:27]   --->   Operation 146 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%i_0_cast = zext i7 %i_0" [activation_fwd/main.cpp:27]   --->   Operation 147 'zext' 'i_0_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 0, i64 0"   --->   Operation 148 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 149 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (2.47ns)   --->   "%icmp_ln27 = icmp_eq  i31 %i_0_cast, i31 %trunc_ln27" [activation_fwd/main.cpp:27]   --->   Operation 150 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %.split.0, void %._crit_edge.loopexit1" [activation_fwd/main.cpp:27]   --->   Operation 151 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%i_0_cast5 = zext i7 %i_0" [activation_fwd/main.cpp:27]   --->   Operation 152 'zext' 'i_0_cast5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%in_t_addr_1 = getelementptr i32 %in_t, i64 0, i64 %i_0_cast5" [activation_fwd/main.cpp:29]   --->   Operation 153 'getelementptr' 'in_t_addr_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 154 [2/2] (3.25ns)   --->   "%in_t_load = load i7 %in_t_addr_1" [activation_fwd/main.cpp:29]   --->   Operation 154 'load' 'in_t_load' <Predicate = (!icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_18 : Operation 155 [1/1] (1.87ns)   --->   "%add_ln27 = add i7 %i_0, i7 1" [activation_fwd/main.cpp:27]   --->   Operation 155 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %add_ln27" [activation_fwd/main.cpp:27]   --->   Operation 156 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i7 %add_ln27" [activation_fwd/main.cpp:27]   --->   Operation 157 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (2.47ns)   --->   "%icmp_ln27_1 = icmp_eq  i31 %zext_ln27_1, i31 %trunc_ln27" [activation_fwd/main.cpp:27]   --->   Operation 158 'icmp' 'icmp_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_1, void %.split.1, void %._crit_edge.loopexit1" [activation_fwd/main.cpp:27]   --->   Operation 159 'br' 'br_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%in_t_addr_3 = getelementptr i32 %in_t, i64 0, i64 %zext_ln27" [activation_fwd/main.cpp:29]   --->   Operation 160 'getelementptr' 'in_t_addr_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 0.00>
ST_18 : Operation 161 [2/2] (3.25ns)   --->   "%in_t_load_5 = load i7 %in_t_addr_3" [activation_fwd/main.cpp:29]   --->   Operation 161 'load' 'in_t_load_5' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 19 <SV = 11> <Delay = 5.31>
ST_19 : Operation 162 [1/2] (3.25ns)   --->   "%in_t_load = load i7 %in_t_addr_1" [activation_fwd/main.cpp:29]   --->   Operation 162 'load' 'in_t_load' <Predicate = (!icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 163 [1/2] (3.25ns)   --->   "%in_t_load_5 = load i7 %in_t_addr_3" [activation_fwd/main.cpp:29]   --->   Operation 163 'load' 'in_t_load_5' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 164 [1/1] (1.87ns)   --->   "%add_ln27_1 = add i7 %i_0, i7 2" [activation_fwd/main.cpp:27]   --->   Operation 164 'add' 'add_ln27_1' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %add_ln27_1" [activation_fwd/main.cpp:27]   --->   Operation 165 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i7 %add_ln27_1" [activation_fwd/main.cpp:27]   --->   Operation 166 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (2.47ns)   --->   "%icmp_ln27_2 = icmp_eq  i31 %zext_ln27_3, i31 %trunc_ln27" [activation_fwd/main.cpp:27]   --->   Operation 167 'icmp' 'icmp_ln27_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_2, void %.split.2, void %._crit_edge.loopexit1" [activation_fwd/main.cpp:27]   --->   Operation 168 'br' 'br_ln27' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%in_t_addr_5 = getelementptr i32 %in_t, i64 0, i64 %zext_ln27_2" [activation_fwd/main.cpp:29]   --->   Operation 169 'getelementptr' 'in_t_addr_5' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 0.00>
ST_19 : Operation 170 [2/2] (3.25ns)   --->   "%in_t_load_2 = load i7 %in_t_addr_5" [activation_fwd/main.cpp:29]   --->   Operation 170 'load' 'in_t_load_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 171 [1/1] (1.87ns)   --->   "%add_ln27_2 = add i7 %i_0, i7 3" [activation_fwd/main.cpp:27]   --->   Operation 171 'add' 'add_ln27_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln27_4 = zext i7 %add_ln27_2" [activation_fwd/main.cpp:27]   --->   Operation 172 'zext' 'zext_ln27_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln27_5 = zext i7 %add_ln27_2" [activation_fwd/main.cpp:27]   --->   Operation 173 'zext' 'zext_ln27_5' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (2.47ns)   --->   "%icmp_ln27_3 = icmp_eq  i31 %zext_ln27_5, i31 %trunc_ln27" [activation_fwd/main.cpp:27]   --->   Operation 174 'icmp' 'icmp_ln27_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_3, void %.split.3, void %._crit_edge.loopexit1" [activation_fwd/main.cpp:27]   --->   Operation 175 'br' 'br_ln27' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%in_t_addr_7 = getelementptr i32 %in_t, i64 0, i64 %zext_ln27_4" [activation_fwd/main.cpp:29]   --->   Operation 176 'getelementptr' 'in_t_addr_7' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 0.00>
ST_19 : Operation 177 [2/2] (3.25ns)   --->   "%in_t_load_3 = load i7 %in_t_addr_7" [activation_fwd/main.cpp:29]   --->   Operation 177 'load' 'in_t_load_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_19 : Operation 178 [1/1] (1.87ns)   --->   "%add_ln27_3 = add i7 %i_0, i7 4" [activation_fwd/main.cpp:27]   --->   Operation 178 'add' 'add_ln27_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln27_7 = zext i7 %add_ln27_3" [activation_fwd/main.cpp:27]   --->   Operation 179 'zext' 'zext_ln27_7' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (2.47ns)   --->   "%icmp_ln27_4 = icmp_eq  i31 %zext_ln27_7, i31 %trunc_ln27" [activation_fwd/main.cpp:27]   --->   Operation 180 'icmp' 'icmp_ln27_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27_4, void %.split.4, void %._crit_edge.loopexit1" [activation_fwd/main.cpp:27]   --->   Operation 181 'br' 'br_ln27' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 0.00>

State 20 <SV = 12> <Delay = 5.43>
ST_20 : Operation 182 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %in_t_load, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 182 'fcmp' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %in_t_load_5, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 183 'fcmp' 'tmp_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/2] (3.25ns)   --->   "%in_t_load_2 = load i7 %in_t_addr_5" [activation_fwd/main.cpp:29]   --->   Operation 184 'load' 'in_t_load_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 185 [1/2] (3.25ns)   --->   "%in_t_load_3 = load i7 %in_t_addr_7" [activation_fwd/main.cpp:29]   --->   Operation 185 'load' 'in_t_load_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln27_6 = zext i7 %add_ln27_3" [activation_fwd/main.cpp:27]   --->   Operation 186 'zext' 'zext_ln27_6' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%in_t_addr_9 = getelementptr i32 %in_t, i64 0, i64 %zext_ln27_6" [activation_fwd/main.cpp:29]   --->   Operation 187 'getelementptr' 'in_t_addr_9' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 0.00>
ST_20 : Operation 188 [2/2] (3.25ns)   --->   "%in_t_load_4 = load i7 %in_t_addr_9" [activation_fwd/main.cpp:29]   --->   Operation 188 'load' 'in_t_load_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_20 : Operation 189 [1/1] (1.87ns)   --->   "%add_ln27_4 = add i7 %i_0, i7 5" [activation_fwd/main.cpp:27]   --->   Operation 189 'add' 'add_ln27_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 13> <Delay = 6.40>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %in_t_load" [activation_fwd/main.cpp:29]   --->   Operation 190 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29, i32 23, i32 30" [activation_fwd/main.cpp:29]   --->   Operation 191 'partselect' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29" [activation_fwd/main.cpp:29]   --->   Operation 192 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp_ne  i8 %tmp, i8 255" [activation_fwd/main.cpp:29]   --->   Operation 193 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln27)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp_eq  i23 %trunc_ln29, i23 0" [activation_fwd/main.cpp:29]   --->   Operation 194 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln27)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_1, i1 %icmp_ln29" [activation_fwd/main.cpp:29]   --->   Operation 195 'or' 'or_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_ogt  i32 %in_t_load, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 196 'fcmp' 'tmp_1' <Predicate = (!icmp_ln27)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, i1 %tmp_1" [activation_fwd/main.cpp:29]   --->   Operation 197 'and' 'and_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 198 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, i32 %in_t_load, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 198 'select' 'select_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i32 %in_t_load_5" [activation_fwd/main.cpp:29]   --->   Operation 199 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29_1, i32 23, i32 30" [activation_fwd/main.cpp:29]   --->   Operation 200 'partselect' 'tmp_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29_1" [activation_fwd/main.cpp:29]   --->   Operation 201 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp_ne  i8 %tmp_2, i8 255" [activation_fwd/main.cpp:29]   --->   Operation 202 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 203 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp_eq  i23 %trunc_ln29_1, i23 0" [activation_fwd/main.cpp:29]   --->   Operation 203 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, i1 %icmp_ln29_2" [activation_fwd/main.cpp:29]   --->   Operation 204 'or' 'or_ln29_1' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 205 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %in_t_load_5, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 205 'fcmp' 'tmp_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%and_ln29_1 = and i1 %or_ln29_1, i1 %tmp_3" [activation_fwd/main.cpp:29]   --->   Operation 206 'and' 'and_ln29_1' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 207 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_1, i32 %in_t_load_5, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 207 'select' 'select_ln29_1' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 208 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %in_t_load_2, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 208 'fcmp' 'tmp_5' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 209 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %in_t_load_3, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 209 'fcmp' 'tmp_7' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 210 [1/2] (3.25ns)   --->   "%in_t_load_4 = load i7 %in_t_addr_9" [activation_fwd/main.cpp:29]   --->   Operation 210 'load' 'in_t_load_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 22 <SV = 14> <Delay = 6.40>
ST_22 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [activation_fwd/main.cpp:27]   --->   Operation 211 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%out_t_addr = getelementptr i32 %out_t, i64 0, i64 %i_0_cast5" [activation_fwd/main.cpp:27]   --->   Operation 212 'getelementptr' 'out_t_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %select_ln29, i7 %out_t_addr" [activation_fwd/main.cpp:30]   --->   Operation 213 'store' 'store_ln30' <Predicate = (!icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%out_t_addr_5 = getelementptr i32 %out_t, i64 0, i64 %zext_ln27" [activation_fwd/main.cpp:27]   --->   Operation 214 'getelementptr' 'out_t_addr_5' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %select_ln29_1, i7 %out_t_addr_5" [activation_fwd/main.cpp:30]   --->   Operation 215 'store' 'store_ln30' <Predicate = (!icmp_ln27 & !icmp_ln27_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast i32 %in_t_load_2" [activation_fwd/main.cpp:29]   --->   Operation 216 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29_2, i32 23, i32 30" [activation_fwd/main.cpp:29]   --->   Operation 217 'partselect' 'tmp_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 0.00>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_2" [activation_fwd/main.cpp:29]   --->   Operation 218 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 0.00>
ST_22 : Operation 219 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp_ne  i8 %tmp_4, i8 255" [activation_fwd/main.cpp:29]   --->   Operation 219 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 220 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp_eq  i23 %trunc_ln29_2, i23 0" [activation_fwd/main.cpp:29]   --->   Operation 220 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_2)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, i1 %icmp_ln29_4" [activation_fwd/main.cpp:29]   --->   Operation 221 'or' 'or_ln29_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 222 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_ogt  i32 %in_t_load_2, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 222 'fcmp' 'tmp_5' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_2)   --->   "%and_ln29_2 = and i1 %or_ln29_2, i1 %tmp_5" [activation_fwd/main.cpp:29]   --->   Operation 223 'and' 'and_ln29_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 224 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_2, i32 %in_t_load_2, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 224 'select' 'select_ln29_2' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast i32 %in_t_load_3" [activation_fwd/main.cpp:29]   --->   Operation 225 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 0.00>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29_3, i32 23, i32 30" [activation_fwd/main.cpp:29]   --->   Operation 226 'partselect' 'tmp_6' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 0.00>
ST_22 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_3" [activation_fwd/main.cpp:29]   --->   Operation 227 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 0.00>
ST_22 : Operation 228 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp_ne  i8 %tmp_6, i8 255" [activation_fwd/main.cpp:29]   --->   Operation 228 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 229 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp_eq  i23 %trunc_ln29_3, i23 0" [activation_fwd/main.cpp:29]   --->   Operation 229 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_3)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, i1 %icmp_ln29_6" [activation_fwd/main.cpp:29]   --->   Operation 230 'or' 'or_ln29_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_ogt  i32 %in_t_load_3, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 231 'fcmp' 'tmp_7' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_3)   --->   "%and_ln29_3 = and i1 %or_ln29_3, i1 %tmp_7" [activation_fwd/main.cpp:29]   --->   Operation 232 'and' 'and_ln29_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_3, i32 %in_t_load_3, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 233 'select' 'select_ln29_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 234 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %in_t_load_4, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 234 'fcmp' 'tmp_9' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 15> <Delay = 6.40>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%out_t_addr_7 = getelementptr i32 %out_t, i64 0, i64 %zext_ln27_2" [activation_fwd/main.cpp:27]   --->   Operation 235 'getelementptr' 'out_t_addr_7' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %select_ln29_2, i7 %out_t_addr_7" [activation_fwd/main.cpp:30]   --->   Operation 236 'store' 'store_ln30' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "%out_t_addr_3 = getelementptr i32 %out_t, i64 0, i64 %zext_ln27_4" [activation_fwd/main.cpp:27]   --->   Operation 237 'getelementptr' 'out_t_addr_3' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 0.00>
ST_23 : Operation 238 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %select_ln29_3, i7 %out_t_addr_3" [activation_fwd/main.cpp:30]   --->   Operation 238 'store' 'store_ln30' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast i32 %in_t_load_4" [activation_fwd/main.cpp:29]   --->   Operation 239 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 0.00>
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln29_4, i32 23, i32 30" [activation_fwd/main.cpp:29]   --->   Operation 240 'partselect' 'tmp_8' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 0.00>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_4" [activation_fwd/main.cpp:29]   --->   Operation 241 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp_ne  i8 %tmp_8, i8 255" [activation_fwd/main.cpp:29]   --->   Operation 242 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 243 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp_eq  i23 %trunc_ln29_4, i23 0" [activation_fwd/main.cpp:29]   --->   Operation 243 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, i1 %icmp_ln29_8" [activation_fwd/main.cpp:29]   --->   Operation 244 'or' 'or_ln29_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 245 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %in_t_load_4, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 245 'fcmp' 'tmp_9' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%and_ln29_4 = and i1 %or_ln29_4, i1 %tmp_9" [activation_fwd/main.cpp:29]   --->   Operation 246 'and' 'and_ln29_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 247 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_4, i32 %in_t_load_4, i32 0" [activation_fwd/main.cpp:29]   --->   Operation 247 'select' 'select_ln29_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 16> <Delay = 3.25>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%out_t_addr_4 = getelementptr i32 %out_t, i64 0, i64 %zext_ln27_6" [activation_fwd/main.cpp:27]   --->   Operation 248 'getelementptr' 'out_t_addr_4' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %select_ln29_4, i7 %out_t_addr_4" [activation_fwd/main.cpp:30]   --->   Operation 249 'store' 'store_ln30' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 250 'br' 'br_ln0' <Predicate = (!icmp_ln27 & !icmp_ln27_1 & !icmp_ln27_2 & !icmp_ln27_3 & !icmp_ln27_4)> <Delay = 0.00>

State 25 <SV = 16> <Delay = 7.30>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 251 'br' 'br_ln0' <Predicate = (icmp_ln24 & cmp11)> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln21, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [activation_fwd/main.cpp:50]   --->   Operation 252 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_read, i32 2, i32 63"   --->   Operation 253 'partselect' 'p_cast2' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_25 : Operation 254 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i62 %p_cast2"   --->   Operation 254 'sext' 'p_cast2_cast' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_25 : Operation 255 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast2_cast"   --->   Operation 255 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_25 : Operation 256 [1/1] (7.30ns)   --->   "%empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %dimension_read"   --->   Operation 256 'writereq' 'empty_26' <Predicate = (icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 257 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 257 'br' 'br_ln0' <Predicate = (icmp_ln21)> <Delay = 1.58>

State 26 <SV = 17> <Delay = 3.25>
ST_26 : Operation 258 [1/1] (0.00ns)   --->   "%loop_index = phi i7 %empty_27, void %loop-memcpy-expansion.split, i7 0, void %loop-memcpy-expansion.preheader"   --->   Operation 258 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 259 [1/1] (1.87ns)   --->   "%empty_27 = add i7 %loop_index, i7 1"   --->   Operation 259 'add' 'empty_27' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 260 [1/1] (0.00ns)   --->   "%loop_index_cast1 = zext i7 %loop_index"   --->   Operation 260 'zext' 'loop_index_cast1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 261 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (2.47ns)   --->   "%exitcond3 = icmp_eq  i32 %loop_index_cast1, i32 %dimension_read"   --->   Operation 262 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 263 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 263 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit"   --->   Operation 264 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i7 %loop_index"   --->   Operation 265 'zext' 'loop_index_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%out_t_addr_2 = getelementptr i32 %out_t, i64 0, i64 %loop_index_cast"   --->   Operation 266 'getelementptr' 'out_t_addr_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_26 : Operation 267 [2/2] (3.25ns)   --->   "%out_t_load = load i7 %out_t_addr_2"   --->   Operation 267 'load' 'out_t_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 27 <SV = 18> <Delay = 3.25>
ST_27 : Operation 268 [1/2] (3.25ns)   --->   "%out_t_load = load i7 %out_t_addr_2"   --->   Operation 268 'load' 'out_t_load' <Predicate = (!exitcond3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 28 <SV = 19> <Delay = 7.30>
ST_28 : Operation 269 [1/1] (0.00ns)   --->   "%empty_29 = bitcast i32 %out_t_load"   --->   Operation 269 'bitcast' 'empty_29' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_28 : Operation 270 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %empty_29, i4 15"   --->   Operation 270 'write' 'write_ln0' <Predicate = (!exitcond3)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 271 'br' 'br_ln0' <Predicate = (!exitcond3)> <Delay = 0.00>

State 29 <SV = 18> <Delay = 7.30>
ST_29 : Operation 272 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [activation_fwd/main.cpp:52]   --->   Operation 272 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 19> <Delay = 7.30>
ST_30 : Operation 273 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [activation_fwd/main.cpp:52]   --->   Operation 273 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 20> <Delay = 7.30>
ST_31 : Operation 274 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [activation_fwd/main.cpp:52]   --->   Operation 274 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 21> <Delay = 7.30>
ST_32 : Operation 275 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [activation_fwd/main.cpp:52]   --->   Operation 275 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 22> <Delay = 7.30>
ST_33 : Operation 276 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [activation_fwd/main.cpp:52]   --->   Operation 276 'writeresp' 'empty_30' <Predicate = (icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln52 = br void %loop-memcpy-residual-header" [activation_fwd/main.cpp:52]   --->   Operation 277 'br' 'br_ln52' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_33 : Operation 278 [1/1] (0.00ns)   --->   "%ret_ln52 = ret" [activation_fwd/main.cpp:52]   --->   Operation 278 'ret' 'ret_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	s_axi read on port 'dimension' [21]  (1 ns)
	'icmp' operation ('icmp_ln21', activation_fwd/main.cpp:21) [26]  (2.47 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [32]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [32]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [32]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [32]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [32]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [32]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' [32]  (7.3 ns)

 <State 9>: 2.47ns
The critical path consists of the following:
	'phi' operation ('loop_index14') with incoming values : ('empty_21') [35]  (0 ns)
	'icmp' operation ('exitcond247') [39]  (2.47 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' [44]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('in_t_addr') [46]  (0 ns)
	'store' operation ('store_ln0') of variable 'empty_23' on array 'in_t', activation_fwd/main.cpp:18 [47]  (3.25 ns)

 <State 12>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln24', activation_fwd/main.cpp:24) [52]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 13>: 5.32ns
The critical path consists of the following:
	'phi' operation ('i_1_0', activation_fwd/main.cpp:42) with incoming values : ('add_ln42_4', activation_fwd/main.cpp:42) [61]  (0 ns)
	'add' operation ('add_ln42', activation_fwd/main.cpp:42) [74]  (1.87 ns)
	'getelementptr' operation ('in_t_addr_4', activation_fwd/main.cpp:44) [80]  (0 ns)
	'load' operation ('in_t_load_6', activation_fwd/main.cpp:44) on array 'in_t', activation_fwd/main.cpp:18 [81]  (3.25 ns)
	blocking operation 0.194 ns on control path)

 <State 14>: 6.51ns
The critical path consists of the following:
	'load' operation ('in_t_load_6', activation_fwd/main.cpp:44) on array 'in_t', activation_fwd/main.cpp:18 [81]  (3.25 ns)
	'store' operation ('store_ln44', activation_fwd/main.cpp:44) of variable 'in_t_load_6', activation_fwd/main.cpp:44 on array 'out_t', activation_fwd/main.cpp:19 [83]  (3.25 ns)

 <State 15>: 6.51ns
The critical path consists of the following:
	'load' operation ('in_t_load_8', activation_fwd/main.cpp:44) on array 'in_t', activation_fwd/main.cpp:18 [101]  (3.25 ns)
	'store' operation ('store_ln44', activation_fwd/main.cpp:44) of variable 'in_t_load_8', activation_fwd/main.cpp:44 on array 'out_t', activation_fwd/main.cpp:19 [103]  (3.25 ns)

 <State 16>: 6.51ns
The critical path consists of the following:
	'load' operation ('in_t_load_9', activation_fwd/main.cpp:44) on array 'in_t', activation_fwd/main.cpp:18 [111]  (3.25 ns)
	'store' operation ('store_ln44', activation_fwd/main.cpp:44) of variable 'in_t_load_9', activation_fwd/main.cpp:44 on array 'out_t', activation_fwd/main.cpp:19 [113]  (3.25 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 5.32ns
The critical path consists of the following:
	'phi' operation ('i_0', activation_fwd/main.cpp:27) with incoming values : ('add_ln27_4', activation_fwd/main.cpp:27) [124]  (0 ns)
	'add' operation ('add_ln27', activation_fwd/main.cpp:27) [146]  (1.87 ns)
	'getelementptr' operation ('in_t_addr_3', activation_fwd/main.cpp:29) [152]  (0 ns)
	'load' operation ('in_t_load_5', activation_fwd/main.cpp:29) on array 'in_t', activation_fwd/main.cpp:18 [153]  (3.25 ns)
	blocking operation 0.194 ns on control path)

 <State 19>: 5.32ns
The critical path consists of the following:
	'add' operation ('add_ln27_1', activation_fwd/main.cpp:27) [165]  (1.87 ns)
	'getelementptr' operation ('in_t_addr_5', activation_fwd/main.cpp:29) [171]  (0 ns)
	'load' operation ('in_t_load_2', activation_fwd/main.cpp:29) on array 'in_t', activation_fwd/main.cpp:18 [172]  (3.25 ns)
	blocking operation 0.194 ns on control path)

 <State 20>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', activation_fwd/main.cpp:29) [160]  (5.43 ns)

 <State 21>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', activation_fwd/main.cpp:29) [160]  (5.43 ns)
	'and' operation ('and_ln29_1', activation_fwd/main.cpp:29) [161]  (0 ns)
	'select' operation ('select_ln29_1', activation_fwd/main.cpp:29) [163]  (0.978 ns)

 <State 22>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', activation_fwd/main.cpp:29) [179]  (5.43 ns)
	'and' operation ('and_ln29_2', activation_fwd/main.cpp:29) [180]  (0 ns)
	'select' operation ('select_ln29_2', activation_fwd/main.cpp:29) [182]  (0.978 ns)

 <State 23>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_9', activation_fwd/main.cpp:29) [217]  (5.43 ns)
	'and' operation ('and_ln29_4', activation_fwd/main.cpp:29) [218]  (0 ns)
	'select' operation ('select_ln29_4', activation_fwd/main.cpp:29) [220]  (0.978 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_t_addr_4', activation_fwd/main.cpp:27) [219]  (0 ns)
	'store' operation ('store_ln30', activation_fwd/main.cpp:30) of variable 'select_ln29_4', activation_fwd/main.cpp:29 on array 'out_t', activation_fwd/main.cpp:19 [221]  (3.25 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1') [231]  (0 ns)
	bus request on port 'gmem' [232]  (7.3 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'phi' operation ('loop_index') with incoming values : ('empty_27') [235]  (0 ns)
	'getelementptr' operation ('out_t_addr_2') [244]  (0 ns)
	'load' operation ('out_t_load') on array 'out_t', activation_fwd/main.cpp:19 [245]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('out_t_load') on array 'out_t', activation_fwd/main.cpp:19 [245]  (3.25 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' [247]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (activation_fwd/main.cpp:52) [250]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (activation_fwd/main.cpp:52) [250]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (activation_fwd/main.cpp:52) [250]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (activation_fwd/main.cpp:52) [250]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (activation_fwd/main.cpp:52) [250]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
