/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Sep  4 04:51:44 2014
 *                 Full Compile MD5 Checksum 8b9bd5137765e5dce9d70a0afe4b52c1
 *                   (minus title and desc)
 *                 MD5 Checksum              806e214b76041b03796d46a801f2d917
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_CONTROL_GFAP_H__
#define BCHP_CONTROL_GFAP_H__

/***************************************************************************
 *Control_GFAP
 ***************************************************************************/
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK        0x13c01000 /* LEVEL 1 IRQ 4KE MASK Register */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS      0x13c01004 /* LEVEL 1 IRQ 4KE STATUS Register */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK       0x13c01008 /* LEVEL 1 IRQ MIPS MASK Register */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS     0x13c0100c /* LEVEL 1 IRQ MIPS STATUS Register */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK          0x13c01010 /* LEVEL 2 IRQ GP MSK Register */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS          0x13c01014 /* LEVEL 2 IRQ GP STS Register */
#define BCHP_Control_GFAP_GP_TMR0_CTL            0x13c01018 /* GP TMR0 CTL Register */
#define BCHP_Control_GFAP_GP_TMR0_CNT            0x13c0101c /* GP TMR0 CNT Register */
#define BCHP_Control_GFAP_GP_TMR1_CTL            0x13c01020 /* GP TMR1 CTL Register */
#define BCHP_Control_GFAP_GP_TMR1_CNT            0x13c01024 /* GP TMR1 CNT Register */
#define BCHP_Control_GFAP_HOST_MBOX_IN           0x13c01028 /* HOST MBOX IN Register */
#define BCHP_Control_GFAP_HOST_MBOX_OUT          0x13c0102c /* HOST MBOX OUT Register */
#define BCHP_Control_GFAP_GP_OUT                 0x13c01030 /* GP OUT Register */
#define BCHP_Control_GFAP_GP_IN                  0x13c01034 /* GP IN Register */
#define BCHP_Control_GFAP_GP_IN_IRQ_MASK         0x13c01038 /* GP IN IRQ MASK Register */
#define BCHP_Control_GFAP_GP_IN_IRQ_STATUS       0x13c0103c /* GP IN IRQ STATUS Register */
#define BCHP_Control_GFAP_DMA_CONTROL            0x13c01040 /* DMA CONTROL Register */
#define BCHP_Control_GFAP_DMA_STATUS             0x13c01044 /* DMA STATUS Register */
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS    0x13c01048 /* DMA 0 to 3 FIFO STATUS Register */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK      0x13c01058 /* LEVEL 1 IRQ MIPS1 MASK Register */
#define BCHP_Control_GFAP_DIAG_CONTROL           0x13c0105c /* DIAG CONTROL Register */
#define BCHP_Control_GFAP_DIAG_HIGH              0x13c01060 /* DIAG HIGH Register */
#define BCHP_Control_GFAP_DIAG_LOW               0x13c01064 /* DIAG LOW Register */
#define BCHP_Control_GFAP_BAD_ADDRESS            0x13c01068 /* BAD ADDRESS Register */
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_MASK  0x13c0106c /* ADDRESS 1 WINDOW MASK Register */
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_BASE_IN 0x13c01070 /* ADDRESS 1 WINDOW BASE IN Register */
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_BASE_OUT 0x13c01074 /* ADDRESS 1 WINDOW BASE OUT Register */
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_MASK  0x13c01078 /* ADDRESS 2 WINDOW MASK Register */
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_BASE_IN 0x13c0107c /* ADDRESS 2 WINDOW BASE IN Register */
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_BASE_OUT 0x13c01080 /* ADDRESS 2 WINDOW BASE OUT Register */
#define BCHP_Control_GFAP_SCRATCH                0x13c01084 /* SCRATCH Register */
#define BCHP_Control_GFAP_TM                     0x13c01088 /* TM Register */
#define BCHP_Control_GFAP_SOFT_RESETS            0x13c0108c /* SOFT RESETS Register */
#define BCHP_Control_GFAP_EB2UBUS_TIMEOUT        0x13c01090 /* EC BUS TO UBUS TIMEOUT Register */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS       0x13c01094 /* 4KE CORE STATUS Register */
#define BCHP_Control_GFAP_GP_IN_IRQ_SENSE        0x13c01098 /* GP IN IRQ SENSE Register */
#define BCHP_Control_GFAP_UB_SLAVE_TIMEOUT       0x13c0109c /* UBUS SLAVE TIMEOUT Register */
#define BCHP_Control_GFAP_DIAG_EN                0x13c010a0 /* DIAG ENABLE Register */
#define BCHP_Control_GFAP_DEV_TIMEOUT            0x13c010a4 /* UBUS DEVICE TIMEOUT Register */
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK    0x13c010a8 /* UBUS ERROR OUT MASK Register */
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK    0x13c010ac /* DIAG CAPTURE STOP MASK Register */
#define BCHP_Control_GFAP_REV_ID                 0x13c010b0 /* REVISION ID Register */
#define BCHP_Control_GFAP_GP_TMR2_CTL            0x13c010b4 /* GP TMR2 CTL Register */
#define BCHP_Control_GFAP_GP_TMR2_CNT            0x13c010b8 /* GP TMR2 CNT Register */
#define BCHP_Control_GFAP_LEGACY_MODE            0x13c010bc /* Legacy Mode Register */
#define BCHP_Control_GFAP_SMISB_MONITOR          0x13c010c0 /* SMISB Monitor Register */
#define BCHP_Control_GFAP_DIAG_CNTRL             0x13c010c4 /* Diag-Control Control Register */
#define BCHP_Control_GFAP_DIAG_STAT              0x13c010c8 /* Diag-Control Status Register */
#define BCHP_Control_GFAP_DIAG_MASK              0x13c010cc /* Diag-Control Mask Register */
#define BCHP_Control_GFAP_DIAG_RESULT            0x13c010d0 /* Diag-Control Result Register */
#define BCHP_Control_GFAP_DIAG_COMPARE           0x13c010d4 /* Diag-Control Compare Register */
#define BCHP_Control_GFAP_DIAG_CAPTURE           0x13c010d8 /* Diag-Control Capture Register */
#define BCHP_Control_GFAP_DIAG_COUNT             0x13c010dc /* Diag-Control Count Register */
#define BCHP_Control_GFAP_DIAG_EDGE_CNT          0x13c010e0 /* Diag-Control Edge Count Register */
#define BCHP_Control_GFAP_IOP_PERIPH_BASE_ADDR   0x13c010f4 /* IOP Peripheral Base Address Register */
#define BCHP_Control_GFAP_LFSR                   0x13c010f8 /* IOP LFSR Register */

/***************************************************************************
 *L1_IRQ_4KE_MASK - LEVEL 1 IRQ 4KE MASK Register
 ***************************************************************************/
/* Control_GFAP :: L1_IRQ_4KE_MASK :: reserved0 [31:29] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_reserved0_MASK           0xe0000000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_reserved0_SHIFT          29

/* Control_GFAP :: L1_IRQ_4KE_MASK :: COUNTER_IRQ_MASK [28:28] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_COUNTER_IRQ_MASK_MASK    0x10000000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_COUNTER_IRQ_MASK_SHIFT   28
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_COUNTER_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: reserved1 [27:26] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_reserved1_MASK           0x0c000000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_reserved1_SHIFT          26

/* Control_GFAP :: L1_IRQ_4KE_MASK :: DQMHI_IRQ_MASK [25:25] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DQMHI_IRQ_MASK_MASK      0x02000000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DQMHI_IRQ_MASK_SHIFT     25
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DQMHI_IRQ_MASK_DEFAULT   0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK [24:24] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_MASK 0x01000000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_SHIFT 24
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK [23:23] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_MASK 0x00800000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_SHIFT 23
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: DIAG_CTL_HI_IRQ_MSK [22:22] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DIAG_CTL_HI_IRQ_MSK_MASK 0x00400000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DIAG_CTL_HI_IRQ_MSK_SHIFT 22
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DIAG_CTL_HI_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: DIAG_CTL_LO_IRQ_MSK [21:21] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DIAG_CTL_LO_IRQ_MSK_MASK 0x00200000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DIAG_CTL_LO_IRQ_MSK_SHIFT 21
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DIAG_CTL_LO_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: SMISB_ERROR_IRQ_MSK [20:20] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_SMISB_ERROR_IRQ_MSK_MASK 0x00100000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_SMISB_ERROR_IRQ_MSK_SHIFT 20
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_SMISB_ERROR_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: TIMER2_IRQ_MASK [19:19] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER2_IRQ_MASK_MASK     0x00080000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER2_IRQ_MASK_SHIFT    19
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER2_IRQ_MASK_DEFAULT  0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: TIMER1_IRQ_MASK [18:18] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER1_IRQ_MASK_MASK     0x00040000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER1_IRQ_MASK_SHIFT    18
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER1_IRQ_MASK_DEFAULT  0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: TIMER0_IRQ_MASK [17:17] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER0_IRQ_MASK_MASK     0x00020000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER0_IRQ_MASK_SHIFT    17
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER0_IRQ_MASK_DEFAULT  0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK [16:16] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00010000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 16
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK [15:15] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00008000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 15
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK [14:14] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00004000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 14
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK [13:13] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00002000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 13
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: ERROR_UB_DQM_OVERFLOW_IRQ_MASK [12:12] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_MASK 0x00001000
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_SHIFT 12
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: ERROR_EB_DQM_OVERFLOW_IRQ_MASK [11:11] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_MASK 0x00000800
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_SHIFT 11
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: ERROR_UB_MASTER_IRQ_MASK [10:10] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_MASTER_IRQ_MASK_MASK 0x00000400
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_MASTER_IRQ_MASK_SHIFT 10
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_MASTER_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: ERROR_UB_SLAVE_IRQ_MASK [09:09] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_SLAVE_IRQ_MASK_MASK 0x00000200
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_SLAVE_IRQ_MASK_SHIFT 9
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_SLAVE_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK [08:08] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_MASK 0x00000100
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_SHIFT 8
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: ERROR_EB2UBUS_TIMEOUT_IRQ_MASK [07:07] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_MASK 0x00000080
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_SHIFT 7
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: GENERAL_PURPOSE_INPUT_IRQ_MASK [06:06] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_MASK 0x00000040
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_SHIFT 6
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: MBOX_OUT_IRQ_MASK [05:05] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_MBOX_OUT_IRQ_MASK_MASK   0x00000020
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_MBOX_OUT_IRQ_MASK_SHIFT  5
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_MBOX_OUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: MBOX_IN_IRQ_MASK [04:04] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_MBOX_IN_IRQ_MASK_MASK    0x00000010
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_MBOX_IN_IRQ_MASK_SHIFT   4
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_MBOX_IN_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: DQM_IRQ_MASK [03:03] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DQM_IRQ_MASK_MASK        0x00000008
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DQM_IRQ_MASK_SHIFT       3
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_DQM_IRQ_MASK_DEFAULT     0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: IN_FIFO_IRQ_MASK [02:02] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_IN_FIFO_IRQ_MASK_MASK    0x00000004
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_IN_FIFO_IRQ_MASK_SHIFT   2
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_IN_FIFO_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: OUT_FIFO_IRQ_MASK [01:01] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_OUT_FIFO_IRQ_MASK_MASK   0x00000002
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_OUT_FIFO_IRQ_MASK_SHIFT  1
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_OUT_FIFO_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_MASK :: TIMER_IRQ_MASK [00:00] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER_IRQ_MASK_MASK      0x00000001
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER_IRQ_MASK_SHIFT     0
#define BCHP_Control_GFAP_L1_IRQ_4KE_MASK_TIMER_IRQ_MASK_DEFAULT   0x00000000

/***************************************************************************
 *L1_IRQ_4KE_STATUS - LEVEL 1 IRQ 4KE STATUS Register
 ***************************************************************************/
/* Control_GFAP :: L1_IRQ_4KE_STATUS :: reserved0 [31:29] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_reserved0_MASK         0xe0000000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_reserved0_SHIFT        29

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: COUNTER_IRQ_STATUS [28:28] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_COUNTER_IRQ_STATUS_MASK 0x10000000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_COUNTER_IRQ_STATUS_SHIFT 28
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_COUNTER_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: reserved1 [27:26] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_reserved1_MASK         0x0c000000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_reserved1_SHIFT        26

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: DQMHI_IRQ_STATUS [25:25] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DQMHI_IRQ_STATUS_MASK  0x02000000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DQMHI_IRQ_STATUS_SHIFT 25
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DQMHI_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS [24:24] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x01000000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 24
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS [23:23] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00800000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 23
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: DIAG_CTL_HI_IRQ_STATUS [22:22] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DIAG_CTL_HI_IRQ_STATUS_MASK 0x00400000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DIAG_CTL_HI_IRQ_STATUS_SHIFT 22
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DIAG_CTL_HI_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: DIAG_CTL_LO_IRQ_STATUS [21:21] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DIAG_CTL_LO_IRQ_STATUS_MASK 0x00200000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DIAG_CTL_LO_IRQ_STATUS_SHIFT 21
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DIAG_CTL_LO_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: SMISB_ERROR_IRQ_STATUS [20:20] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_SMISB_ERROR_IRQ_STATUS_MASK 0x00100000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_SMISB_ERROR_IRQ_STATUS_SHIFT 20
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_SMISB_ERROR_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: TIMER2_IRQ_STATUS [19:19] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER2_IRQ_STATUS_MASK 0x00080000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER2_IRQ_STATUS_SHIFT 19
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER2_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: TIMER1_IRQ_STATUS [18:18] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER1_IRQ_STATUS_MASK 0x00040000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER1_IRQ_STATUS_SHIFT 18
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER1_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: TIMER0_IRQ_STATUS [17:17] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER0_IRQ_STATUS_MASK 0x00020000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER0_IRQ_STATUS_SHIFT 17
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER0_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS [16:16] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00010000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 16
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS [15:15] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00008000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 15
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS [14:14] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00004000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 14
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS [13:13] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00002000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 13
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: ERROR_UB_DQM_OVERFLOW_IRQ_STATUS [12:12] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00001000
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 12
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: ERROR_EB_DQM_OVERFLOW_IRQ_STATUS [11:11] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00000800
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 11
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: ERROR_UB_MASTER_IRQ_STATUS [10:10] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_MASTER_IRQ_STATUS_MASK 0x00000400
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_MASTER_IRQ_STATUS_SHIFT 10
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_MASTER_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: ERROR_UB_SLAVE_IRQ_STATUS [09:09] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_SLAVE_IRQ_STATUS_MASK 0x00000200
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_SLAVE_IRQ_STATUS_SHIFT 9
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_SLAVE_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS [08:08] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_MASK 0x00000100
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_SHIFT 8
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS [07:07] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_MASK 0x00000080
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_SHIFT 7
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: GENERAL_PURPOSE_INPUT_IRQ_STATUS [06:06] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_GENERAL_PURPOSE_INPUT_IRQ_STATUS_MASK 0x00000040
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_GENERAL_PURPOSE_INPUT_IRQ_STATUS_SHIFT 6
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_GENERAL_PURPOSE_INPUT_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: MBOX_OUT_IRQ_STATUS [05:05] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_MBOX_OUT_IRQ_STATUS_MASK 0x00000020
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_MBOX_OUT_IRQ_STATUS_SHIFT 5
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_MBOX_OUT_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: MBOX_IN_IRQ_STATUS [04:04] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_MBOX_IN_IRQ_STATUS_MASK 0x00000010
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_MBOX_IN_IRQ_STATUS_SHIFT 4
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_MBOX_IN_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: DQM_IRQ_STATUS [03:03] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DQM_IRQ_STATUS_MASK    0x00000008
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DQM_IRQ_STATUS_SHIFT   3
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_DQM_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: IN_FIFO_IRQ_STATUS [02:02] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_IN_FIFO_IRQ_STATUS_MASK 0x00000004
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_IN_FIFO_IRQ_STATUS_SHIFT 2
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_IN_FIFO_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: OUT_FIFO_IRQ_STATUS [01:01] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_OUT_FIFO_IRQ_STATUS_MASK 0x00000002
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_OUT_FIFO_IRQ_STATUS_SHIFT 1
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_OUT_FIFO_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_4KE_STATUS :: TIMER_IRQ_STATUS [00:00] */
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER_IRQ_STATUS_MASK  0x00000001
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER_IRQ_STATUS_SHIFT 0
#define BCHP_Control_GFAP_L1_IRQ_4KE_STATUS_TIMER_IRQ_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *L1_IRQ_MIPS_MASK - LEVEL 1 IRQ MIPS MASK Register
 ***************************************************************************/
/* Control_GFAP :: L1_IRQ_MIPS_MASK :: reserved0 [31:29] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_reserved0_MASK          0xe0000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_reserved0_SHIFT         29

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: COUNTER_IRQ_MASK [28:28] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_COUNTER_IRQ_MASK_MASK   0x10000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_COUNTER_IRQ_MASK_SHIFT  28
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_COUNTER_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: DQMHI_IRQ1_MASK [27:27] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQMHI_IRQ1_MASK_MASK    0x08000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQMHI_IRQ1_MASK_SHIFT   27
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQMHI_IRQ1_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: DQM_IRQ1_MASK [26:26] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQM_IRQ1_MASK_MASK      0x04000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQM_IRQ1_MASK_SHIFT     26
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQM_IRQ1_MASK_DEFAULT   0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: DQMHI_IRQ_MASK [25:25] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQMHI_IRQ_MASK_MASK     0x02000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQMHI_IRQ_MASK_SHIFT    25
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQMHI_IRQ_MASK_DEFAULT  0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK [24:24] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_MASK 0x01000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_SHIFT 24
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK [23:23] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_MASK 0x00800000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_SHIFT 23
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: DIAG_CTL_HI_IRQ_MSK [22:22] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DIAG_CTL_HI_IRQ_MSK_MASK 0x00400000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DIAG_CTL_HI_IRQ_MSK_SHIFT 22
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DIAG_CTL_HI_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: DIAG_CTL_LO_IRQ_MSK [21:21] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DIAG_CTL_LO_IRQ_MSK_MASK 0x00200000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DIAG_CTL_LO_IRQ_MSK_SHIFT 21
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DIAG_CTL_LO_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: SMISB_ERROR_IRQ_MSK [20:20] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_SMISB_ERROR_IRQ_MSK_MASK 0x00100000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_SMISB_ERROR_IRQ_MSK_SHIFT 20
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_SMISB_ERROR_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: TIMER2_IRQ_MASK [19:19] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER2_IRQ_MASK_MASK    0x00080000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER2_IRQ_MASK_SHIFT   19
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER2_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: TIMER1_IRQ_MASK [18:18] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER1_IRQ_MASK_MASK    0x00040000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER1_IRQ_MASK_SHIFT   18
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER1_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: TIMER0_IRQ_MASK [17:17] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER0_IRQ_MASK_MASK    0x00020000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER0_IRQ_MASK_SHIFT   17
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER0_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK [16:16] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00010000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 16
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK [15:15] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00008000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 15
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK [14:14] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00004000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 14
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK [13:13] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00002000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 13
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: ERROR_UB_DQM_OVERFLOW_IRQ_MASK [12:12] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_MASK 0x00001000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_SHIFT 12
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: ERROR_EB_DQM_OVERFLOW_IRQ_MASK [11:11] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_MASK 0x00000800
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_SHIFT 11
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: ERROR_UB_MASTER_IRQ_MASK [10:10] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_MASTER_IRQ_MASK_MASK 0x00000400
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_MASTER_IRQ_MASK_SHIFT 10
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_MASTER_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: ERROR_UB_SLAVE_IRQ_MASK [09:09] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_SLAVE_IRQ_MASK_MASK 0x00000200
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_SLAVE_IRQ_MASK_SHIFT 9
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_SLAVE_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK [08:08] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_MASK 0x00000100
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_SHIFT 8
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: ERROR_EB2UBUS_TIMEOUT_IRQ_MASK [07:07] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_MASK 0x00000080
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_SHIFT 7
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: GENERAL_PURPOSE_INPUT_IRQ_MASK [06:06] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_MASK 0x00000040
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_SHIFT 6
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: MBOX_OUT_IRQ_MASK [05:05] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_MBOX_OUT_IRQ_MASK_MASK  0x00000020
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_MBOX_OUT_IRQ_MASK_SHIFT 5
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_MBOX_OUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: MBOX_IN_IRQ_MASK [04:04] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_MBOX_IN_IRQ_MASK_MASK   0x00000010
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_MBOX_IN_IRQ_MASK_SHIFT  4
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_MBOX_IN_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: DQM_IRQ_MASK [03:03] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQM_IRQ_MASK_MASK       0x00000008
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQM_IRQ_MASK_SHIFT      3
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_DQM_IRQ_MASK_DEFAULT    0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: reserved1 [02:01] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_reserved1_MASK          0x00000006
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_reserved1_SHIFT         1

/* Control_GFAP :: L1_IRQ_MIPS_MASK :: TIMER_IRQ_MASK [00:00] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER_IRQ_MASK_MASK     0x00000001
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER_IRQ_MASK_SHIFT    0
#define BCHP_Control_GFAP_L1_IRQ_MIPS_MASK_TIMER_IRQ_MASK_DEFAULT  0x00000000

/***************************************************************************
 *L1_IRQ_MIPS_STATUS - LEVEL 1 IRQ MIPS STATUS Register
 ***************************************************************************/
/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: reserved0 [31:29] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_reserved0_MASK        0xe0000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_reserved0_SHIFT       29

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: COUNTER_IRQ_STATUS [28:28] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_COUNTER_IRQ_STATUS_MASK 0x10000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_COUNTER_IRQ_STATUS_SHIFT 28
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_COUNTER_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: DQMHI_IRQ1_STATUS [27:27] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQMHI_IRQ1_STATUS_MASK 0x08000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQMHI_IRQ1_STATUS_SHIFT 27
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQMHI_IRQ1_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: DQM_IRQ1_STATUS [26:26] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQM_IRQ1_STATUS_MASK  0x04000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQM_IRQ1_STATUS_SHIFT 26
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQM_IRQ1_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: DQMHI_IRQ_STATUS [25:25] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQMHI_IRQ_STATUS_MASK 0x02000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQMHI_IRQ_STATUS_SHIFT 25
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQMHI_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS [24:24] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x01000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 24
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS [23:23] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00800000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 23
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: DIAG_CTL_HI_IRQ_STATUS [22:22] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DIAG_CTL_HI_IRQ_STATUS_MASK 0x00400000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DIAG_CTL_HI_IRQ_STATUS_SHIFT 22
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DIAG_CTL_HI_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: DIAG_CTL_LO_IRQ_STATUS [21:21] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DIAG_CTL_LO_IRQ_STATUS_MASK 0x00200000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DIAG_CTL_LO_IRQ_STATUS_SHIFT 21
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DIAG_CTL_LO_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: SMISB_ERROR_IRQ_STATUS [20:20] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_SMISB_ERROR_IRQ_STATUS_MASK 0x00100000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_SMISB_ERROR_IRQ_STATUS_SHIFT 20
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_SMISB_ERROR_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: TIMER2_IRQ_STATUS [19:19] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER2_IRQ_STATUS_MASK 0x00080000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER2_IRQ_STATUS_SHIFT 19
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER2_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: TIMER1_IRQ_STATUS [18:18] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER1_IRQ_STATUS_MASK 0x00040000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER1_IRQ_STATUS_SHIFT 18
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER1_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: TIMER0_IRQ_STATUS [17:17] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER0_IRQ_STATUS_MASK 0x00020000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER0_IRQ_STATUS_SHIFT 17
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER0_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS [16:16] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00010000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 16
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS [15:15] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00008000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 15
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS [14:14] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00004000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 14
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS [13:13] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00002000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 13
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: ERROR_UB_DQM_OVERFLOW_IRQ_STATUS [12:12] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00001000
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 12
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: ERROR_EB_DQM_OVERFLOW_IRQ_STATUS [11:11] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00000800
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 11
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: ERROR_UB_MASTER_IRQ_STATUS [10:10] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_MASTER_IRQ_STATUS_MASK 0x00000400
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_MASTER_IRQ_STATUS_SHIFT 10
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_MASTER_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: ERROR_UB_SLAVE_IRQ_STATUS [09:09] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_SLAVE_IRQ_STATUS_MASK 0x00000200
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_SLAVE_IRQ_STATUS_SHIFT 9
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_SLAVE_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS [08:08] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_MASK 0x00000100
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_SHIFT 8
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS [07:07] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_MASK 0x00000080
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_SHIFT 7
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_ERROR_EB2UBUS_TIMEOUT_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: GENERAL_PURPOSE_INPUT_IRQ_STATUS [06:06] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_GENERAL_PURPOSE_INPUT_IRQ_STATUS_MASK 0x00000040
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_GENERAL_PURPOSE_INPUT_IRQ_STATUS_SHIFT 6
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_GENERAL_PURPOSE_INPUT_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: MBOX_OUT_IRQ_STATUS [05:05] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_MBOX_OUT_IRQ_STATUS_MASK 0x00000020
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_MBOX_OUT_IRQ_STATUS_SHIFT 5
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_MBOX_OUT_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: MBOX_IN_IRQ_STATUS [04:04] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_MBOX_IN_IRQ_STATUS_MASK 0x00000010
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_MBOX_IN_IRQ_STATUS_SHIFT 4
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_MBOX_IN_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: DQM_IRQ_STATUS [03:03] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQM_IRQ_STATUS_MASK   0x00000008
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQM_IRQ_STATUS_SHIFT  3
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_DQM_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: reserved1 [02:01] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_reserved1_MASK        0x00000006
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_reserved1_SHIFT       1

/* Control_GFAP :: L1_IRQ_MIPS_STATUS :: TIMER_IRQ_STATUS [00:00] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER_IRQ_STATUS_MASK 0x00000001
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER_IRQ_STATUS_SHIFT 0
#define BCHP_Control_GFAP_L1_IRQ_MIPS_STATUS_TIMER_IRQ_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *L2_IRQ_GP_MSK - LEVEL 2 IRQ GP MSK Register
 ***************************************************************************/
/* Control_GFAP :: L2_IRQ_GP_MSK :: reserved0 [31:20] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_reserved0_MASK             0xfff00000
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_reserved0_SHIFT            20

/* Control_GFAP :: L2_IRQ_GP_MSK :: DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK [19:19] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_MASK 0x00080000
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_SHIFT 19
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK [18:18] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_MASK 0x00040000
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_SHIFT 18
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: DIAG_CTL_HI_IRQ_MSK [17:17] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DIAG_CTL_HI_IRQ_MSK_MASK   0x00020000
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DIAG_CTL_HI_IRQ_MSK_SHIFT  17
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DIAG_CTL_HI_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: DIAG_CTL_LO_IRQ_MSK [16:16] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DIAG_CTL_LO_IRQ_MSK_MASK   0x00010000
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DIAG_CTL_LO_IRQ_MSK_SHIFT  16
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_DIAG_CTL_LO_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: SMISB_ERROR_IRQ_MSK [15:15] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_SMISB_ERROR_IRQ_MSK_MASK   0x00008000
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_SMISB_ERROR_IRQ_MSK_SHIFT  15
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_SMISB_ERROR_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: TMR2_IRQ_MSK [14:14] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_TMR2_IRQ_MSK_MASK          0x00004000
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_TMR2_IRQ_MSK_SHIFT         14
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_TMR2_IRQ_MSK_DEFAULT       0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS [13:13] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00002000
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 13
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS [12:12] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00001000
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 12
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS [11:11] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00000800
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 11
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS [10:10] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_MASK 0x00000400
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_SHIFT 10
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: ERROR_UB_DQM_OVERFLOW_IRQ_STATUS [09:09] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00000200
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 9
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_DQM_OVERFLOW_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: ERROR_EB_DQM_OVERFLOW_IRQ_STATUS [08:08] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_MASK 0x00000100
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_SHIFT 8
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_EB_DQM_OVERFLOW_IRQ_STATUS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: ERROR_UB_MASTER_IRQ_MASK [07:07] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_MASTER_IRQ_MASK_MASK 0x00000080
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_MASTER_IRQ_MASK_SHIFT 7
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_MASTER_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: ERROR_UB_SLAVE_IRQ_MASK [06:06] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_SLAVE_IRQ_MASK_MASK 0x00000040
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_SLAVE_IRQ_MASK_SHIFT 6
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_SLAVE_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK [05:05] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_MASK 0x00000020
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_SHIFT 5
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: ERROR_EB2UBUS_TIMEOUT_IRQ_MASK [04:04] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_MASK 0x00000010
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_SHIFT 4
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: MBOX_OUT_IRQ_MSK [03:03] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_MBOX_OUT_IRQ_MSK_MASK      0x00000008
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_MBOX_OUT_IRQ_MSK_SHIFT     3
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_MBOX_OUT_IRQ_MSK_DEFAULT   0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: MBOX_IN_IRQ_MSK [02:02] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_MBOX_IN_IRQ_MSK_MASK       0x00000004
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_MBOX_IN_IRQ_MSK_SHIFT      2
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_MBOX_IN_IRQ_MSK_DEFAULT    0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: TMR1_IRQ_MSK [01:01] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_TMR1_IRQ_MSK_MASK          0x00000002
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_TMR1_IRQ_MSK_SHIFT         1
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_TMR1_IRQ_MSK_DEFAULT       0x00000000

/* Control_GFAP :: L2_IRQ_GP_MSK :: TMR0_IRQ_MSK [00:00] */
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_TMR0_IRQ_MSK_MASK          0x00000001
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_TMR0_IRQ_MSK_SHIFT         0
#define BCHP_Control_GFAP_L2_IRQ_GP_MSK_TMR0_IRQ_MSK_DEFAULT       0x00000000

/***************************************************************************
 *L2_IRQ_GP_STS - LEVEL 2 IRQ GP STS Register
 ***************************************************************************/
/* Control_GFAP :: L2_IRQ_GP_STS :: reserved0 [31:20] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_reserved0_MASK             0xfff00000
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_reserved0_SHIFT            20

/* Control_GFAP :: L2_IRQ_GP_STS :: DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STS [19:19] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STS_MASK 0x00080000
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STS_SHIFT 19
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STS [18:18] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STS_MASK 0x00040000
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STS_SHIFT 18
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: DIAG_CTL_HI_IRQ_STS [17:17] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DIAG_CTL_HI_IRQ_STS_MASK   0x00020000
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DIAG_CTL_HI_IRQ_STS_SHIFT  17
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DIAG_CTL_HI_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: DIAG_CTL_LO_IRQ_STS [16:16] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DIAG_CTL_LO_IRQ_STS_MASK   0x00010000
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DIAG_CTL_LO_IRQ_STS_SHIFT  16
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_DIAG_CTL_LO_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: SMISB_ERROR_IRQ_STS [15:15] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_SMISB_ERROR_IRQ_STS_MASK   0x00008000
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_SMISB_ERROR_IRQ_STS_SHIFT  15
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_SMISB_ERROR_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: TMR2_IRQ_STS [14:14] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_TMR2_IRQ_STS_MASK          0x00004000
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_TMR2_IRQ_STS_SHIFT         14
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_TMR2_IRQ_STS_DEFAULT       0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STS [13:13] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STS_MASK 0x00002000
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STS_SHIFT 13
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STS [12:12] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STS_MASK 0x00001000
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STS_SHIFT 12
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STS [11:11] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STS_MASK 0x00000800
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STS_SHIFT 11
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STS [10:10] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STS_MASK 0x00000400
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STS_SHIFT 10
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: ERROR_UB_DQM_OVERFLOW_IRQ_STS [09:09] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_DQM_OVERFLOW_IRQ_STS_MASK 0x00000200
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_DQM_OVERFLOW_IRQ_STS_SHIFT 9
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_DQM_OVERFLOW_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: ERROR_EB_DQM_OVERFLOW_IRQ_STS [08:08] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_EB_DQM_OVERFLOW_IRQ_STS_MASK 0x00000100
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_EB_DQM_OVERFLOW_IRQ_STS_SHIFT 8
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_EB_DQM_OVERFLOW_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: ERROR_UB_MASTER_IRQ_STS [07:07] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_MASTER_IRQ_STS_MASK 0x00000080
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_MASTER_IRQ_STS_SHIFT 7
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_MASTER_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: ERROR_UB_SLAVE_IRQ_STS [06:06] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_SLAVE_IRQ_STS_MASK 0x00000040
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_SLAVE_IRQ_STS_SHIFT 6
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_SLAVE_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: ERROR_UB_SLAVE_TIMEOUT_IRQ_STS [05:05] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STS_MASK 0x00000020
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STS_SHIFT 5
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_UB_SLAVE_TIMEOUT_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: ERROR_EB2UBUS_TIMEOUT_IRQ_STS [04:04] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_EB2UBUS_TIMEOUT_IRQ_STS_MASK 0x00000010
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_EB2UBUS_TIMEOUT_IRQ_STS_SHIFT 4
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_ERROR_EB2UBUS_TIMEOUT_IRQ_STS_DEFAULT 0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: MBOX_OUT_IRQ_STS [03:03] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_MBOX_OUT_IRQ_STS_MASK      0x00000008
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_MBOX_OUT_IRQ_STS_SHIFT     3
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_MBOX_OUT_IRQ_STS_DEFAULT   0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: MBOX_IN_IRQ_STS [02:02] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_MBOX_IN_IRQ_STS_MASK       0x00000004
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_MBOX_IN_IRQ_STS_SHIFT      2
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_MBOX_IN_IRQ_STS_DEFAULT    0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: TMR1_IRQ_STS [01:01] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_TMR1_IRQ_STS_MASK          0x00000002
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_TMR1_IRQ_STS_SHIFT         1
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_TMR1_IRQ_STS_DEFAULT       0x00000000

/* Control_GFAP :: L2_IRQ_GP_STS :: TMR0_IRQ_STS [00:00] */
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_TMR0_IRQ_STS_MASK          0x00000001
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_TMR0_IRQ_STS_SHIFT         0
#define BCHP_Control_GFAP_L2_IRQ_GP_STS_TMR0_IRQ_STS_DEFAULT       0x00000000

/***************************************************************************
 *GP_TMR0_CTL - GP TMR0 CTL Register
 ***************************************************************************/
/* Control_GFAP :: GP_TMR0_CTL :: TMR0_ENABLE [31:31] */
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_ENABLE_MASK             0x80000000
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_ENABLE_SHIFT            31
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_ENABLE_DEFAULT          0x00000000

/* Control_GFAP :: GP_TMR0_CTL :: TMR0_MODE [30:30] */
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_MODE_MASK               0x40000000
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_MODE_SHIFT              30
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_MODE_DEFAULT            0x00000000

/* Control_GFAP :: GP_TMR0_CTL :: TMR0_CLK_SEL [29:29] */
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_CLK_SEL_MASK            0x20000000
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_CLK_SEL_SHIFT           29
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_CLK_SEL_DEFAULT         0x00000000

/* Control_GFAP :: GP_TMR0_CTL :: TMR0_COUNT [28:00] */
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_COUNT_MASK              0x1fffffff
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_COUNT_SHIFT             0
#define BCHP_Control_GFAP_GP_TMR0_CTL_TMR0_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *GP_TMR0_CNT - GP TMR0 CNT Register
 ***************************************************************************/
/* Control_GFAP :: GP_TMR0_CNT :: reserved0 [31:29] */
#define BCHP_Control_GFAP_GP_TMR0_CNT_reserved0_MASK               0xe0000000
#define BCHP_Control_GFAP_GP_TMR0_CNT_reserved0_SHIFT              29

/* Control_GFAP :: GP_TMR0_CNT :: TMR0_CUR_CNT [28:00] */
#define BCHP_Control_GFAP_GP_TMR0_CNT_TMR0_CUR_CNT_MASK            0x1fffffff
#define BCHP_Control_GFAP_GP_TMR0_CNT_TMR0_CUR_CNT_SHIFT           0
#define BCHP_Control_GFAP_GP_TMR0_CNT_TMR0_CUR_CNT_DEFAULT         0x00000000

/***************************************************************************
 *GP_TMR1_CTL - GP TMR1 CTL Register
 ***************************************************************************/
/* Control_GFAP :: GP_TMR1_CTL :: TMR1_ENABLE [31:31] */
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_ENABLE_MASK             0x80000000
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_ENABLE_SHIFT            31
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_ENABLE_DEFAULT          0x00000000

/* Control_GFAP :: GP_TMR1_CTL :: TMR1_MODE [30:30] */
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_MODE_MASK               0x40000000
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_MODE_SHIFT              30
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_MODE_DEFAULT            0x00000000

/* Control_GFAP :: GP_TMR1_CTL :: TMR1_CLK_SEL [29:29] */
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_CLK_SEL_MASK            0x20000000
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_CLK_SEL_SHIFT           29
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_CLK_SEL_DEFAULT         0x00000000

/* Control_GFAP :: GP_TMR1_CTL :: TMR1_COUNT [28:00] */
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_COUNT_MASK              0x1fffffff
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_COUNT_SHIFT             0
#define BCHP_Control_GFAP_GP_TMR1_CTL_TMR1_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *GP_TMR1_CNT - GP TMR1 CNT Register
 ***************************************************************************/
/* Control_GFAP :: GP_TMR1_CNT :: reserved0 [31:29] */
#define BCHP_Control_GFAP_GP_TMR1_CNT_reserved0_MASK               0xe0000000
#define BCHP_Control_GFAP_GP_TMR1_CNT_reserved0_SHIFT              29

/* Control_GFAP :: GP_TMR1_CNT :: TMR1_CUR_CNT [28:00] */
#define BCHP_Control_GFAP_GP_TMR1_CNT_TMR1_CUR_CNT_MASK            0x1fffffff
#define BCHP_Control_GFAP_GP_TMR1_CNT_TMR1_CUR_CNT_SHIFT           0
#define BCHP_Control_GFAP_GP_TMR1_CNT_TMR1_CUR_CNT_DEFAULT         0x00000000

/***************************************************************************
 *HOST_MBOX_IN - HOST MBOX IN Register
 ***************************************************************************/
/* Control_GFAP :: HOST_MBOX_IN :: MBOX_IN [31:00] */
#define BCHP_Control_GFAP_HOST_MBOX_IN_MBOX_IN_MASK                0xffffffff
#define BCHP_Control_GFAP_HOST_MBOX_IN_MBOX_IN_SHIFT               0
#define BCHP_Control_GFAP_HOST_MBOX_IN_MBOX_IN_DEFAULT             0x00000000

/***************************************************************************
 *HOST_MBOX_OUT - HOST MBOX OUT Register
 ***************************************************************************/
/* Control_GFAP :: HOST_MBOX_OUT :: MBOX_OUT [31:00] */
#define BCHP_Control_GFAP_HOST_MBOX_OUT_MBOX_OUT_MASK              0xffffffff
#define BCHP_Control_GFAP_HOST_MBOX_OUT_MBOX_OUT_SHIFT             0
#define BCHP_Control_GFAP_HOST_MBOX_OUT_MBOX_OUT_DEFAULT           0x00000000

/***************************************************************************
 *GP_OUT - GP OUT Register
 ***************************************************************************/
/* Control_GFAP :: GP_OUT :: reserved0 [31:16] */
#define BCHP_Control_GFAP_GP_OUT_reserved0_MASK                    0xffff0000
#define BCHP_Control_GFAP_GP_OUT_reserved0_SHIFT                   16

/* Control_GFAP :: GP_OUT :: GP_OUT [15:00] */
#define BCHP_Control_GFAP_GP_OUT_GP_OUT_MASK                       0x0000ffff
#define BCHP_Control_GFAP_GP_OUT_GP_OUT_SHIFT                      0
#define BCHP_Control_GFAP_GP_OUT_GP_OUT_DEFAULT                    0x00000000

/***************************************************************************
 *GP_IN - GP IN Register
 ***************************************************************************/
/* Control_GFAP :: GP_IN :: GP_IN_31 [31:31] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_31_MASK                      0x80000000
#define BCHP_Control_GFAP_GP_IN_GP_IN_31_SHIFT                     31
#define BCHP_Control_GFAP_GP_IN_GP_IN_31_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_30 [30:30] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_30_MASK                      0x40000000
#define BCHP_Control_GFAP_GP_IN_GP_IN_30_SHIFT                     30
#define BCHP_Control_GFAP_GP_IN_GP_IN_30_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_29 [29:29] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_29_MASK                      0x20000000
#define BCHP_Control_GFAP_GP_IN_GP_IN_29_SHIFT                     29
#define BCHP_Control_GFAP_GP_IN_GP_IN_29_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_28 [28:28] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_28_MASK                      0x10000000
#define BCHP_Control_GFAP_GP_IN_GP_IN_28_SHIFT                     28
#define BCHP_Control_GFAP_GP_IN_GP_IN_28_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_27 [27:27] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_27_MASK                      0x08000000
#define BCHP_Control_GFAP_GP_IN_GP_IN_27_SHIFT                     27
#define BCHP_Control_GFAP_GP_IN_GP_IN_27_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_26 [26:26] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_26_MASK                      0x04000000
#define BCHP_Control_GFAP_GP_IN_GP_IN_26_SHIFT                     26
#define BCHP_Control_GFAP_GP_IN_GP_IN_26_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_25 [25:25] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_25_MASK                      0x02000000
#define BCHP_Control_GFAP_GP_IN_GP_IN_25_SHIFT                     25
#define BCHP_Control_GFAP_GP_IN_GP_IN_25_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_24 [24:24] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_24_MASK                      0x01000000
#define BCHP_Control_GFAP_GP_IN_GP_IN_24_SHIFT                     24
#define BCHP_Control_GFAP_GP_IN_GP_IN_24_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN [23:22] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_MASK                         0x00c00000
#define BCHP_Control_GFAP_GP_IN_GP_IN_SHIFT                        22
#define BCHP_Control_GFAP_GP_IN_GP_IN_DEFAULT                      0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_21 [21:21] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_21_MASK                      0x00200000
#define BCHP_Control_GFAP_GP_IN_GP_IN_21_SHIFT                     21
#define BCHP_Control_GFAP_GP_IN_GP_IN_21_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_20 [20:20] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_20_MASK                      0x00100000
#define BCHP_Control_GFAP_GP_IN_GP_IN_20_SHIFT                     20
#define BCHP_Control_GFAP_GP_IN_GP_IN_20_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_19 [19:19] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_19_MASK                      0x00080000
#define BCHP_Control_GFAP_GP_IN_GP_IN_19_SHIFT                     19
#define BCHP_Control_GFAP_GP_IN_GP_IN_19_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_18 [18:18] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_18_MASK                      0x00040000
#define BCHP_Control_GFAP_GP_IN_GP_IN_18_SHIFT                     18
#define BCHP_Control_GFAP_GP_IN_GP_IN_18_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_17 [17:17] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_17_MASK                      0x00020000
#define BCHP_Control_GFAP_GP_IN_GP_IN_17_SHIFT                     17
#define BCHP_Control_GFAP_GP_IN_GP_IN_17_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_16 [16:16] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_16_MASK                      0x00010000
#define BCHP_Control_GFAP_GP_IN_GP_IN_16_SHIFT                     16
#define BCHP_Control_GFAP_GP_IN_GP_IN_16_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_15 [15:15] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_15_MASK                      0x00008000
#define BCHP_Control_GFAP_GP_IN_GP_IN_15_SHIFT                     15
#define BCHP_Control_GFAP_GP_IN_GP_IN_15_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_14 [14:14] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_14_MASK                      0x00004000
#define BCHP_Control_GFAP_GP_IN_GP_IN_14_SHIFT                     14
#define BCHP_Control_GFAP_GP_IN_GP_IN_14_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_13 [13:13] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_13_MASK                      0x00002000
#define BCHP_Control_GFAP_GP_IN_GP_IN_13_SHIFT                     13
#define BCHP_Control_GFAP_GP_IN_GP_IN_13_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_12 [12:12] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_12_MASK                      0x00001000
#define BCHP_Control_GFAP_GP_IN_GP_IN_12_SHIFT                     12
#define BCHP_Control_GFAP_GP_IN_GP_IN_12_DEFAULT                   0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_11_2 [11:02] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_11_2_MASK                    0x00000ffc
#define BCHP_Control_GFAP_GP_IN_GP_IN_11_2_SHIFT                   2
#define BCHP_Control_GFAP_GP_IN_GP_IN_11_2_DEFAULT                 0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_1 [01:01] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_1_MASK                       0x00000002
#define BCHP_Control_GFAP_GP_IN_GP_IN_1_SHIFT                      1
#define BCHP_Control_GFAP_GP_IN_GP_IN_1_DEFAULT                    0x00000000

/* Control_GFAP :: GP_IN :: GP_IN_0 [00:00] */
#define BCHP_Control_GFAP_GP_IN_GP_IN_0_MASK                       0x00000001
#define BCHP_Control_GFAP_GP_IN_GP_IN_0_SHIFT                      0
#define BCHP_Control_GFAP_GP_IN_GP_IN_0_DEFAULT                    0x00000000

/***************************************************************************
 *GP_IN_IRQ_MASK - GP IN IRQ MASK Register
 ***************************************************************************/
/* Control_GFAP :: GP_IN_IRQ_MASK :: BASE4_MASK [31:31] */
#define BCHP_Control_GFAP_GP_IN_IRQ_MASK_BASE4_MASK_MASK           0x80000000
#define BCHP_Control_GFAP_GP_IN_IRQ_MASK_BASE4_MASK_SHIFT          31
#define BCHP_Control_GFAP_GP_IN_IRQ_MASK_BASE4_MASK_DEFAULT        0x00000000

/* Control_GFAP :: GP_IN_IRQ_MASK :: GP_IN_MASK [30:00] */
#define BCHP_Control_GFAP_GP_IN_IRQ_MASK_GP_IN_MASK_MASK           0x7fffffff
#define BCHP_Control_GFAP_GP_IN_IRQ_MASK_GP_IN_MASK_SHIFT          0
#define BCHP_Control_GFAP_GP_IN_IRQ_MASK_GP_IN_MASK_DEFAULT        0x00000000

/***************************************************************************
 *GP_IN_IRQ_STATUS - GP IN IRQ STATUS Register
 ***************************************************************************/
/* Control_GFAP :: GP_IN_IRQ_STATUS :: BASE4_IN [31:31] */
#define BCHP_Control_GFAP_GP_IN_IRQ_STATUS_BASE4_IN_MASK           0x80000000
#define BCHP_Control_GFAP_GP_IN_IRQ_STATUS_BASE4_IN_SHIFT          31
#define BCHP_Control_GFAP_GP_IN_IRQ_STATUS_BASE4_IN_DEFAULT        0x00000000

/* Control_GFAP :: GP_IN_IRQ_STATUS :: GP_IN [30:00] */
#define BCHP_Control_GFAP_GP_IN_IRQ_STATUS_GP_IN_MASK              0x7fffffff
#define BCHP_Control_GFAP_GP_IN_IRQ_STATUS_GP_IN_SHIFT             0
#define BCHP_Control_GFAP_GP_IN_IRQ_STATUS_GP_IN_DEFAULT           0x00000000

/***************************************************************************
 *DMA_CONTROL - DMA CONTROL Register
 ***************************************************************************/
/* Control_GFAP :: DMA_CONTROL :: NO_WRITE_WITH_ACK [31:31] */
#define BCHP_Control_GFAP_DMA_CONTROL_NO_WRITE_WITH_ACK_MASK       0x80000000
#define BCHP_Control_GFAP_DMA_CONTROL_NO_WRITE_WITH_ACK_SHIFT      31
#define BCHP_Control_GFAP_DMA_CONTROL_NO_WRITE_WITH_ACK_DEFAULT    0x00000000

/* Control_GFAP :: DMA_CONTROL :: OLD_RX_MASTER_REQ [30:30] */
#define BCHP_Control_GFAP_DMA_CONTROL_OLD_RX_MASTER_REQ_MASK       0x40000000
#define BCHP_Control_GFAP_DMA_CONTROL_OLD_RX_MASTER_REQ_SHIFT      30
#define BCHP_Control_GFAP_DMA_CONTROL_OLD_RX_MASTER_REQ_DEFAULT    0x00000000

/* Control_GFAP :: DMA_CONTROL :: reserved0 [29:27] */
#define BCHP_Control_GFAP_DMA_CONTROL_reserved0_MASK               0x38000000
#define BCHP_Control_GFAP_DMA_CONTROL_reserved0_SHIFT              27

/* Control_GFAP :: DMA_CONTROL :: NUM_RX_OUTSTANDING_MASTER_REQ [26:24] */
#define BCHP_Control_GFAP_DMA_CONTROL_NUM_RX_OUTSTANDING_MASTER_REQ_MASK 0x07000000
#define BCHP_Control_GFAP_DMA_CONTROL_NUM_RX_OUTSTANDING_MASTER_REQ_SHIFT 24
#define BCHP_Control_GFAP_DMA_CONTROL_NUM_RX_OUTSTANDING_MASTER_REQ_DEFAULT 0x00000001

/* Control_GFAP :: DMA_CONTROL :: reserved1 [23:00] */
#define BCHP_Control_GFAP_DMA_CONTROL_reserved1_MASK               0x00ffffff
#define BCHP_Control_GFAP_DMA_CONTROL_reserved1_SHIFT              0

/***************************************************************************
 *DMA_STATUS - DMA STATUS Register
 ***************************************************************************/
/* Control_GFAP :: DMA_STATUS :: reserved0 [31:08] */
#define BCHP_Control_GFAP_DMA_STATUS_reserved0_MASK                0xffffff00
#define BCHP_Control_GFAP_DMA_STATUS_reserved0_SHIFT               8

/* Control_GFAP :: DMA_STATUS :: DMA1_RESULT_FIFO_FULL [07:07] */
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_RESULT_FIFO_FULL_MASK    0x00000080
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_RESULT_FIFO_FULL_SHIFT   7
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_RESULT_FIFO_FULL_DEFAULT 0x00000000

/* Control_GFAP :: DMA_STATUS :: DMA1_RESULT_FIFO_EMPTY [06:06] */
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_RESULT_FIFO_EMPTY_MASK   0x00000040
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_RESULT_FIFO_EMPTY_SHIFT  6
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_RESULT_FIFO_EMPTY_DEFAULT 0x00000000

/* Control_GFAP :: DMA_STATUS :: DMA1_CMD_FIFO_FULL [05:05] */
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_CMD_FIFO_FULL_MASK       0x00000020
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_CMD_FIFO_FULL_SHIFT      5
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_CMD_FIFO_FULL_DEFAULT    0x00000000

/* Control_GFAP :: DMA_STATUS :: DMA1_BUSY [04:04] */
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_BUSY_MASK                0x00000010
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_BUSY_SHIFT               4
#define BCHP_Control_GFAP_DMA_STATUS_DMA1_BUSY_DEFAULT             0x00000000

/* Control_GFAP :: DMA_STATUS :: DMA0_RESULT_FIFO_FULL [03:03] */
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_RESULT_FIFO_FULL_MASK    0x00000008
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_RESULT_FIFO_FULL_SHIFT   3
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_RESULT_FIFO_FULL_DEFAULT 0x00000000

/* Control_GFAP :: DMA_STATUS :: DMA0_RESULT_FIFO_EMPTY [02:02] */
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_RESULT_FIFO_EMPTY_MASK   0x00000004
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_RESULT_FIFO_EMPTY_SHIFT  2
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_RESULT_FIFO_EMPTY_DEFAULT 0x00000000

/* Control_GFAP :: DMA_STATUS :: DMA0_CMD_FIFO_FULL [01:01] */
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_CMD_FIFO_FULL_MASK       0x00000002
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_CMD_FIFO_FULL_SHIFT      1
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_CMD_FIFO_FULL_DEFAULT    0x00000000

/* Control_GFAP :: DMA_STATUS :: DMA0_BUSY [00:00] */
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_BUSY_MASK                0x00000001
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_BUSY_SHIFT               0
#define BCHP_Control_GFAP_DMA_STATUS_DMA0_BUSY_DEFAULT             0x00000000

/***************************************************************************
 *DMA_0_3_FIFO_STATUS - DMA 0 to 3 FIFO STATUS Register
 ***************************************************************************/
/* Control_GFAP :: DMA_0_3_FIFO_STATUS :: reserved0 [31:16] */
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_reserved0_MASK       0xffff0000
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_reserved0_SHIFT      16

/* Control_GFAP :: DMA_0_3_FIFO_STATUS :: DMA1_RESULT_FIFO_DEPTH [15:12] */
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA1_RESULT_FIFO_DEPTH_MASK 0x0000f000
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA1_RESULT_FIFO_DEPTH_SHIFT 12
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA1_RESULT_FIFO_DEPTH_DEFAULT 0x00000000

/* Control_GFAP :: DMA_0_3_FIFO_STATUS :: DMA1_CMD_FIFO_AVAIL [11:08] */
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA1_CMD_FIFO_AVAIL_MASK 0x00000f00
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA1_CMD_FIFO_AVAIL_SHIFT 8
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA1_CMD_FIFO_AVAIL_DEFAULT 0x00000000

/* Control_GFAP :: DMA_0_3_FIFO_STATUS :: DMA0_RESULT_FIFO_DEPTH [07:04] */
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA0_RESULT_FIFO_DEPTH_MASK 0x000000f0
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA0_RESULT_FIFO_DEPTH_SHIFT 4
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA0_RESULT_FIFO_DEPTH_DEFAULT 0x00000000

/* Control_GFAP :: DMA_0_3_FIFO_STATUS :: DMA0_CMD_FIFO_AVAIL [03:00] */
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA0_CMD_FIFO_AVAIL_MASK 0x0000000f
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA0_CMD_FIFO_AVAIL_SHIFT 0
#define BCHP_Control_GFAP_DMA_0_3_FIFO_STATUS_DMA0_CMD_FIFO_AVAIL_DEFAULT 0x00000000

/***************************************************************************
 *L1_IRQ_MIPS1_MASK - LEVEL 1 IRQ MIPS1 MASK Register
 ***************************************************************************/
/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: reserved0 [31:29] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_reserved0_MASK         0xe0000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_reserved0_SHIFT        29

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: COUNTER_IRQ_MASK [28:28] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_COUNTER_IRQ_MASK_MASK  0x10000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_COUNTER_IRQ_MASK_SHIFT 28
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_COUNTER_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: DQMHI_IRQ1_MASK [27:27] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQMHI_IRQ1_MASK_MASK   0x08000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQMHI_IRQ1_MASK_SHIFT  27
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQMHI_IRQ1_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: DQM_IRQ1_MASK [26:26] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQM_IRQ1_MASK_MASK     0x04000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQM_IRQ1_MASK_SHIFT    26
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQM_IRQ1_MASK_DEFAULT  0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: DQMHI_IRQ_MASK [25:25] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQMHI_IRQ_MASK_MASK    0x02000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQMHI_IRQ_MASK_SHIFT   25
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQMHI_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK [24:24] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_MASK 0x01000000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_SHIFT 24
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DMA1_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK [23:23] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_MASK 0x00800000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_SHIFT 23
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DMA0_RESULT_FIFO_NOT_EMPTY_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: DIAG_CTL_HI_IRQ_MSK [22:22] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DIAG_CTL_HI_IRQ_MSK_MASK 0x00400000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DIAG_CTL_HI_IRQ_MSK_SHIFT 22
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DIAG_CTL_HI_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: DIAG_CTL_LO_IRQ_MSK [21:21] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DIAG_CTL_LO_IRQ_MSK_MASK 0x00200000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DIAG_CTL_LO_IRQ_MSK_SHIFT 21
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DIAG_CTL_LO_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: SMISB_ERROR_IRQ_MSK [20:20] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_SMISB_ERROR_IRQ_MSK_MASK 0x00100000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_SMISB_ERROR_IRQ_MSK_SHIFT 20
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_SMISB_ERROR_IRQ_MSK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: TIMER2_IRQ_MASK [19:19] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER2_IRQ_MASK_MASK   0x00080000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER2_IRQ_MASK_SHIFT  19
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER2_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: TIMER1_IRQ_MASK [18:18] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER1_IRQ_MASK_MASK   0x00040000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER1_IRQ_MASK_SHIFT  18
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER1_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: TIMER0_IRQ_MASK [17:17] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER0_IRQ_MASK_MASK   0x00020000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER0_IRQ_MASK_SHIFT  17
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER0_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK [16:16] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00010000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 16
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA1_TX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK [15:15] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00008000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 15
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA1_RX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK [14:14] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00004000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 14
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA0_TX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK [13:13] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_MASK 0x00002000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_SHIFT 13
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_DMA0_RX_FIFO_NOT_EMPTY_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: ERROR_UB_DQM_OVERFLOW_IRQ_MASK [12:12] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_MASK 0x00001000
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_SHIFT 12
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_DQM_OVERFLOW_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: ERROR_EB_DQM_OVERFLOW_IRQ_MASK [11:11] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_MASK 0x00000800
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_SHIFT 11
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_EB_DQM_OVERFLOW_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: ERROR_UB_MASTER_IRQ_MASK [10:10] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_MASTER_IRQ_MASK_MASK 0x00000400
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_MASTER_IRQ_MASK_SHIFT 10
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_MASTER_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: ERROR_UB_SLAVE_IRQ_MASK [09:09] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_SLAVE_IRQ_MASK_MASK 0x00000200
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_SLAVE_IRQ_MASK_SHIFT 9
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_SLAVE_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK [08:08] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_MASK 0x00000100
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_SHIFT 8
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_UB_SLAVE_TIMEOUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: ERROR_EB2UBUS_TIMEOUT_IRQ_MASK [07:07] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_MASK 0x00000080
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_SHIFT 7
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_ERROR_EB2UBUS_TIMEOUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: GENERAL_PURPOSE_INPUT_IRQ_MASK [06:06] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_MASK 0x00000040
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_SHIFT 6
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_GENERAL_PURPOSE_INPUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: MBOX_OUT_IRQ_MASK [05:05] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_MBOX_OUT_IRQ_MASK_MASK 0x00000020
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_MBOX_OUT_IRQ_MASK_SHIFT 5
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_MBOX_OUT_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: MBOX_IN_IRQ_MASK [04:04] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_MBOX_IN_IRQ_MASK_MASK  0x00000010
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_MBOX_IN_IRQ_MASK_SHIFT 4
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_MBOX_IN_IRQ_MASK_DEFAULT 0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: DQM_IRQ_MASK [03:03] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQM_IRQ_MASK_MASK      0x00000008
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQM_IRQ_MASK_SHIFT     3
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_DQM_IRQ_MASK_DEFAULT   0x00000000

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: reserved1 [02:01] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_reserved1_MASK         0x00000006
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_reserved1_SHIFT        1

/* Control_GFAP :: L1_IRQ_MIPS1_MASK :: TIMER_IRQ_MASK [00:00] */
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER_IRQ_MASK_MASK    0x00000001
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER_IRQ_MASK_SHIFT   0
#define BCHP_Control_GFAP_L1_IRQ_MIPS1_MASK_TIMER_IRQ_MASK_DEFAULT 0x00000000

/***************************************************************************
 *DIAG_CONTROL - DIAG CONTROL Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_CONTROL :: DIAG_SEL_HI_HI [31:24] */
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_HI_HI_MASK         0xff000000
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_HI_HI_SHIFT        24
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_HI_HI_DEFAULT      0x00000000

/* Control_GFAP :: DIAG_CONTROL :: DIAG_SEL_HI_LO [23:16] */
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_HI_LO_MASK         0x00ff0000
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_HI_LO_SHIFT        16
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_HI_LO_DEFAULT      0x00000000

/* Control_GFAP :: DIAG_CONTROL :: DIAG_SEL_LO_HI [15:08] */
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_LO_HI_MASK         0x0000ff00
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_LO_HI_SHIFT        8
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_LO_HI_DEFAULT      0x00000000

/* Control_GFAP :: DIAG_CONTROL :: DIAG_SEL_LO_LO [07:00] */
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_LO_LO_MASK         0x000000ff
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_LO_LO_SHIFT        0
#define BCHP_Control_GFAP_DIAG_CONTROL_DIAG_SEL_LO_LO_DEFAULT      0x00000000

/***************************************************************************
 *DIAG_HIGH - DIAG HIGH Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_HIGH :: DIAG_HI_HI [31:16] */
#define BCHP_Control_GFAP_DIAG_HIGH_DIAG_HI_HI_MASK                0xffff0000
#define BCHP_Control_GFAP_DIAG_HIGH_DIAG_HI_HI_SHIFT               16

/* Control_GFAP :: DIAG_HIGH :: DIAG_HI_LO [15:00] */
#define BCHP_Control_GFAP_DIAG_HIGH_DIAG_HI_LO_MASK                0x0000ffff
#define BCHP_Control_GFAP_DIAG_HIGH_DIAG_HI_LO_SHIFT               0

/***************************************************************************
 *DIAG_LOW - DIAG LOW Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_LOW :: DIAG_LO_HI [31:16] */
#define BCHP_Control_GFAP_DIAG_LOW_DIAG_LO_HI_MASK                 0xffff0000
#define BCHP_Control_GFAP_DIAG_LOW_DIAG_LO_HI_SHIFT                16

/* Control_GFAP :: DIAG_LOW :: DIAG_LO_LO [15:00] */
#define BCHP_Control_GFAP_DIAG_LOW_DIAG_LO_LO_MASK                 0x0000ffff
#define BCHP_Control_GFAP_DIAG_LOW_DIAG_LO_LO_SHIFT                0

/***************************************************************************
 *BAD_ADDRESS - BAD ADDRESS Register
 ***************************************************************************/
/* Control_GFAP :: BAD_ADDRESS :: ADDRESS [31:00] */
#define BCHP_Control_GFAP_BAD_ADDRESS_ADDRESS_MASK                 0xffffffff
#define BCHP_Control_GFAP_BAD_ADDRESS_ADDRESS_SHIFT                0
#define BCHP_Control_GFAP_BAD_ADDRESS_ADDRESS_DEFAULT              0x00000000

/***************************************************************************
 *ADDRESS_1_WINDOW_MASK - ADDRESS 1 WINDOW MASK Register
 ***************************************************************************/
/* Control_GFAP :: ADDRESS_1_WINDOW_MASK :: MASK [31:00] */
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_MASK_MASK_MASK          0xffffffff
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_MASK_MASK_SHIFT         0
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_MASK_MASK_DEFAULT       0x00000000

/***************************************************************************
 *ADDRESS_1_WINDOW_BASE_IN - ADDRESS 1 WINDOW BASE IN Register
 ***************************************************************************/
/* Control_GFAP :: ADDRESS_1_WINDOW_BASE_IN :: ADDRESS [31:00] */
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_BASE_IN_ADDRESS_MASK    0xffffffff
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_BASE_IN_ADDRESS_SHIFT   0
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_BASE_IN_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ADDRESS_1_WINDOW_BASE_OUT - ADDRESS 1 WINDOW BASE OUT Register
 ***************************************************************************/
/* Control_GFAP :: ADDRESS_1_WINDOW_BASE_OUT :: ADDRESS [31:00] */
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_BASE_OUT_ADDRESS_MASK   0xffffffff
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_BASE_OUT_ADDRESS_SHIFT  0
#define BCHP_Control_GFAP_ADDRESS_1_WINDOW_BASE_OUT_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ADDRESS_2_WINDOW_MASK - ADDRESS 2 WINDOW MASK Register
 ***************************************************************************/
/* Control_GFAP :: ADDRESS_2_WINDOW_MASK :: MASK [31:00] */
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_MASK_MASK_MASK          0xffffffff
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_MASK_MASK_SHIFT         0
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_MASK_MASK_DEFAULT       0x00000000

/***************************************************************************
 *ADDRESS_2_WINDOW_BASE_IN - ADDRESS 2 WINDOW BASE IN Register
 ***************************************************************************/
/* Control_GFAP :: ADDRESS_2_WINDOW_BASE_IN :: ADDRESS [31:00] */
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_BASE_IN_ADDRESS_MASK    0xffffffff
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_BASE_IN_ADDRESS_SHIFT   0
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_BASE_IN_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ADDRESS_2_WINDOW_BASE_OUT - ADDRESS 2 WINDOW BASE OUT Register
 ***************************************************************************/
/* Control_GFAP :: ADDRESS_2_WINDOW_BASE_OUT :: ADDRESS [31:00] */
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_BASE_OUT_ADDRESS_MASK   0xffffffff
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_BASE_OUT_ADDRESS_SHIFT  0
#define BCHP_Control_GFAP_ADDRESS_2_WINDOW_BASE_OUT_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *SCRATCH - SCRATCH Register
 ***************************************************************************/
/* Control_GFAP :: SCRATCH :: ADDRESS [31:00] */
#define BCHP_Control_GFAP_SCRATCH_ADDRESS_MASK                     0xffffffff
#define BCHP_Control_GFAP_SCRATCH_ADDRESS_SHIFT                    0
#define BCHP_Control_GFAP_SCRATCH_ADDRESS_DEFAULT                  0x00000000

/***************************************************************************
 *TM - TM Register
 ***************************************************************************/
/* Control_GFAP :: TM :: TM_BASE4 [31:16] */
#define BCHP_Control_GFAP_TM_TM_BASE4_MASK                         0xffff0000
#define BCHP_Control_GFAP_TM_TM_BASE4_SHIFT                        16
#define BCHP_Control_GFAP_TM_TM_BASE4_DEFAULT                      0x00000000

/* Control_GFAP :: TM :: TM_ICDATA [15:12] */
#define BCHP_Control_GFAP_TM_TM_ICDATA_MASK                        0x0000f000
#define BCHP_Control_GFAP_TM_TM_ICDATA_SHIFT                       12
#define BCHP_Control_GFAP_TM_TM_ICDATA_DEFAULT                     0x00000000

/* Control_GFAP :: TM :: TM_ICTAG [11:08] */
#define BCHP_Control_GFAP_TM_TM_ICTAG_MASK                         0x00000f00
#define BCHP_Control_GFAP_TM_TM_ICTAG_SHIFT                        8
#define BCHP_Control_GFAP_TM_TM_ICTAG_DEFAULT                      0x00000000

/* Control_GFAP :: TM :: TM_ICWS [07:04] */
#define BCHP_Control_GFAP_TM_TM_ICWS_MASK                          0x000000f0
#define BCHP_Control_GFAP_TM_TM_ICWS_SHIFT                         4
#define BCHP_Control_GFAP_TM_TM_ICWS_DEFAULT                       0x00000000

/* Control_GFAP :: TM :: TM_DSPRAM [03:00] */
#define BCHP_Control_GFAP_TM_TM_DSPRAM_MASK                        0x0000000f
#define BCHP_Control_GFAP_TM_TM_DSPRAM_SHIFT                       0
#define BCHP_Control_GFAP_TM_TM_DSPRAM_DEFAULT                     0x00000000

/***************************************************************************
 *SOFT_RESETS - SOFT RESETS Register
 ***************************************************************************/
/* Control_GFAP :: SOFT_RESETS :: reserved0 [31:03] */
#define BCHP_Control_GFAP_SOFT_RESETS_reserved0_MASK               0xfffffff8
#define BCHP_Control_GFAP_SOFT_RESETS_reserved0_SHIFT              3

/* Control_GFAP :: SOFT_RESETS :: DMA [02:02] */
#define BCHP_Control_GFAP_SOFT_RESETS_DMA_MASK                     0x00000004
#define BCHP_Control_GFAP_SOFT_RESETS_DMA_SHIFT                    2
#define BCHP_Control_GFAP_SOFT_RESETS_DMA_DEFAULT                  0x00000000

/* Control_GFAP :: SOFT_RESETS :: BASE4 [01:01] */
#define BCHP_Control_GFAP_SOFT_RESETS_BASE4_MASK                   0x00000002
#define BCHP_Control_GFAP_SOFT_RESETS_BASE4_SHIFT                  1
#define BCHP_Control_GFAP_SOFT_RESETS_BASE4_DEFAULT                0x00000000

/* Control_GFAP :: SOFT_RESETS :: M4KE [00:00] */
#define BCHP_Control_GFAP_SOFT_RESETS_M4KE_MASK                    0x00000001
#define BCHP_Control_GFAP_SOFT_RESETS_M4KE_SHIFT                   0
#define BCHP_Control_GFAP_SOFT_RESETS_M4KE_DEFAULT                 0x00000001

/***************************************************************************
 *EB2UBUS_TIMEOUT - EC BUS TO UBUS TIMEOUT Register
 ***************************************************************************/
/* Control_GFAP :: EB2UBUS_TIMEOUT :: TIMEOUT_ENABLE [31:31] */
#define BCHP_Control_GFAP_EB2UBUS_TIMEOUT_TIMEOUT_ENABLE_MASK      0x80000000
#define BCHP_Control_GFAP_EB2UBUS_TIMEOUT_TIMEOUT_ENABLE_SHIFT     31
#define BCHP_Control_GFAP_EB2UBUS_TIMEOUT_TIMEOUT_ENABLE_DEFAULT   0x00000000

/* Control_GFAP :: EB2UBUS_TIMEOUT :: reserved0 [30:16] */
#define BCHP_Control_GFAP_EB2UBUS_TIMEOUT_reserved0_MASK           0x7fff0000
#define BCHP_Control_GFAP_EB2UBUS_TIMEOUT_reserved0_SHIFT          16

/* Control_GFAP :: EB2UBUS_TIMEOUT :: TIMEOUT_LIMIT [15:00] */
#define BCHP_Control_GFAP_EB2UBUS_TIMEOUT_TIMEOUT_LIMIT_MASK       0x0000ffff
#define BCHP_Control_GFAP_EB2UBUS_TIMEOUT_TIMEOUT_LIMIT_SHIFT      0
#define BCHP_Control_GFAP_EB2UBUS_TIMEOUT_TIMEOUT_LIMIT_DEFAULT    0x00000000

/***************************************************************************
 *M4KE_CORE_STATUS - 4KE CORE STATUS Register
 ***************************************************************************/
/* Control_GFAP :: M4KE_CORE_STATUS :: REV_ID_EXISTS [31:31] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_REV_ID_EXISTS_MASK      0x80000000
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_REV_ID_EXISTS_SHIFT     31

/* Control_GFAP :: M4KE_CORE_STATUS :: reserved0 [30:17] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_reserved0_MASK          0x7ffe0000
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_reserved0_SHIFT         17

/* Control_GFAP :: M4KE_CORE_STATUS :: EJ_DebugM [16:16] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_EJ_DebugM_MASK          0x00010000
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_EJ_DebugM_SHIFT         16

/* Control_GFAP :: M4KE_CORE_STATUS :: EJ_SRstE [15:15] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_EJ_SRstE_MASK           0x00008000
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_EJ_SRstE_SHIFT          15

/* Control_GFAP :: M4KE_CORE_STATUS :: EJ_PrRst [14:14] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_EJ_PrRst_MASK           0x00004000
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_EJ_PrRst_SHIFT          14

/* Control_GFAP :: M4KE_CORE_STATUS :: EJ_PerRst [13:13] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_EJ_PerRst_MASK          0x00002000
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_EJ_PerRst_SHIFT         13

/* Control_GFAP :: M4KE_CORE_STATUS :: SI_Sleep [12:12] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_Sleep_MASK           0x00001000
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_Sleep_SHIFT          12

/* Control_GFAP :: M4KE_CORE_STATUS :: SI_SWInt [11:10] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_SWInt_MASK           0x00000c00
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_SWInt_SHIFT          10

/* Control_GFAP :: M4KE_CORE_STATUS :: SI_IPL [09:04] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_IPL_MASK             0x000003f0
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_IPL_SHIFT            4

/* Control_GFAP :: M4KE_CORE_STATUS :: SI_IAck [03:03] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_IAck_MASK            0x00000008
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_IAck_SHIFT           3

/* Control_GFAP :: M4KE_CORE_STATUS :: SI_RP [02:02] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_RP_MASK              0x00000004
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_RP_SHIFT             2

/* Control_GFAP :: M4KE_CORE_STATUS :: SI_EXL [01:01] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_EXL_MASK             0x00000002
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_EXL_SHIFT            1

/* Control_GFAP :: M4KE_CORE_STATUS :: SI_ERL [00:00] */
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_ERL_MASK             0x00000001
#define BCHP_Control_GFAP_M4KE_CORE_STATUS_SI_ERL_SHIFT            0

/***************************************************************************
 *GP_IN_IRQ_SENSE - GP IN IRQ SENSE Register
 ***************************************************************************/
/* Control_GFAP :: GP_IN_IRQ_SENSE :: BASE4_SENSE [31:31] */
#define BCHP_Control_GFAP_GP_IN_IRQ_SENSE_BASE4_SENSE_MASK         0x80000000
#define BCHP_Control_GFAP_GP_IN_IRQ_SENSE_BASE4_SENSE_SHIFT        31
#define BCHP_Control_GFAP_GP_IN_IRQ_SENSE_BASE4_SENSE_DEFAULT      0x00000000

/* Control_GFAP :: GP_IN_IRQ_SENSE :: GP_IN_SENSE [30:00] */
#define BCHP_Control_GFAP_GP_IN_IRQ_SENSE_GP_IN_SENSE_MASK         0x7fffffff
#define BCHP_Control_GFAP_GP_IN_IRQ_SENSE_GP_IN_SENSE_SHIFT        0
#define BCHP_Control_GFAP_GP_IN_IRQ_SENSE_GP_IN_SENSE_DEFAULT      0x00000000

/***************************************************************************
 *UB_SLAVE_TIMEOUT - UBUS SLAVE TIMEOUT Register
 ***************************************************************************/
/* Control_GFAP :: UB_SLAVE_TIMEOUT :: TIMEOUT_ENABLE [31:31] */
#define BCHP_Control_GFAP_UB_SLAVE_TIMEOUT_TIMEOUT_ENABLE_MASK     0x80000000
#define BCHP_Control_GFAP_UB_SLAVE_TIMEOUT_TIMEOUT_ENABLE_SHIFT    31
#define BCHP_Control_GFAP_UB_SLAVE_TIMEOUT_TIMEOUT_ENABLE_DEFAULT  0x00000000

/* Control_GFAP :: UB_SLAVE_TIMEOUT :: reserved0 [30:16] */
#define BCHP_Control_GFAP_UB_SLAVE_TIMEOUT_reserved0_MASK          0x7fff0000
#define BCHP_Control_GFAP_UB_SLAVE_TIMEOUT_reserved0_SHIFT         16

/* Control_GFAP :: UB_SLAVE_TIMEOUT :: TIMEOUT_LIMIT [15:00] */
#define BCHP_Control_GFAP_UB_SLAVE_TIMEOUT_TIMEOUT_LIMIT_MASK      0x0000ffff
#define BCHP_Control_GFAP_UB_SLAVE_TIMEOUT_TIMEOUT_LIMIT_SHIFT     0
#define BCHP_Control_GFAP_UB_SLAVE_TIMEOUT_TIMEOUT_LIMIT_DEFAULT   0x00000000

/***************************************************************************
 *DIAG_EN - DIAG ENABLE Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_EN :: DIAG_SEL_OVERRIDE [31:31] */
#define BCHP_Control_GFAP_DIAG_EN_DIAG_SEL_OVERRIDE_MASK           0x80000000
#define BCHP_Control_GFAP_DIAG_EN_DIAG_SEL_OVERRIDE_SHIFT          31
#define BCHP_Control_GFAP_DIAG_EN_DIAG_SEL_OVERRIDE_DEFAULT        0x00000000

/* Control_GFAP :: DIAG_EN :: EJTAG_DINT_MASK [30:30] */
#define BCHP_Control_GFAP_DIAG_EN_EJTAG_DINT_MASK_MASK             0x40000000
#define BCHP_Control_GFAP_DIAG_EN_EJTAG_DINT_MASK_SHIFT            30
#define BCHP_Control_GFAP_DIAG_EN_EJTAG_DINT_MASK_DEFAULT          0x00000000

/* Control_GFAP :: DIAG_EN :: reserved0 [29:08] */
#define BCHP_Control_GFAP_DIAG_EN_reserved0_MASK                   0x3fffff00
#define BCHP_Control_GFAP_DIAG_EN_reserved0_SHIFT                  8

/* Control_GFAP :: DIAG_EN :: diag_sel_hi_hi [07:06] */
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_hi_hi_MASK              0x000000c0
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_hi_hi_SHIFT             6
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_hi_hi_DEFAULT           0x00000000

/* Control_GFAP :: DIAG_EN :: diag_sel_hi_lo [05:04] */
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_hi_lo_MASK              0x00000030
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_hi_lo_SHIFT             4
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_hi_lo_DEFAULT           0x00000000

/* Control_GFAP :: DIAG_EN :: diag_sel_lo_hi [03:02] */
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_lo_hi_MASK              0x0000000c
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_lo_hi_SHIFT             2
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_lo_hi_DEFAULT           0x00000000

/* Control_GFAP :: DIAG_EN :: diag_sel_lo_lo [01:00] */
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_lo_lo_MASK              0x00000003
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_lo_lo_SHIFT             0
#define BCHP_Control_GFAP_DIAG_EN_diag_sel_lo_lo_DEFAULT           0x00000000

/***************************************************************************
 *DEV_TIMEOUT - UBUS DEVICE TIMEOUT Register
 ***************************************************************************/
/* Control_GFAP :: DEV_TIMEOUT :: reserved0 [31:12] */
#define BCHP_Control_GFAP_DEV_TIMEOUT_reserved0_MASK               0xfffff000
#define BCHP_Control_GFAP_DEV_TIMEOUT_reserved0_SHIFT              12

/* Control_GFAP :: DEV_TIMEOUT :: Timeout [11:00] */
#define BCHP_Control_GFAP_DEV_TIMEOUT_Timeout_MASK                 0x00000fff
#define BCHP_Control_GFAP_DEV_TIMEOUT_Timeout_SHIFT                0
#define BCHP_Control_GFAP_DEV_TIMEOUT_Timeout_DEFAULT              0x000007ff

/***************************************************************************
 *UBUS_ERROR_OUT_MASK - UBUS ERROR OUT MASK Register
 ***************************************************************************/
/* Control_GFAP :: UBUS_ERROR_OUT_MASK :: reserved0 [31:16] */
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_reserved0_MASK       0xffff0000
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_reserved0_SHIFT      16

/* Control_GFAP :: UBUS_ERROR_OUT_MASK :: Base4_Error_Mask [15:15] */
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_Base4_Error_Mask_MASK 0x00008000
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_Base4_Error_Mask_SHIFT 15
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_Base4_Error_Mask_DEFAULT 0x00000000

/* Control_GFAP :: UBUS_ERROR_OUT_MASK :: reserved1 [14:04] */
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_reserved1_MASK       0x00007ff0
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_reserved1_SHIFT      4

/* Control_GFAP :: UBUS_ERROR_OUT_MASK :: IN_Msg_FIFO_Error_Mask [03:03] */
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_IN_Msg_FIFO_Error_Mask_MASK 0x00000008
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_IN_Msg_FIFO_Error_Mask_SHIFT 3
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_IN_Msg_FIFO_Error_Mask_DEFAULT 0x00000000

/* Control_GFAP :: UBUS_ERROR_OUT_MASK :: UB_Slave_Timeout_Mask [02:02] */
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_UB_Slave_Timeout_Mask_MASK 0x00000004
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_UB_Slave_Timeout_Mask_SHIFT 2
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_UB_Slave_Timeout_Mask_DEFAULT 0x00000000

/* Control_GFAP :: UBUS_ERROR_OUT_MASK :: EB2UB_Timeout_Mask [01:01] */
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_EB2UB_Timeout_Mask_MASK 0x00000002
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_EB2UB_Timeout_Mask_SHIFT 1
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_EB2UB_Timeout_Mask_DEFAULT 0x00000000

/* Control_GFAP :: UBUS_ERROR_OUT_MASK :: UB_DQM_Overflow_Mask [00:00] */
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_UB_DQM_Overflow_Mask_MASK 0x00000001
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_UB_DQM_Overflow_Mask_SHIFT 0
#define BCHP_Control_GFAP_UBUS_ERROR_OUT_MASK_UB_DQM_Overflow_Mask_DEFAULT 0x00000000

/***************************************************************************
 *DIAG_CAPT_STOP_MASK - DIAG CAPTURE STOP MASK Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_CAPT_STOP_MASK :: Base4_Error_Mask [31:31] */
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_Base4_Error_Mask_MASK 0x80000000
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_Base4_Error_Mask_SHIFT 31
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_Base4_Error_Mask_DEFAULT 0x00000000

/* Control_GFAP :: DIAG_CAPT_STOP_MASK :: reserved0 [30:04] */
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_reserved0_MASK       0x7ffffff0
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_reserved0_SHIFT      4

/* Control_GFAP :: DIAG_CAPT_STOP_MASK :: IN_Msg_FIFO_Error_Mask [03:03] */
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_IN_Msg_FIFO_Error_Mask_MASK 0x00000008
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_IN_Msg_FIFO_Error_Mask_SHIFT 3
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_IN_Msg_FIFO_Error_Mask_DEFAULT 0x00000000

/* Control_GFAP :: DIAG_CAPT_STOP_MASK :: UB_Slave_Timeout_Mask [02:02] */
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_UB_Slave_Timeout_Mask_MASK 0x00000004
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_UB_Slave_Timeout_Mask_SHIFT 2
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_UB_Slave_Timeout_Mask_DEFAULT 0x00000000

/* Control_GFAP :: DIAG_CAPT_STOP_MASK :: EB2UB_Timeout_Mask [01:01] */
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_EB2UB_Timeout_Mask_MASK 0x00000002
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_EB2UB_Timeout_Mask_SHIFT 1
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_EB2UB_Timeout_Mask_DEFAULT 0x00000000

/* Control_GFAP :: DIAG_CAPT_STOP_MASK :: UB_DQM_Overflow_Mask [00:00] */
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_UB_DQM_Overflow_Mask_MASK 0x00000001
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_UB_DQM_Overflow_Mask_SHIFT 0
#define BCHP_Control_GFAP_DIAG_CAPT_STOP_MASK_UB_DQM_Overflow_Mask_DEFAULT 0x00000000

/***************************************************************************
 *REV_ID - REVISION ID Register
 ***************************************************************************/
/* Control_GFAP :: REV_ID :: Rev_ID [31:00] */
#define BCHP_Control_GFAP_REV_ID_Rev_ID_MASK                       0xffffffff
#define BCHP_Control_GFAP_REV_ID_Rev_ID_SHIFT                      0
#define BCHP_Control_GFAP_REV_ID_Rev_ID_DEFAULT                    0x00000004

/***************************************************************************
 *GP_TMR2_CTL - GP TMR2 CTL Register
 ***************************************************************************/
/* Control_GFAP :: GP_TMR2_CTL :: TMR2_ENABLE [31:31] */
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_ENABLE_MASK             0x80000000
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_ENABLE_SHIFT            31
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_ENABLE_DEFAULT          0x00000000

/* Control_GFAP :: GP_TMR2_CTL :: TMR2_MODE [30:30] */
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_MODE_MASK               0x40000000
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_MODE_SHIFT              30
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_MODE_DEFAULT            0x00000000

/* Control_GFAP :: GP_TMR2_CTL :: TMR2_CLK_SEL [29:29] */
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_CLK_SEL_MASK            0x20000000
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_CLK_SEL_SHIFT           29
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_CLK_SEL_DEFAULT         0x00000000

/* Control_GFAP :: GP_TMR2_CTL :: TMR2_COUNT [28:00] */
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_COUNT_MASK              0x1fffffff
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_COUNT_SHIFT             0
#define BCHP_Control_GFAP_GP_TMR2_CTL_TMR2_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *GP_TMR2_CNT - GP TMR2 CNT Register
 ***************************************************************************/
/* Control_GFAP :: GP_TMR2_CNT :: reserved0 [31:29] */
#define BCHP_Control_GFAP_GP_TMR2_CNT_reserved0_MASK               0xe0000000
#define BCHP_Control_GFAP_GP_TMR2_CNT_reserved0_SHIFT              29

/* Control_GFAP :: GP_TMR2_CNT :: TMR2_CUR_CNT [28:00] */
#define BCHP_Control_GFAP_GP_TMR2_CNT_TMR2_CUR_CNT_MASK            0x1fffffff
#define BCHP_Control_GFAP_GP_TMR2_CNT_TMR2_CUR_CNT_SHIFT           0
#define BCHP_Control_GFAP_GP_TMR2_CNT_TMR2_CUR_CNT_DEFAULT         0x00000000

/***************************************************************************
 *LEGACY_MODE - Legacy Mode Register
 ***************************************************************************/
/* Control_GFAP :: LEGACY_MODE :: reserved0 [31:00] */
#define BCHP_Control_GFAP_LEGACY_MODE_reserved0_MASK               0xffffffff
#define BCHP_Control_GFAP_LEGACY_MODE_reserved0_SHIFT              0

/***************************************************************************
 *SMISB_MONITOR - SMISB Monitor Register
 ***************************************************************************/
/* Control_GFAP :: SMISB_MONITOR :: MaxClear [31:31] */
#define BCHP_Control_GFAP_SMISB_MONITOR_MaxClear_MASK              0x80000000
#define BCHP_Control_GFAP_SMISB_MONITOR_MaxClear_SHIFT             31

/* Control_GFAP :: SMISB_MONITOR :: reserved0 [30:28] */
#define BCHP_Control_GFAP_SMISB_MONITOR_reserved0_MASK             0x70000000
#define BCHP_Control_GFAP_SMISB_MONITOR_reserved0_SHIFT            28

/* Control_GFAP :: SMISB_MONITOR :: MaxTime [27:16] */
#define BCHP_Control_GFAP_SMISB_MONITOR_MaxTime_MASK               0x0fff0000
#define BCHP_Control_GFAP_SMISB_MONITOR_MaxTime_SHIFT              16

/* Control_GFAP :: SMISB_MONITOR :: TimeOutValue [15:00] */
#define BCHP_Control_GFAP_SMISB_MONITOR_TimeOutValue_MASK          0x0000ffff
#define BCHP_Control_GFAP_SMISB_MONITOR_TimeOutValue_SHIFT         0
#define BCHP_Control_GFAP_SMISB_MONITOR_TimeOutValue_DEFAULT       0x00001000

/***************************************************************************
 *DIAG_CNTRL - Diag-Control Control Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_CNTRL :: USE_INT_DIAG_HIGH [31:31] */
#define BCHP_Control_GFAP_DIAG_CNTRL_USE_INT_DIAG_HIGH_MASK        0x80000000
#define BCHP_Control_GFAP_DIAG_CNTRL_USE_INT_DIAG_HIGH_SHIFT       31
#define BCHP_Control_GFAP_DIAG_CNTRL_USE_INT_DIAG_HIGH_DEFAULT     0x00000000

/* Control_GFAP :: DIAG_CNTRL :: DIAG_HIGH_MODE [30:28] */
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_HIGH_MODE_MASK           0x70000000
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_HIGH_MODE_SHIFT          28
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_HIGH_MODE_DEFAULT        0x00000000
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_HIGH_MODE_CAPTURE_ON_HIGH 0
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_HIGH_MODE_CAPTURE_ON_LOW 1
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_HIGH_MODE_CAPTURE_ON_EITHER 2
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_HIGH_MODE_CAPTURE_AFTER_LOW_ON_HIGH 3
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_HIGH_MODE_CAPTURE_ON_HIGH_LAST 4

/* Control_GFAP :: DIAG_CNTRL :: reserved0 [27:24] */
#define BCHP_Control_GFAP_DIAG_CNTRL_reserved0_MASK                0x0f000000
#define BCHP_Control_GFAP_DIAG_CNTRL_reserved0_SHIFT               24

/* Control_GFAP :: DIAG_CNTRL :: DIAG_HIGH_SEL [23:16] */
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_HIGH_SEL_MASK            0x00ff0000
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_HIGH_SEL_SHIFT           16
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_HIGH_SEL_DEFAULT         0x00000000

/* Control_GFAP :: DIAG_CNTRL :: USE_INT_DIAG_LOW [15:15] */
#define BCHP_Control_GFAP_DIAG_CNTRL_USE_INT_DIAG_LOW_MASK         0x00008000
#define BCHP_Control_GFAP_DIAG_CNTRL_USE_INT_DIAG_LOW_SHIFT        15
#define BCHP_Control_GFAP_DIAG_CNTRL_USE_INT_DIAG_LOW_DEFAULT      0x00000000

/* Control_GFAP :: DIAG_CNTRL :: DIAG_LOW_MODE [14:12] */
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_LOW_MODE_MASK            0x00007000
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_LOW_MODE_SHIFT           12
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_LOW_MODE_DEFAULT         0x00000000
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_LOW_MODE_CAPTURE_ON_LOW  0
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_LOW_MODE_CAPTURE_ON_HIGH 1
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_LOW_MODE_CAPTURE_ON_EITHER 2
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_LOW_MODE_CAPTURE_AFTER_HIGH_ON_LOW 3
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_LOW_MODE_CAPTURE_ON_LOW_LAST 4

/* Control_GFAP :: DIAG_CNTRL :: reserved1 [11:08] */
#define BCHP_Control_GFAP_DIAG_CNTRL_reserved1_MASK                0x00000f00
#define BCHP_Control_GFAP_DIAG_CNTRL_reserved1_SHIFT               8

/* Control_GFAP :: DIAG_CNTRL :: DIAG_LOW_SEL [07:00] */
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_LOW_SEL_MASK             0x000000ff
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_LOW_SEL_SHIFT            0
#define BCHP_Control_GFAP_DIAG_CNTRL_DIAG_LOW_SEL_DEFAULT          0x00000000

/***************************************************************************
 *DIAG_STAT - Diag-Control Status Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_STAT :: reserved0 [31:17] */
#define BCHP_Control_GFAP_DIAG_STAT_reserved0_MASK                 0xfffe0000
#define BCHP_Control_GFAP_DIAG_STAT_reserved0_SHIFT                17

/* Control_GFAP :: DIAG_STAT :: DIAG_HIGH_CAPTURE_VALID [16:16] */
#define BCHP_Control_GFAP_DIAG_STAT_DIAG_HIGH_CAPTURE_VALID_MASK   0x00010000
#define BCHP_Control_GFAP_DIAG_STAT_DIAG_HIGH_CAPTURE_VALID_SHIFT  16
#define BCHP_Control_GFAP_DIAG_STAT_DIAG_HIGH_CAPTURE_VALID_DEFAULT 0x00000000

/* Control_GFAP :: DIAG_STAT :: reserved1 [15:01] */
#define BCHP_Control_GFAP_DIAG_STAT_reserved1_MASK                 0x0000fffe
#define BCHP_Control_GFAP_DIAG_STAT_reserved1_SHIFT                1

/* Control_GFAP :: DIAG_STAT :: DIAG_LOW_CAPTURE_VALID [00:00] */
#define BCHP_Control_GFAP_DIAG_STAT_DIAG_LOW_CAPTURE_VALID_MASK    0x00000001
#define BCHP_Control_GFAP_DIAG_STAT_DIAG_LOW_CAPTURE_VALID_SHIFT   0
#define BCHP_Control_GFAP_DIAG_STAT_DIAG_LOW_CAPTURE_VALID_DEFAULT 0x00000000

/***************************************************************************
 *DIAG_MASK - Diag-Control Mask Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_MASK :: DIAG_HIGH_MASK [31:16] */
#define BCHP_Control_GFAP_DIAG_MASK_DIAG_HIGH_MASK_MASK            0xffff0000
#define BCHP_Control_GFAP_DIAG_MASK_DIAG_HIGH_MASK_SHIFT           16
#define BCHP_Control_GFAP_DIAG_MASK_DIAG_HIGH_MASK_DEFAULT         0x00000000

/* Control_GFAP :: DIAG_MASK :: DIAG_LOW_MASK [15:00] */
#define BCHP_Control_GFAP_DIAG_MASK_DIAG_LOW_MASK_MASK             0x0000ffff
#define BCHP_Control_GFAP_DIAG_MASK_DIAG_LOW_MASK_SHIFT            0
#define BCHP_Control_GFAP_DIAG_MASK_DIAG_LOW_MASK_DEFAULT          0x00000000

/***************************************************************************
 *DIAG_RESULT - Diag-Control Result Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_RESULT :: DIAG_HIGH_RSLT [31:16] */
#define BCHP_Control_GFAP_DIAG_RESULT_DIAG_HIGH_RSLT_MASK          0xffff0000
#define BCHP_Control_GFAP_DIAG_RESULT_DIAG_HIGH_RSLT_SHIFT         16
#define BCHP_Control_GFAP_DIAG_RESULT_DIAG_HIGH_RSLT_DEFAULT       0x00000000

/* Control_GFAP :: DIAG_RESULT :: DIAG_LOW_RSLT [15:00] */
#define BCHP_Control_GFAP_DIAG_RESULT_DIAG_LOW_RSLT_MASK           0x0000ffff
#define BCHP_Control_GFAP_DIAG_RESULT_DIAG_LOW_RSLT_SHIFT          0
#define BCHP_Control_GFAP_DIAG_RESULT_DIAG_LOW_RSLT_DEFAULT        0x00000000

/***************************************************************************
 *DIAG_COMPARE - Diag-Control Compare Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_COMPARE :: DIAG_HIGH_CMP [31:16] */
#define BCHP_Control_GFAP_DIAG_COMPARE_DIAG_HIGH_CMP_MASK          0xffff0000
#define BCHP_Control_GFAP_DIAG_COMPARE_DIAG_HIGH_CMP_SHIFT         16
#define BCHP_Control_GFAP_DIAG_COMPARE_DIAG_HIGH_CMP_DEFAULT       0x0000ffff

/* Control_GFAP :: DIAG_COMPARE :: DIAG_LOW_CMP [15:00] */
#define BCHP_Control_GFAP_DIAG_COMPARE_DIAG_LOW_CMP_MASK           0x0000ffff
#define BCHP_Control_GFAP_DIAG_COMPARE_DIAG_LOW_CMP_SHIFT          0
#define BCHP_Control_GFAP_DIAG_COMPARE_DIAG_LOW_CMP_DEFAULT        0x0000ffff

/***************************************************************************
 *DIAG_CAPTURE - Diag-Control Capture Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_CAPTURE :: DIAG_HIGH_CAP [31:16] */
#define BCHP_Control_GFAP_DIAG_CAPTURE_DIAG_HIGH_CAP_MASK          0xffff0000
#define BCHP_Control_GFAP_DIAG_CAPTURE_DIAG_HIGH_CAP_SHIFT         16
#define BCHP_Control_GFAP_DIAG_CAPTURE_DIAG_HIGH_CAP_DEFAULT       0x00000000

/* Control_GFAP :: DIAG_CAPTURE :: DIAG_LOW_CAP [15:00] */
#define BCHP_Control_GFAP_DIAG_CAPTURE_DIAG_LOW_CAP_MASK           0x0000ffff
#define BCHP_Control_GFAP_DIAG_CAPTURE_DIAG_LOW_CAP_SHIFT          0
#define BCHP_Control_GFAP_DIAG_CAPTURE_DIAG_LOW_CAP_DEFAULT        0x00000000

/***************************************************************************
 *DIAG_COUNT - Diag-Control Count Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_COUNT :: DIAG_HIGH_CNT [31:16] */
#define BCHP_Control_GFAP_DIAG_COUNT_DIAG_HIGH_CNT_MASK            0xffff0000
#define BCHP_Control_GFAP_DIAG_COUNT_DIAG_HIGH_CNT_SHIFT           16
#define BCHP_Control_GFAP_DIAG_COUNT_DIAG_HIGH_CNT_DEFAULT         0x00000000

/* Control_GFAP :: DIAG_COUNT :: DIAG_LOW_CNT [15:00] */
#define BCHP_Control_GFAP_DIAG_COUNT_DIAG_LOW_CNT_MASK             0x0000ffff
#define BCHP_Control_GFAP_DIAG_COUNT_DIAG_LOW_CNT_SHIFT            0
#define BCHP_Control_GFAP_DIAG_COUNT_DIAG_LOW_CNT_DEFAULT          0x00000000

/***************************************************************************
 *DIAG_EDGE_CNT - Diag-Control Edge Count Register
 ***************************************************************************/
/* Control_GFAP :: DIAG_EDGE_CNT :: DIAG_HIGH_CNT [31:16] */
#define BCHP_Control_GFAP_DIAG_EDGE_CNT_DIAG_HIGH_CNT_MASK         0xffff0000
#define BCHP_Control_GFAP_DIAG_EDGE_CNT_DIAG_HIGH_CNT_SHIFT        16
#define BCHP_Control_GFAP_DIAG_EDGE_CNT_DIAG_HIGH_CNT_DEFAULT      0x00000000

/* Control_GFAP :: DIAG_EDGE_CNT :: DIAG_LOW_CNT [15:00] */
#define BCHP_Control_GFAP_DIAG_EDGE_CNT_DIAG_LOW_CNT_MASK          0x0000ffff
#define BCHP_Control_GFAP_DIAG_EDGE_CNT_DIAG_LOW_CNT_SHIFT         0
#define BCHP_Control_GFAP_DIAG_EDGE_CNT_DIAG_LOW_CNT_DEFAULT       0x00000000

/***************************************************************************
 *IOP_PERIPH_BASE_ADDR - IOP Peripheral Base Address Register
 ***************************************************************************/
/* Control_GFAP :: IOP_PERIPH_BASE_ADDR :: ADDR_BASE [31:24] */
#define BCHP_Control_GFAP_IOP_PERIPH_BASE_ADDR_ADDR_BASE_MASK      0xff000000
#define BCHP_Control_GFAP_IOP_PERIPH_BASE_ADDR_ADDR_BASE_SHIFT     24
#define BCHP_Control_GFAP_IOP_PERIPH_BASE_ADDR_ADDR_BASE_DEFAULT   0x00000016

/* Control_GFAP :: IOP_PERIPH_BASE_ADDR :: reserved0 [23:00] */
#define BCHP_Control_GFAP_IOP_PERIPH_BASE_ADDR_reserved0_MASK      0x00ffffff
#define BCHP_Control_GFAP_IOP_PERIPH_BASE_ADDR_reserved0_SHIFT     0

/***************************************************************************
 *LFSR - IOP LFSR Register
 ***************************************************************************/
/* Control_GFAP :: LFSR :: reserved0 [31:16] */
#define BCHP_Control_GFAP_LFSR_reserved0_MASK                      0xffff0000
#define BCHP_Control_GFAP_LFSR_reserved0_SHIFT                     16

/* Control_GFAP :: LFSR :: LFSR [15:00] */
#define BCHP_Control_GFAP_LFSR_LFSR_MASK                           0x0000ffff
#define BCHP_Control_GFAP_LFSR_LFSR_SHIFT                          0
#define BCHP_Control_GFAP_LFSR_LFSR_DEFAULT                        0x00000000

#endif /* #ifndef BCHP_CONTROL_GFAP_H__ */

/* End of File */
