{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523994713442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523994713444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 15:51:51 2018 " "Processing started: Tue Apr 17 15:51:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523994713444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523994713444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Viterbi_decoder -c Viterbi_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Viterbi_decoder -c Viterbi_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523994713444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523994713774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msg_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file msg_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 msg_encoder " "Found entity 1: msg_encoder" {  } { { "msg_encoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/msg_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994713814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994713814 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitEncoder.v(18) " "Verilog HDL information at bitEncoder.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "bitEncoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/bitEncoder.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523994713815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bitencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitEncoder " "Found entity 1: bitEncoder" {  } { { "bitEncoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/bitEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994713816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994713816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniformrv32.v 1 1 " "Found 1 design units, including 1 entities, in source file uniformrv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 uniformRV32 " "Found entity 1: uniformRV32" {  } { { "uniformRV32.v" "" { Text "C:/Viterbi_Implementation/Lab3/uniformRV32.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994713817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994713817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trellistoplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trellistoplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrellisTopLevel " "Found entity 1: TrellisTopLevel" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994713818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994713818 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stage4.v(27) " "Verilog HDL information at stage4.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "stage4.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage4.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523994713819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage4.v 1 1 " "Found 1 design units, including 1 entities, in source file stage4.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "stage4.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994713820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994713820 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stage2.v(32) " "Verilog HDL information at stage2.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523994713821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2.v 1 1 " "Found 1 design units, including 1 entities, in source file stage2.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994713821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994713821 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stage1.v(27) " "Verilog HDL information at stage1.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523994713823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage1.v 1 1 " "Found 1 design units, including 1 entities, in source file stage1.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994713823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994713823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pretrellisnosiegen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pretrellisnosiegen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PreTrellisNosieGen " "Found entity 1: PreTrellisNosieGen" {  } { { "PreTrellisNosieGen.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994713824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994713824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addcomparestore.v 1 1 " "Found 1 design units, including 1 entities, in source file addcomparestore.v" { { "Info" "ISGN_ENTITY_NAME" "1 addCompareStore " "Found entity 1: addCompareStore" {  } { { "addCompareStore.v" "" { Text "C:/Viterbi_Implementation/Lab3/addCompareStore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523994713826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523994713826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrellisTopLevel " "Elaborating entity \"TrellisTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523994713852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addCompareStore addCompareStore:inst1 " "Elaborating entity \"addCompareStore\" for hierarchy \"addCompareStore:inst1\"" {  } { { "TrellisTopLevel.bdf" "inst1" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 32 984 1200 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage_end addCompareStore.v(70) " "Verilog HDL or VHDL warning at addCompareStore.v(70): object \"stage_end\" assigned a value but never read" {  } { { "addCompareStore.v" "" { Text "C:/Viterbi_Implementation/Lab3/addCompareStore.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523994713858 "|TrellisTopLevel|addCompareStore:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1 stage1:stage1 " "Elaborating entity \"stage1\" for hierarchy \"stage1:stage1\"" {  } { { "TrellisTopLevel.bdf" "stage1" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 608 520 720 720 "stage1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713859 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1_out stage1.v(27) " "Verilog HDL Always Construct warning at stage1.v(27): inferring latch(es) for variable \"d1_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713860 "|TrellisTopLevel|stage1:stage1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2_out stage1.v(27) " "Verilog HDL Always Construct warning at stage1.v(27): inferring latch(es) for variable \"d2_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713860 "|TrellisTopLevel|stage1:stage1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3_out stage1.v(27) " "Verilog HDL Always Construct warning at stage1.v(27): inferring latch(es) for variable \"d3_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713860 "|TrellisTopLevel|stage1:stage1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d4_out stage1.v(27) " "Verilog HDL Always Construct warning at stage1.v(27): inferring latch(es) for variable \"d4_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713860 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[0\] stage1.v(27) " "Inferred latch for \"d4_out\[0\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713860 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[1\] stage1.v(27) " "Inferred latch for \"d4_out\[1\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713860 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[2\] stage1.v(27) " "Inferred latch for \"d4_out\[2\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713860 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[3\] stage1.v(27) " "Inferred latch for \"d4_out\[3\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713860 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[4\] stage1.v(27) " "Inferred latch for \"d4_out\[4\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713860 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[5\] stage1.v(27) " "Inferred latch for \"d4_out\[5\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[6\] stage1.v(27) " "Inferred latch for \"d4_out\[6\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[7\] stage1.v(27) " "Inferred latch for \"d4_out\[7\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[8\] stage1.v(27) " "Inferred latch for \"d4_out\[8\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[9\] stage1.v(27) " "Inferred latch for \"d4_out\[9\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[10\] stage1.v(27) " "Inferred latch for \"d4_out\[10\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[11\] stage1.v(27) " "Inferred latch for \"d4_out\[11\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[12\] stage1.v(27) " "Inferred latch for \"d4_out\[12\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[0\] stage1.v(27) " "Inferred latch for \"d3_out\[0\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[1\] stage1.v(27) " "Inferred latch for \"d3_out\[1\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[2\] stage1.v(27) " "Inferred latch for \"d3_out\[2\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[3\] stage1.v(27) " "Inferred latch for \"d3_out\[3\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[4\] stage1.v(27) " "Inferred latch for \"d3_out\[4\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[5\] stage1.v(27) " "Inferred latch for \"d3_out\[5\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[6\] stage1.v(27) " "Inferred latch for \"d3_out\[6\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[7\] stage1.v(27) " "Inferred latch for \"d3_out\[7\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[8\] stage1.v(27) " "Inferred latch for \"d3_out\[8\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[9\] stage1.v(27) " "Inferred latch for \"d3_out\[9\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[10\] stage1.v(27) " "Inferred latch for \"d3_out\[10\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[11\] stage1.v(27) " "Inferred latch for \"d3_out\[11\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[12\] stage1.v(27) " "Inferred latch for \"d3_out\[12\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[0\] stage1.v(27) " "Inferred latch for \"d2_out\[0\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[1\] stage1.v(27) " "Inferred latch for \"d2_out\[1\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[2\] stage1.v(27) " "Inferred latch for \"d2_out\[2\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[3\] stage1.v(27) " "Inferred latch for \"d2_out\[3\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[4\] stage1.v(27) " "Inferred latch for \"d2_out\[4\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713861 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[5\] stage1.v(27) " "Inferred latch for \"d2_out\[5\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[6\] stage1.v(27) " "Inferred latch for \"d2_out\[6\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[7\] stage1.v(27) " "Inferred latch for \"d2_out\[7\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[8\] stage1.v(27) " "Inferred latch for \"d2_out\[8\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[9\] stage1.v(27) " "Inferred latch for \"d2_out\[9\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[10\] stage1.v(27) " "Inferred latch for \"d2_out\[10\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[11\] stage1.v(27) " "Inferred latch for \"d2_out\[11\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[12\] stage1.v(27) " "Inferred latch for \"d2_out\[12\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[0\] stage1.v(27) " "Inferred latch for \"d1_out\[0\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[1\] stage1.v(27) " "Inferred latch for \"d1_out\[1\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[2\] stage1.v(27) " "Inferred latch for \"d1_out\[2\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[3\] stage1.v(27) " "Inferred latch for \"d1_out\[3\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[4\] stage1.v(27) " "Inferred latch for \"d1_out\[4\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[5\] stage1.v(27) " "Inferred latch for \"d1_out\[5\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[6\] stage1.v(27) " "Inferred latch for \"d1_out\[6\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[7\] stage1.v(27) " "Inferred latch for \"d1_out\[7\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[8\] stage1.v(27) " "Inferred latch for \"d1_out\[8\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[9\] stage1.v(27) " "Inferred latch for \"d1_out\[9\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[10\] stage1.v(27) " "Inferred latch for \"d1_out\[10\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[11\] stage1.v(27) " "Inferred latch for \"d1_out\[11\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[12\] stage1.v(27) " "Inferred latch for \"d1_out\[12\]\" at stage1.v(27)" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713862 "|TrellisTopLevel|stage1:stage1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreTrellisNosieGen PreTrellisNosieGen:inst " "Elaborating entity \"PreTrellisNosieGen\" for hierarchy \"PreTrellisNosieGen:inst\"" {  } { { "TrellisTopLevel.bdf" "inst" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 264 112 320 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitEncoder PreTrellisNosieGen:inst\|bitEncoder:inst17 " "Elaborating entity \"bitEncoder\" for hierarchy \"PreTrellisNosieGen:inst\|bitEncoder:inst17\"" {  } { { "PreTrellisNosieGen.bdf" "inst17" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 704 880 1072 784 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713907 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bitEncoder.v(21) " "Verilog HDL assignment warning at bitEncoder.v(21): truncated value with size 32 to match size of target (8)" {  } { { "bitEncoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/bitEncoder.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523994713908 "|TrellisTopLevel|PreTrellisNosieGen:inst|bitEncoder:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bitEncoder.v(22) " "Verilog HDL assignment warning at bitEncoder.v(22): truncated value with size 32 to match size of target (8)" {  } { { "bitEncoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/bitEncoder.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523994713908 "|TrellisTopLevel|PreTrellisNosieGen:inst|bitEncoder:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "noise bitEncoder.v(25) " "Verilog HDL Always Construct warning at bitEncoder.v(25): variable \"noise\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bitEncoder.v" "" { Text "C:/Viterbi_Implementation/Lab3/bitEncoder.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1523994713908 "|TrellisTopLevel|PreTrellisNosieGen:inst|bitEncoder:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst7 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst7\"" {  } { { "PreTrellisNosieGen.bdf" "inst7" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 704 200 352 784 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst6 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst6\"" {  } { { "PreTrellisNosieGen.bdf" "inst6" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 616 200 352 696 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 uniformRV32.v(61) " "Verilog HDL assignment warning at uniformRV32.v(61): truncated value with size 33 to match size of target (32)" {  } { { "uniformRV32.v" "" { Text "C:/Viterbi_Implementation/Lab3/uniformRV32.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523994713912 "|TrellisTopLevel|PreTrellisNosieGen:inst|uniformRV32:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst5 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst5\"" {  } { { "PreTrellisNosieGen.bdf" "inst5" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 520 200 352 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst4 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst4\"" {  } { { "PreTrellisNosieGen.bdf" "inst4" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 432 200 352 512 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst3 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst3\"" {  } { { "PreTrellisNosieGen.bdf" "inst3" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 344 200 352 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst2 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst2\"" {  } { { "PreTrellisNosieGen.bdf" "inst2" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 256 200 352 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst1 " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst1\"" {  } { { "PreTrellisNosieGen.bdf" "inst1" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 168 200 352 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uniformRV32 PreTrellisNosieGen:inst\|uniformRV32:inst " "Elaborating entity \"uniformRV32\" for hierarchy \"PreTrellisNosieGen:inst\|uniformRV32:inst\"" {  } { { "PreTrellisNosieGen.bdf" "inst" { Schematic "C:/Viterbi_Implementation/Lab3/PreTrellisNosieGen.bdf" { { 72 208 360 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msg_encoder msg_encoder:inst2 " "Elaborating entity \"msg_encoder\" for hierarchy \"msg_encoder:inst2\"" {  } { { "TrellisTopLevel.bdf" "inst2" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 264 -216 0 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 stage2:stage2 " "Elaborating entity \"stage2\" for hierarchy \"stage2:stage2\"" {  } { { "TrellisTopLevel.bdf" "stage2" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 344 520 720 520 "stage2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994713927 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d1_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713928 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d4_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d4_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713928 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d2_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713928 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d3_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d6_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d6_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d7_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d7_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d5_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d5_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d8_out stage2.v(32) " "Verilog HDL Always Construct warning at stage2.v(32): inferring latch(es) for variable \"d8_out\", which holds its previous value in one or more paths through the always construct" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[0\] stage2.v(32) " "Inferred latch for \"d8_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[1\] stage2.v(32) " "Inferred latch for \"d8_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[2\] stage2.v(32) " "Inferred latch for \"d8_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[3\] stage2.v(32) " "Inferred latch for \"d8_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[4\] stage2.v(32) " "Inferred latch for \"d8_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[5\] stage2.v(32) " "Inferred latch for \"d8_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[6\] stage2.v(32) " "Inferred latch for \"d8_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[7\] stage2.v(32) " "Inferred latch for \"d8_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[8\] stage2.v(32) " "Inferred latch for \"d8_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[9\] stage2.v(32) " "Inferred latch for \"d8_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[10\] stage2.v(32) " "Inferred latch for \"d8_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[11\] stage2.v(32) " "Inferred latch for \"d8_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d8_out\[12\] stage2.v(32) " "Inferred latch for \"d8_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[0\] stage2.v(32) " "Inferred latch for \"d5_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[1\] stage2.v(32) " "Inferred latch for \"d5_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[2\] stage2.v(32) " "Inferred latch for \"d5_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[3\] stage2.v(32) " "Inferred latch for \"d5_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[4\] stage2.v(32) " "Inferred latch for \"d5_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[5\] stage2.v(32) " "Inferred latch for \"d5_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[6\] stage2.v(32) " "Inferred latch for \"d5_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[7\] stage2.v(32) " "Inferred latch for \"d5_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713929 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[8\] stage2.v(32) " "Inferred latch for \"d5_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[9\] stage2.v(32) " "Inferred latch for \"d5_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[10\] stage2.v(32) " "Inferred latch for \"d5_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[11\] stage2.v(32) " "Inferred latch for \"d5_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5_out\[12\] stage2.v(32) " "Inferred latch for \"d5_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[0\] stage2.v(32) " "Inferred latch for \"d7_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[1\] stage2.v(32) " "Inferred latch for \"d7_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[2\] stage2.v(32) " "Inferred latch for \"d7_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[3\] stage2.v(32) " "Inferred latch for \"d7_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[4\] stage2.v(32) " "Inferred latch for \"d7_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[5\] stage2.v(32) " "Inferred latch for \"d7_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[6\] stage2.v(32) " "Inferred latch for \"d7_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[7\] stage2.v(32) " "Inferred latch for \"d7_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[8\] stage2.v(32) " "Inferred latch for \"d7_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[9\] stage2.v(32) " "Inferred latch for \"d7_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[10\] stage2.v(32) " "Inferred latch for \"d7_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[11\] stage2.v(32) " "Inferred latch for \"d7_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7_out\[12\] stage2.v(32) " "Inferred latch for \"d7_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[0\] stage2.v(32) " "Inferred latch for \"d6_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[1\] stage2.v(32) " "Inferred latch for \"d6_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[2\] stage2.v(32) " "Inferred latch for \"d6_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[3\] stage2.v(32) " "Inferred latch for \"d6_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[4\] stage2.v(32) " "Inferred latch for \"d6_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[5\] stage2.v(32) " "Inferred latch for \"d6_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[6\] stage2.v(32) " "Inferred latch for \"d6_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[7\] stage2.v(32) " "Inferred latch for \"d6_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[8\] stage2.v(32) " "Inferred latch for \"d6_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713930 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[9\] stage2.v(32) " "Inferred latch for \"d6_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[10\] stage2.v(32) " "Inferred latch for \"d6_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[11\] stage2.v(32) " "Inferred latch for \"d6_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6_out\[12\] stage2.v(32) " "Inferred latch for \"d6_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[0\] stage2.v(32) " "Inferred latch for \"d3_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[1\] stage2.v(32) " "Inferred latch for \"d3_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[2\] stage2.v(32) " "Inferred latch for \"d3_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[3\] stage2.v(32) " "Inferred latch for \"d3_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[4\] stage2.v(32) " "Inferred latch for \"d3_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[5\] stage2.v(32) " "Inferred latch for \"d3_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[6\] stage2.v(32) " "Inferred latch for \"d3_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[7\] stage2.v(32) " "Inferred latch for \"d3_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[8\] stage2.v(32) " "Inferred latch for \"d3_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[9\] stage2.v(32) " "Inferred latch for \"d3_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[10\] stage2.v(32) " "Inferred latch for \"d3_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[11\] stage2.v(32) " "Inferred latch for \"d3_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3_out\[12\] stage2.v(32) " "Inferred latch for \"d3_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[0\] stage2.v(32) " "Inferred latch for \"d2_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[1\] stage2.v(32) " "Inferred latch for \"d2_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[2\] stage2.v(32) " "Inferred latch for \"d2_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[3\] stage2.v(32) " "Inferred latch for \"d2_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[4\] stage2.v(32) " "Inferred latch for \"d2_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[5\] stage2.v(32) " "Inferred latch for \"d2_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[6\] stage2.v(32) " "Inferred latch for \"d2_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[7\] stage2.v(32) " "Inferred latch for \"d2_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[8\] stage2.v(32) " "Inferred latch for \"d2_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[9\] stage2.v(32) " "Inferred latch for \"d2_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713931 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[10\] stage2.v(32) " "Inferred latch for \"d2_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[11\] stage2.v(32) " "Inferred latch for \"d2_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2_out\[12\] stage2.v(32) " "Inferred latch for \"d2_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[0\] stage2.v(32) " "Inferred latch for \"d4_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[1\] stage2.v(32) " "Inferred latch for \"d4_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[2\] stage2.v(32) " "Inferred latch for \"d4_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[3\] stage2.v(32) " "Inferred latch for \"d4_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[4\] stage2.v(32) " "Inferred latch for \"d4_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[5\] stage2.v(32) " "Inferred latch for \"d4_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[6\] stage2.v(32) " "Inferred latch for \"d4_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[7\] stage2.v(32) " "Inferred latch for \"d4_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[8\] stage2.v(32) " "Inferred latch for \"d4_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[9\] stage2.v(32) " "Inferred latch for \"d4_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[10\] stage2.v(32) " "Inferred latch for \"d4_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[11\] stage2.v(32) " "Inferred latch for \"d4_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4_out\[12\] stage2.v(32) " "Inferred latch for \"d4_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[0\] stage2.v(32) " "Inferred latch for \"d1_out\[0\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[1\] stage2.v(32) " "Inferred latch for \"d1_out\[1\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[2\] stage2.v(32) " "Inferred latch for \"d1_out\[2\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[3\] stage2.v(32) " "Inferred latch for \"d1_out\[3\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[4\] stage2.v(32) " "Inferred latch for \"d1_out\[4\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[5\] stage2.v(32) " "Inferred latch for \"d1_out\[5\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[6\] stage2.v(32) " "Inferred latch for \"d1_out\[6\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[7\] stage2.v(32) " "Inferred latch for \"d1_out\[7\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[8\] stage2.v(32) " "Inferred latch for \"d1_out\[8\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[9\] stage2.v(32) " "Inferred latch for \"d1_out\[9\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[10\] stage2.v(32) " "Inferred latch for \"d1_out\[10\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713932 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[11\] stage2.v(32) " "Inferred latch for \"d1_out\[11\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713933 "|TrellisTopLevel|stage2:stage2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1_out\[12\] stage2.v(32) " "Inferred latch for \"d1_out\[12\]\" at stage2.v(32)" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523994713933 "|TrellisTopLevel|stage2:stage2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d4_out\[6\] " "LATCH primitive \"stage1:stage4\|d4_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d4_out\[12\] " "LATCH primitive \"stage1:stage4\|d4_out\[12\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d3_out\[6\] " "LATCH primitive \"stage1:stage4\|d3_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d3_out\[12\] " "LATCH primitive \"stage1:stage4\|d3_out\[12\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d2_out\[6\] " "LATCH primitive \"stage1:stage4\|d2_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage4\|d1_out\[6\] " "LATCH primitive \"stage1:stage4\|d1_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d8_out\[12\] " "LATCH primitive \"stage2:stage3\|d8_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d8_out\[6\] " "LATCH primitive \"stage2:stage3\|d8_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d5_out\[6\] " "LATCH primitive \"stage2:stage3\|d5_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d5_out\[12\] " "LATCH primitive \"stage2:stage3\|d5_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d7_out\[6\] " "LATCH primitive \"stage2:stage3\|d7_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d7_out\[12\] " "LATCH primitive \"stage2:stage3\|d7_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d6_out\[6\] " "LATCH primitive \"stage2:stage3\|d6_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d6_out\[12\] " "LATCH primitive \"stage2:stage3\|d6_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d3_out\[6\] " "LATCH primitive \"stage2:stage3\|d3_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d2_out\[6\] " "LATCH primitive \"stage2:stage3\|d2_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d4_out\[6\] " "LATCH primitive \"stage2:stage3\|d4_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage3\|d1_out\[6\] " "LATCH primitive \"stage2:stage3\|d1_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714109 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d8_out\[12\] " "LATCH primitive \"stage2:stage2\|d8_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d8_out\[6\] " "LATCH primitive \"stage2:stage2\|d8_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d5_out\[6\] " "LATCH primitive \"stage2:stage2\|d5_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d5_out\[12\] " "LATCH primitive \"stage2:stage2\|d5_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d7_out\[6\] " "LATCH primitive \"stage2:stage2\|d7_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d7_out\[12\] " "LATCH primitive \"stage2:stage2\|d7_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d6_out\[6\] " "LATCH primitive \"stage2:stage2\|d6_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d6_out\[12\] " "LATCH primitive \"stage2:stage2\|d6_out\[12\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d3_out\[6\] " "LATCH primitive \"stage2:stage2\|d3_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d2_out\[6\] " "LATCH primitive \"stage2:stage2\|d2_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d4_out\[6\] " "LATCH primitive \"stage2:stage2\|d4_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage2:stage2\|d1_out\[6\] " "LATCH primitive \"stage2:stage2\|d1_out\[6\]\" is permanently enabled" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714110 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d2_out\[6\] " "LATCH primitive \"stage1:stage1\|d2_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d1_out\[6\] " "LATCH primitive \"stage1:stage1\|d1_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d3_out\[6\] " "LATCH primitive \"stage1:stage1\|d3_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d3_out\[12\] " "LATCH primitive \"stage1:stage1\|d3_out\[12\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d4_out\[6\] " "LATCH primitive \"stage1:stage1\|d4_out\[6\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714347 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage1:stage1\|d4_out\[12\] " "LATCH primitive \"stage1:stage1\|d4_out\[12\]\" is permanently enabled" {  } { { "stage1.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage1.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1523994714347 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "stage2:stage2\|d1_out\[12\] stage2:stage2\|d4_out\[12\] " "Duplicate LATCH primitive \"stage2:stage2\|d1_out\[12\]\" merged with LATCH primitive \"stage2:stage2\|d4_out\[12\]\"" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994714628 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "stage2:stage3\|d4_out\[12\] stage2:stage3\|d1_out\[12\] " "Duplicate LATCH primitive \"stage2:stage3\|d4_out\[12\]\" merged with LATCH primitive \"stage2:stage3\|d1_out\[12\]\"" {  } { { "stage2.v" "" { Text "C:/Viterbi_Implementation/Lab3/stage2.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523994714628 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1523994714628 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[6\] GND " "Pin \"msg_e\[6\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994714749 "|TrellisTopLevel|msg_e[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[5\] GND " "Pin \"msg_e\[5\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994714749 "|TrellisTopLevel|msg_e[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[4\] VCC " "Pin \"msg_e\[4\]\" is stuck at VCC" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994714749 "|TrellisTopLevel|msg_e[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[3\] GND " "Pin \"msg_e\[3\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994714749 "|TrellisTopLevel|msg_e[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[2\] GND " "Pin \"msg_e\[2\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994714749 "|TrellisTopLevel|msg_e[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[1\] GND " "Pin \"msg_e\[1\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994714749 "|TrellisTopLevel|msg_e[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "msg_e\[0\] GND " "Pin \"msg_e\[0\]\" is stuck at GND" {  } { { "TrellisTopLevel.bdf" "" { Schematic "C:/Viterbi_Implementation/Lab3/TrellisTopLevel.bdf" { { 120 96 272 136 "msg_e\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523994714749 "|TrellisTopLevel|msg_e[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523994714749 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "198 " "198 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523994714778 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Viterbi_Implementation/Lab3/output_files/Viterbi_decoder.map.smsg " "Generated suppressed messages file C:/Viterbi_Implementation/Lab3/output_files/Viterbi_decoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523994714821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523994714927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523994714927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523994714946 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523994714946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523994714946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523994714946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523994714962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 17 15:51:54 2018 " "Processing ended: Tue Apr 17 15:51:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523994714962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523994714962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523994714962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523994714962 ""}
