<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_pmod_audio_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">62500000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">62500000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>pmod_audio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu May 21 14:44:38 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a611af88</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a611af88</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_pmod_audio_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu May 21 14:44:39 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a611af88</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>pmod_audio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu May 21 14:44:38 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:724710d2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_pmod_audio_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu May 21 14:44:39 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:724710d2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>out1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out4</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gain_ampli</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sortie_pwm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>shd_ampli</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>entree_audio1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>entree_audio1_prete</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_pwm</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/a183/audio_pwm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a183/hdl/pmod_audio_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a183/hdl/pmod_audio_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_pmod_audio_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/a183/audio_pwm.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a183/hdl/pmod_audio_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/a183/hdl/pmod_audio_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_pmod_audio_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>reglage puissance par PWM</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_pmod_audio_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>gestion moteur CC par SPI</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:pmod_audio:1.0_ARCHIVE_LOCATION">c:/Users/ndaou/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="xilinx.com:user:pmod_audio:1.1_ARCHIVE_LOCATION">/home/nicolas/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="xilinx.com:user:pmod_audio:1.2_ARCHIVE_LOCATION">/home/nicolas/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577850f2_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dcf7b49_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413ce8cb_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b2ec6f_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64100da5_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2badd086_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cd28db_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33826ad6_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e6441_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6b143d_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f648bc_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc2dbca_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eed1fc_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5701611f_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9a1e66_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d622775_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7edbed12_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7d1b06_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62303e69_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5e12c1_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3313021c_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644e9bcf_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a99d0e_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58225b6f_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5546e7f8_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27546754_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fb09d6_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752a7ced_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14de233e_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4882010_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a442661_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6258f643_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34290184_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158f6f69_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d2abd2_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5033e1_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677374b5_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3ca67b_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@788f93_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4647a8c8_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6073ceaf_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b042aaf_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572ddd50_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7082307b_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636d3a30_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb76377_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebe847b_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff5fd90_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b6b88f_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d5c40f_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1528d0b5_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e431ca0_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76dbb518_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b72f8c0_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e2a2fa_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7813b236_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c47f41_ARCHIVE_LOCATION">/home/nicolas/vivado_nv/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d71ade_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bd5268_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae6acb7_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7052c289_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42646d93_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127af88f_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4622ebdc_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34958796_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b6d367_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9a9a2c_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10834e4a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8e7ec4_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d98885_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12824089_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e5397b_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be3740e_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7926afdf_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f700267_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7411768d_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3e71b6_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a03a0fe_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7d6cc0_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f528a60_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23baee90_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfb58a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191b008b_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2921832c_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7516304b_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51838e60_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36430fd3_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0dc64f_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f04ef12_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac83dea_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@206d00d7_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778f6125_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc9955_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36294058_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6612f1_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50105b33_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7def3559_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57913bd1_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7816a57_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4305aa00_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fdfcd2_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55634d4f_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4930f139_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749d27d7_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c0830a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1915e0b6_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c341b76_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318bbe9f_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568ac137_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272dcf58_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285baaa9_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71af873e_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19761329_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f2499a8_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d150a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559e12ea_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62321dfe_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4529c2e2_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5e1f66_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a288bc2_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614d1b2e_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d48fe7_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536ce9ee_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c21da4b_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b39ad11_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed7353a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4ff6b8_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271b1e5f_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68282584_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fa2119_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9ba020_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c2d24d_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d41d0e8_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22aefb25_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8e8e92_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455cd35b_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709e9c83_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7130168a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d3fbaf_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2231bd3a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a304e96_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f75b118_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531805f1_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4257ef_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604baa0_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a894c_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1187be87_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae7a398_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fca667_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a25a5b5_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5fa9b5_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@716d91fa_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d4563a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b50000b_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3adce7_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adf79f9_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77095043_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a912866_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7046eae0_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5790d1dd_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721efec6_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ee6719_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f01a58d_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a01a48_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95075e7_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2d0e31_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8230f2_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70568178_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2c27a8_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53427cee_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a11798_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e40ece0_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431c1b75_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2c8aad_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cc4feb_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6f6162_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b021cc1_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c71e41_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e10915a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e0af8f_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e66aba6_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1325600c_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5ab2fb_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749b6eb6_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ff2eb_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3b3052_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15150ea5_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a94368_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fcad8b6_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a07ce6a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a9e657_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586a3ca6_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e66ded_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e82680c_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7f0d77_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f80e1d8_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edc9f7f_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cdf2ba2_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f37c137_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263b8b69_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48875e96_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4cdcc6_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae3681e_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c89c554_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6991a9_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f87196f_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aef80cc_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57503bd8_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abd81f3_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc12a4a_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc79233_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c03417_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214a42f2_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db3c401_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a403c45_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf6ae25_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610b2cd8_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa016f5_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc015b7_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74237342_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bedb73_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9def4_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe25ed9_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246cd6cc_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0626ef_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733b050_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4644491_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5344a61c_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1641c8_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@895ee3f_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7656f0c3_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408177dd_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d4ce92_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ceea549_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60fba6b2_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30314c67_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168e7816_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bf6b61_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42335af8_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464218d7_ARCHIVE_LOCATION">/home/nicolas/vivado/vivado/FPGA_xilinx/ip_repo/pmod_audio_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b5644e41"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f200f18b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="65b2ce9c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
