static int F_1 ( void )\r\n{\r\nunsigned int V_1 ;\r\nunsigned int V_2 ;\r\nunsigned int V_3 ;\r\nunsigned int V_4 ;\r\nunsigned int V_5 ;\r\nunsigned int V_6 ;\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_6 = V_7 ;\r\nF_2 ( V_6 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nV_5 = V_1 ;\r\nif ( V_5 >= V_8 ) {\r\nV_1 = 0 ;\r\nV_2 = 0 ;\r\nV_3 = 0 ;\r\nV_4 = 0 ;\r\nV_6 = V_8 ;\r\nF_2 ( V_6 , & V_1 , & V_2 , & V_3 , & V_4 ) ;\r\nV_9 = V_1 ;\r\nV_10 = V_2 ;\r\nV_11 = V_3 ;\r\nV_12 = V_4 ;\r\n}\r\nreturn V_5 ;\r\n}\r\nstatic T_1 F_3 ( T_1 V_13 , void * V_14 , void * V_15 )\r\n{\r\n#ifdef F_4\r\nT_1 V_16 = 0 ;\r\nT_1 V_17 = ( V_14 ) ? F_5 ( V_14 ) : 0 ;\r\nT_1 V_18 = ( V_15 ) ? F_5 ( V_15 ) : 0 ;\r\nvoid * V_19 = V_20 . V_19 ;\r\n__asm__ __volatile__("mov %0, %%r8" : : "r" (output_address) : "r8");\r\n__asm__ __volatile__("call *%3" : "=a" (hv_status) :\r\n"c" (control), "d" (input_address),\r\n"m" (hypercall_page));\r\nreturn V_16 ;\r\n#else\r\nT_2 V_21 = V_13 >> 32 ;\r\nT_2 V_22 = V_13 & 0xFFFFFFFF ;\r\nT_2 V_23 = 1 ;\r\nT_2 V_24 = 1 ;\r\nT_1 V_17 = ( V_14 ) ? F_5 ( V_14 ) : 0 ;\r\nT_2 V_25 = V_17 >> 32 ;\r\nT_2 V_26 = V_17 & 0xFFFFFFFF ;\r\nT_1 V_18 = ( V_15 ) ? F_5 ( V_15 ) : 0 ;\r\nT_2 V_27 = V_18 >> 32 ;\r\nT_2 V_28 = V_18 & 0xFFFFFFFF ;\r\nvoid * V_19 = V_20 . V_19 ;\r\n__asm__ __volatile__ ("call *%8" : "=d"(hv_status_hi),\r\n"=a"(hv_status_lo) : "d" (control_hi),\r\n"a" (control_lo), "b" (input_address_hi),\r\n"c" (input_address_lo), "D"(output_address_hi),\r\n"S"(output_address_lo), "m" (hypercall_page));\r\nreturn V_24 | ( ( T_1 ) V_23 << 32 ) ;\r\n#endif\r\n}\r\nint F_6 ( void )\r\n{\r\nint V_5 ;\r\nunion V_29 V_30 ;\r\nvoid * V_31 = NULL ;\r\nmemset ( V_20 . V_32 , 0 , sizeof( void * ) * V_33 ) ;\r\nmemset ( V_20 . V_34 , 0 ,\r\nsizeof( void * ) * V_33 ) ;\r\nmemset ( V_20 . V_35 , 0 ,\r\nsizeof( int ) * V_33 ) ;\r\nmemset ( V_20 . V_36 , 0 ,\r\nsizeof( void * ) * V_33 ) ;\r\nV_5 = F_1 () ;\r\nV_20 . V_37 = F_7 ( 0 , V_38 , 0 ) ;\r\nF_8 ( V_39 , V_20 . V_37 ) ;\r\nF_9 ( V_40 , V_30 . V_41 ) ;\r\nV_31 = F_10 ( V_42 , V_43 , V_44 ) ;\r\nif ( ! V_31 )\r\ngoto V_45;\r\nV_30 . V_46 = 1 ;\r\nV_30 . V_47 = F_11 ( V_31 ) ;\r\nF_8 ( V_40 , V_30 . V_41 ) ;\r\nV_30 . V_41 = 0 ;\r\nF_9 ( V_40 , V_30 . V_41 ) ;\r\nif ( ! V_30 . V_46 )\r\ngoto V_45;\r\nV_20 . V_19 = V_31 ;\r\nreturn 0 ;\r\nV_45:\r\nif ( V_31 ) {\r\nif ( V_30 . V_46 ) {\r\nV_30 . V_41 = 0 ;\r\nF_8 ( V_40 , V_30 . V_41 ) ;\r\n}\r\nF_12 ( V_31 ) ;\r\n}\r\nreturn - V_48 ;\r\n}\r\nvoid F_13 ( void )\r\n{\r\nunion V_29 V_30 ;\r\nF_8 ( V_39 , 0 ) ;\r\nif ( V_20 . V_19 ) {\r\nV_30 . V_41 = 0 ;\r\nF_8 ( V_40 , V_30 . V_41 ) ;\r\nF_12 ( V_20 . V_19 ) ;\r\nV_20 . V_19 = NULL ;\r\n}\r\n}\r\nint F_14 ( union V_49 V_50 ,\r\nenum V_51 V_52 ,\r\nvoid * V_53 , T_3 V_54 )\r\n{\r\nstruct V_55 {\r\nT_1 V_56 ;\r\nstruct V_57 V_58 ;\r\n};\r\nstruct V_57 * V_59 ;\r\nT_4 V_60 ;\r\nunsigned long V_61 ;\r\nif ( V_54 > V_62 )\r\nreturn - V_63 ;\r\nV_61 = ( unsigned long ) F_15 ( sizeof( struct V_55 ) , V_64 ) ;\r\nif ( ! V_61 )\r\nreturn - V_65 ;\r\nV_59 = (struct V_57 * )\r\n( F_16 ( V_61 , V_66 ) ) ;\r\nV_59 -> V_67 = V_50 ;\r\nV_59 -> V_52 = V_52 ;\r\nV_59 -> V_54 = V_54 ;\r\nmemcpy ( ( void * ) V_59 -> V_53 , V_53 , V_54 ) ;\r\nV_60 = F_3 ( V_68 , V_59 , NULL )\r\n& 0xFFFF ;\r\nF_17 ( ( void * ) V_61 ) ;\r\nreturn V_60 ;\r\n}\r\nT_4 F_18 ( void * V_69 )\r\n{\r\nT_4 V_60 ;\r\nV_60 = ( F_3 ( V_70 , V_69 , NULL ) & 0xFFFF ) ;\r\nreturn V_60 ;\r\n}\r\nint F_19 ( void )\r\n{\r\nT_3 V_71 = sizeof( struct V_72 ) ;\r\nint V_73 ;\r\nF_20 (cpu) {\r\nV_20 . V_36 [ V_73 ] = F_15 ( V_71 , V_64 ) ;\r\nif ( V_20 . V_36 [ V_73 ] == NULL ) {\r\nF_21 ( L_1 ) ;\r\ngoto V_74;\r\n}\r\nF_22 ( V_20 . V_36 [ V_73 ] , V_75 , V_73 ) ;\r\nV_20 . V_34 [ V_73 ] =\r\n( void * ) F_23 ( V_64 ) ;\r\nif ( V_20 . V_34 [ V_73 ] == NULL ) {\r\nF_21 ( L_2 ) ;\r\ngoto V_74;\r\n}\r\nV_20 . V_32 [ V_73 ] =\r\n( void * ) F_23 ( V_64 ) ;\r\nif ( V_20 . V_32 [ V_73 ] == NULL ) {\r\nF_21 ( L_3 ) ;\r\ngoto V_74;\r\n}\r\n}\r\nreturn 0 ;\r\nV_74:\r\nreturn - V_65 ;\r\n}\r\nvoid F_24 ( int V_73 )\r\n{\r\nF_17 ( V_20 . V_36 [ V_73 ] ) ;\r\nif ( V_20 . V_34 [ V_73 ] )\r\nF_25 ( ( unsigned long ) V_20 . V_32 [ V_73 ] ) ;\r\nif ( V_20 . V_34 [ V_73 ] )\r\nF_25 ( ( unsigned long ) V_20 . V_34 [ V_73 ] ) ;\r\n}\r\nvoid F_26 ( void )\r\n{\r\nint V_73 ;\r\nF_20 (cpu)\r\nF_24 ( V_73 ) ;\r\n}\r\nvoid F_27 ( void * V_76 )\r\n{\r\nT_1 V_77 ;\r\nunion V_78 V_79 ;\r\nunion V_80 V_81 ;\r\nunion V_82 V_83 ;\r\nunion V_84 V_85 ;\r\nT_1 V_35 ;\r\nint V_73 = F_28 () ;\r\nif ( ! V_20 . V_19 )\r\nreturn;\r\nF_9 ( V_86 , V_77 ) ;\r\nF_9 ( V_87 , V_79 . V_41 ) ;\r\nV_79 . V_88 = 1 ;\r\nV_79 . V_89 = F_5 ( V_20 . V_34 [ V_73 ] )\r\n>> V_90 ;\r\nF_8 ( V_87 , V_79 . V_41 ) ;\r\nF_9 ( V_91 , V_81 . V_41 ) ;\r\nV_81 . V_92 = 1 ;\r\nV_81 . V_93 = F_5 ( V_20 . V_32 [ V_73 ] )\r\n>> V_90 ;\r\nF_8 ( V_91 , V_81 . V_41 ) ;\r\nF_9 ( V_94 + V_95 , V_83 . V_41 ) ;\r\nV_83 . V_41 = 0 ;\r\nV_83 . V_96 = V_97 ;\r\nV_83 . V_98 = false ;\r\nV_83 . V_99 = true ;\r\nF_8 ( V_94 + V_95 , V_83 . V_41 ) ;\r\nF_9 ( V_100 , V_85 . V_41 ) ;\r\nV_85 . V_46 = 1 ;\r\nF_8 ( V_100 , V_85 . V_41 ) ;\r\nV_20 . V_101 = true ;\r\nF_9 ( V_102 , V_35 ) ;\r\nV_20 . V_35 [ V_73 ] = ( T_2 ) V_35 ;\r\nreturn;\r\n}\r\nvoid F_29 ( void * V_76 )\r\n{\r\nunion V_82 V_83 ;\r\nunion V_78 V_79 ;\r\nunion V_80 V_81 ;\r\nint V_73 = F_28 () ;\r\nif ( ! V_20 . V_101 )\r\nreturn;\r\nF_9 ( V_94 + V_95 , V_83 . V_41 ) ;\r\nV_83 . V_98 = 1 ;\r\nF_8 ( V_94 + V_95 , V_83 . V_41 ) ;\r\nF_9 ( V_87 , V_79 . V_41 ) ;\r\nV_79 . V_88 = 0 ;\r\nV_79 . V_89 = 0 ;\r\nF_8 ( V_87 , V_79 . V_41 ) ;\r\nF_9 ( V_91 , V_81 . V_41 ) ;\r\nV_81 . V_92 = 0 ;\r\nV_81 . V_93 = 0 ;\r\nF_8 ( V_91 , V_81 . V_41 ) ;\r\nF_25 ( ( unsigned long ) V_20 . V_34 [ V_73 ] ) ;\r\nF_25 ( ( unsigned long ) V_20 . V_32 [ V_73 ] ) ;\r\n}
