///Register `SOC_CLK_CTRL0` reader
pub type R = crate::R<SOC_CLK_CTRL0_SPEC>;
///Register `SOC_CLK_CTRL0` writer
pub type W = crate::W<SOC_CLK_CTRL0_SPEC>;
///Field `CORE0_CLIC_CLK_EN` reader - Reserved
pub type CORE0_CLIC_CLK_EN_R = crate::BitReader;
///Field `CORE0_CLIC_CLK_EN` writer - Reserved
pub type CORE0_CLIC_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CORE1_CLIC_CLK_EN` reader - Reserved
pub type CORE1_CLIC_CLK_EN_R = crate::BitReader;
///Field `CORE1_CLIC_CLK_EN` writer - Reserved
pub type CORE1_CLIC_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MISC_CPU_CLK_EN` reader - Reserved
pub type MISC_CPU_CLK_EN_R = crate::BitReader;
///Field `MISC_CPU_CLK_EN` writer - Reserved
pub type MISC_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CORE0_CPU_CLK_EN` reader - Reserved
pub type CORE0_CPU_CLK_EN_R = crate::BitReader;
///Field `CORE0_CPU_CLK_EN` writer - Reserved
pub type CORE0_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `CORE1_CPU_CLK_EN` reader - Reserved
pub type CORE1_CPU_CLK_EN_R = crate::BitReader;
///Field `CORE1_CPU_CLK_EN` writer - Reserved
pub type CORE1_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TCM_CPU_CLK_EN` reader - Reserved
pub type TCM_CPU_CLK_EN_R = crate::BitReader;
///Field `TCM_CPU_CLK_EN` writer - Reserved
pub type TCM_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `BUSMON_CPU_CLK_EN` reader - Reserved
pub type BUSMON_CPU_CLK_EN_R = crate::BitReader;
///Field `BUSMON_CPU_CLK_EN` writer - Reserved
pub type BUSMON_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_CPU_CLK_EN` reader - Reserved
pub type L1CACHE_CPU_CLK_EN_R = crate::BitReader;
///Field `L1CACHE_CPU_CLK_EN` writer - Reserved
pub type L1CACHE_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_D_CPU_CLK_EN` reader - Reserved
pub type L1CACHE_D_CPU_CLK_EN_R = crate::BitReader;
///Field `L1CACHE_D_CPU_CLK_EN` writer - Reserved
pub type L1CACHE_D_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_I0_CPU_CLK_EN` reader - Reserved
pub type L1CACHE_I0_CPU_CLK_EN_R = crate::BitReader;
///Field `L1CACHE_I0_CPU_CLK_EN` writer - Reserved
pub type L1CACHE_I0_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_I1_CPU_CLK_EN` reader - Reserved
pub type L1CACHE_I1_CPU_CLK_EN_R = crate::BitReader;
///Field `L1CACHE_I1_CPU_CLK_EN` writer - Reserved
pub type L1CACHE_I1_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TRACE_CPU_CLK_EN` reader - Reserved
pub type TRACE_CPU_CLK_EN_R = crate::BitReader;
///Field `TRACE_CPU_CLK_EN` writer - Reserved
pub type TRACE_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ICM_CPU_CLK_EN` reader - Reserved
pub type ICM_CPU_CLK_EN_R = crate::BitReader;
///Field `ICM_CPU_CLK_EN` writer - Reserved
pub type ICM_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `GDMA_CPU_CLK_EN` reader - Reserved
pub type GDMA_CPU_CLK_EN_R = crate::BitReader;
///Field `GDMA_CPU_CLK_EN` writer - Reserved
pub type GDMA_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `VPU_CPU_CLK_EN` reader - Reserved
pub type VPU_CPU_CLK_EN_R = crate::BitReader;
///Field `VPU_CPU_CLK_EN` writer - Reserved
pub type VPU_CPU_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_MEM_CLK_EN` reader - Reserved
pub type L1CACHE_MEM_CLK_EN_R = crate::BitReader;
///Field `L1CACHE_MEM_CLK_EN` writer - Reserved
pub type L1CACHE_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_D_MEM_CLK_EN` reader - Reserved
pub type L1CACHE_D_MEM_CLK_EN_R = crate::BitReader;
///Field `L1CACHE_D_MEM_CLK_EN` writer - Reserved
pub type L1CACHE_D_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_I0_MEM_CLK_EN` reader - Reserved
pub type L1CACHE_I0_MEM_CLK_EN_R = crate::BitReader;
///Field `L1CACHE_I0_MEM_CLK_EN` writer - Reserved
pub type L1CACHE_I0_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L1CACHE_I1_MEM_CLK_EN` reader - Reserved
pub type L1CACHE_I1_MEM_CLK_EN_R = crate::BitReader;
///Field `L1CACHE_I1_MEM_CLK_EN` writer - Reserved
pub type L1CACHE_I1_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L2CACHE_MEM_CLK_EN` reader - Reserved
pub type L2CACHE_MEM_CLK_EN_R = crate::BitReader;
///Field `L2CACHE_MEM_CLK_EN` writer - Reserved
pub type L2CACHE_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L2MEM_MEM_CLK_EN` reader - Reserved
pub type L2MEM_MEM_CLK_EN_R = crate::BitReader;
///Field `L2MEM_MEM_CLK_EN` writer - Reserved
pub type L2MEM_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L2MEMMON_MEM_CLK_EN` reader - Reserved
pub type L2MEMMON_MEM_CLK_EN_R = crate::BitReader;
///Field `L2MEMMON_MEM_CLK_EN` writer - Reserved
pub type L2MEMMON_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ICM_MEM_CLK_EN` reader - Reserved
pub type ICM_MEM_CLK_EN_R = crate::BitReader;
///Field `ICM_MEM_CLK_EN` writer - Reserved
pub type ICM_MEM_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MISC_SYS_CLK_EN` reader - Reserved
pub type MISC_SYS_CLK_EN_R = crate::BitReader;
///Field `MISC_SYS_CLK_EN` writer - Reserved
pub type MISC_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TRACE_SYS_CLK_EN` reader - Reserved
pub type TRACE_SYS_CLK_EN_R = crate::BitReader;
///Field `TRACE_SYS_CLK_EN` writer - Reserved
pub type TRACE_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L2CACHE_SYS_CLK_EN` reader - Reserved
pub type L2CACHE_SYS_CLK_EN_R = crate::BitReader;
///Field `L2CACHE_SYS_CLK_EN` writer - Reserved
pub type L2CACHE_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L2MEM_SYS_CLK_EN` reader - Reserved
pub type L2MEM_SYS_CLK_EN_R = crate::BitReader;
///Field `L2MEM_SYS_CLK_EN` writer - Reserved
pub type L2MEM_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `L2MEMMON_SYS_CLK_EN` reader - Reserved
pub type L2MEMMON_SYS_CLK_EN_R = crate::BitReader;
///Field `L2MEMMON_SYS_CLK_EN` writer - Reserved
pub type L2MEMMON_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `TCMMON_SYS_CLK_EN` reader - Reserved
pub type TCMMON_SYS_CLK_EN_R = crate::BitReader;
///Field `TCMMON_SYS_CLK_EN` writer - Reserved
pub type TCMMON_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `ICM_SYS_CLK_EN` reader - Reserved
pub type ICM_SYS_CLK_EN_R = crate::BitReader;
///Field `ICM_SYS_CLK_EN` writer - Reserved
pub type ICM_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `FLASH_SYS_CLK_EN` reader - Reserved
pub type FLASH_SYS_CLK_EN_R = crate::BitReader;
///Field `FLASH_SYS_CLK_EN` writer - Reserved
pub type FLASH_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `PSRAM_SYS_CLK_EN` reader - Reserved
pub type PSRAM_SYS_CLK_EN_R = crate::BitReader;
///Field `PSRAM_SYS_CLK_EN` writer - Reserved
pub type PSRAM_SYS_CLK_EN_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - Reserved
    #[inline(always)]
    pub fn core0_clic_clk_en(&self) -> CORE0_CLIC_CLK_EN_R {
        CORE0_CLIC_CLK_EN_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - Reserved
    #[inline(always)]
    pub fn core1_clic_clk_en(&self) -> CORE1_CLIC_CLK_EN_R {
        CORE1_CLIC_CLK_EN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - Reserved
    #[inline(always)]
    pub fn misc_cpu_clk_en(&self) -> MISC_CPU_CLK_EN_R {
        MISC_CPU_CLK_EN_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - Reserved
    #[inline(always)]
    pub fn core0_cpu_clk_en(&self) -> CORE0_CPU_CLK_EN_R {
        CORE0_CPU_CLK_EN_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - Reserved
    #[inline(always)]
    pub fn core1_cpu_clk_en(&self) -> CORE1_CPU_CLK_EN_R {
        CORE1_CPU_CLK_EN_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - Reserved
    #[inline(always)]
    pub fn tcm_cpu_clk_en(&self) -> TCM_CPU_CLK_EN_R {
        TCM_CPU_CLK_EN_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - Reserved
    #[inline(always)]
    pub fn busmon_cpu_clk_en(&self) -> BUSMON_CPU_CLK_EN_R {
        BUSMON_CPU_CLK_EN_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - Reserved
    #[inline(always)]
    pub fn l1cache_cpu_clk_en(&self) -> L1CACHE_CPU_CLK_EN_R {
        L1CACHE_CPU_CLK_EN_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - Reserved
    #[inline(always)]
    pub fn l1cache_d_cpu_clk_en(&self) -> L1CACHE_D_CPU_CLK_EN_R {
        L1CACHE_D_CPU_CLK_EN_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - Reserved
    #[inline(always)]
    pub fn l1cache_i0_cpu_clk_en(&self) -> L1CACHE_I0_CPU_CLK_EN_R {
        L1CACHE_I0_CPU_CLK_EN_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - Reserved
    #[inline(always)]
    pub fn l1cache_i1_cpu_clk_en(&self) -> L1CACHE_I1_CPU_CLK_EN_R {
        L1CACHE_I1_CPU_CLK_EN_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - Reserved
    #[inline(always)]
    pub fn trace_cpu_clk_en(&self) -> TRACE_CPU_CLK_EN_R {
        TRACE_CPU_CLK_EN_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - Reserved
    #[inline(always)]
    pub fn icm_cpu_clk_en(&self) -> ICM_CPU_CLK_EN_R {
        ICM_CPU_CLK_EN_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - Reserved
    #[inline(always)]
    pub fn gdma_cpu_clk_en(&self) -> GDMA_CPU_CLK_EN_R {
        GDMA_CPU_CLK_EN_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - Reserved
    #[inline(always)]
    pub fn vpu_cpu_clk_en(&self) -> VPU_CPU_CLK_EN_R {
        VPU_CPU_CLK_EN_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - Reserved
    #[inline(always)]
    pub fn l1cache_mem_clk_en(&self) -> L1CACHE_MEM_CLK_EN_R {
        L1CACHE_MEM_CLK_EN_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - Reserved
    #[inline(always)]
    pub fn l1cache_d_mem_clk_en(&self) -> L1CACHE_D_MEM_CLK_EN_R {
        L1CACHE_D_MEM_CLK_EN_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - Reserved
    #[inline(always)]
    pub fn l1cache_i0_mem_clk_en(&self) -> L1CACHE_I0_MEM_CLK_EN_R {
        L1CACHE_I0_MEM_CLK_EN_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - Reserved
    #[inline(always)]
    pub fn l1cache_i1_mem_clk_en(&self) -> L1CACHE_I1_MEM_CLK_EN_R {
        L1CACHE_I1_MEM_CLK_EN_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - Reserved
    #[inline(always)]
    pub fn l2cache_mem_clk_en(&self) -> L2CACHE_MEM_CLK_EN_R {
        L2CACHE_MEM_CLK_EN_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - Reserved
    #[inline(always)]
    pub fn l2mem_mem_clk_en(&self) -> L2MEM_MEM_CLK_EN_R {
        L2MEM_MEM_CLK_EN_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - Reserved
    #[inline(always)]
    pub fn l2memmon_mem_clk_en(&self) -> L2MEMMON_MEM_CLK_EN_R {
        L2MEMMON_MEM_CLK_EN_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - Reserved
    #[inline(always)]
    pub fn icm_mem_clk_en(&self) -> ICM_MEM_CLK_EN_R {
        ICM_MEM_CLK_EN_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - Reserved
    #[inline(always)]
    pub fn misc_sys_clk_en(&self) -> MISC_SYS_CLK_EN_R {
        MISC_SYS_CLK_EN_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - Reserved
    #[inline(always)]
    pub fn trace_sys_clk_en(&self) -> TRACE_SYS_CLK_EN_R {
        TRACE_SYS_CLK_EN_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - Reserved
    #[inline(always)]
    pub fn l2cache_sys_clk_en(&self) -> L2CACHE_SYS_CLK_EN_R {
        L2CACHE_SYS_CLK_EN_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - Reserved
    #[inline(always)]
    pub fn l2mem_sys_clk_en(&self) -> L2MEM_SYS_CLK_EN_R {
        L2MEM_SYS_CLK_EN_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - Reserved
    #[inline(always)]
    pub fn l2memmon_sys_clk_en(&self) -> L2MEMMON_SYS_CLK_EN_R {
        L2MEMMON_SYS_CLK_EN_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - Reserved
    #[inline(always)]
    pub fn tcmmon_sys_clk_en(&self) -> TCMMON_SYS_CLK_EN_R {
        TCMMON_SYS_CLK_EN_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - Reserved
    #[inline(always)]
    pub fn icm_sys_clk_en(&self) -> ICM_SYS_CLK_EN_R {
        ICM_SYS_CLK_EN_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - Reserved
    #[inline(always)]
    pub fn flash_sys_clk_en(&self) -> FLASH_SYS_CLK_EN_R {
        FLASH_SYS_CLK_EN_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - Reserved
    #[inline(always)]
    pub fn psram_sys_clk_en(&self) -> PSRAM_SYS_CLK_EN_R {
        PSRAM_SYS_CLK_EN_R::new(((self.bits >> 31) & 1) != 0)
    }
}
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("SOC_CLK_CTRL0")
            .field("core0_clic_clk_en", &self.core0_clic_clk_en())
            .field("core1_clic_clk_en", &self.core1_clic_clk_en())
            .field("misc_cpu_clk_en", &self.misc_cpu_clk_en())
            .field("core0_cpu_clk_en", &self.core0_cpu_clk_en())
            .field("core1_cpu_clk_en", &self.core1_cpu_clk_en())
            .field("tcm_cpu_clk_en", &self.tcm_cpu_clk_en())
            .field("busmon_cpu_clk_en", &self.busmon_cpu_clk_en())
            .field("l1cache_cpu_clk_en", &self.l1cache_cpu_clk_en())
            .field("l1cache_d_cpu_clk_en", &self.l1cache_d_cpu_clk_en())
            .field("l1cache_i0_cpu_clk_en", &self.l1cache_i0_cpu_clk_en())
            .field("l1cache_i1_cpu_clk_en", &self.l1cache_i1_cpu_clk_en())
            .field("trace_cpu_clk_en", &self.trace_cpu_clk_en())
            .field("icm_cpu_clk_en", &self.icm_cpu_clk_en())
            .field("gdma_cpu_clk_en", &self.gdma_cpu_clk_en())
            .field("vpu_cpu_clk_en", &self.vpu_cpu_clk_en())
            .field("l1cache_mem_clk_en", &self.l1cache_mem_clk_en())
            .field("l1cache_d_mem_clk_en", &self.l1cache_d_mem_clk_en())
            .field("l1cache_i0_mem_clk_en", &self.l1cache_i0_mem_clk_en())
            .field("l1cache_i1_mem_clk_en", &self.l1cache_i1_mem_clk_en())
            .field("l2cache_mem_clk_en", &self.l2cache_mem_clk_en())
            .field("l2mem_mem_clk_en", &self.l2mem_mem_clk_en())
            .field("l2memmon_mem_clk_en", &self.l2memmon_mem_clk_en())
            .field("icm_mem_clk_en", &self.icm_mem_clk_en())
            .field("misc_sys_clk_en", &self.misc_sys_clk_en())
            .field("trace_sys_clk_en", &self.trace_sys_clk_en())
            .field("l2cache_sys_clk_en", &self.l2cache_sys_clk_en())
            .field("l2mem_sys_clk_en", &self.l2mem_sys_clk_en())
            .field("l2memmon_sys_clk_en", &self.l2memmon_sys_clk_en())
            .field("tcmmon_sys_clk_en", &self.tcmmon_sys_clk_en())
            .field("icm_sys_clk_en", &self.icm_sys_clk_en())
            .field("flash_sys_clk_en", &self.flash_sys_clk_en())
            .field("psram_sys_clk_en", &self.psram_sys_clk_en())
            .finish()
    }
}
impl W {
    ///Bit 0 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn core0_clic_clk_en(&mut self) -> CORE0_CLIC_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        CORE0_CLIC_CLK_EN_W::new(self, 0)
    }
    ///Bit 1 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn core1_clic_clk_en(&mut self) -> CORE1_CLIC_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        CORE1_CLIC_CLK_EN_W::new(self, 1)
    }
    ///Bit 2 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn misc_cpu_clk_en(&mut self) -> MISC_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        MISC_CPU_CLK_EN_W::new(self, 2)
    }
    ///Bit 3 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn core0_cpu_clk_en(&mut self) -> CORE0_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        CORE0_CPU_CLK_EN_W::new(self, 3)
    }
    ///Bit 4 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn core1_cpu_clk_en(&mut self) -> CORE1_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        CORE1_CPU_CLK_EN_W::new(self, 4)
    }
    ///Bit 5 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn tcm_cpu_clk_en(&mut self) -> TCM_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        TCM_CPU_CLK_EN_W::new(self, 5)
    }
    ///Bit 6 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn busmon_cpu_clk_en(&mut self) -> BUSMON_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        BUSMON_CPU_CLK_EN_W::new(self, 6)
    }
    ///Bit 7 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_cpu_clk_en(&mut self) -> L1CACHE_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L1CACHE_CPU_CLK_EN_W::new(self, 7)
    }
    ///Bit 8 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_d_cpu_clk_en(&mut self) -> L1CACHE_D_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L1CACHE_D_CPU_CLK_EN_W::new(self, 8)
    }
    ///Bit 9 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_i0_cpu_clk_en(&mut self) -> L1CACHE_I0_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L1CACHE_I0_CPU_CLK_EN_W::new(self, 9)
    }
    ///Bit 10 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_i1_cpu_clk_en(&mut self) -> L1CACHE_I1_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L1CACHE_I1_CPU_CLK_EN_W::new(self, 10)
    }
    ///Bit 11 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn trace_cpu_clk_en(&mut self) -> TRACE_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        TRACE_CPU_CLK_EN_W::new(self, 11)
    }
    ///Bit 12 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn icm_cpu_clk_en(&mut self) -> ICM_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        ICM_CPU_CLK_EN_W::new(self, 12)
    }
    ///Bit 13 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn gdma_cpu_clk_en(&mut self) -> GDMA_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        GDMA_CPU_CLK_EN_W::new(self, 13)
    }
    ///Bit 14 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn vpu_cpu_clk_en(&mut self) -> VPU_CPU_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        VPU_CPU_CLK_EN_W::new(self, 14)
    }
    ///Bit 15 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_mem_clk_en(&mut self) -> L1CACHE_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L1CACHE_MEM_CLK_EN_W::new(self, 15)
    }
    ///Bit 16 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_d_mem_clk_en(&mut self) -> L1CACHE_D_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L1CACHE_D_MEM_CLK_EN_W::new(self, 16)
    }
    ///Bit 17 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_i0_mem_clk_en(&mut self) -> L1CACHE_I0_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L1CACHE_I0_MEM_CLK_EN_W::new(self, 17)
    }
    ///Bit 18 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l1cache_i1_mem_clk_en(&mut self) -> L1CACHE_I1_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L1CACHE_I1_MEM_CLK_EN_W::new(self, 18)
    }
    ///Bit 19 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l2cache_mem_clk_en(&mut self) -> L2CACHE_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L2CACHE_MEM_CLK_EN_W::new(self, 19)
    }
    ///Bit 20 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l2mem_mem_clk_en(&mut self) -> L2MEM_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L2MEM_MEM_CLK_EN_W::new(self, 20)
    }
    ///Bit 21 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l2memmon_mem_clk_en(&mut self) -> L2MEMMON_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L2MEMMON_MEM_CLK_EN_W::new(self, 21)
    }
    ///Bit 22 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn icm_mem_clk_en(&mut self) -> ICM_MEM_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        ICM_MEM_CLK_EN_W::new(self, 22)
    }
    ///Bit 23 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn misc_sys_clk_en(&mut self) -> MISC_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        MISC_SYS_CLK_EN_W::new(self, 23)
    }
    ///Bit 24 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn trace_sys_clk_en(&mut self) -> TRACE_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        TRACE_SYS_CLK_EN_W::new(self, 24)
    }
    ///Bit 25 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l2cache_sys_clk_en(&mut self) -> L2CACHE_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L2CACHE_SYS_CLK_EN_W::new(self, 25)
    }
    ///Bit 26 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l2mem_sys_clk_en(&mut self) -> L2MEM_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L2MEM_SYS_CLK_EN_W::new(self, 26)
    }
    ///Bit 27 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn l2memmon_sys_clk_en(&mut self) -> L2MEMMON_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        L2MEMMON_SYS_CLK_EN_W::new(self, 27)
    }
    ///Bit 28 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn tcmmon_sys_clk_en(&mut self) -> TCMMON_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        TCMMON_SYS_CLK_EN_W::new(self, 28)
    }
    ///Bit 29 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn icm_sys_clk_en(&mut self) -> ICM_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        ICM_SYS_CLK_EN_W::new(self, 29)
    }
    ///Bit 30 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn flash_sys_clk_en(&mut self) -> FLASH_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        FLASH_SYS_CLK_EN_W::new(self, 30)
    }
    ///Bit 31 - Reserved
    #[inline(always)]
    #[must_use]
    pub fn psram_sys_clk_en(&mut self) -> PSRAM_SYS_CLK_EN_W<SOC_CLK_CTRL0_SPEC> {
        PSRAM_SYS_CLK_EN_W::new(self, 31)
    }
}
/**Reserved

You can [`read`](crate::generic::Reg::read) this register and get [`soc_clk_ctrl0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`soc_clk_ctrl0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct SOC_CLK_CTRL0_SPEC;
impl crate::RegisterSpec for SOC_CLK_CTRL0_SPEC {
    type Ux = u32;
}
///`read()` method returns [`soc_clk_ctrl0::R`](R) reader structure
impl crate::Readable for SOC_CLK_CTRL0_SPEC {}
///`write(|w| ..)` method takes [`soc_clk_ctrl0::W`](W) writer structure
impl crate::Writable for SOC_CLK_CTRL0_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets SOC_CLK_CTRL0 to value 0xe6df_97af
impl crate::Resettable for SOC_CLK_CTRL0_SPEC {
    const RESET_VALUE: u32 = 0xe6df_97af;
}
