{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 20:02:32 2008 " "Info: Processing started: Mon May 26 20:02:32 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Contatore -c Contatore " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Contatore -c Contatore" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "Contatatore.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Contatore AHDL ROOT AHDL/Contatatore.tdf" 7 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] register Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] 103.09 MHz 9.7 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 103.09 MHz between source register \"Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]\" and destination register \"Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]\" (period= 9.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.400 ns + Longest register register " "Info: + Longest register to register delay is 5.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] 1 REG LC1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1; Fanout = 9; REG Node = 'Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(5.400 ns) 5.400 ns Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] 2 REG LC1 9 " "Info: 2: + IC(0.000 ns) + CELL(5.400 ns) = 5.400 ns; Loc. = LC1; Fanout = 9; REG Node = 'Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.400 ns ( 100.00 % ) " "Info: Total cell delay = 5.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns } { 0.000ns 5.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 3.400 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns CLOCK 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'CLOCK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Contatatore.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Contatore AHDL ROOT AHDL/Contatatore.tdf" 7 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.400 ns Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] 2 REG LC1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.400 ns; Loc. = LC1; Fanout = 9; REG Node = 'Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 3.400 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns CLOCK 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'CLOCK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Contatatore.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Contatore AHDL ROOT AHDL/Contatatore.tdf" 7 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.400 ns Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] 2 REG LC1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.400 ns; Loc. = LC1; Fanout = 9; REG Node = 'Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.500 ns + " "Info: + Micro clock to output delay of source is 1.500 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.800 ns + " "Info: + Micro setup delay of destination is 2.800 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns } { 0.000ns 5.400ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] ENA CLOCK 4.200 ns register " "Info: tsu for register \"Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]\" (data pin = \"ENA\", clock pin = \"CLOCK\") is 4.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.800 ns + Longest pin register " "Info: + Longest pin to register delay is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns ENA 1 PIN PIN_21 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_21; Fanout = 8; PIN Node = 'ENA'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "Contatatore.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Contatore AHDL ROOT AHDL/Contatatore.tdf" 8 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.200 ns) 4.800 ns Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] 2 REG LC1 9 " "Info: 2: + IC(2.100 ns) + CELL(1.200 ns) = 4.800 ns; Loc. = LC1; Fanout = 9; REG Node = 'Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { ENA Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 56.25 % ) " "Info: Total cell delay = 2.700 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 43.75 % ) " "Info: Total interconnect delay = 2.100 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { ENA Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { ENA ENA~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.800 ns + " "Info: + Micro setup delay of destination is 2.800 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns CLOCK 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'CLOCK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Contatatore.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Contatore AHDL ROOT AHDL/Contatatore.tdf" 7 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.400 ns Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] 2 REG LC1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.400 ns; Loc. = LC1; Fanout = 9; REG Node = 'Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { ENA Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { ENA ENA~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 1.200ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK VALUE\[7\] Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[7\] 6.700 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"VALUE\[7\]\" through register \"Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[7\]\" is 6.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 3.400 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns CLOCK 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'CLOCK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Contatatore.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Contatore AHDL ROOT AHDL/Contatatore.tdf" 7 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.400 ns Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[7\] 2 REG LC10 2 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.400 ns; Loc. = LC10; Fanout = 2; REG Node = 'Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[7] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[7] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.500 ns + " "Info: + Micro clock to output delay of source is 1.500 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns + Longest register pin " "Info: + Longest register to pin delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[7\] 1 REG LC10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 2; REG Node = 'Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[7] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 1.800 ns VALUE\[7\] 2 PIN PIN_14 0 " "Info: 2: + IC(0.000 ns) + CELL(1.800 ns) = 1.800 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'VALUE\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[7] VALUE[7] } "NODE_NAME" } } { "Contatatore.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Contatore AHDL ROOT AHDL/Contatatore.tdf" 11 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 100.00 % ) " "Info: Total cell delay = 1.800 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[7] VALUE[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[7] VALUE[7] } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[7] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[7] VALUE[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "1.800 ns" { Counter:PROVA|lpm_counter:REG_rtl_0|dffs[7] VALUE[7] } { 0.000ns 0.000ns } { 0.000ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] ENA CLOCK -0.100 ns register " "Info: th for register \"Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]\" (data pin = \"ENA\", clock pin = \"CLOCK\") is -0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 3.400 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns CLOCK 1 CLK PIN_43 8 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 8; CLK Node = 'CLOCK'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "Contatatore.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Contatore AHDL ROOT AHDL/Contatatore.tdf" 7 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.400 ns Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] 2 REG LC1 9 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.400 ns; Loc. = LC1; Fanout = 9; REG Node = 'Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns ENA 1 PIN PIN_21 8 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_21; Fanout = 8; PIN Node = 'ENA'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENA } "NODE_NAME" } } { "Contatatore.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/AHDL/Contatore AHDL ROOT AHDL/Contatatore.tdf" 8 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.200 ns) 4.800 ns Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\] 2 REG LC1 9 " "Info: 2: + IC(2.100 ns) + CELL(1.200 ns) = 4.800 ns; Loc. = LC1; Fanout = 9; REG Node = 'Counter:PROVA\|lpm_counter:REG_rtl_0\|dffs\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { ENA Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 56.25 % ) " "Info: Total cell delay = 2.700 ns ( 56.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 43.75 % ) " "Info: Total interconnect delay = 2.100 ns ( 43.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { ENA Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { ENA ENA~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLOCK Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLOCK CLOCK~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { ENA Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "4.800 ns" { ENA ENA~out Counter:PROVA|lpm_counter:REG_rtl_0|dffs[0] } { 0.000ns 0.000ns 2.100ns } { 0.000ns 1.500ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "95 " "Info: Allocated 95 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 20:02:32 2008 " "Info: Processing ended: Mon May 26 20:02:32 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
