ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f0xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f0xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f0xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f0xx_hal_msp.c ****   *
  18:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f0xx_hal_msp.c ****   */
  20:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f0xx_hal_msp.c **** 
  22:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f0xx_hal_msp.c **** 
  26:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_hal_msp.c **** 
  28:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f0xx_hal_msp.c **** 
  36:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f0xx_hal_msp.c **** 
  38:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f0xx_hal_msp.c **** 
  41:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f0xx_hal_msp.c **** 
  43:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_hal_msp.c **** 
  46:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_hal_msp.c **** 
  48:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_hal_msp.c **** 
  51:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_hal_msp.c **** 
  53:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f0xx_hal_msp.c **** 
  56:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f0xx_hal_msp.c **** 
  58:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f0xx_hal_msp.c **** 
  60:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f0xx_hal_msp.c **** /**
  62:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f0xx_hal_msp.c ****   */
  64:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f0xx_hal_msp.c **** 
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 70 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 3


  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 70 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 71 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 71 3 view .LVU8
  55              		.loc 1 71 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 71 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 71 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f0xx_hal_msp.c **** 
  73:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 78 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_ADC_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_ADC_MspInit:
  89              	.LVL0:
  90              	.LFB41:
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c **** /**
  81:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP Initialization
  82:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  84:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 4


  85:Core/Src/stm32f0xx_hal_msp.c **** */
  86:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  87:Core/Src/stm32f0xx_hal_msp.c **** {
  91              		.loc 1 87 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 87 1 is_stmt 0 view .LVU15
  96 0000 10B5     		push	{r4, lr}
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 88B0     		sub	sp, sp, #32
 102              	.LCFI2:
 103              		.cfi_def_cfa_offset 40
 104 0004 0400     		movs	r4, r0
  88:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 88 3 is_stmt 1 view .LVU16
 106              		.loc 1 88 20 is_stmt 0 view .LVU17
 107 0006 1422     		movs	r2, #20
 108 0008 0021     		movs	r1, #0
 109 000a 03A8     		add	r0, sp, #12
 110              	.LVL1:
 111              		.loc 1 88 20 view .LVU18
 112 000c FFF7FEFF 		bl	memset
 113              	.LVL2:
  89:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 114              		.loc 1 89 3 is_stmt 1 view .LVU19
 115              		.loc 1 89 10 is_stmt 0 view .LVU20
 116 0010 2268     		ldr	r2, [r4]
 117              		.loc 1 89 5 view .LVU21
 118 0012 114B     		ldr	r3, .L7
 119 0014 9A42     		cmp	r2, r3
 120 0016 01D0     		beq	.L6
 121              	.L4:
  90:Core/Src/stm32f0xx_hal_msp.c ****   {
  91:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  92:Core/Src/stm32f0xx_hal_msp.c **** 
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  96:Core/Src/stm32f0xx_hal_msp.c **** 
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
  99:Core/Src/stm32f0xx_hal_msp.c ****     PA1     ------> ADC_IN1
 100:Core/Src/stm32f0xx_hal_msp.c ****     */
 101:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 105:Core/Src/stm32f0xx_hal_msp.c **** 
 106:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 107:Core/Src/stm32f0xx_hal_msp.c **** 
 108:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 109:Core/Src/stm32f0xx_hal_msp.c ****   }
 110:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 5


 111:Core/Src/stm32f0xx_hal_msp.c **** }
 122              		.loc 1 111 1 view .LVU22
 123 0018 08B0     		add	sp, sp, #32
 124              		@ sp needed
 125              	.LVL3:
 126              		.loc 1 111 1 view .LVU23
 127 001a 10BD     		pop	{r4, pc}
 128              	.LVL4:
 129              	.L6:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 130              		.loc 1 95 5 is_stmt 1 view .LVU24
 131              	.LBB4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 132              		.loc 1 95 5 view .LVU25
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 133              		.loc 1 95 5 view .LVU26
 134 001c 0F4B     		ldr	r3, .L7+4
 135 001e 9969     		ldr	r1, [r3, #24]
 136 0020 8020     		movs	r0, #128
 137 0022 8000     		lsls	r0, r0, #2
 138 0024 0143     		orrs	r1, r0
 139 0026 9961     		str	r1, [r3, #24]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 140              		.loc 1 95 5 view .LVU27
 141 0028 9A69     		ldr	r2, [r3, #24]
 142 002a 0240     		ands	r2, r0
 143 002c 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 144              		.loc 1 95 5 view .LVU28
 145 002e 019A     		ldr	r2, [sp, #4]
 146              	.LBE4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 147              		.loc 1 95 5 view .LVU29
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 148              		.loc 1 97 5 view .LVU30
 149              	.LBB5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 150              		.loc 1 97 5 view .LVU31
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 151              		.loc 1 97 5 view .LVU32
 152 0030 5A69     		ldr	r2, [r3, #20]
 153 0032 8021     		movs	r1, #128
 154 0034 8902     		lsls	r1, r1, #10
 155 0036 0A43     		orrs	r2, r1
 156 0038 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 157              		.loc 1 97 5 view .LVU33
 158 003a 5B69     		ldr	r3, [r3, #20]
 159 003c 0B40     		ands	r3, r1
 160 003e 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 161              		.loc 1 97 5 view .LVU34
 162 0040 029B     		ldr	r3, [sp, #8]
 163              	.LBE5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 164              		.loc 1 97 5 view .LVU35
 101:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 6


 165              		.loc 1 101 5 view .LVU36
 101:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 166              		.loc 1 101 25 is_stmt 0 view .LVU37
 167 0042 0223     		movs	r3, #2
 168 0044 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 102 5 is_stmt 1 view .LVU38
 102:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 102 26 is_stmt 0 view .LVU39
 171 0046 0133     		adds	r3, r3, #1
 172 0048 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 103 5 is_stmt 1 view .LVU40
 104:Core/Src/stm32f0xx_hal_msp.c **** 
 174              		.loc 1 104 5 view .LVU41
 175 004a 7138     		subs	r0, r0, #113
 176 004c FF38     		subs	r0, r0, #255
 177 004e 03A9     		add	r1, sp, #12
 178 0050 C005     		lsls	r0, r0, #23
 179 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL5:
 181              		.loc 1 111 1 is_stmt 0 view .LVU42
 182 0056 DFE7     		b	.L4
 183              	.L8:
 184              		.align	2
 185              	.L7:
 186 0058 00240140 		.word	1073816576
 187 005c 00100240 		.word	1073876992
 188              		.cfi_endproc
 189              	.LFE41:
 191              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_ADC_MspDeInit
 194              		.syntax unified
 195              		.code	16
 196              		.thumb_func
 197              		.fpu softvfp
 199              	HAL_ADC_MspDeInit:
 200              	.LVL6:
 201              	.LFB42:
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c **** /**
 114:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 115:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 116:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 117:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 118:Core/Src/stm32f0xx_hal_msp.c **** */
 119:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 120:Core/Src/stm32f0xx_hal_msp.c **** {
 202              		.loc 1 120 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		.loc 1 120 1 is_stmt 0 view .LVU44
 207 0000 10B5     		push	{r4, lr}
 208              	.LCFI3:
 209              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 7


 210              		.cfi_offset 4, -8
 211              		.cfi_offset 14, -4
 121:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 212              		.loc 1 121 3 is_stmt 1 view .LVU45
 213              		.loc 1 121 10 is_stmt 0 view .LVU46
 214 0002 0268     		ldr	r2, [r0]
 215              		.loc 1 121 5 view .LVU47
 216 0004 074B     		ldr	r3, .L12
 217 0006 9A42     		cmp	r2, r3
 218 0008 00D0     		beq	.L11
 219              	.LVL7:
 220              	.L9:
 122:Core/Src/stm32f0xx_hal_msp.c ****   {
 123:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 124:Core/Src/stm32f0xx_hal_msp.c **** 
 125:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 126:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 127:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 128:Core/Src/stm32f0xx_hal_msp.c **** 
 129:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 130:Core/Src/stm32f0xx_hal_msp.c ****     PA1     ------> ADC_IN1
 131:Core/Src/stm32f0xx_hal_msp.c ****     */
 132:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 133:Core/Src/stm32f0xx_hal_msp.c **** 
 134:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 135:Core/Src/stm32f0xx_hal_msp.c **** 
 136:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 137:Core/Src/stm32f0xx_hal_msp.c ****   }
 138:Core/Src/stm32f0xx_hal_msp.c **** 
 139:Core/Src/stm32f0xx_hal_msp.c **** }
 221              		.loc 1 139 1 view .LVU48
 222              		@ sp needed
 223 000a 10BD     		pop	{r4, pc}
 224              	.LVL8:
 225              	.L11:
 127:Core/Src/stm32f0xx_hal_msp.c **** 
 226              		.loc 1 127 5 is_stmt 1 view .LVU49
 227 000c 064A     		ldr	r2, .L12+4
 228 000e 9369     		ldr	r3, [r2, #24]
 229 0010 0649     		ldr	r1, .L12+8
 230 0012 0B40     		ands	r3, r1
 231 0014 9361     		str	r3, [r2, #24]
 132:Core/Src/stm32f0xx_hal_msp.c **** 
 232              		.loc 1 132 5 view .LVU50
 233 0016 9020     		movs	r0, #144
 234              	.LVL9:
 132:Core/Src/stm32f0xx_hal_msp.c **** 
 235              		.loc 1 132 5 is_stmt 0 view .LVU51
 236 0018 0221     		movs	r1, #2
 237 001a C005     		lsls	r0, r0, #23
 238 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 239              	.LVL10:
 240              		.loc 1 139 1 view .LVU52
 241 0020 F3E7     		b	.L9
 242              	.L13:
 243 0022 C046     		.align	2
 244              	.L12:
ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 8


 245 0024 00240140 		.word	1073816576
 246 0028 00100240 		.word	1073876992
 247 002c FFFDFFFF 		.word	-513
 248              		.cfi_endproc
 249              	.LFE42:
 251              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 252              		.align	1
 253              		.global	HAL_TIM_Base_MspInit
 254              		.syntax unified
 255              		.code	16
 256              		.thumb_func
 257              		.fpu softvfp
 259              	HAL_TIM_Base_MspInit:
 260              	.LVL11:
 261              	.LFB43:
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c **** /**
 142:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 143:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 144:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 145:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 146:Core/Src/stm32f0xx_hal_msp.c **** */
 147:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 148:Core/Src/stm32f0xx_hal_msp.c **** {
 262              		.loc 1 148 1 is_stmt 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 8
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266              		.loc 1 148 1 is_stmt 0 view .LVU54
 267 0000 00B5     		push	{lr}
 268              	.LCFI4:
 269              		.cfi_def_cfa_offset 4
 270              		.cfi_offset 14, -4
 271 0002 83B0     		sub	sp, sp, #12
 272              	.LCFI5:
 273              		.cfi_def_cfa_offset 16
 149:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 274              		.loc 1 149 3 is_stmt 1 view .LVU55
 275              		.loc 1 149 15 is_stmt 0 view .LVU56
 276 0004 0268     		ldr	r2, [r0]
 277              		.loc 1 149 5 view .LVU57
 278 0006 0C4B     		ldr	r3, .L17
 279 0008 9A42     		cmp	r2, r3
 280 000a 01D0     		beq	.L16
 281              	.LVL12:
 282              	.L14:
 150:Core/Src/stm32f0xx_hal_msp.c ****   {
 151:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 152:Core/Src/stm32f0xx_hal_msp.c **** 
 153:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 154:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 155:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 156:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 157:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 158:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 159:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 160:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 9


 161:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 162:Core/Src/stm32f0xx_hal_msp.c ****   }
 163:Core/Src/stm32f0xx_hal_msp.c **** 
 164:Core/Src/stm32f0xx_hal_msp.c **** }
 283              		.loc 1 164 1 view .LVU58
 284 000c 03B0     		add	sp, sp, #12
 285              		@ sp needed
 286 000e 00BD     		pop	{pc}
 287              	.LVL13:
 288              	.L16:
 155:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 289              		.loc 1 155 5 is_stmt 1 view .LVU59
 290              	.LBB6:
 155:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 291              		.loc 1 155 5 view .LVU60
 155:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 292              		.loc 1 155 5 view .LVU61
 293 0010 0A4A     		ldr	r2, .L17+4
 294 0012 9169     		ldr	r1, [r2, #24]
 295 0014 8020     		movs	r0, #128
 296              	.LVL14:
 155:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 297              		.loc 1 155 5 is_stmt 0 view .LVU62
 298 0016 0001     		lsls	r0, r0, #4
 299 0018 0143     		orrs	r1, r0
 300 001a 9161     		str	r1, [r2, #24]
 155:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 301              		.loc 1 155 5 is_stmt 1 view .LVU63
 302 001c 9369     		ldr	r3, [r2, #24]
 303 001e 0340     		ands	r3, r0
 304 0020 0193     		str	r3, [sp, #4]
 155:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 305              		.loc 1 155 5 view .LVU64
 306 0022 019B     		ldr	r3, [sp, #4]
 307              	.LBE6:
 155:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 308              		.loc 1 155 5 view .LVU65
 157:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 309              		.loc 1 157 5 view .LVU66
 310 0024 0022     		movs	r2, #0
 311 0026 0021     		movs	r1, #0
 312 0028 0D20     		movs	r0, #13
 313 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 314              	.LVL15:
 158:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 315              		.loc 1 158 5 view .LVU67
 316 002e 0D20     		movs	r0, #13
 317 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 318              	.LVL16:
 319              		.loc 1 164 1 is_stmt 0 view .LVU68
 320 0034 EAE7     		b	.L14
 321              	.L18:
 322 0036 C046     		.align	2
 323              	.L17:
 324 0038 002C0140 		.word	1073818624
 325 003c 00100240 		.word	1073876992
 326              		.cfi_endproc
ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 10


 327              	.LFE43:
 329              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 330              		.align	1
 331              		.global	HAL_TIM_Base_MspDeInit
 332              		.syntax unified
 333              		.code	16
 334              		.thumb_func
 335              		.fpu softvfp
 337              	HAL_TIM_Base_MspDeInit:
 338              	.LVL17:
 339              	.LFB44:
 165:Core/Src/stm32f0xx_hal_msp.c **** 
 166:Core/Src/stm32f0xx_hal_msp.c **** /**
 167:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 168:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 169:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 170:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 171:Core/Src/stm32f0xx_hal_msp.c **** */
 172:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 173:Core/Src/stm32f0xx_hal_msp.c **** {
 340              		.loc 1 173 1 is_stmt 1 view -0
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 0
 343              		@ frame_needed = 0, uses_anonymous_args = 0
 344              		.loc 1 173 1 is_stmt 0 view .LVU70
 345 0000 10B5     		push	{r4, lr}
 346              	.LCFI6:
 347              		.cfi_def_cfa_offset 8
 348              		.cfi_offset 4, -8
 349              		.cfi_offset 14, -4
 174:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 350              		.loc 1 174 3 is_stmt 1 view .LVU71
 351              		.loc 1 174 15 is_stmt 0 view .LVU72
 352 0002 0268     		ldr	r2, [r0]
 353              		.loc 1 174 5 view .LVU73
 354 0004 064B     		ldr	r3, .L22
 355 0006 9A42     		cmp	r2, r3
 356 0008 00D0     		beq	.L21
 357              	.LVL18:
 358              	.L19:
 175:Core/Src/stm32f0xx_hal_msp.c ****   {
 176:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 177:Core/Src/stm32f0xx_hal_msp.c **** 
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 179:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 180:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 181:Core/Src/stm32f0xx_hal_msp.c **** 
 182:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 183:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 184:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 185:Core/Src/stm32f0xx_hal_msp.c **** 
 186:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 187:Core/Src/stm32f0xx_hal_msp.c ****   }
 188:Core/Src/stm32f0xx_hal_msp.c **** 
 189:Core/Src/stm32f0xx_hal_msp.c **** }
 359              		.loc 1 189 1 view .LVU74
 360              		@ sp needed
ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 11


 361 000a 10BD     		pop	{r4, pc}
 362              	.LVL19:
 363              	.L21:
 180:Core/Src/stm32f0xx_hal_msp.c **** 
 364              		.loc 1 180 5 is_stmt 1 view .LVU75
 365 000c 054A     		ldr	r2, .L22+4
 366 000e 9369     		ldr	r3, [r2, #24]
 367 0010 0549     		ldr	r1, .L22+8
 368 0012 0B40     		ands	r3, r1
 369 0014 9361     		str	r3, [r2, #24]
 183:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 370              		.loc 1 183 5 view .LVU76
 371 0016 0D20     		movs	r0, #13
 372              	.LVL20:
 183:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 373              		.loc 1 183 5 is_stmt 0 view .LVU77
 374 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 375              	.LVL21:
 376              		.loc 1 189 1 view .LVU78
 377 001c F5E7     		b	.L19
 378              	.L23:
 379 001e C046     		.align	2
 380              	.L22:
 381 0020 002C0140 		.word	1073818624
 382 0024 00100240 		.word	1073876992
 383 0028 FFF7FFFF 		.word	-2049
 384              		.cfi_endproc
 385              	.LFE44:
 387              		.text
 388              	.Letext0:
 389              		.file 2 "c:\\users\\pclokcer\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 390              		.file 3 "c:\\users\\pclokcer\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 391              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 392              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 393              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 394              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 395              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 396              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 397              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 398              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 399              		.file 12 "<built-in>"
ARM GAS  C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:16     .text.HAL_MspInit:0000000000000000 $t
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:76     .text.HAL_MspInit:000000000000002c $d
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:81     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:88     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:186    .text.HAL_ADC_MspInit:0000000000000058 $d
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:192    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:199    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:245    .text.HAL_ADC_MspDeInit:0000000000000024 $d
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:252    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:259    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:324    .text.HAL_TIM_Base_MspInit:0000000000000038 $d
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:330    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:337    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\PcLokcer\AppData\Local\Temp\ccJnVHE7.s:381    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
