-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/ddcduc/DDC_src_FIR_Rate_Conversion_HDL_Optimized.vhd
-- Created: 2023-01-04 14:03:17
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: DDC_src_FIR_Rate_Conversion_HDL_Optimized
-- Source Path: ddcduc/DDC/FIR Rate Conversion HDL Optimized
-- Hierarchy Level: 1
-- 
-- FIR Rate Conversion HDL Optimized
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY DDC_src_FIR_Rate_Conversion_HDL_Optimized IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        dataIn_re                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En17
        dataIn_im                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En17
        validIn                           :   IN    std_logic;
        dataOut_re                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
        dataOut_im                        :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
        validOut                          :   OUT   std_logic
        );
END DDC_src_FIR_Rate_Conversion_HDL_Optimized;


ARCHITECTURE rtl OF DDC_src_FIR_Rate_Conversion_HDL_Optimized IS

  -- Component Declarations
  COMPONENT DDC_src_FIR_Rate_Conversion_Controller
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataValid                       :   IN    std_logic;
          request                         :   IN    std_logic;
          phase                           :   OUT   std_logic;  -- ufix1
          phaseValid                      :   OUT   std_logic;
          ready                           :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT DDC_src_FIR_Rate_Conversion_Filter
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          data_re                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En17
          data_im                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En17
          dataValid                       :   IN    std_logic;
          phase                           :   IN    std_logic;  -- ufix1
          phaseValid                      :   IN    std_logic;
          request                         :   IN    std_logic;
          dataOut_re                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
          dataOut_im                      :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En16
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : DDC_src_FIR_Rate_Conversion_Controller
    USE ENTITY work.DDC_src_FIR_Rate_Conversion_Controller(rtl);

  FOR ALL : DDC_src_FIR_Rate_Conversion_Filter
    USE ENTITY work.DDC_src_FIR_Rate_Conversion_Filter(rtl);

  -- Signals
  SIGNAL request                          : std_logic;
  SIGNAL dataValid                        : std_logic;
  SIGNAL controllerPhaseOut               : std_logic;  -- ufix1
  SIGNAL controllerValidOut               : std_logic;
  SIGNAL ready                            : std_logic;
  SIGNAL readyReg_1                       : std_logic;
  SIGNAL dataOut_re_tmp                   : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL dataOut_im_tmp                   : std_logic_vector(17 DOWNTO 0);  -- ufix18
  SIGNAL filterValidOut                   : std_logic;

BEGIN
  u_controllerInst : DDC_src_FIR_Rate_Conversion_Controller
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              dataValid => dataValid,
              request => request,
              phase => controllerPhaseOut,  -- ufix1
              phaseValid => controllerValidOut,
              ready => ready
              );

  u_filterInst : DDC_src_FIR_Rate_Conversion_Filter
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              data_re => dataIn_re,  -- sfix18_En17
              data_im => dataIn_im,  -- sfix18_En17
              dataValid => dataValid,
              phase => controllerPhaseOut,  -- ufix1
              phaseValid => controllerValidOut,
              request => request,
              dataOut_re => dataOut_re_tmp,  -- sfix18_En16
              dataOut_im => dataOut_im_tmp,  -- sfix18_En16
              validOut => filterValidOut
              );

  request <= '1';

  readyReg_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      readyReg_1 <= '1';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        readyReg_1 <= ready;
      END IF;
    END IF;
  END PROCESS readyReg_process;


  dataValid <= validIn AND readyReg_1;

  validOut <= filterValidOut AND request;

  dataOut_re <= dataOut_re_tmp;

  dataOut_im <= dataOut_im_tmp;

END rtl;

