// Seed: 496251674
module module_0;
  supply1 id_2, id_3;
  generate
    tri1 id_4;
    id_5(
        -1 * id_3
    );
  endgenerate
  assign id_4 = (id_3 - id_1);
  wire id_6;
  module_2 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_6,
      id_2,
      id_3,
      id_2,
      id_6,
      id_3,
      id_6,
      id_4,
      id_3,
      id_6,
      id_2,
      id_2,
      id_6,
      id_3,
      id_4,
      id_2,
      id_2,
      id_6,
      id_2,
      id_4,
      id_6,
      id_6,
      id_6,
      id_2,
      id_3,
      id_2,
      id_4,
      id_3,
      id_2,
      id_2
  );
  always assign id_1 = id_4 & id_4;
endmodule
module module_1 (
    input tri0  id_0,
    input uwire id_1,
    input tri1  id_2,
    input wor   id_3,
    input tri0  id_4
);
  assign id_6 = id_1 < id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3#(
        .id_4(-1),
        .id_5(1),
        .id_6(1 && -1 == id_7)
    ),
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
