Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c166188777084712996f00ea4da2a698 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ExpandS_tb_behav xil_defaultlib.ExpandS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 2175 into k is out of bounds [G:/RejBoundedPoly_2/RejBoundedPoly/Shake.sv:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.Rnd
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.pad10_1(x=1088,m=532)
Compiling module xil_defaultlib.sponge(msg_len=532,capacity=512)
Compiling module xil_defaultlib.CoefFromHalfByte
Compiling module xil_defaultlib.RejBoundedPoly
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.ExpandS_tb
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.Dilithium_pkg
Built simulation snapshot ExpandS_tb_behav
