
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k apex2.v

yosys> verific -vlog2k apex2.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'apex2.v'

yosys> synth_rs -top apex2 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top apex2

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] apex2.v:3: compiling module 'apex2'
VERIFIC-WARNING [VERI-1209] apex2.v:658: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:659: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:660: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:661: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:662: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:663: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:664: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:665: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:666: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:667: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:668: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:669: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:670: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:671: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:672: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:673: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:674: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:675: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:676: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:677: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:678: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:679: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:680: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:681: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:682: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:683: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:684: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:685: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:686: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:687: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:688: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:689: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:690: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:691: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:692: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:693: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:694: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:695: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:696: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:697: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:698: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:699: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:700: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:701: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:702: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:703: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:704: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:705: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:706: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:707: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:708: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:709: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:710: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:711: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:712: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:713: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:714: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:715: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:716: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:717: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:718: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:719: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:720: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:721: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:722: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:723: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:724: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:725: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:726: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:727: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:728: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:729: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:730: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:731: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:732: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:733: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:734: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:735: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:736: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:737: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:738: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:739: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:740: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:741: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:742: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:743: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:744: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:745: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:746: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:747: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:748: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:749: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:750: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:751: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:752: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:753: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:754: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:755: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:756: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:757: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:758: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:759: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:760: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:761: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:762: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:763: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:764: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:765: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:766: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:767: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:768: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:769: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:770: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:771: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:772: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:773: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:774: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:775: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:776: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:777: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:778: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:779: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:780: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:781: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:782: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:783: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:784: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:785: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:786: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:787: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:788: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:789: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:790: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:791: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:792: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:793: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:794: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:795: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:796: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:797: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:798: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:799: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:800: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:801: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:802: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:803: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:804: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:805: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:806: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:807: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:808: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:809: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:810: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:811: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:812: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:813: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:814: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:815: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:816: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:817: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:818: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:819: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:820: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:821: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:822: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:823: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:824: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:825: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:826: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:827: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:828: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:829: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:830: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:831: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:832: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:833: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:834: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:835: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:836: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:837: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:838: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:839: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:840: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:841: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:842: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:843: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:844: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:845: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:846: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:847: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:848: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:849: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:850: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:851: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:852: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:853: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:854: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:855: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:856: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:857: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:858: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:859: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:860: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:861: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:862: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:863: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:864: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:865: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:866: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:867: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:868: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:869: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:870: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:871: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:872: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:873: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:874: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:875: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:876: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:877: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:878: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:879: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:880: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:881: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:882: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:883: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:884: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:885: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:886: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:887: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:888: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:889: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:890: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:891: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:892: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:893: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:894: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:895: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:896: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:897: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:898: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:899: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:900: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:901: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:902: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:903: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:904: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:905: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:906: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:907: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:908: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:909: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:910: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:911: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:912: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:913: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:914: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:915: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:916: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:917: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:918: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:919: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:920: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:921: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:922: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:923: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:924: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:925: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:926: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:927: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:928: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:929: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:930: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:931: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:932: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:933: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:934: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:935: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:936: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:937: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:938: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:939: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:940: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:941: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:942: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:943: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:944: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:945: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:946: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:947: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:948: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:949: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:950: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:951: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:952: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:953: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:954: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:955: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:956: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:957: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:958: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:959: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:960: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:961: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:962: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:963: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:964: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:965: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:966: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:967: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:968: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:969: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:970: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:971: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:972: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:973: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:974: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:975: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:976: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:977: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:978: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:979: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:980: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:981: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:982: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:983: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:984: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:985: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:986: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:987: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:988: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:989: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:990: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:991: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:992: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:993: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:994: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:995: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:996: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:997: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:998: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:999: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1000: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1001: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1002: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1003: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1004: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1005: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1006: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1007: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1008: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1009: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1010: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1011: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1012: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1013: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1014: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1015: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1016: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1017: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1018: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1019: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1020: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1021: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1022: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1023: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1024: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1025: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1026: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1027: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1028: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1029: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1030: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1031: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1032: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1033: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1034: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1035: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1036: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1037: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1038: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1039: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1040: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1041: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1042: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1043: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1044: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1045: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1046: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1047: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1048: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1049: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1050: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1051: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1052: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1053: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1054: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1055: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1056: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1057: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1058: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1059: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1060: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1061: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1062: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1063: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1064: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1065: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1066: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1067: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1068: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1069: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1070: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1071: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1072: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1073: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1074: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1075: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1076: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1077: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1078: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1079: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1080: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1081: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1082: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1083: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1084: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1085: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1086: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1087: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1088: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1089: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1090: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1091: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1092: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1093: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1094: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1095: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1096: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1097: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1098: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1099: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1100: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1101: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1102: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1103: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1104: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1105: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1106: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1107: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1108: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1109: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1110: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1111: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1112: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1113: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1114: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1115: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1116: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1117: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1118: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1119: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1120: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1121: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1122: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1123: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1124: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1125: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1126: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1127: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1128: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1129: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1130: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1131: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1132: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1133: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1134: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1135: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1136: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1137: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1138: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1139: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1140: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1141: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1142: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1143: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1144: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1145: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1146: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1147: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1148: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1149: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1150: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1151: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1152: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1153: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1154: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1155: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1156: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1157: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1158: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1159: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1160: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1161: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1162: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1163: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1164: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1165: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1166: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1167: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1168: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1169: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1170: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1171: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1172: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1173: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1174: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1175: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1176: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1177: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1178: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1179: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1180: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1181: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1182: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1183: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1184: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1185: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1186: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1187: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1188: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1189: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1190: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1191: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1192: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1193: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1194: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1195: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1196: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1197: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1198: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1199: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1200: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1201: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1202: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1203: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1204: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1205: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1206: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1207: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1208: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1209: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1210: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1211: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1212: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1213: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1214: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1215: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1216: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1217: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1218: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1219: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1220: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1221: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1222: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1223: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1224: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1225: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1226: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1227: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1228: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1229: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1230: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1231: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1232: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1233: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1234: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1235: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1236: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1237: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1238: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1239: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1240: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1241: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1242: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1243: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1244: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1245: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1246: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1247: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1248: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1249: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1250: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1251: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1252: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1253: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1254: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1255: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1256: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1257: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1258: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1259: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1260: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1261: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1262: expression size 16 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1263: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1264: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1265: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1266: expression size 8 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1267: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1268: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1269: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1270: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1271: expression size 4 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1272: expression size 64 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] apex2.v:1273: expression size 32 truncated to fit in target size 1
Importing module apex2.

3.4.1. Analyzing design hierarchy..
Top module:  \apex2

3.4.2. Analyzing design hierarchy..
Top module:  \apex2
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..
Removed 0 unused cells and 618 unused wires.
<suppressed ~617 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module apex2...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex2.
Performed a total of 0 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
MAX OPT ITERATION = 1

yosys> fsm -encoding binary

3.25. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.25.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..

yosys> fsm_opt

3.25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> opt_merge -nomux

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.29. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex2.
Performed a total of 0 changes.

yosys> opt_merge

3.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_share

3.31. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.32. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..

yosys> opt_expr

3.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
MAX OPT ITERATION = 1

yosys> wreduce -keepdc

3.35. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 32) from port A of cell apex2.$verific$shift_right_3$apex2.v:658$621 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_3$apex2.v:658$621 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_5$apex2.v:659$624 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_5$apex2.v:659$624 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_7$apex2.v:660$627 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_7$apex2.v:660$627 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_9$apex2.v:661$630 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_9$apex2.v:661$630 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_11$apex2.v:662$633 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_11$apex2.v:662$633 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_13$apex2.v:663$636 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_13$apex2.v:663$636 ($shr).
Removed top 31 bits (of 32) from port A of cell apex2.$verific$shift_right_15$apex2.v:664$639 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_15$apex2.v:664$639 ($shr).
Removed top 15 bits (of 16) from port A of cell apex2.$verific$shift_right_17$apex2.v:665$642 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_17$apex2.v:665$642 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_19$apex2.v:666$645 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_21$apex2.v:667$648 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_21$apex2.v:667$648 ($shr).
Removed top 28 bits (of 32) from port A of cell apex2.$verific$shift_right_23$apex2.v:668$651 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_23$apex2.v:668$651 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_25$apex2.v:669$654 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_25$apex2.v:669$654 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_27$apex2.v:670$657 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_27$apex2.v:670$657 ($shr).
Removed top 1 bits (of 16) from port A of cell apex2.$verific$shift_right_29$apex2.v:671$660 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_29$apex2.v:671$660 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_31$apex2.v:672$663 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_31$apex2.v:672$663 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_33$apex2.v:673$666 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_33$apex2.v:673$666 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_35$apex2.v:674$669 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_37$apex2.v:675$672 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_37$apex2.v:675$672 ($shr).
Removed top 15 bits (of 64) from port A of cell apex2.$verific$shift_right_39$apex2.v:676$675 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_39$apex2.v:676$675 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_41$apex2.v:677$678 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_41$apex2.v:677$678 ($shr).
Removed top 14 bits (of 64) from port A of cell apex2.$verific$shift_right_43$apex2.v:678$681 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_43$apex2.v:678$681 ($shr).
Removed top 11 bits (of 32) from port A of cell apex2.$verific$shift_right_45$apex2.v:679$684 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_45$apex2.v:679$684 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_47$apex2.v:680$687 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_49$apex2.v:681$690 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_49$apex2.v:681$690 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_51$apex2.v:682$693 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_51$apex2.v:682$693 ($shr).
Removed top 30 bits (of 32) from port A of cell apex2.$verific$shift_right_53$apex2.v:683$696 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_53$apex2.v:683$696 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_55$apex2.v:684$699 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_55$apex2.v:684$699 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_57$apex2.v:685$702 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_59$apex2.v:686$705 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_61$apex2.v:687$708 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_61$apex2.v:687$708 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_63$apex2.v:688$711 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_63$apex2.v:688$711 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_65$apex2.v:689$714 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_65$apex2.v:689$714 ($shr).
Removed top 12 bits (of 16) from port A of cell apex2.$verific$shift_right_67$apex2.v:690$717 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_67$apex2.v:690$717 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_69$apex2.v:691$720 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_71$apex2.v:692$723 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_71$apex2.v:692$723 ($shr).
Removed top 9 bits (of 64) from port A of cell apex2.$verific$shift_right_73$apex2.v:693$726 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_73$apex2.v:693$726 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_75$apex2.v:694$729 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_75$apex2.v:694$729 ($shr).
Removed top 15 bits (of 64) from port A of cell apex2.$verific$shift_right_77$apex2.v:695$732 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_77$apex2.v:695$732 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_79$apex2.v:696$735 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_79$apex2.v:696$735 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_81$apex2.v:697$738 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_81$apex2.v:697$738 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_83$apex2.v:698$741 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_83$apex2.v:698$741 ($shr).
Removed top 7 bits (of 64) from port A of cell apex2.$verific$shift_right_85$apex2.v:699$744 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_85$apex2.v:699$744 ($shr).
Removed top 1 bits (of 8) from port A of cell apex2.$verific$shift_right_87$apex2.v:700$747 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_87$apex2.v:700$747 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_89$apex2.v:701$750 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_89$apex2.v:701$750 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_91$apex2.v:702$753 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_91$apex2.v:702$753 ($shr).
Removed top 15 bits (of 16) from port A of cell apex2.$verific$shift_right_93$apex2.v:703$756 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_93$apex2.v:703$756 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_95$apex2.v:704$759 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_95$apex2.v:704$759 ($shr).
Removed top 6 bits (of 64) from port A of cell apex2.$verific$shift_right_97$apex2.v:705$762 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_97$apex2.v:705$762 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_99$apex2.v:706$765 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_101$apex2.v:707$768 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_101$apex2.v:707$768 ($shr).
Removed top 3 bits (of 8) from port A of cell apex2.$verific$shift_right_103$apex2.v:708$771 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_103$apex2.v:708$771 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_105$apex2.v:709$774 ($shr).
Removed top 60 bits (of 64) from port A of cell apex2.$verific$shift_right_107$apex2.v:710$777 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_107$apex2.v:710$777 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_109$apex2.v:711$780 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_109$apex2.v:711$780 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_111$apex2.v:712$783 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_113$apex2.v:713$786 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_113$apex2.v:713$786 ($shr).
Removed top 1 bits (of 16) from port A of cell apex2.$verific$shift_right_115$apex2.v:714$789 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_115$apex2.v:714$789 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_117$apex2.v:715$792 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_117$apex2.v:715$792 ($shr).
Removed top 7 bits (of 16) from port A of cell apex2.$verific$shift_right_119$apex2.v:716$795 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_119$apex2.v:716$795 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_121$apex2.v:717$798 ($shr).
Removed top 12 bits (of 16) from port A of cell apex2.$verific$shift_right_123$apex2.v:718$801 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_123$apex2.v:718$801 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_125$apex2.v:719$804 ($shr).
Removed top 28 bits (of 32) from port A of cell apex2.$verific$shift_right_127$apex2.v:720$807 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_127$apex2.v:720$807 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_129$apex2.v:721$810 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_131$apex2.v:722$813 ($shr).
Removed top 30 bits (of 32) from port A of cell apex2.$verific$shift_right_133$apex2.v:723$816 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_133$apex2.v:723$816 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_135$apex2.v:724$819 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_137$apex2.v:725$822 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_137$apex2.v:725$822 ($shr).
Removed top 12 bits (of 16) from port A of cell apex2.$verific$shift_right_139$apex2.v:726$825 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_139$apex2.v:726$825 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_141$apex2.v:727$828 ($shr).
Removed top 24 bits (of 32) from port A of cell apex2.$verific$shift_right_143$apex2.v:728$831 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_143$apex2.v:728$831 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_145$apex2.v:729$834 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_147$apex2.v:730$837 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_147$apex2.v:730$837 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_149$apex2.v:731$840 ($shr).
Removed top 5 bits (of 64) from port A of cell apex2.$verific$shift_right_151$apex2.v:732$843 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_151$apex2.v:732$843 ($shr).
Removed top 14 bits (of 64) from port A of cell apex2.$verific$shift_right_153$apex2.v:733$846 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_153$apex2.v:733$846 ($shr).
Removed top 48 bits (of 64) from port A of cell apex2.$verific$shift_right_155$apex2.v:734$849 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_155$apex2.v:734$849 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_157$apex2.v:735$852 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_157$apex2.v:735$852 ($shr).
Removed top 15 bits (of 16) from port A of cell apex2.$verific$shift_right_159$apex2.v:736$855 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_159$apex2.v:736$855 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_161$apex2.v:737$858 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_161$apex2.v:737$858 ($shr).
Removed top 30 bits (of 32) from port A of cell apex2.$verific$shift_right_163$apex2.v:738$861 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_163$apex2.v:738$861 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_165$apex2.v:739$864 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_165$apex2.v:739$864 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_167$apex2.v:740$867 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_167$apex2.v:740$867 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_169$apex2.v:741$870 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_169$apex2.v:741$870 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_171$apex2.v:742$873 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_173$apex2.v:743$876 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_173$apex2.v:743$876 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_175$apex2.v:744$879 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_177$apex2.v:745$882 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_179$apex2.v:746$885 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_179$apex2.v:746$885 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_181$apex2.v:747$888 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_181$apex2.v:747$888 ($shr).
Removed top 1 bits (of 16) from port A of cell apex2.$verific$shift_right_183$apex2.v:748$891 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_183$apex2.v:748$891 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_185$apex2.v:749$894 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_185$apex2.v:749$894 ($shr).
Removed top 6 bits (of 16) from port A of cell apex2.$verific$shift_right_187$apex2.v:750$897 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_187$apex2.v:750$897 ($shr).
Removed top 7 bits (of 16) from port A of cell apex2.$verific$shift_right_189$apex2.v:751$900 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_189$apex2.v:751$900 ($shr).
Removed top 2 bits (of 16) from port A of cell apex2.$verific$shift_right_191$apex2.v:752$903 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_191$apex2.v:752$903 ($shr).
Removed top 7 bits (of 32) from port A of cell apex2.$verific$shift_right_193$apex2.v:753$906 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_193$apex2.v:753$906 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_195$apex2.v:754$909 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_195$apex2.v:754$909 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_197$apex2.v:755$912 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_197$apex2.v:755$912 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_199$apex2.v:756$915 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_201$apex2.v:757$918 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_203$apex2.v:758$921 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_203$apex2.v:758$921 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_205$apex2.v:759$924 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_205$apex2.v:759$924 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_207$apex2.v:760$927 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_209$apex2.v:761$930 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_209$apex2.v:761$930 ($shr).
Removed top 12 bits (of 16) from port A of cell apex2.$verific$shift_right_211$apex2.v:762$933 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_211$apex2.v:762$933 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_213$apex2.v:763$936 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_213$apex2.v:763$936 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_215$apex2.v:764$939 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_215$apex2.v:764$939 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_217$apex2.v:765$942 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_217$apex2.v:765$942 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_219$apex2.v:766$945 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_221$apex2.v:767$948 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_221$apex2.v:767$948 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_223$apex2.v:768$951 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_223$apex2.v:768$951 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_225$apex2.v:769$954 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_225$apex2.v:769$954 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_227$apex2.v:770$957 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_227$apex2.v:770$957 ($shr).
Removed top 9 bits (of 64) from port A of cell apex2.$verific$shift_right_229$apex2.v:771$960 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_229$apex2.v:771$960 ($shr).
Removed top 6 bits (of 32) from port A of cell apex2.$verific$shift_right_231$apex2.v:772$963 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_231$apex2.v:772$963 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_233$apex2.v:773$966 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_233$apex2.v:773$966 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_235$apex2.v:774$969 ($shr).
Removed top 6 bits (of 16) from port A of cell apex2.$verific$shift_right_237$apex2.v:775$972 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_237$apex2.v:775$972 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_239$apex2.v:776$975 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_239$apex2.v:776$975 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_241$apex2.v:777$978 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_241$apex2.v:777$978 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_243$apex2.v:778$981 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_245$apex2.v:779$984 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_245$apex2.v:779$984 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_247$apex2.v:780$987 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_247$apex2.v:780$987 ($shr).
Removed top 14 bits (of 16) from port A of cell apex2.$verific$shift_right_249$apex2.v:781$990 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_249$apex2.v:781$990 ($shr).
Removed top 5 bits (of 32) from port A of cell apex2.$verific$shift_right_251$apex2.v:782$993 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_251$apex2.v:782$993 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_253$apex2.v:783$996 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_253$apex2.v:783$996 ($shr).
Removed top 28 bits (of 32) from port A of cell apex2.$verific$shift_right_255$apex2.v:784$999 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_255$apex2.v:784$999 ($shr).
Removed top 48 bits (of 64) from port A of cell apex2.$verific$shift_right_257$apex2.v:785$1002 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_257$apex2.v:785$1002 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_259$apex2.v:786$1005 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_259$apex2.v:786$1005 ($shr).
Removed top 6 bits (of 32) from port A of cell apex2.$verific$shift_right_261$apex2.v:787$1008 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_261$apex2.v:787$1008 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_263$apex2.v:788$1011 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_263$apex2.v:788$1011 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_265$apex2.v:789$1014 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_267$apex2.v:790$1017 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_267$apex2.v:790$1017 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_269$apex2.v:791$1020 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_269$apex2.v:791$1020 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_271$apex2.v:792$1023 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_271$apex2.v:792$1023 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_273$apex2.v:793$1026 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_273$apex2.v:793$1026 ($shr).
Removed top 28 bits (of 32) from port A of cell apex2.$verific$shift_right_275$apex2.v:794$1029 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_275$apex2.v:794$1029 ($shr).
Removed top 24 bits (of 32) from port A of cell apex2.$verific$shift_right_277$apex2.v:795$1032 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_277$apex2.v:795$1032 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_279$apex2.v:796$1035 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_279$apex2.v:796$1035 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_281$apex2.v:797$1038 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_281$apex2.v:797$1038 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_283$apex2.v:798$1041 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_285$apex2.v:799$1044 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_285$apex2.v:799$1044 ($shr).
Removed top 7 bits (of 16) from port A of cell apex2.$verific$shift_right_287$apex2.v:800$1047 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_287$apex2.v:800$1047 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_289$apex2.v:801$1050 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_291$apex2.v:802$1053 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_293$apex2.v:803$1056 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_293$apex2.v:803$1056 ($shr).
Removed top 24 bits (of 32) from port A of cell apex2.$verific$shift_right_295$apex2.v:804$1059 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_295$apex2.v:804$1059 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_297$apex2.v:805$1062 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_297$apex2.v:805$1062 ($shr).
Removed top 48 bits (of 64) from port A of cell apex2.$verific$shift_right_299$apex2.v:806$1065 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_299$apex2.v:806$1065 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_301$apex2.v:807$1068 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_303$apex2.v:808$1071 ($shr).
Removed top 56 bits (of 64) from port A of cell apex2.$verific$shift_right_305$apex2.v:809$1074 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_305$apex2.v:809$1074 ($shr).
Removed top 4 bits (of 64) from port A of cell apex2.$verific$shift_right_307$apex2.v:810$1077 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_307$apex2.v:810$1077 ($shr).
Removed top 16 bits (of 32) from port A of cell apex2.$verific$shift_right_309$apex2.v:811$1080 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_309$apex2.v:811$1080 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_311$apex2.v:812$1083 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_311$apex2.v:812$1083 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_313$apex2.v:813$1086 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_315$apex2.v:814$1089 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_315$apex2.v:814$1089 ($shr).
Removed top 24 bits (of 32) from port A of cell apex2.$verific$shift_right_317$apex2.v:815$1092 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_317$apex2.v:815$1092 ($shr).
Removed top 48 bits (of 64) from port A of cell apex2.$verific$shift_right_319$apex2.v:816$1095 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_319$apex2.v:816$1095 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_321$apex2.v:817$1098 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_321$apex2.v:817$1098 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_323$apex2.v:818$1101 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_323$apex2.v:818$1101 ($shr).
Removed top 24 bits (of 32) from port A of cell apex2.$verific$shift_right_325$apex2.v:819$1104 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_325$apex2.v:819$1104 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_327$apex2.v:820$1107 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_327$apex2.v:820$1107 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_329$apex2.v:821$1110 ($shr).
Removed top 32 bits (of 64) from port A of cell apex2.$verific$shift_right_331$apex2.v:822$1113 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_331$apex2.v:822$1113 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_333$apex2.v:823$1116 ($shr).
Removed top 12 bits (of 16) from port A of cell apex2.$verific$shift_right_335$apex2.v:824$1119 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_335$apex2.v:824$1119 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_337$apex2.v:825$1122 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_337$apex2.v:825$1122 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_339$apex2.v:826$1125 ($shr).
Removed top 1 bits (of 16) from port A of cell apex2.$verific$shift_right_341$apex2.v:827$1128 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_341$apex2.v:827$1128 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_343$apex2.v:828$1131 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_343$apex2.v:828$1131 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_345$apex2.v:829$1134 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_345$apex2.v:829$1134 ($shr).
Removed top 56 bits (of 64) from port A of cell apex2.$verific$shift_right_347$apex2.v:830$1137 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_347$apex2.v:830$1137 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_349$apex2.v:831$1140 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_349$apex2.v:831$1140 ($shr).
Removed top 6 bits (of 64) from port A of cell apex2.$verific$shift_right_351$apex2.v:832$1143 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_351$apex2.v:832$1143 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_353$apex2.v:833$1146 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_353$apex2.v:833$1146 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_355$apex2.v:834$1149 ($shr).
Removed top 4 bits (of 32) from port A of cell apex2.$verific$shift_right_357$apex2.v:835$1152 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_357$apex2.v:835$1152 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_359$apex2.v:836$1155 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_359$apex2.v:836$1155 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_361$apex2.v:837$1158 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_361$apex2.v:837$1158 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_363$apex2.v:838$1161 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_363$apex2.v:838$1161 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_365$apex2.v:839$1164 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_365$apex2.v:839$1164 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_367$apex2.v:840$1167 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_367$apex2.v:840$1167 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_369$apex2.v:841$1170 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_371$apex2.v:842$1173 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_371$apex2.v:842$1173 ($shr).
Removed top 31 bits (of 32) from port A of cell apex2.$verific$shift_right_373$apex2.v:843$1176 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_373$apex2.v:843$1176 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_375$apex2.v:844$1179 ($shr).
Removed top 30 bits (of 32) from port A of cell apex2.$verific$shift_right_377$apex2.v:845$1182 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_377$apex2.v:845$1182 ($shr).
Removed top 31 bits (of 32) from port A of cell apex2.$verific$shift_right_379$apex2.v:846$1185 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_379$apex2.v:846$1185 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_381$apex2.v:847$1188 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_381$apex2.v:847$1188 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_383$apex2.v:848$1191 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_383$apex2.v:848$1191 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_385$apex2.v:849$1194 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_385$apex2.v:849$1194 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_387$apex2.v:850$1197 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_387$apex2.v:850$1197 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_389$apex2.v:851$1200 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_389$apex2.v:851$1200 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_391$apex2.v:852$1203 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_391$apex2.v:852$1203 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_393$apex2.v:853$1206 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_393$apex2.v:853$1206 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_395$apex2.v:854$1209 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_395$apex2.v:854$1209 ($shr).
Removed top 2 bits (of 16) from port A of cell apex2.$verific$shift_right_397$apex2.v:855$1212 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_397$apex2.v:855$1212 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_399$apex2.v:856$1215 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_399$apex2.v:856$1215 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_401$apex2.v:857$1218 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_401$apex2.v:857$1218 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_403$apex2.v:858$1221 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_403$apex2.v:858$1221 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_405$apex2.v:859$1224 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_405$apex2.v:859$1224 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_407$apex2.v:860$1227 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_407$apex2.v:860$1227 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_409$apex2.v:861$1230 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_409$apex2.v:861$1230 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_411$apex2.v:862$1233 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_411$apex2.v:862$1233 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_413$apex2.v:863$1236 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_415$apex2.v:864$1239 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_415$apex2.v:864$1239 ($shr).
Removed top 30 bits (of 32) from port A of cell apex2.$verific$shift_right_417$apex2.v:865$1242 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_417$apex2.v:865$1242 ($shr).
Removed top 15 bits (of 16) from port A of cell apex2.$verific$shift_right_419$apex2.v:866$1245 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_419$apex2.v:866$1245 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_421$apex2.v:867$1248 ($shr).
Removed top 5 bits (of 16) from port A of cell apex2.$verific$shift_right_423$apex2.v:868$1251 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_423$apex2.v:868$1251 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_425$apex2.v:869$1254 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_425$apex2.v:869$1254 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_427$apex2.v:870$1257 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_427$apex2.v:870$1257 ($shr).
Removed top 4 bits (of 32) from port A of cell apex2.$verific$shift_right_429$apex2.v:871$1260 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_429$apex2.v:871$1260 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_431$apex2.v:872$1263 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_433$apex2.v:873$1266 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_435$apex2.v:874$1269 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_435$apex2.v:874$1269 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_437$apex2.v:875$1272 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_437$apex2.v:875$1272 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_439$apex2.v:876$1275 ($shr).
Removed top 15 bits (of 64) from port A of cell apex2.$verific$shift_right_441$apex2.v:877$1278 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_441$apex2.v:877$1278 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_443$apex2.v:878$1281 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_445$apex2.v:879$1284 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_445$apex2.v:879$1284 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_447$apex2.v:880$1287 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_447$apex2.v:880$1287 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_449$apex2.v:881$1290 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_449$apex2.v:881$1290 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_451$apex2.v:882$1293 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_453$apex2.v:883$1296 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_453$apex2.v:883$1296 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_455$apex2.v:884$1299 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_455$apex2.v:884$1299 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_457$apex2.v:885$1302 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_457$apex2.v:885$1302 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_459$apex2.v:886$1305 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_459$apex2.v:886$1305 ($shr).
Removed top 6 bits (of 32) from port A of cell apex2.$verific$shift_right_461$apex2.v:887$1308 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_461$apex2.v:887$1308 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_463$apex2.v:888$1311 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_463$apex2.v:888$1311 ($shr).
Removed top 3 bits (of 16) from port A of cell apex2.$verific$shift_right_465$apex2.v:889$1314 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_465$apex2.v:889$1314 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_467$apex2.v:890$1317 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_469$apex2.v:891$1320 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_469$apex2.v:891$1320 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_471$apex2.v:892$1323 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_471$apex2.v:892$1323 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_473$apex2.v:893$1326 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_475$apex2.v:894$1329 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_475$apex2.v:894$1329 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_477$apex2.v:895$1332 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_477$apex2.v:895$1332 ($shr).
Removed top 15 bits (of 16) from port A of cell apex2.$verific$shift_right_479$apex2.v:896$1335 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_479$apex2.v:896$1335 ($shr).
Removed top 12 bits (of 16) from port A of cell apex2.$verific$shift_right_481$apex2.v:897$1338 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_481$apex2.v:897$1338 ($shr).
Removed top 56 bits (of 64) from port A of cell apex2.$verific$shift_right_483$apex2.v:898$1341 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_483$apex2.v:898$1341 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_485$apex2.v:899$1344 ($shr).
Removed top 56 bits (of 64) from port A of cell apex2.$verific$shift_right_487$apex2.v:900$1347 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_487$apex2.v:900$1347 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_489$apex2.v:901$1350 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_489$apex2.v:901$1350 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_491$apex2.v:902$1353 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_491$apex2.v:902$1353 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_493$apex2.v:903$1356 ($shr).
Removed top 30 bits (of 32) from port A of cell apex2.$verific$shift_right_495$apex2.v:904$1359 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_495$apex2.v:904$1359 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_497$apex2.v:905$1362 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_497$apex2.v:905$1362 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_499$apex2.v:906$1365 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_499$apex2.v:906$1365 ($shr).
Removed top 31 bits (of 64) from port A of cell apex2.$verific$shift_right_501$apex2.v:907$1368 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_501$apex2.v:907$1368 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_503$apex2.v:908$1371 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_503$apex2.v:908$1371 ($shr).
Removed top 7 bits (of 64) from port A of cell apex2.$verific$shift_right_505$apex2.v:909$1374 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_505$apex2.v:909$1374 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_507$apex2.v:910$1377 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_509$apex2.v:911$1380 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_511$apex2.v:912$1383 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_513$apex2.v:913$1386 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_513$apex2.v:913$1386 ($shr).
Removed top 15 bits (of 16) from port A of cell apex2.$verific$shift_right_515$apex2.v:914$1389 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_515$apex2.v:914$1389 ($shr).
Removed top 15 bits (of 16) from port A of cell apex2.$verific$shift_right_517$apex2.v:915$1392 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_517$apex2.v:915$1392 ($shr).
Removed top 14 bits (of 16) from port A of cell apex2.$verific$shift_right_519$apex2.v:916$1395 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_519$apex2.v:916$1395 ($shr).
Removed top 30 bits (of 32) from port A of cell apex2.$verific$shift_right_521$apex2.v:917$1398 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_521$apex2.v:917$1398 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_523$apex2.v:918$1401 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_523$apex2.v:918$1401 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_525$apex2.v:919$1404 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_525$apex2.v:919$1404 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_527$apex2.v:920$1407 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_527$apex2.v:920$1407 ($shr).
Removed top 4 bits (of 32) from port A of cell apex2.$verific$shift_right_529$apex2.v:921$1410 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_529$apex2.v:921$1410 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_531$apex2.v:922$1413 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_533$apex2.v:923$1416 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_533$apex2.v:923$1416 ($shr).
Removed top 14 bits (of 16) from port A of cell apex2.$verific$shift_right_535$apex2.v:924$1419 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_535$apex2.v:924$1419 ($shr).
Removed top 48 bits (of 64) from port A of cell apex2.$verific$shift_right_537$apex2.v:925$1422 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_537$apex2.v:925$1422 ($shr).
Removed top 60 bits (of 64) from port A of cell apex2.$verific$shift_right_539$apex2.v:926$1425 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_539$apex2.v:926$1425 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_541$apex2.v:927$1428 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_541$apex2.v:927$1428 ($shr).
Removed top 14 bits (of 16) from port A of cell apex2.$verific$shift_right_543$apex2.v:928$1431 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_543$apex2.v:928$1431 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_545$apex2.v:929$1434 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_545$apex2.v:929$1434 ($shr).
Removed top 3 bits (of 8) from port A of cell apex2.$verific$shift_right_547$apex2.v:930$1437 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_547$apex2.v:930$1437 ($shr).
Removed top 3 bits (of 16) from port A of cell apex2.$verific$shift_right_549$apex2.v:931$1440 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_549$apex2.v:931$1440 ($shr).
Removed top 24 bits (of 32) from port A of cell apex2.$verific$shift_right_551$apex2.v:932$1443 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_551$apex2.v:932$1443 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_553$apex2.v:933$1446 ($shr).
Removed top 56 bits (of 64) from port A of cell apex2.$verific$shift_right_555$apex2.v:934$1449 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_555$apex2.v:934$1449 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_557$apex2.v:935$1452 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_557$apex2.v:935$1452 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_559$apex2.v:936$1455 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_559$apex2.v:936$1455 ($shr).
Removed top 12 bits (of 64) from port A of cell apex2.$verific$shift_right_561$apex2.v:937$1458 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_561$apex2.v:937$1458 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_563$apex2.v:938$1461 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_565$apex2.v:939$1464 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_565$apex2.v:939$1464 ($shr).
Removed top 12 bits (of 16) from port A of cell apex2.$verific$shift_right_567$apex2.v:940$1467 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_567$apex2.v:940$1467 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_569$apex2.v:941$1470 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_569$apex2.v:941$1470 ($shr).
Removed top 1 bits (of 8) from port A of cell apex2.$verific$shift_right_571$apex2.v:942$1473 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_571$apex2.v:942$1473 ($shr).
Removed top 8 bits (of 64) from port A of cell apex2.$verific$shift_right_573$apex2.v:943$1476 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_573$apex2.v:943$1476 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_575$apex2.v:944$1479 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_575$apex2.v:944$1479 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_577$apex2.v:945$1482 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_577$apex2.v:945$1482 ($shr).
Removed top 2 bits (of 32) from port A of cell apex2.$verific$shift_right_579$apex2.v:946$1485 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_579$apex2.v:946$1485 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_581$apex2.v:947$1488 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_581$apex2.v:947$1488 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_583$apex2.v:948$1491 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_583$apex2.v:948$1491 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_585$apex2.v:949$1494 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_585$apex2.v:949$1494 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_587$apex2.v:950$1497 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_587$apex2.v:950$1497 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_589$apex2.v:951$1500 ($shr).
Removed top 14 bits (of 16) from port A of cell apex2.$verific$shift_right_591$apex2.v:952$1503 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_591$apex2.v:952$1503 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_593$apex2.v:953$1506 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_593$apex2.v:953$1506 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_595$apex2.v:954$1509 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_597$apex2.v:955$1512 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_597$apex2.v:955$1512 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_599$apex2.v:956$1515 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_599$apex2.v:956$1515 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_601$apex2.v:957$1518 ($shr).
Removed top 28 bits (of 32) from port A of cell apex2.$verific$shift_right_603$apex2.v:958$1521 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_603$apex2.v:958$1521 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_605$apex2.v:959$1524 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_605$apex2.v:959$1524 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_607$apex2.v:960$1527 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_609$apex2.v:961$1530 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_611$apex2.v:962$1533 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_611$apex2.v:962$1533 ($shr).
Removed top 1 bits (of 16) from port A of cell apex2.$verific$shift_right_613$apex2.v:963$1536 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_613$apex2.v:963$1536 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_615$apex2.v:964$1539 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_615$apex2.v:964$1539 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_617$apex2.v:965$1542 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_619$apex2.v:966$1545 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_621$apex2.v:967$1548 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_621$apex2.v:967$1548 ($shr).
Removed top 24 bits (of 64) from port A of cell apex2.$verific$shift_right_623$apex2.v:968$1551 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_623$apex2.v:968$1551 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_625$apex2.v:969$1554 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_625$apex2.v:969$1554 ($shr).
Removed top 1 bits (of 16) from port A of cell apex2.$verific$shift_right_627$apex2.v:970$1557 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_627$apex2.v:970$1557 ($shr).
Removed top 12 bits (of 64) from port A of cell apex2.$verific$shift_right_629$apex2.v:971$1560 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_629$apex2.v:971$1560 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_631$apex2.v:972$1563 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_631$apex2.v:972$1563 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_633$apex2.v:973$1566 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_633$apex2.v:973$1566 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_635$apex2.v:974$1569 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_637$apex2.v:975$1572 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_639$apex2.v:976$1575 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_639$apex2.v:976$1575 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_641$apex2.v:977$1578 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_643$apex2.v:978$1581 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_645$apex2.v:979$1584 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_647$apex2.v:980$1587 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_647$apex2.v:980$1587 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_649$apex2.v:981$1590 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_651$apex2.v:982$1593 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_651$apex2.v:982$1593 ($shr).
Removed top 14 bits (of 64) from port A of cell apex2.$verific$shift_right_653$apex2.v:983$1596 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_653$apex2.v:983$1596 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_655$apex2.v:984$1599 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_657$apex2.v:985$1602 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_657$apex2.v:985$1602 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_659$apex2.v:986$1605 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_661$apex2.v:987$1608 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_661$apex2.v:987$1608 ($shr).
Removed top 31 bits (of 64) from port A of cell apex2.$verific$shift_right_663$apex2.v:988$1611 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_663$apex2.v:988$1611 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_665$apex2.v:989$1614 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_665$apex2.v:989$1614 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_667$apex2.v:990$1617 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_669$apex2.v:991$1620 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_669$apex2.v:991$1620 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_671$apex2.v:992$1623 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_671$apex2.v:992$1623 ($shr).
Removed top 14 bits (of 64) from port A of cell apex2.$verific$shift_right_673$apex2.v:993$1626 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_673$apex2.v:993$1626 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_675$apex2.v:994$1629 ($shr).
Removed top 31 bits (of 32) from port A of cell apex2.$verific$shift_right_677$apex2.v:995$1632 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_677$apex2.v:995$1632 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_679$apex2.v:996$1635 ($shr).
Removed top 2 bits (of 16) from port A of cell apex2.$verific$shift_right_681$apex2.v:997$1638 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_681$apex2.v:997$1638 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_683$apex2.v:998$1641 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_683$apex2.v:998$1641 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_685$apex2.v:999$1644 ($shr).
Removed top 31 bits (of 32) from port A of cell apex2.$verific$shift_right_687$apex2.v:1000$1647 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_687$apex2.v:1000$1647 ($shr).
Removed top 30 bits (of 32) from port A of cell apex2.$verific$shift_right_689$apex2.v:1001$1650 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_689$apex2.v:1001$1650 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_691$apex2.v:1002$1653 ($shr).
Removed top 7 bits (of 64) from port A of cell apex2.$verific$shift_right_693$apex2.v:1003$1656 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_693$apex2.v:1003$1656 ($shr).
Removed top 3 bits (of 16) from port A of cell apex2.$verific$shift_right_695$apex2.v:1004$1659 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_695$apex2.v:1004$1659 ($shr).
Removed top 2 bits (of 32) from port A of cell apex2.$verific$shift_right_697$apex2.v:1005$1662 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_697$apex2.v:1005$1662 ($shr).
Removed top 15 bits (of 64) from port A of cell apex2.$verific$shift_right_699$apex2.v:1006$1665 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_699$apex2.v:1006$1665 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_701$apex2.v:1007$1668 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_701$apex2.v:1007$1668 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_703$apex2.v:1008$1671 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_705$apex2.v:1009$1674 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_705$apex2.v:1009$1674 ($shr).
Removed top 3 bits (of 16) from port A of cell apex2.$verific$shift_right_707$apex2.v:1010$1677 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_707$apex2.v:1010$1677 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_709$apex2.v:1011$1680 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_711$apex2.v:1012$1683 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_713$apex2.v:1013$1686 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_713$apex2.v:1013$1686 ($shr).
Removed top 16 bits (of 32) from port A of cell apex2.$verific$shift_right_715$apex2.v:1014$1689 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_715$apex2.v:1014$1689 ($shr).
Removed top 28 bits (of 32) from port A of cell apex2.$verific$shift_right_717$apex2.v:1015$1692 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_717$apex2.v:1015$1692 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_719$apex2.v:1016$1695 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_719$apex2.v:1016$1695 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_721$apex2.v:1017$1698 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_721$apex2.v:1017$1698 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_723$apex2.v:1018$1701 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_725$apex2.v:1019$1704 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_725$apex2.v:1019$1704 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_727$apex2.v:1020$1707 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_727$apex2.v:1020$1707 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_729$apex2.v:1021$1710 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_729$apex2.v:1021$1710 ($shr).
Removed top 5 bits (of 64) from port A of cell apex2.$verific$shift_right_731$apex2.v:1022$1713 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_731$apex2.v:1022$1713 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_733$apex2.v:1023$1716 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_733$apex2.v:1023$1716 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_735$apex2.v:1024$1719 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_737$apex2.v:1025$1722 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_737$apex2.v:1025$1722 ($shr).
Removed top 60 bits (of 64) from port A of cell apex2.$verific$shift_right_739$apex2.v:1026$1725 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_739$apex2.v:1026$1725 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_741$apex2.v:1027$1728 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_743$apex2.v:1028$1731 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_745$apex2.v:1029$1734 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_747$apex2.v:1030$1737 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_747$apex2.v:1030$1737 ($shr).
Removed top 4 bits (of 64) from port A of cell apex2.$verific$shift_right_749$apex2.v:1031$1740 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_749$apex2.v:1031$1740 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_751$apex2.v:1032$1743 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_751$apex2.v:1032$1743 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_753$apex2.v:1033$1746 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_755$apex2.v:1034$1749 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_755$apex2.v:1034$1749 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_757$apex2.v:1035$1752 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_759$apex2.v:1036$1755 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_759$apex2.v:1036$1755 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_761$apex2.v:1037$1758 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_763$apex2.v:1038$1761 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_763$apex2.v:1038$1761 ($shr).
Removed top 13 bits (of 64) from port A of cell apex2.$verific$shift_right_765$apex2.v:1039$1764 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_765$apex2.v:1039$1764 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_767$apex2.v:1040$1767 ($shr).
Removed top 3 bits (of 16) from port A of cell apex2.$verific$shift_right_769$apex2.v:1041$1770 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_769$apex2.v:1041$1770 ($shr).
Removed top 12 bits (of 16) from port A of cell apex2.$verific$shift_right_771$apex2.v:1042$1773 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_771$apex2.v:1042$1773 ($shr).
Removed top 3 bits (of 16) from port A of cell apex2.$verific$shift_right_773$apex2.v:1043$1776 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_773$apex2.v:1043$1776 ($shr).
Removed top 14 bits (of 64) from port A of cell apex2.$verific$shift_right_775$apex2.v:1044$1779 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_775$apex2.v:1044$1779 ($shr).
Removed top 7 bits (of 32) from port A of cell apex2.$verific$shift_right_777$apex2.v:1045$1782 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_777$apex2.v:1045$1782 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_779$apex2.v:1046$1785 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_781$apex2.v:1047$1788 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_781$apex2.v:1047$1788 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_783$apex2.v:1048$1791 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_785$apex2.v:1049$1794 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_785$apex2.v:1049$1794 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_787$apex2.v:1050$1797 ($shr).
Removed top 60 bits (of 64) from port A of cell apex2.$verific$shift_right_789$apex2.v:1051$1800 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_789$apex2.v:1051$1800 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_791$apex2.v:1052$1803 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_791$apex2.v:1052$1803 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_793$apex2.v:1053$1806 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_793$apex2.v:1053$1806 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_795$apex2.v:1054$1809 ($shr).
Removed top 24 bits (of 32) from port A of cell apex2.$verific$shift_right_797$apex2.v:1055$1812 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_797$apex2.v:1055$1812 ($shr).
Removed top 12 bits (of 64) from port A of cell apex2.$verific$shift_right_799$apex2.v:1056$1815 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_799$apex2.v:1056$1815 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_801$apex2.v:1057$1818 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_803$apex2.v:1058$1821 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_803$apex2.v:1058$1821 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_805$apex2.v:1059$1824 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_807$apex2.v:1060$1827 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_807$apex2.v:1060$1827 ($shr).
Removed top 1 bits (of 8) from port A of cell apex2.$verific$shift_right_809$apex2.v:1061$1830 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_809$apex2.v:1061$1830 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_811$apex2.v:1062$1833 ($shr).
Removed top 24 bits (of 32) from port A of cell apex2.$verific$shift_right_813$apex2.v:1063$1836 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_813$apex2.v:1063$1836 ($shr).
Removed top 1 bits (of 8) from port A of cell apex2.$verific$shift_right_815$apex2.v:1064$1839 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_815$apex2.v:1064$1839 ($shr).
Removed top 28 bits (of 32) from port A of cell apex2.$verific$shift_right_817$apex2.v:1065$1842 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_817$apex2.v:1065$1842 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_819$apex2.v:1066$1845 ($shr).
Removed top 30 bits (of 64) from port A of cell apex2.$verific$shift_right_821$apex2.v:1067$1848 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_821$apex2.v:1067$1848 ($shr).
Removed top 6 bits (of 64) from port A of cell apex2.$verific$shift_right_823$apex2.v:1068$1851 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_823$apex2.v:1068$1851 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_825$apex2.v:1069$1854 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_825$apex2.v:1069$1854 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_827$apex2.v:1070$1857 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_827$apex2.v:1070$1857 ($shr).
Removed top 14 bits (of 16) from port A of cell apex2.$verific$shift_right_829$apex2.v:1071$1860 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_829$apex2.v:1071$1860 ($shr).
Removed top 15 bits (of 16) from port A of cell apex2.$verific$shift_right_831$apex2.v:1072$1863 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_831$apex2.v:1072$1863 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_833$apex2.v:1073$1866 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_833$apex2.v:1073$1866 ($shr).
Removed top 16 bits (of 32) from port A of cell apex2.$verific$shift_right_835$apex2.v:1074$1869 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_835$apex2.v:1074$1869 ($shr).
Removed top 7 bits (of 16) from port A of cell apex2.$verific$shift_right_837$apex2.v:1075$1872 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_837$apex2.v:1075$1872 ($shr).
Removed top 16 bits (of 32) from port A of cell apex2.$verific$shift_right_839$apex2.v:1076$1875 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_839$apex2.v:1076$1875 ($shr).
Removed top 24 bits (of 32) from port A of cell apex2.$verific$shift_right_841$apex2.v:1077$1878 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_841$apex2.v:1077$1878 ($shr).
Removed top 6 bits (of 16) from port A of cell apex2.$verific$shift_right_843$apex2.v:1078$1881 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_843$apex2.v:1078$1881 ($shr).
Removed top 32 bits (of 64) from port A of cell apex2.$verific$shift_right_845$apex2.v:1079$1884 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_845$apex2.v:1079$1884 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_847$apex2.v:1080$1887 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_847$apex2.v:1080$1887 ($shr).
Removed top 5 bits (of 32) from port A of cell apex2.$verific$shift_right_849$apex2.v:1081$1890 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_849$apex2.v:1081$1890 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_851$apex2.v:1082$1893 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_853$apex2.v:1083$1896 ($shr).
Removed top 1 bits (of 16) from port A of cell apex2.$verific$shift_right_855$apex2.v:1084$1899 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_855$apex2.v:1084$1899 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_857$apex2.v:1085$1902 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_859$apex2.v:1086$1905 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_861$apex2.v:1087$1908 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_863$apex2.v:1088$1911 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_865$apex2.v:1089$1914 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_865$apex2.v:1089$1914 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_867$apex2.v:1090$1917 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_867$apex2.v:1090$1917 ($shr).
Removed top 31 bits (of 32) from port A of cell apex2.$verific$shift_right_869$apex2.v:1091$1920 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_869$apex2.v:1091$1920 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_871$apex2.v:1092$1923 ($shr).
Removed top 2 bits (of 32) from port A of cell apex2.$verific$shift_right_873$apex2.v:1093$1926 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_873$apex2.v:1093$1926 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_875$apex2.v:1094$1929 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_877$apex2.v:1095$1932 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_879$apex2.v:1096$1935 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_879$apex2.v:1096$1935 ($shr).
Removed top 7 bits (of 16) from port A of cell apex2.$verific$shift_right_881$apex2.v:1097$1938 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_881$apex2.v:1097$1938 ($shr).
Removed top 1 bits (of 16) from port A of cell apex2.$verific$shift_right_883$apex2.v:1098$1941 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_883$apex2.v:1098$1941 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_885$apex2.v:1099$1944 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_885$apex2.v:1099$1944 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_887$apex2.v:1100$1947 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_887$apex2.v:1100$1947 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_889$apex2.v:1101$1950 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_891$apex2.v:1102$1953 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_891$apex2.v:1102$1953 ($shr).
Removed top 15 bits (of 16) from port A of cell apex2.$verific$shift_right_893$apex2.v:1103$1956 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_893$apex2.v:1103$1956 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_895$apex2.v:1104$1959 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_895$apex2.v:1104$1959 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_897$apex2.v:1105$1962 ($shr).
Removed top 2 bits (of 32) from port A of cell apex2.$verific$shift_right_899$apex2.v:1106$1965 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_899$apex2.v:1106$1965 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_901$apex2.v:1107$1968 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_901$apex2.v:1107$1968 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_903$apex2.v:1108$1971 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_903$apex2.v:1108$1971 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_905$apex2.v:1109$1974 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_905$apex2.v:1109$1974 ($shr).
Removed top 1 bits (of 16) from port A of cell apex2.$verific$shift_right_907$apex2.v:1110$1977 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_907$apex2.v:1110$1977 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_909$apex2.v:1111$1980 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_911$apex2.v:1112$1983 ($shr).
Removed top 1 bits (of 16) from port A of cell apex2.$verific$shift_right_913$apex2.v:1113$1986 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_913$apex2.v:1113$1986 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_915$apex2.v:1114$1989 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_917$apex2.v:1115$1992 ($shr).
Removed top 2 bits (of 4) from port A of cell apex2.$verific$shift_right_919$apex2.v:1116$1995 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_919$apex2.v:1116$1995 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_921$apex2.v:1117$1998 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_921$apex2.v:1117$1998 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_923$apex2.v:1118$2001 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_925$apex2.v:1119$2004 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_925$apex2.v:1119$2004 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_927$apex2.v:1120$2007 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_927$apex2.v:1120$2007 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_929$apex2.v:1121$2010 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_929$apex2.v:1121$2010 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_931$apex2.v:1122$2013 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_931$apex2.v:1122$2013 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_933$apex2.v:1123$2016 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_935$apex2.v:1124$2019 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_937$apex2.v:1125$2022 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_937$apex2.v:1125$2022 ($shr).
Removed top 14 bits (of 64) from port A of cell apex2.$verific$shift_right_939$apex2.v:1126$2025 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_939$apex2.v:1126$2025 ($shr).
Removed top 3 bits (of 16) from port A of cell apex2.$verific$shift_right_941$apex2.v:1127$2028 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_941$apex2.v:1127$2028 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_943$apex2.v:1128$2031 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_943$apex2.v:1128$2031 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_945$apex2.v:1129$2034 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_947$apex2.v:1130$2037 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_947$apex2.v:1130$2037 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_949$apex2.v:1131$2040 ($shr).
Removed top 4 bits (of 16) from port A of cell apex2.$verific$shift_right_951$apex2.v:1132$2043 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_951$apex2.v:1132$2043 ($shr).
Removed top 16 bits (of 32) from port A of cell apex2.$verific$shift_right_953$apex2.v:1133$2046 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_953$apex2.v:1133$2046 ($shr).
Removed top 5 bits (of 64) from port A of cell apex2.$verific$shift_right_955$apex2.v:1134$2049 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_955$apex2.v:1134$2049 ($shr).
Removed top 24 bits (of 32) from port A of cell apex2.$verific$shift_right_957$apex2.v:1135$2052 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_957$apex2.v:1135$2052 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_959$apex2.v:1136$2055 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_959$apex2.v:1136$2055 ($shr).
Removed top 14 bits (of 16) from port A of cell apex2.$verific$shift_right_961$apex2.v:1137$2058 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_961$apex2.v:1137$2058 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_963$apex2.v:1138$2061 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_965$apex2.v:1139$2064 ($shr).
Removed top 3 bits (of 16) from port A of cell apex2.$verific$shift_right_967$apex2.v:1140$2067 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_967$apex2.v:1140$2067 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_969$apex2.v:1141$2070 ($shr).
Removed top 5 bits (of 64) from port A of cell apex2.$verific$shift_right_971$apex2.v:1142$2073 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_971$apex2.v:1142$2073 ($shr).
Removed top 4 bits (of 64) from port A of cell apex2.$verific$shift_right_973$apex2.v:1143$2076 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_973$apex2.v:1143$2076 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_975$apex2.v:1144$2079 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_977$apex2.v:1145$2082 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_977$apex2.v:1145$2082 ($shr).
Removed top 16 bits (of 32) from port A of cell apex2.$verific$shift_right_979$apex2.v:1146$2085 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_979$apex2.v:1146$2085 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_981$apex2.v:1147$2088 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_981$apex2.v:1147$2088 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_983$apex2.v:1148$2091 ($shr).
Removed top 1 bits (of 16) from port A of cell apex2.$verific$shift_right_985$apex2.v:1149$2094 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_985$apex2.v:1149$2094 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_987$apex2.v:1150$2097 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_987$apex2.v:1150$2097 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_989$apex2.v:1151$2100 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_991$apex2.v:1152$2103 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_993$apex2.v:1153$2106 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_993$apex2.v:1153$2106 ($shr).
Removed top 31 bits (of 64) from port A of cell apex2.$verific$shift_right_995$apex2.v:1154$2109 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_995$apex2.v:1154$2109 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_997$apex2.v:1155$2112 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_999$apex2.v:1156$2115 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_999$apex2.v:1156$2115 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1001$apex2.v:1157$2118 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1001$apex2.v:1157$2118 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_1003$apex2.v:1158$2121 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_1003$apex2.v:1158$2121 ($shr).
Removed top 4 bits (of 64) from port A of cell apex2.$verific$shift_right_1005$apex2.v:1159$2124 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1005$apex2.v:1159$2124 ($shr).
Removed top 12 bits (of 64) from port A of cell apex2.$verific$shift_right_1007$apex2.v:1160$2127 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1007$apex2.v:1160$2127 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1009$apex2.v:1161$2130 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_1011$apex2.v:1162$2133 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1011$apex2.v:1162$2133 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_1013$apex2.v:1163$2136 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1013$apex2.v:1163$2136 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1015$apex2.v:1164$2139 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1017$apex2.v:1165$2142 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1019$apex2.v:1166$2145 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1021$apex2.v:1167$2148 ($shr).
Removed top 31 bits (of 64) from port A of cell apex2.$verific$shift_right_1023$apex2.v:1168$2151 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1023$apex2.v:1168$2151 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_1025$apex2.v:1169$2154 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1025$apex2.v:1169$2154 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1027$apex2.v:1170$2157 ($shr).
Removed top 3 bits (of 32) from port A of cell apex2.$verific$shift_right_1029$apex2.v:1171$2160 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1029$apex2.v:1171$2160 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1031$apex2.v:1172$2163 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1031$apex2.v:1172$2163 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1033$apex2.v:1173$2166 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1035$apex2.v:1174$2169 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1037$apex2.v:1175$2172 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1039$apex2.v:1176$2175 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1039$apex2.v:1176$2175 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1041$apex2.v:1177$2178 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_1043$apex2.v:1178$2181 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1043$apex2.v:1178$2181 ($shr).
Removed top 60 bits (of 64) from port A of cell apex2.$verific$shift_right_1045$apex2.v:1179$2184 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1045$apex2.v:1179$2184 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1047$apex2.v:1180$2187 ($shr).
Removed top 32 bits (of 64) from port A of cell apex2.$verific$shift_right_1049$apex2.v:1181$2190 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1049$apex2.v:1181$2190 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1051$apex2.v:1182$2193 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_1053$apex2.v:1183$2196 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1053$apex2.v:1183$2196 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1055$apex2.v:1184$2199 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1055$apex2.v:1184$2199 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_1057$apex2.v:1185$2202 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1057$apex2.v:1185$2202 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_1059$apex2.v:1186$2205 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1059$apex2.v:1186$2205 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1061$apex2.v:1187$2208 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1063$apex2.v:1188$2211 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1065$apex2.v:1189$2214 ($shr).
Removed top 7 bits (of 64) from port A of cell apex2.$verific$shift_right_1067$apex2.v:1190$2217 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1067$apex2.v:1190$2217 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_1069$apex2.v:1191$2220 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_1069$apex2.v:1191$2220 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1071$apex2.v:1192$2223 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1071$apex2.v:1192$2223 ($shr).
Removed top 14 bits (of 64) from port A of cell apex2.$verific$shift_right_1073$apex2.v:1193$2226 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1073$apex2.v:1193$2226 ($shr).
Removed top 56 bits (of 64) from port A of cell apex2.$verific$shift_right_1075$apex2.v:1194$2229 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1075$apex2.v:1194$2229 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1077$apex2.v:1195$2232 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1077$apex2.v:1195$2232 ($shr).
Removed top 4 bits (of 64) from port A of cell apex2.$verific$shift_right_1079$apex2.v:1196$2235 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1079$apex2.v:1196$2235 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1081$apex2.v:1197$2238 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1081$apex2.v:1197$2238 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_1083$apex2.v:1198$2241 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1083$apex2.v:1198$2241 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1085$apex2.v:1199$2244 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1087$apex2.v:1200$2247 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1087$apex2.v:1200$2247 ($shr).
Removed top 6 bits (of 64) from port A of cell apex2.$verific$shift_right_1089$apex2.v:1201$2250 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1089$apex2.v:1201$2250 ($shr).
Removed top 31 bits (of 32) from port A of cell apex2.$verific$shift_right_1091$apex2.v:1202$2253 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1091$apex2.v:1202$2253 ($shr).
Removed top 30 bits (of 64) from port A of cell apex2.$verific$shift_right_1093$apex2.v:1203$2256 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1093$apex2.v:1203$2256 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_1095$apex2.v:1204$2259 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1095$apex2.v:1204$2259 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1097$apex2.v:1205$2262 ($shr).
Removed top 4 bits (of 64) from port A of cell apex2.$verific$shift_right_1099$apex2.v:1206$2265 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1099$apex2.v:1206$2265 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1101$apex2.v:1207$2268 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1103$apex2.v:1208$2271 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1103$apex2.v:1208$2271 ($shr).
Removed top 4 bits (of 32) from port A of cell apex2.$verific$shift_right_1105$apex2.v:1209$2274 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1105$apex2.v:1209$2274 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_1107$apex2.v:1210$2277 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1107$apex2.v:1210$2277 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1109$apex2.v:1211$2280 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1111$apex2.v:1212$2283 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_1113$apex2.v:1213$2286 ($shr).
Removed top 7 bits (of 16) from port A of cell apex2.$verific$shift_right_1115$apex2.v:1214$2289 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_1115$apex2.v:1214$2289 ($shr).
Removed top 3 bits (of 64) from port A of cell apex2.$verific$shift_right_1117$apex2.v:1215$2292 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1117$apex2.v:1215$2292 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1119$apex2.v:1216$2295 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1121$apex2.v:1217$2298 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1123$apex2.v:1218$2301 ($shr).
Removed top 15 bits (of 64) from port A of cell apex2.$verific$shift_right_1125$apex2.v:1219$2304 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1125$apex2.v:1219$2304 ($shr).
Removed top 16 bits (of 32) from port A of cell apex2.$verific$shift_right_1127$apex2.v:1220$2307 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1127$apex2.v:1220$2307 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1129$apex2.v:1221$2310 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1131$apex2.v:1222$2313 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1131$apex2.v:1222$2313 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1133$apex2.v:1223$2316 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1133$apex2.v:1223$2316 ($shr).
Removed top 2 bits (of 64) from port A of cell apex2.$verific$shift_right_1135$apex2.v:1224$2319 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1135$apex2.v:1224$2319 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_1137$apex2.v:1225$2322 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_1137$apex2.v:1225$2322 ($shr).
Removed top 9 bits (of 64) from port A of cell apex2.$verific$shift_right_1139$apex2.v:1226$2325 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1139$apex2.v:1226$2325 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1141$apex2.v:1227$2328 ($shr).
Removed top 6 bits (of 64) from port A of cell apex2.$verific$shift_right_1143$apex2.v:1228$2331 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1143$apex2.v:1228$2331 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1145$apex2.v:1229$2334 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_1147$apex2.v:1230$2337 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1147$apex2.v:1230$2337 ($shr).
Removed top 8 bits (of 64) from port A of cell apex2.$verific$shift_right_1149$apex2.v:1231$2340 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1149$apex2.v:1231$2340 ($shr).
Removed top 28 bits (of 64) from port A of cell apex2.$verific$shift_right_1151$apex2.v:1232$2343 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1151$apex2.v:1232$2343 ($shr).
Removed top 56 bits (of 64) from port A of cell apex2.$verific$shift_right_1153$apex2.v:1233$2346 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1153$apex2.v:1233$2346 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_1155$apex2.v:1234$2349 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1155$apex2.v:1234$2349 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_1157$apex2.v:1235$2352 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_1157$apex2.v:1235$2352 ($shr).
Removed top 4 bits (of 64) from port A of cell apex2.$verific$shift_right_1159$apex2.v:1236$2355 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1159$apex2.v:1236$2355 ($shr).
Removed top 16 bits (of 32) from port A of cell apex2.$verific$shift_right_1161$apex2.v:1237$2358 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1161$apex2.v:1237$2358 ($shr).
Removed top 5 bits (of 32) from port A of cell apex2.$verific$shift_right_1163$apex2.v:1238$2361 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1163$apex2.v:1238$2361 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_1165$apex2.v:1239$2364 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_1165$apex2.v:1239$2364 ($shr).
Removed top 14 bits (of 16) from port A of cell apex2.$verific$shift_right_1167$apex2.v:1240$2367 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_1167$apex2.v:1240$2367 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_1169$apex2.v:1241$2370 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_1169$apex2.v:1241$2370 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_1171$apex2.v:1242$2373 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1171$apex2.v:1242$2373 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_1173$apex2.v:1243$2376 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1173$apex2.v:1243$2376 ($shr).
Removed top 8 bits (of 16) from port A of cell apex2.$verific$shift_right_1175$apex2.v:1244$2379 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_1175$apex2.v:1244$2379 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_1177$apex2.v:1245$2382 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_1177$apex2.v:1245$2382 ($shr).
Removed top 1 bits (of 64) from port A of cell apex2.$verific$shift_right_1179$apex2.v:1246$2385 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1179$apex2.v:1246$2385 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_1181$apex2.v:1247$2388 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1181$apex2.v:1247$2388 ($shr).
Removed top 3 bits (of 16) from port A of cell apex2.$verific$shift_right_1183$apex2.v:1248$2391 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_1183$apex2.v:1248$2391 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_1185$apex2.v:1249$2394 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1185$apex2.v:1249$2394 ($shr).
Removed top 15 bits (of 64) from port A of cell apex2.$verific$shift_right_1187$apex2.v:1250$2397 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1187$apex2.v:1250$2397 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_1189$apex2.v:1251$2400 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1189$apex2.v:1251$2400 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_1191$apex2.v:1252$2403 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_1191$apex2.v:1252$2403 ($shr).
Removed top 5 bits (of 32) from port A of cell apex2.$verific$shift_right_1193$apex2.v:1253$2406 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1193$apex2.v:1253$2406 ($shr).
Removed top 63 bits (of 64) from port A of cell apex2.$verific$shift_right_1195$apex2.v:1254$2409 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1195$apex2.v:1254$2409 ($shr).
Removed top 15 bits (of 16) from port A of cell apex2.$verific$shift_right_1197$apex2.v:1255$2412 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_1197$apex2.v:1255$2412 ($shr).
Removed top 7 bits (of 8) from port A of cell apex2.$verific$shift_right_1199$apex2.v:1256$2415 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_1199$apex2.v:1256$2415 ($shr).
Removed top 28 bits (of 32) from port A of cell apex2.$verific$shift_right_1201$apex2.v:1257$2418 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1201$apex2.v:1257$2418 ($shr).
Removed top 60 bits (of 64) from port A of cell apex2.$verific$shift_right_1203$apex2.v:1258$2421 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1203$apex2.v:1258$2421 ($shr).
Removed top 1 bits (of 32) from port A of cell apex2.$verific$shift_right_1205$apex2.v:1259$2424 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1205$apex2.v:1259$2424 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1207$apex2.v:1260$2427 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_1209$apex2.v:1261$2430 ($shr).
Removed top 15 bits (of 16) from port A of cell apex2.$verific$shift_right_1211$apex2.v:1262$2433 ($shr).
Removed top 15 bits (of 16) from port Y of cell apex2.$verific$shift_right_1211$apex2.v:1262$2433 ($shr).
Removed top 4 bits (of 8) from port A of cell apex2.$verific$shift_right_1213$apex2.v:1263$2436 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_1213$apex2.v:1263$2436 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1215$apex2.v:1264$2439 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_1217$apex2.v:1265$2442 ($shr).
Removed top 6 bits (of 8) from port A of cell apex2.$verific$shift_right_1219$apex2.v:1266$2445 ($shr).
Removed top 7 bits (of 8) from port Y of cell apex2.$verific$shift_right_1219$apex2.v:1266$2445 ($shr).
Removed top 31 bits (of 32) from port A of cell apex2.$verific$shift_right_1221$apex2.v:1267$2448 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1221$apex2.v:1267$2448 ($shr).
Removed top 3 bits (of 32) from port A of cell apex2.$verific$shift_right_1223$apex2.v:1268$2451 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1223$apex2.v:1268$2451 ($shr).
Removed top 2 bits (of 32) from port A of cell apex2.$verific$shift_right_1225$apex2.v:1269$2454 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1225$apex2.v:1269$2454 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_1227$apex2.v:1270$2457 ($shr).
Removed top 3 bits (of 4) from port A of cell apex2.$verific$shift_right_1229$apex2.v:1271$2460 ($shr).
Removed top 3 bits (of 4) from port Y of cell apex2.$verific$shift_right_1229$apex2.v:1271$2460 ($shr).
Removed top 62 bits (of 64) from port A of cell apex2.$verific$shift_right_1231$apex2.v:1272$2463 ($shr).
Removed top 63 bits (of 64) from port Y of cell apex2.$verific$shift_right_1231$apex2.v:1272$2463 ($shr).
Removed top 5 bits (of 32) from port A of cell apex2.$verific$shift_right_1233$apex2.v:1273$2466 ($shr).
Removed top 31 bits (of 32) from port Y of cell apex2.$verific$shift_right_1233$apex2.v:1273$2466 ($shr).

yosys> peepopt

3.36. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..
Removed 0 unused cells and 616 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.38. Executing BMUXMAP pass.

yosys> demuxmap

3.39. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.40. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module apex2:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> opt_merge -nomux

3.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex2.
Performed a total of 0 changes.

yosys> opt_merge

3.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_share

3.46. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.47. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..

yosys> opt_expr

3.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
MAX OPT ITERATION = 1

yosys> stat

3.50. Printing statistics.

=== apex2 ===

   Number of wires:                654
   Number of wire bits:            654
   Number of public wires:         654
   Number of public wire bits:     654
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                616
     $shr                          616


yosys> memory -nomap

3.51. Executing MEMORY pass.

yosys> opt_mem

3.51.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.51.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.51.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.51.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.51.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.51.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..

yosys> memory_share

3.51.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.51.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.51.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..

yosys> memory_collect

3.51.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.52. Printing statistics.

=== apex2 ===

   Number of wires:                654
   Number of wire bits:            654
   Number of public wires:         654
   Number of public wire bits:     654
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                616
     $shr                          616


yosys> muxpack

3.53. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..

yosys> pmuxtree

3.55. Executing PMUXTREE pass.

yosys> muxpack

3.56. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.

yosys> memory_map

3.57. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.58. Printing statistics.

=== apex2 ===

   Number of wires:                654
   Number of wire bits:            654
   Number of public wires:         654
   Number of public wire bits:     654
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                616
     $shr                          616


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.59. Executing TECHMAP pass (map to technology primitives).

3.59.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.59.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.59.3. Continuing TECHMAP pass.
Using template $paramod$constmap:04a5e80065dc4f3d71d95d2f420df08c4ad2e9cf$paramod$76631d58320f00c0a2ec9c3369f84492485c2df5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b9a247445d2d50618002c0089853663d049c8ff2$paramod$2646a390692d6662f329b5618e6bc0fffc3d7c47\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:21d02332d1900c25076594df6f31a803d8cbd54d$paramod$7c9c94b983f5eae1eeb8a9bc6440e89b377e8190\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6226bafa88352faf5978d4ceb730bb22d8adf536$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f10029dce85b5ee3f0f29aa73c21983d716f84ed$paramod$730316725fdb4c061302e518e8f134579f66b98e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9ae352c2fcacdc5c02cab0429a5dfcb4f73a39bc$paramod$0ba20e090775d3d98e1b72a4b495a4a1cbaebc44\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fc0765602732172b3949241d3167715154588b2f$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7fd0a60561dcfad0f8f1ff7cbc3ba201609669f4$paramod$26e467e543d7c7a7e26bc6d4c6cb90c23eb1b4f0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ea8d443ae438c04578d81594a5f510a2cbb0e4f9$paramod$9ce66d606c1fb70bdf1b5b7b527b90c4852934ad\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7bc7d44a4ba34e8617bc440f886aba1cee452465$paramod$b1e8936c075ee1956aa5dea686669509b676a1a9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:fb188e68a36400f23c864eaa182e991bfb967310$paramod$c4cb8fc2234666846daa245e4311e9237c88d86d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:352181c9c669d1ea37bd53cfc1331f4518280ebc$paramod$8d3a0ae5903b04032c33aed60bf1374dfe3eac52\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6a39d8e904291ea1c60b00851bf8aacac882d907$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c88811877cf58db7edac63dc6bcf8e833b3cf0f1$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ae50d3c9cead653f464540fb9584d1cb723f5563$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:54a41339d02e69c8d8ce3c02fdbf91ced7fa8944$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6d70d4168b85f9b1af20decabd4198e5f6005e62$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f9f6349c4fbd59a139389a819ae68d2ea810c25c$paramod$a4a727277fd7aa88cc75a82699be9f4190164f9f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:31d743b89039c2a9823bb1c3258639b9a7deaf88$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7b82132c1b895e8a171a2c10154f04951334a992$paramod$b73ff74bc0c5fc1214d99ceeb32fa1e470941ca6\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:b44df8816a53961ec601262421c4b23070387228$paramod$828969d0457e6491a6113ef73bee5f899a800f75\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:79e3182af8c5b670e0e84b6cf76cd69a1a8cd0da$paramod$f887a5b5a0259d15f429dc954829f9d2795b9eae\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~8863 debug messages>

yosys [$paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:28aee7da7414c209eeab73f067e444aa143dd393$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:573eac6793a857e503c965e1348be5edd1b4b5a2$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~680 debug messages>

yosys [$paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 180 unused cells and 16 unused wires.
Using template $paramod$constmap:855ca65512b9e7e1dfdc70130bb8ef2f7800bbd8$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:16354223c662bdc9afc13bd83ad96840584e3123$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:322122bebb8fba35f38d30b74658b332a2a73064$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:8cfcdc7c4ef990381c2b82ee96efd8a1a0b348af$paramod$36321cabdf8da5b5ddd50775dde375d8df3aac97\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:28fb945f6a770db5f332d22751cdde05b97d6cd4$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2590 debug messages>

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~131 debug messages>

yosys [$paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 37 unused cells and 12 unused wires.
Using template $paramod$constmap:091838508fe1aa5cfe191ba05c3d85ef3899aebe$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4b43519a40fdfe801289cb532d6060dc62c63444$paramod$421e1d9e12b8a45d12677776d057ae48546ffbc7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c8ad0783d5d050060e58305d655b233e22803cb6$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:9f197546ea8a95ba921eeb91ed64057dcc041ef8$paramod$279861864d0e07b1a0d83c47af12e694d30f4838\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0fb670e868b115d2ee15a1fd1944a37213cdb681$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1218 debug messages>

yosys [$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~884 debug messages>

yosys [$paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 251 unused cells and 18 unused wires.
Using template $paramod$constmap:9e7e1f6cf4d5753375a0a1ccd4805865b80ac3e6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:bafd9160b5a6da820cd174cb5c27753bd1ec098f$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6f1f3d06673a64a38dae27d86722bfb4de03e368$paramod$8039e2a02ad6caa7e79b9005d415791b19b228bf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:784a57113d7f628d9b926f3f438960bc4611baf4$paramod$c733bdc34c28113560315c50f6c8958ad24508a0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1509 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~59 debug messages>

yosys [$paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 11 unused cells and 12 unused wires.
Using template $paramod$constmap:9f707899c956d3372a84ef814868d2a2287b535e$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:e947644470e920cd0d2494018f57f4dfbb0696eb$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1040 debug messages>

yosys [$paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:df1a223678169c44d08b08f1d36523278da5797d$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:556371aef6d32409c0fc4077a1d3019e298d9281$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:556371aef6d32409c0fc4077a1d3019e298d9281$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:556371aef6d32409c0fc4077a1d3019e298d9281$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:556371aef6d32409c0fc4077a1d3019e298d9281$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:556371aef6d32409c0fc4077a1d3019e298d9281$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:556371aef6d32409c0fc4077a1d3019e298d9281$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 15 unused wires.
Using template $paramod$constmap:556371aef6d32409c0fc4077a1d3019e298d9281$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c8ad586baa0a0f19949c37b9808ed9617413fefe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c8ad586baa0a0f19949c37b9808ed9617413fefe$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.190. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c8ad586baa0a0f19949c37b9808ed9617413fefe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c8ad586baa0a0f19949c37b9808ed9617413fefe$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.191. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c8ad586baa0a0f19949c37b9808ed9617413fefe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:c8ad586baa0a0f19949c37b9808ed9617413fefe$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 17 unused wires.
Using template $paramod$constmap:c8ad586baa0a0f19949c37b9808ed9617413fefe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:6deca19bd66064ba2992955f9fd46724b7f3a93c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:31edc6b684219a8e23353ae7fa90bac434b47406$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:31edc6b684219a8e23353ae7fa90bac434b47406$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.197. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:31edc6b684219a8e23353ae7fa90bac434b47406$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:31edc6b684219a8e23353ae7fa90bac434b47406$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.198. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:31edc6b684219a8e23353ae7fa90bac434b47406$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:31edc6b684219a8e23353ae7fa90bac434b47406$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 244 unused cells and 17 unused wires.
Using template $paramod$constmap:31edc6b684219a8e23353ae7fa90bac434b47406$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.199. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.200. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 295 unused cells and 18 unused wires.
Using template $paramod$constmap:2a57eb2fed61d4686fc7e788f5fc77f7dff7a037$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d390c18b00be935923c1f45924b6efe6a16149fa$paramod$ba09590fafdf9e15f05fdc893cc4624f74dc8918\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:d8b9afd09991b478aea558c42ebc5ebe10167e9e$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:20e87b2872502589d704ba983c132debce6a6810$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:025db5226f3be34446c48b7b6107a3a3dbe1ab00$paramod$df7123bcecef23c330c88888c6a15c07c0c8a117\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:414708c5b74286fded80871b1658c55b238ce259$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:414708c5b74286fded80871b1658c55b238ce259$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:414708c5b74286fded80871b1658c55b238ce259$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2048 debug messages>

yosys [$paramod$constmap:414708c5b74286fded80871b1658c55b238ce259$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.222. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:414708c5b74286fded80871b1658c55b238ce259$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:414708c5b74286fded80871b1658c55b238ce259$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:414708c5b74286fded80871b1658c55b238ce259$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.223. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.224. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~363 debug messages>

yosys [$paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 15 unused wires.
Using template $paramod$constmap:ad80fe49dbd1bf8c60ba0bf907b4d82215041f14$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.225. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:86d3820096db487318b706bf3659a74b4c86d487$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:0248bc87baffdbacd65940fd0dfe13c4b4cece40$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:33dee64f822f5ef33c29e0fe5d85c77f85e664bf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:33dee64f822f5ef33c29e0fe5d85c77f85e664bf$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.232. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:33dee64f822f5ef33c29e0fe5d85c77f85e664bf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~332 debug messages>

yosys [$paramod$constmap:33dee64f822f5ef33c29e0fe5d85c77f85e664bf$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:33dee64f822f5ef33c29e0fe5d85c77f85e664bf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:33dee64f822f5ef33c29e0fe5d85c77f85e664bf$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:33dee64f822f5ef33c29e0fe5d85c77f85e664bf$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3e74c7f03ef7c7d56584ffa419c709a8a3375032$paramod$314506a3597a04d287a0cc9305d2c9da35aafea3\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.239. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~514 debug messages>

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.240. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 18 unused wires.
Using template $paramod$constmap:d48fd250823325d66d2a85176a334a6b2a2b758e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:45752ddf7e842eb37721b5b4ba2170a4b6add3dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:45752ddf7e842eb37721b5b4ba2170a4b6add3dd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.241. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:45752ddf7e842eb37721b5b4ba2170a4b6add3dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

yosys [$paramod$constmap:45752ddf7e842eb37721b5b4ba2170a4b6add3dd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:45752ddf7e842eb37721b5b4ba2170a4b6add3dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~831 debug messages>

yosys [$paramod$constmap:45752ddf7e842eb37721b5b4ba2170a4b6add3dd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 300 unused cells and 17 unused wires.
Using template $paramod$constmap:45752ddf7e842eb37721b5b4ba2170a4b6add3dd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.244. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:e9b43e68c3a5c207c28dbecf20c9c59bfc696cd1$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.246. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185clean -purge
Removed 83 unused cells and 14 unused wires.
Using template $paramod$constmap:84d77c2fbf768df5ed4d9d58cde1b6793ab564fa$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6aa9833dda1420203d1198767e8119e370f1548e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6aa9833dda1420203d1198767e8119e370f1548e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.247. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6aa9833dda1420203d1198767e8119e370f1548e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6aa9833dda1420203d1198767e8119e370f1548e$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6aa9833dda1420203d1198767e8119e370f1548e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:6aa9833dda1420203d1198767e8119e370f1548e$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 111 unused cells and 15 unused wires.
Using template $paramod$constmap:6aa9833dda1420203d1198767e8119e370f1548e$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7752bca734f83891f51c31f63763ea391ad0a37e$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ce14b09744fb4409cf68e7a93956c383cd3ce6b9$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.259. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1036 debug messages>

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~289 debug messages>

yosys [$paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 89 unused cells and 15 unused wires.
Using template $paramod$constmap:14d7da8a04d93ee32bbfdc68e858d14c348d2e83$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.261. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.262. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adclean -purge
Removed 232 unused cells and 17 unused wires.
Using template $paramod$constmap:4533a5ec50b676d79f012706d1287307bdd9766d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~838 debug messages>

yosys [$paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 291 unused cells and 18 unused wires.
Using template $paramod$constmap:7822d35f759cfa9a93bf59ad15dcfbf3bd13618c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:b0aa4521dff7d2c18506861a9135611455a879df$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.267. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 16 unused wires.
Using template $paramod$constmap:bf6512d4d80b09cf9a8d57858aa9459db4b786a6$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:ab4631906e5a40fbd7df6a929cefc7f464bcafe8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:1750109dcc449a5cc13f3cead738e4b17c20040c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:c9655ea1126b494d1cf71eb5730229e394e3b6f7$paramod$17bfe96a20a902fe50e6137ac01b3e6d919e8028\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a1719b5dbe51404431284ae569bf5386b34080b9$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2460 debug messages>

yosys [$paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.287. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 302 unused cells and 17 unused wires.
Using template $paramod$constmap:4f4f35afa40d1e64f73f07a3b8cf07e815a6bfc0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:f576381303df98c5817af68d4fb1739ab1df9842$paramod$b5d8364c73f9330c8e8737de781a45992fc5e8b2\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4cd5f4134a39ae17fab016098f278bdeb026d7a0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4cd5f4134a39ae17fab016098f278bdeb026d7a0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.293. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4cd5f4134a39ae17fab016098f278bdeb026d7a0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~419 debug messages>

yosys [$paramod$constmap:4cd5f4134a39ae17fab016098f278bdeb026d7a0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4cd5f4134a39ae17fab016098f278bdeb026d7a0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~929 debug messages>

yosys [$paramod$constmap:4cd5f4134a39ae17fab016098f278bdeb026d7a0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 207 unused cells and 16 unused wires.
Using template $paramod$constmap:4cd5f4134a39ae17fab016098f278bdeb026d7a0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a93fd9026a871ea7c0c470a20d346133a34e0f12$paramod$ae91a822d9b1bf9086bdf575b34da6df60ddaae0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~721 debug messages>

yosys [$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~824 debug messages>

yosys [$paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adclean -purge
Removed 243 unused cells and 16 unused wires.
Using template $paramod$constmap:95753ec16e3b7b1fcd41ffd4fafb66213f43778c$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:173493acbfa69ca041717845e0d13cc331c03d7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:173493acbfa69ca041717845e0d13cc331c03d7e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:173493acbfa69ca041717845e0d13cc331c03d7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:173493acbfa69ca041717845e0d13cc331c03d7e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.303. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:173493acbfa69ca041717845e0d13cc331c03d7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:173493acbfa69ca041717845e0d13cc331c03d7e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:173493acbfa69ca041717845e0d13cc331c03d7e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.304. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~132 debug messages>

yosys [$paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 36 unused cells and 12 unused wires.
Using template $paramod$constmap:f70aa566e26baedabe5334f46ad7a799d683616b$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.307. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:951aa66839753b296e22567d7a00ee9f192b383c$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.308. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~660 debug messages>

yosys [$paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 185 unused cells and 16 unused wires.
Using template $paramod$constmap:a01c7f5e0adfbdff78b8fb1447bac44011588a76$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.310. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.311. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~807 debug messages>

yosys [$paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0fclean -purge
Removed 282 unused cells and 16 unused wires.
Using template $paramod$constmap:43f323bc602404bf19d753a825a51ad7f1dbc916$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.312. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~805 debug messages>

yosys [$paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 222 unused cells and 18 unused wires.
Using template $paramod$constmap:9e8b28a61237cc13985b89fd08813ce21a61ab76$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a3ee9c21384607646ddffa07857c02b1260f459e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a3ee9c21384607646ddffa07857c02b1260f459e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a3ee9c21384607646ddffa07857c02b1260f459e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:a3ee9c21384607646ddffa07857c02b1260f459e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a3ee9c21384607646ddffa07857c02b1260f459e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~937 debug messages>

yosys [$paramod$constmap:a3ee9c21384607646ddffa07857c02b1260f459e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 17 unused wires.
Using template $paramod$constmap:a3ee9c21384607646ddffa07857c02b1260f459e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.316. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.317. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~311 debug messages>

yosys [$paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 97 unused cells and 15 unused wires.
Using template $paramod$constmap:74141cecd36fd7ad924b3d3129acc894ca022fe7$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b8c9fa38c6d181680191b72ab4f9e00292c89f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b8c9fa38c6d181680191b72ab4f9e00292c89f01$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.318. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b8c9fa38c6d181680191b72ab4f9e00292c89f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b8c9fa38c6d181680191b72ab4f9e00292c89f01$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.319. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b8c9fa38c6d181680191b72ab4f9e00292c89f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~937 debug messages>

yosys [$paramod$constmap:b8c9fa38c6d181680191b72ab4f9e00292c89f01$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 203 unused cells and 17 unused wires.
Using template $paramod$constmap:b8c9fa38c6d181680191b72ab4f9e00292c89f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~357 debug messages>

yosys [$paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185clean -purge
Removed 78 unused cells and 14 unused wires.
Using template $paramod$constmap:81c684f4825ceeb5bcad5f07618bac7a22790d38$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
Creating constmapped module `$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_muxtree

3.59.322. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeopt_expr -mux_undef -mux_bool -fine

3.59.323. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~127 debug messages>

yosys [$paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acaeclean -purge
Removed 35 unused cells and 13 unused wires.
Using template $paramod$constmap:829f7e0022139ac55e9af733cba96ce9840538e5$paramod$9a3402e7e02a85017261acae6a999fc7fc8132f9\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.324. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.325. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 269 unused cells and 17 unused wires.
Using template $paramod$constmap:ad330e53f761f4e0564cdfee5a68a8701892faf2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.326. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.327. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~351 debug messages>

yosys [$paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185clean -purge
Removed 95 unused cells and 14 unused wires.
Using template $paramod$constmap:6008e1c2f27851ef1e74b085b25615ea5358fa12$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.328. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.329. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~141 debug messages>

yosys [$paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a7clean -purge
Removed 45 unused cells and 13 unused wires.
Using template $paramod$constmap:d501d317a94abcb43388452cd76a18da29ea6db6$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:90d52ecb5de558ca758e454bacc13fb80a2d639f$paramod$b8852d4712b9e9a6c96991b7e5eff4c720d68499\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.335. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~299 debug messages>

yosys [$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.336. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~320 debug messages>

yosys [$paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 90 unused cells and 15 unused wires.
Using template $paramod$constmap:2980314b49130402acb69b8babb6a109e7fe65cb$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.337. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.338. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 17 unused wires.
Using template $paramod$constmap:23d572d71946d17f1ec8d95fa8a27819f58ef6a3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.339. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.340. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:7f5314ddbed654ca73c8aece8788554597df97ce$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:549a484bfa4341229b54b51f44a8b7a6cd2c0088$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:549a484bfa4341229b54b51f44a8b7a6cd2c0088$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.341. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:549a484bfa4341229b54b51f44a8b7a6cd2c0088$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:549a484bfa4341229b54b51f44a8b7a6cd2c0088$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.342. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:549a484bfa4341229b54b51f44a8b7a6cd2c0088$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:549a484bfa4341229b54b51f44a8b7a6cd2c0088$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:549a484bfa4341229b54b51f44a8b7a6cd2c0088$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.343. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.344. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 17 unused wires.
Using template $paramod$constmap:222067ba0992f7620c6b74ea5e139d80708d837d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.345. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.346. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~419 debug messages>

yosys [$paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 57 unused cells and 16 unused wires.
Using template $paramod$constmap:eb93cc6a67f9b793d9ce4eba7958e240043c89ba$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.347. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.348. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0fclean -purge
Removed 206 unused cells and 16 unused wires.
Using template $paramod$constmap:5af6b62f741fe5b33892590078417ac6731ca5c9$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:64a918cc3b0fa61dd3f560495f52caf0ac63fee9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:64a918cc3b0fa61dd3f560495f52caf0ac63fee9$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.349. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:64a918cc3b0fa61dd3f560495f52caf0ac63fee9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:64a918cc3b0fa61dd3f560495f52caf0ac63fee9$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.350. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:64a918cc3b0fa61dd3f560495f52caf0ac63fee9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~933 debug messages>

yosys [$paramod$constmap:64a918cc3b0fa61dd3f560495f52caf0ac63fee9$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 204 unused cells and 16 unused wires.
Using template $paramod$constmap:64a918cc3b0fa61dd3f560495f52caf0ac63fee9$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:3cc592db60120082d386d1f570851e156e261b5b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3cc592db60120082d386d1f570851e156e261b5b$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.351. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3cc592db60120082d386d1f570851e156e261b5b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:3cc592db60120082d386d1f570851e156e261b5b$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.352. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3cc592db60120082d386d1f570851e156e261b5b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~342 debug messages>

yosys [$paramod$constmap:3cc592db60120082d386d1f570851e156e261b5b$paramod$3c981d0c179bdd3564005185clean -purge
Removed 102 unused cells and 14 unused wires.
Using template $paramod$constmap:3cc592db60120082d386d1f570851e156e261b5b$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
Creating constmapped module `$paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730opt_muxtree

3.59.353. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730opt_expr -mux_undef -mux_bool -fine

3.59.354. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~299 debug messages>

yosys [$paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730clean -purge
Removed 82 unused cells and 16 unused wires.
Using template $paramod$constmap:1e1d392d6d25118ce52f7a56ec59eb9ebd239aba$paramod$41f33e1e1bf65c9ff238a730d837c35bcfd25e5b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.59.355. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.59.356. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~113 debug messages>

yosys [$paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 31 unused cells and 12 unused wires.
Using template $paramod$constmap:13fdd923e35e93b2ca0c40951f6bc7a16c2ff162$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.357. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.358. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adclean -purge
Removed 270 unused cells and 16 unused wires.
Using template $paramod$constmap:c8c921d8753560160e3d1de26da607355cdc865d$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.359. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.360. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~348 debug messages>

yosys [$paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:2465352dd2aebed91c9a8dcd1227a9396c540621$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:24e9cddac6a963efdace4490121effd91f82808f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:24e9cddac6a963efdace4490121effd91f82808f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.361. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:24e9cddac6a963efdace4490121effd91f82808f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:24e9cddac6a963efdace4490121effd91f82808f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.362. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:24e9cddac6a963efdace4490121effd91f82808f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~341 debug messages>

yosys [$paramod$constmap:24e9cddac6a963efdace4490121effd91f82808f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:24e9cddac6a963efdace4490121effd91f82808f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:80cfec87380bca10795c90c1a8feea134ad18507$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:80cfec87380bca10795c90c1a8feea134ad18507$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.363. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:80cfec87380bca10795c90c1a8feea134ad18507$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:80cfec87380bca10795c90c1a8feea134ad18507$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.364. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:80cfec87380bca10795c90c1a8feea134ad18507$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:80cfec87380bca10795c90c1a8feea134ad18507$paramod$7770928ec5556165010d8e0fclean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:80cfec87380bca10795c90c1a8feea134ad18507$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.365. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.366. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~782 debug messages>

yosys [$paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adclean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:b32cfb032a7eed2982fba88742c72b0fdac4a9d5$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:baf922598b5a039fdf4ecfef817a2750bf988961$paramod$12c264cd588032ea44e82d88c50d51daf0321e23\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.372. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~716 debug messages>

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.373. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:bebaa0053380e535e375d6db18a20ef3284c4f36$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:bd33e0ba6a0c46285843b4ef48ff607f6346c9e4$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bd33e0ba6a0c46285843b4ef48ff607f6346c9e4$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.374. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bd33e0ba6a0c46285843b4ef48ff607f6346c9e4$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:bd33e0ba6a0c46285843b4ef48ff607f6346c9e4$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.375. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bd33e0ba6a0c46285843b4ef48ff607f6346c9e4$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~758 debug messages>

yosys [$paramod$constmap:bd33e0ba6a0c46285843b4ef48ff607f6346c9e4$paramod$352ffba19d936ce54ac91848clean -purge
Removed 224 unused cells and 16 unused wires.
Using template $paramod$constmap:bd33e0ba6a0c46285843b4ef48ff607f6346c9e4$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:14c62ba376f7416c66393bb37c820d646eea23b7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:14c62ba376f7416c66393bb37c820d646eea23b7$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:14c62ba376f7416c66393bb37c820d646eea23b7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:14c62ba376f7416c66393bb37c820d646eea23b7$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:14c62ba376f7416c66393bb37c820d646eea23b7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~878 debug messages>

yosys [$paramod$constmap:14c62ba376f7416c66393bb37c820d646eea23b7$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 16 unused wires.
Using template $paramod$constmap:14c62ba376f7416c66393bb37c820d646eea23b7$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.59.378. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.59.379. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~115 debug messages>

yosys [$paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 32 unused cells and 12 unused wires.
Using template $paramod$constmap:5750f2a6ef8ea35016c3e5be654dab4c454e7117$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.380. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.381. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1027 debug messages>

yosys [$paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 120 unused cells and 18 unused wires.
Using template $paramod$constmap:6708a2bfe3a2d986826a6de4289a955f71ae053b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.382. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

yosys [$paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.383. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0fclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:b58971daf15e247bc9f52f07d5eb2c237ad5c574$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.384. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.385. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~163 debug messages>

yosys [$paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a7clean -purge
Removed 26 unused cells and 14 unused wires.
Using template $paramod$constmap:f7380d9d07e2a69574743e6623414d0f57b48c41$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.386. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.387. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 240 unused cells and 18 unused wires.
Using template $paramod$constmap:927207d827bcf55e612a011dc41bb0471c083751$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.388. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.389. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~800 debug messages>

yosys [$paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848clean -purge
Removed 204 unused cells and 16 unused wires.
Using template $paramod$constmap:9a091050212d31d508c1964f7ae27f1d85469f94$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:8ab4ecb8cab6ce043ff2901a359bf98485544a1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8ab4ecb8cab6ce043ff2901a359bf98485544a1f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.390. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8ab4ecb8cab6ce043ff2901a359bf98485544a1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:8ab4ecb8cab6ce043ff2901a359bf98485544a1f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.391. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8ab4ecb8cab6ce043ff2901a359bf98485544a1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:8ab4ecb8cab6ce043ff2901a359bf98485544a1f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 256 unused cells and 16 unused wires.
Using template $paramod$constmap:8ab4ecb8cab6ce043ff2901a359bf98485544a1f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.392. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.393. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~814 debug messages>

yosys [$paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a62692369clean -purge
Removed 254 unused cells and 18 unused wires.
Using template $paramod$constmap:87227a36ce5631efe86129238b240ce7baf18e92$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.394. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.395. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185clean -purge
Removed 103 unused cells and 14 unused wires.
Using template $paramod$constmap:a82cdf00e46b481415036814770e1535d250bc0f$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:22447a1e06cb7a3b27e08679b678f2532e00509f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:22447a1e06cb7a3b27e08679b678f2532e00509f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.396. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:22447a1e06cb7a3b27e08679b678f2532e00509f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:22447a1e06cb7a3b27e08679b678f2532e00509f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.397. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:22447a1e06cb7a3b27e08679b678f2532e00509f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~847 debug messages>

yosys [$paramod$constmap:22447a1e06cb7a3b27e08679b678f2532e00509f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 17 unused wires.
Using template $paramod$constmap:22447a1e06cb7a3b27e08679b678f2532e00509f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:d24f0e81903d94e6186ba21ea0407ea35c25d94f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d24f0e81903d94e6186ba21ea0407ea35c25d94f$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.398. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d24f0e81903d94e6186ba21ea0407ea35c25d94f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d24f0e81903d94e6186ba21ea0407ea35c25d94f$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.399. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d24f0e81903d94e6186ba21ea0407ea35c25d94f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~835 debug messages>

yosys [$paramod$constmap:d24f0e81903d94e6186ba21ea0407ea35c25d94f$paramod$ef6a63198e36630a62692369clean -purge
Removed 233 unused cells and 18 unused wires.
Using template $paramod$constmap:d24f0e81903d94e6186ba21ea0407ea35c25d94f$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:ee665cb350b5894f740c57b7a51907d7934ee1d9$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a6da2d710a2ba24cfff1574d9e6ae27559d8d7ac$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a6da2d710a2ba24cfff1574d9e6ae27559d8d7ac$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.405. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a6da2d710a2ba24cfff1574d9e6ae27559d8d7ac$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1022 debug messages>

yosys [$paramod$constmap:a6da2d710a2ba24cfff1574d9e6ae27559d8d7ac$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.406. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a6da2d710a2ba24cfff1574d9e6ae27559d8d7ac$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~367 debug messages>

yosys [$paramod$constmap:a6da2d710a2ba24cfff1574d9e6ae27559d8d7ac$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 101 unused cells and 15 unused wires.
Using template $paramod$constmap:a6da2d710a2ba24cfff1574d9e6ae27559d8d7ac$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.407. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.408. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~334 debug messages>

yosys [$paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:019e21c507367106afcd898648a165654e6ff4a3$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:faa10f48534d7f7902756c6258e1ba2bf78cd737$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:faa10f48534d7f7902756c6258e1ba2bf78cd737$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.409. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:faa10f48534d7f7902756c6258e1ba2bf78cd737$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:faa10f48534d7f7902756c6258e1ba2bf78cd737$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.410. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:faa10f48534d7f7902756c6258e1ba2bf78cd737$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~409 debug messages>

yosys [$paramod$constmap:faa10f48534d7f7902756c6258e1ba2bf78cd737$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 66 unused cells and 15 unused wires.
Using template $paramod$constmap:faa10f48534d7f7902756c6258e1ba2bf78cd737$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:dccd786c097ee837df5ef45b151c2aee647b9d8c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dccd786c097ee837df5ef45b151c2aee647b9d8c$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.411. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dccd786c097ee837df5ef45b151c2aee647b9d8c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dccd786c097ee837df5ef45b151c2aee647b9d8c$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.412. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dccd786c097ee837df5ef45b151c2aee647b9d8c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:dccd786c097ee837df5ef45b151c2aee647b9d8c$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:dccd786c097ee837df5ef45b151c2aee647b9d8c$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:335ad3f843508dfdaecf43f405241bf5eb31b6e3$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a2be2079fc0b064692e61417117eaedb2b646e39$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.423. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1102 debug messages>

yosys [$paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.424. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 242 unused cells and 18 unused wires.
Using template $paramod$constmap:8580879d933cac51be4ecae563b1586b35cfcddc$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
Creating constmapped module `$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967opt_muxtree

3.59.425. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967opt_expr -mux_undef -mux_bool -fine

3.59.426. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~47 debug messages>

yosys [$paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc3967clean -purge
Removed 10 unused cells and 11 unused wires.
Using template $paramod$constmap:a0fb638dd04240bfa73252d4f98f3ee873d937f4$paramod$869b5cdcd87305186abc396743dc4c2fc8406e78\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.427. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.428. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~728 debug messages>

yosys [$paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 188 unused cells and 16 unused wires.
Using template $paramod$constmap:debd29ec2f0df089719f617702b6318b18bf9878$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.429. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.430. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~335 debug messages>

yosys [$paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 103 unused cells and 15 unused wires.
Using template $paramod$constmap:9f2fa5cbbded8944e6ceeac2b2826afe3c0fe665$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:892ed44fd46e48d78ce524592ade6179b2586ed7$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.436. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1078 debug messages>

yosys [$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.437. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:73bf60fba8ed414660cc73fc4e514d4fc4f0c0e9$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.438. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.439. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:62206b5e49b3d6017086f8ede5ecbdc92f24dcfe$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.440. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.441. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:efbd7af50ec459b17c3af7f1a11ff5807398bc65$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.442. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.443. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~145 debug messages>

yosys [$paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a7clean -purge
Removed 41 unused cells and 13 unused wires.
Using template $paramod$constmap:91296219ff9497a2615f6c149cb6e383850a7e19$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.444. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.445. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~133 debug messages>

yosys [$paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 33 unused cells and 12 unused wires.
Using template $paramod$constmap:53170d6987fac376394ba95be34a6ee31f849107$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.446. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.447. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~820 debug messages>

yosys [$paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0fclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:a9b1f6e174dbc3e5c5380538b15eb41e465613d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.448. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.449. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~364 debug messages>

yosys [$paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 112 unused cells and 16 unused wires.
Using template $paramod$constmap:e5a10153d215bed2c90010ad8a6c7f5628b43118$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:417a009323c38dc89f67071771309d3c216e7d28$paramod$51ceec180d694b8ebc2a5554de417bdea0a22138\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
Creating constmapped module `$paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e2opt_muxtree

3.59.455. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~806 debug messages>

yosys [$paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e2opt_expr -mux_undef -mux_bool -fine

3.59.456. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~745 debug messages>

yosys [$paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e2clean -purge
Removed 179 unused cells and 18 unused wires.
Using template $paramod$constmap:86c6a23311309e97f8ff198222b4647d21550447$paramod$f1670d3e113c17aa4f4e94e215a3ebf62bdb80bb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f4b5ae35102836df959967453055a0587c9d955b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f4b5ae35102836df959967453055a0587c9d955b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.457. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f4b5ae35102836df959967453055a0587c9d955b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:f4b5ae35102836df959967453055a0587c9d955b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.458. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f4b5ae35102836df959967453055a0587c9d955b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~870 debug messages>

yosys [$paramod$constmap:f4b5ae35102836df959967453055a0587c9d955b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 256 unused cells and 16 unused wires.
Using template $paramod$constmap:f4b5ae35102836df959967453055a0587c9d955b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:b177612ade5f020834421dc71ad700c4e8c96844$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b177612ade5f020834421dc71ad700c4e8c96844$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.459. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b177612ade5f020834421dc71ad700c4e8c96844$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b177612ade5f020834421dc71ad700c4e8c96844$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.460. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b177612ade5f020834421dc71ad700c4e8c96844$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~358 debug messages>

yosys [$paramod$constmap:b177612ade5f020834421dc71ad700c4e8c96844$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 105 unused cells and 14 unused wires.
Using template $paramod$constmap:b177612ade5f020834421dc71ad700c4e8c96844$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c14e18c662ac4d83afa8697b9171325d1221cf5b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c14e18c662ac4d83afa8697b9171325d1221cf5b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.461. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c14e18c662ac4d83afa8697b9171325d1221cf5b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c14e18c662ac4d83afa8697b9171325d1221cf5b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.462. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c14e18c662ac4d83afa8697b9171325d1221cf5b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:c14e18c662ac4d83afa8697b9171325d1221cf5b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 267 unused cells and 16 unused wires.
Using template $paramod$constmap:c14e18c662ac4d83afa8697b9171325d1221cf5b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.463. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.464. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~144 debug messages>

yosys [$paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a7clean -purge
Removed 39 unused cells and 12 unused wires.
Using template $paramod$constmap:4bde136c6f607af852a04ac02a6409dc0c706fdc$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.465. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.466. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~823 debug messages>

yosys [$paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 305 unused cells and 17 unused wires.
Using template $paramod$constmap:86f1e4f752c2ab7c7a46d74f83ffa848d927c3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:1dbccdec0415f7fda8b131055cbaea3809873db0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1dbccdec0415f7fda8b131055cbaea3809873db0$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.467. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1dbccdec0415f7fda8b131055cbaea3809873db0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:1dbccdec0415f7fda8b131055cbaea3809873db0$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.468. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1dbccdec0415f7fda8b131055cbaea3809873db0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~809 debug messages>

yosys [$paramod$constmap:1dbccdec0415f7fda8b131055cbaea3809873db0$paramod$f02462c79feb73069ad707adclean -purge
Removed 256 unused cells and 16 unused wires.
Using template $paramod$constmap:1dbccdec0415f7fda8b131055cbaea3809873db0$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.469. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.470. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~377 debug messages>

yosys [$paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 94 unused cells and 15 unused wires.
Using template $paramod$constmap:4326ea8dc83fa5dac23cd9411b1c436b67d09d9b$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:2b086564a9ff3dfd2dab60ecd0d73fe07e49be0a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2b086564a9ff3dfd2dab60ecd0d73fe07e49be0a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.471. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2b086564a9ff3dfd2dab60ecd0d73fe07e49be0a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:2b086564a9ff3dfd2dab60ecd0d73fe07e49be0a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.472. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2b086564a9ff3dfd2dab60ecd0d73fe07e49be0a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:2b086564a9ff3dfd2dab60ecd0d73fe07e49be0a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 248 unused cells and 17 unused wires.
Using template $paramod$constmap:2b086564a9ff3dfd2dab60ecd0d73fe07e49be0a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.473. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.474. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~846 debug messages>

yosys [$paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0fclean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:3baad324f030da247f5f3b28160aaa793246cb64$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.59.475. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.59.476. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~118 debug messages>

yosys [$paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 29 unused cells and 12 unused wires.
Using template $paramod$constmap:f9dca1002bbba1bf80f56fda750a94c50ac6dfea$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
Creating constmapped module `$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fopt_muxtree

3.59.477. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fopt_expr -mux_undef -mux_bool -fine

3.59.478. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~722 debug messages>

yosys [$paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fclean -purge
Removed 145 unused cells and 16 unused wires.
Using template $paramod$constmap:8ad37c12027cc8efa3e59f8961d9f005f0f59c25$paramod$53bd98bac1b4d39482a1a99fc158b56ece567e37\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.479. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.480. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:aad128cf9c12779ef928428232e610c35acecd0b$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.481. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.482. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~713 debug messages>

yosys [$paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194dclean -purge
Removed 175 unused cells and 18 unused wires.
Using template $paramod$constmap:c4d0e3f87fda132e1ff5f17ccb64dd6da6cf203b$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.483. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.484. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~693 debug messages>

yosys [$paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194dclean -purge
Removed 190 unused cells and 17 unused wires.
Using template $paramod$constmap:2c617c965a4aaca807e09e9d9bbd2b769bb4c862$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c4e5a4e62bc6df7dda89a732d01fe7a326b36d79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c4e5a4e62bc6df7dda89a732d01fe7a326b36d79$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.485. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c4e5a4e62bc6df7dda89a732d01fe7a326b36d79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:c4e5a4e62bc6df7dda89a732d01fe7a326b36d79$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.486. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c4e5a4e62bc6df7dda89a732d01fe7a326b36d79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~827 debug messages>

yosys [$paramod$constmap:c4e5a4e62bc6df7dda89a732d01fe7a326b36d79$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 300 unused cells and 17 unused wires.
Using template $paramod$constmap:c4e5a4e62bc6df7dda89a732d01fe7a326b36d79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.487. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.488. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:1952c383310482989a81939953b8351801a00870$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:ab97034c9e617f1536e4b1b61e75fc476a15689a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ab97034c9e617f1536e4b1b61e75fc476a15689a$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.489. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ab97034c9e617f1536e4b1b61e75fc476a15689a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ab97034c9e617f1536e4b1b61e75fc476a15689a$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.490. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ab97034c9e617f1536e4b1b61e75fc476a15689a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:ab97034c9e617f1536e4b1b61e75fc476a15689a$paramod$ef6a63198e36630a62692369clean -purge
Removed 258 unused cells and 16 unused wires.
Using template $paramod$constmap:ab97034c9e617f1536e4b1b61e75fc476a15689a$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.491. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.492. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~803 debug messages>

yosys [$paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 285 unused cells and 17 unused wires.
Using template $paramod$constmap:af64666f0f6a3131e379a0627c9e730c2009ca08$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:c31ce284dc4712dd81f3baba22bf0c1a39468062$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c31ce284dc4712dd81f3baba22bf0c1a39468062$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.493. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c31ce284dc4712dd81f3baba22bf0c1a39468062$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c31ce284dc4712dd81f3baba22bf0c1a39468062$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.494. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c31ce284dc4712dd81f3baba22bf0c1a39468062$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:c31ce284dc4712dd81f3baba22bf0c1a39468062$paramod$7770928ec5556165010d8e0fclean -purge
Removed 291 unused cells and 16 unused wires.
Using template $paramod$constmap:c31ce284dc4712dd81f3baba22bf0c1a39468062$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.495. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.496. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~919 debug messages>

yosys [$paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 218 unused cells and 16 unused wires.
Using template $paramod$constmap:17eea172849760844b966ac4230961126e009b62$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ea7a8752b4e24d0028809b94c5b3dfecb0ed720e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ea7a8752b4e24d0028809b94c5b3dfecb0ed720e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.497. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ea7a8752b4e24d0028809b94c5b3dfecb0ed720e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ea7a8752b4e24d0028809b94c5b3dfecb0ed720e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.498. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ea7a8752b4e24d0028809b94c5b3dfecb0ed720e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~861 debug messages>

yosys [$paramod$constmap:ea7a8752b4e24d0028809b94c5b3dfecb0ed720e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 270 unused cells and 18 unused wires.
Using template $paramod$constmap:ea7a8752b4e24d0028809b94c5b3dfecb0ed720e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:82735b66d5e0f4d7d0f72189b754388b36d7a13b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:82735b66d5e0f4d7d0f72189b754388b36d7a13b$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.499. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82735b66d5e0f4d7d0f72189b754388b36d7a13b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:82735b66d5e0f4d7d0f72189b754388b36d7a13b$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.500. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82735b66d5e0f4d7d0f72189b754388b36d7a13b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~793 debug messages>

yosys [$paramod$constmap:82735b66d5e0f4d7d0f72189b754388b36d7a13b$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:82735b66d5e0f4d7d0f72189b754388b36d7a13b$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:b2bd377edea29b1444cdadd1888958b86f6d7d15$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b2bd377edea29b1444cdadd1888958b86f6d7d15$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.501. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b2bd377edea29b1444cdadd1888958b86f6d7d15$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:b2bd377edea29b1444cdadd1888958b86f6d7d15$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.502. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b2bd377edea29b1444cdadd1888958b86f6d7d15$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:b2bd377edea29b1444cdadd1888958b86f6d7d15$paramod$f02462c79feb73069ad707adclean -purge
Removed 259 unused cells and 16 unused wires.
Using template $paramod$constmap:b2bd377edea29b1444cdadd1888958b86f6d7d15$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7855d8b01dcdd343e69050be8fefb7fe100ebab0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7855d8b01dcdd343e69050be8fefb7fe100ebab0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.503. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7855d8b01dcdd343e69050be8fefb7fe100ebab0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7855d8b01dcdd343e69050be8fefb7fe100ebab0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.504. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7855d8b01dcdd343e69050be8fefb7fe100ebab0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~839 debug messages>

yosys [$paramod$constmap:7855d8b01dcdd343e69050be8fefb7fe100ebab0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 274 unused cells and 16 unused wires.
Using template $paramod$constmap:7855d8b01dcdd343e69050be8fefb7fe100ebab0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:5319817e81c639b6575361f4392b6cc977a5c143$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5319817e81c639b6575361f4392b6cc977a5c143$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.505. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5319817e81c639b6575361f4392b6cc977a5c143$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5319817e81c639b6575361f4392b6cc977a5c143$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.506. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5319817e81c639b6575361f4392b6cc977a5c143$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~768 debug messages>

yosys [$paramod$constmap:5319817e81c639b6575361f4392b6cc977a5c143$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 252 unused cells and 16 unused wires.
Using template $paramod$constmap:5319817e81c639b6575361f4392b6cc977a5c143$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.507. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.508. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~885 debug messages>

yosys [$paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 255 unused cells and 18 unused wires.
Using template $paramod$constmap:9999f08097ef1c0c4101254abb330bf975033d55$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
Creating constmapped module `$paramod$constmap:237a19658fe7caf939a40a0d89b67b2ae716f6ce$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:237a19658fe7caf939a40a0d89b67b2ae716f6ce$paramod$ef6a63198e36630a62692369opt_muxtree

3.59.509. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:237a19658fe7caf939a40a0d89b67b2ae716f6ce$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:237a19658fe7caf939a40a0d89b67b2ae716f6ce$paramod$ef6a63198e36630a62692369opt_expr -mux_undef -mux_bool -fine

3.59.510. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:237a19658fe7caf939a40a0d89b67b2ae716f6ce$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~776 debug messages>

yosys [$paramod$constmap:237a19658fe7caf939a40a0d89b67b2ae716f6ce$paramod$ef6a63198e36630a62692369clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:237a19658fe7caf939a40a0d89b67b2ae716f6ce$paramod$ef6a63198e36630a626923699cbb7cd1538a9f50\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:dcbbf300a43bfe9fc17ec809f00ad2265e309b17$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dcbbf300a43bfe9fc17ec809f00ad2265e309b17$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.511. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dcbbf300a43bfe9fc17ec809f00ad2265e309b17$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:dcbbf300a43bfe9fc17ec809f00ad2265e309b17$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.512. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dcbbf300a43bfe9fc17ec809f00ad2265e309b17$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~843 debug messages>

yosys [$paramod$constmap:dcbbf300a43bfe9fc17ec809f00ad2265e309b17$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 296 unused cells and 18 unused wires.
Using template $paramod$constmap:dcbbf300a43bfe9fc17ec809f00ad2265e309b17$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:2785c7bcc1dc011bf930bed3f9620c6596d34747$paramod$fb59564a41aee7edd50fcf89313cac366bb239b8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.518. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~942 debug messages>

yosys [$paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.519. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~841 debug messages>

yosys [$paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 289 unused cells and 16 unused wires.
Using template $paramod$constmap:cec348e311fc92a325d1a28dcca08ae275fbb89b$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.520. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.521. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~366 debug messages>

yosys [$paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185clean -purge
Removed 87 unused cells and 15 unused wires.
Using template $paramod$constmap:dd41ce79e9d88a0a008eaae3f9d25a1e14803a79$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.522. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.523. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~337 debug messages>

yosys [$paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185clean -purge
Removed 107 unused cells and 14 unused wires.
Using template $paramod$constmap:0598764284d1af4d339bf29907e5bfb6d989ef98$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:1db885b489663fee8b1af2733cad41a1df599c73$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1db885b489663fee8b1af2733cad41a1df599c73$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.524. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1db885b489663fee8b1af2733cad41a1df599c73$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:1db885b489663fee8b1af2733cad41a1df599c73$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.525. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1db885b489663fee8b1af2733cad41a1df599c73$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~787 debug messages>

yosys [$paramod$constmap:1db885b489663fee8b1af2733cad41a1df599c73$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 236 unused cells and 17 unused wires.
Using template $paramod$constmap:1db885b489663fee8b1af2733cad41a1df599c73$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
Creating constmapped module `$paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d330275opt_muxtree

3.59.526. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d330275opt_expr -mux_undef -mux_bool -fine

3.59.527. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~88 debug messages>

yosys [$paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d330275clean -purge
Removed 25 unused cells and 12 unused wires.
Using template $paramod$constmap:05dfd2b6f32775f2cb62d29b53f3e873fe2daf05$paramod$62a3baaf3c65e3bb1d3302756af8db058fcb24ab\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
Creating constmapped module `$paramod$constmap:f7ca1fc74d02374e76bd81727648c6c2b105fbec$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f7ca1fc74d02374e76bd81727648c6c2b105fbec$paramod$71ebe62c349ee8cc5ba29142opt_muxtree

3.59.528. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f7ca1fc74d02374e76bd81727648c6c2b105fbec$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f7ca1fc74d02374e76bd81727648c6c2b105fbec$paramod$71ebe62c349ee8cc5ba29142opt_expr -mux_undef -mux_bool -fine

3.59.529. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f7ca1fc74d02374e76bd81727648c6c2b105fbec$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~300 debug messages>

yosys [$paramod$constmap:f7ca1fc74d02374e76bd81727648c6c2b105fbec$paramod$71ebe62c349ee8cc5ba29142clean -purge
Removed 86 unused cells and 14 unused wires.
Using template $paramod$constmap:f7ca1fc74d02374e76bd81727648c6c2b105fbec$paramod$71ebe62c349ee8cc5ba2914271be1270fe596737\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.530. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.531. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~778 debug messages>

yosys [$paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adclean -purge
Removed 272 unused cells and 16 unused wires.
Using template $paramod$constmap:5a6e1a73f596149e8122b12001bc4c170742dc5a$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:858cb1dfa76ba9d5ad06f0e871be44a5af04d3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:858cb1dfa76ba9d5ad06f0e871be44a5af04d3b6$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.532. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:858cb1dfa76ba9d5ad06f0e871be44a5af04d3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:858cb1dfa76ba9d5ad06f0e871be44a5af04d3b6$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.533. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:858cb1dfa76ba9d5ad06f0e871be44a5af04d3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:858cb1dfa76ba9d5ad06f0e871be44a5af04d3b6$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 17 unused wires.
Using template $paramod$constmap:858cb1dfa76ba9d5ad06f0e871be44a5af04d3b6$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.534. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.535. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:819238be464a686f26404e6e3cafd09ecef0e2a4$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:a5d83a7580c04c5de99218add65924e263bd6f0a$paramod$be2c165de85b4b55a776166b57d0e3f655fa8ecb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:652a892be3524d5adf19e7a74fdb35e53a62c17c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:652a892be3524d5adf19e7a74fdb35e53a62c17c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.541. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:652a892be3524d5adf19e7a74fdb35e53a62c17c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~719 debug messages>

yosys [$paramod$constmap:652a892be3524d5adf19e7a74fdb35e53a62c17c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.542. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:652a892be3524d5adf19e7a74fdb35e53a62c17c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:652a892be3524d5adf19e7a74fdb35e53a62c17c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 269 unused cells and 16 unused wires.
Using template $paramod$constmap:652a892be3524d5adf19e7a74fdb35e53a62c17c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f2ee2cd43420141243874d2847f18c07e431d3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f2ee2cd43420141243874d2847f18c07e431d3d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.543. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f2ee2cd43420141243874d2847f18c07e431d3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f2ee2cd43420141243874d2847f18c07e431d3d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.544. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f2ee2cd43420141243874d2847f18c07e431d3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~816 debug messages>

yosys [$paramod$constmap:6f2ee2cd43420141243874d2847f18c07e431d3d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 306 unused cells and 17 unused wires.
Using template $paramod$constmap:6f2ee2cd43420141243874d2847f18c07e431d3d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.545. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.546. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~345 debug messages>

yosys [$paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:23281f73468a8f948cd69ad7f5dd66c0184c3200$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bopt_muxtree

3.59.547. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bopt_expr -mux_undef -mux_bool -fine

3.59.548. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~55 debug messages>

yosys [$paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bclean -purge
Removed 15 unused cells and 12 unused wires.
Using template $paramod$constmap:90e7653ccc83e19d9a4beef207b184acde5d556f$paramod$8f4efde60b9ce625ae75ae6bf4359569b033df62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.549. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.550. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:2cfd31822d0e0e17658d91892094ba1af584c935$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.551. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.552. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~872 debug messages>

yosys [$paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:f06f8676854bb9708a28767ee54e08b8a74b606e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:923e294c3d25b1a2e3f7694b7d8071c119a6ccfc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:923e294c3d25b1a2e3f7694b7d8071c119a6ccfc$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.553. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:923e294c3d25b1a2e3f7694b7d8071c119a6ccfc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:923e294c3d25b1a2e3f7694b7d8071c119a6ccfc$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.554. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:923e294c3d25b1a2e3f7694b7d8071c119a6ccfc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~837 debug messages>

yosys [$paramod$constmap:923e294c3d25b1a2e3f7694b7d8071c119a6ccfc$paramod$7770928ec5556165010d8e0fclean -purge
Removed 262 unused cells and 16 unused wires.
Using template $paramod$constmap:923e294c3d25b1a2e3f7694b7d8071c119a6ccfc$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.555. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.556. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~895 debug messages>

yosys [$paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 252 unused cells and 18 unused wires.
Using template $paramod$constmap:124b13062d083daed10abbafa36db7b48d3d6400$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:7d7730887198993a9d01fb3d21ff67243a1a0715$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7d7730887198993a9d01fb3d21ff67243a1a0715$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.557. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7d7730887198993a9d01fb3d21ff67243a1a0715$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7d7730887198993a9d01fb3d21ff67243a1a0715$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.558. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7d7730887198993a9d01fb3d21ff67243a1a0715$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~361 debug messages>

yosys [$paramod$constmap:7d7730887198993a9d01fb3d21ff67243a1a0715$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 100 unused cells and 14 unused wires.
Using template $paramod$constmap:7d7730887198993a9d01fb3d21ff67243a1a0715$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.559. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

yosys [$paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.560. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:9521309727b5f4791a561b80048cb47eca916236$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5cc8ab569f7f0e4ffedcf483b8c63e3ce686cf15$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5cc8ab569f7f0e4ffedcf483b8c63e3ce686cf15$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.561. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5cc8ab569f7f0e4ffedcf483b8c63e3ce686cf15$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

yosys [$paramod$constmap:5cc8ab569f7f0e4ffedcf483b8c63e3ce686cf15$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.562. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5cc8ab569f7f0e4ffedcf483b8c63e3ce686cf15$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:5cc8ab569f7f0e4ffedcf483b8c63e3ce686cf15$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:5cc8ab569f7f0e4ffedcf483b8c63e3ce686cf15$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:bf5b76149d681a42852092871cdec7e9126194ea$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bf5b76149d681a42852092871cdec7e9126194ea$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.563. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bf5b76149d681a42852092871cdec7e9126194ea$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bf5b76149d681a42852092871cdec7e9126194ea$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.564. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bf5b76149d681a42852092871cdec7e9126194ea$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~815 debug messages>

yosys [$paramod$constmap:bf5b76149d681a42852092871cdec7e9126194ea$paramod$7770928ec5556165010d8e0fclean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:bf5b76149d681a42852092871cdec7e9126194ea$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1d52018a285d5fa700e6de41a9e8737f352abc9c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1d52018a285d5fa700e6de41a9e8737f352abc9c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.565. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1d52018a285d5fa700e6de41a9e8737f352abc9c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:1d52018a285d5fa700e6de41a9e8737f352abc9c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.566. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1d52018a285d5fa700e6de41a9e8737f352abc9c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~880 debug messages>

yosys [$paramod$constmap:1d52018a285d5fa700e6de41a9e8737f352abc9c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 251 unused cells and 16 unused wires.
Using template $paramod$constmap:1d52018a285d5fa700e6de41a9e8737f352abc9c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:2f5e8353a46d5e7233cc3da828f5756364f9ea00$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2f5e8353a46d5e7233cc3da828f5756364f9ea00$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.567. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2f5e8353a46d5e7233cc3da828f5756364f9ea00$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:2f5e8353a46d5e7233cc3da828f5756364f9ea00$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.568. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2f5e8353a46d5e7233cc3da828f5756364f9ea00$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~789 debug messages>

yosys [$paramod$constmap:2f5e8353a46d5e7233cc3da828f5756364f9ea00$paramod$f02462c79feb73069ad707adclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:2f5e8353a46d5e7233cc3da828f5756364f9ea00$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6de024ff3f668cf8d83c1072b62651be513f751c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6de024ff3f668cf8d83c1072b62651be513f751c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.569. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6de024ff3f668cf8d83c1072b62651be513f751c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6de024ff3f668cf8d83c1072b62651be513f751c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.570. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6de024ff3f668cf8d83c1072b62651be513f751c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:6de024ff3f668cf8d83c1072b62651be513f751c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:6de024ff3f668cf8d83c1072b62651be513f751c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:1a8f2eee71a9972a002d4bb09f8e82074c5da099$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1a8f2eee71a9972a002d4bb09f8e82074c5da099$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.571. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1a8f2eee71a9972a002d4bb09f8e82074c5da099$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1a8f2eee71a9972a002d4bb09f8e82074c5da099$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.572. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1a8f2eee71a9972a002d4bb09f8e82074c5da099$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~787 debug messages>

yosys [$paramod$constmap:1a8f2eee71a9972a002d4bb09f8e82074c5da099$paramod$f02462c79feb73069ad707adclean -purge
Removed 260 unused cells and 16 unused wires.
Using template $paramod$constmap:1a8f2eee71a9972a002d4bb09f8e82074c5da099$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:b8113286d51e017f5864d2f870fc28e3c6ea07ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b8113286d51e017f5864d2f870fc28e3c6ea07ee$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.573. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b8113286d51e017f5864d2f870fc28e3c6ea07ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:b8113286d51e017f5864d2f870fc28e3c6ea07ee$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.574. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b8113286d51e017f5864d2f870fc28e3c6ea07ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~848 debug messages>

yosys [$paramod$constmap:b8113286d51e017f5864d2f870fc28e3c6ea07ee$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:b8113286d51e017f5864d2f870fc28e3c6ea07ee$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:450608f7fe435b3dea048da6a5229e47ecb50d79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:450608f7fe435b3dea048da6a5229e47ecb50d79$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.575. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:450608f7fe435b3dea048da6a5229e47ecb50d79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:450608f7fe435b3dea048da6a5229e47ecb50d79$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.576. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:450608f7fe435b3dea048da6a5229e47ecb50d79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~834 debug messages>

yosys [$paramod$constmap:450608f7fe435b3dea048da6a5229e47ecb50d79$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 294 unused cells and 17 unused wires.
Using template $paramod$constmap:450608f7fe435b3dea048da6a5229e47ecb50d79$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
Creating constmapped module `$paramod$constmap:99e721a0d84a66002b9f94262ebd7b2ba3bfb108$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:99e721a0d84a66002b9f94262ebd7b2ba3bfb108$paramod$3228a5746dd960dd5ec1a1f8opt_muxtree

3.59.577. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:99e721a0d84a66002b9f94262ebd7b2ba3bfb108$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:99e721a0d84a66002b9f94262ebd7b2ba3bfb108$paramod$3228a5746dd960dd5ec1a1f8opt_expr -mux_undef -mux_bool -fine

3.59.578. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:99e721a0d84a66002b9f94262ebd7b2ba3bfb108$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~327 debug messages>

yosys [$paramod$constmap:99e721a0d84a66002b9f94262ebd7b2ba3bfb108$paramod$3228a5746dd960dd5ec1a1f8clean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:99e721a0d84a66002b9f94262ebd7b2ba3bfb108$paramod$3228a5746dd960dd5ec1a1f874e0d69352fe9c39\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.579. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.580. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~360 debug messages>

yosys [$paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 16 unused wires.
Using template $paramod$constmap:a88e368cfe45a2678c20400476a2c989ec91b74c$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:1839a3c2c17ddc78ce84e3cfabffd154bb1d707e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1839a3c2c17ddc78ce84e3cfabffd154bb1d707e$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.581. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1839a3c2c17ddc78ce84e3cfabffd154bb1d707e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:1839a3c2c17ddc78ce84e3cfabffd154bb1d707e$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.582. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1839a3c2c17ddc78ce84e3cfabffd154bb1d707e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~789 debug messages>

yosys [$paramod$constmap:1839a3c2c17ddc78ce84e3cfabffd154bb1d707e$paramod$f02462c79feb73069ad707adclean -purge
Removed 271 unused cells and 16 unused wires.
Using template $paramod$constmap:1839a3c2c17ddc78ce84e3cfabffd154bb1d707e$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.583. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.584. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0fclean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:dd7b5e2a3f8fbb9738c620038f13b52e47398172$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.585. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.586. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~795 debug messages>

yosys [$paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:44def77aec3f198cd5d200ad8986e8b698d6c7a2$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
Creating constmapped module `$paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a7opt_muxtree

3.59.587. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a7opt_expr -mux_undef -mux_bool -fine

3.59.588. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~140 debug messages>

yosys [$paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a7clean -purge
Removed 46 unused cells and 13 unused wires.
Using template $paramod$constmap:ce7fb0eb164bc5122002f996bfaf6502fdea8129$paramod$deedaec39f914bb87de364a70416b1440ae28bfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:7ce7a1704dbeb734fa43f52db2a69f615f2be1be$paramod$6f9401f05d2009cfa635334c1a1b30354ea8eb22\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:beb0aa3fb17e63c715bf2de7ef5f96a72ecd166a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:beb0aa3fb17e63c715bf2de7ef5f96a72ecd166a$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.594. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:beb0aa3fb17e63c715bf2de7ef5f96a72ecd166a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~315 debug messages>

yosys [$paramod$constmap:beb0aa3fb17e63c715bf2de7ef5f96a72ecd166a$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.595. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:beb0aa3fb17e63c715bf2de7ef5f96a72ecd166a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~782 debug messages>

yosys [$paramod$constmap:beb0aa3fb17e63c715bf2de7ef5f96a72ecd166a$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 255 unused cells and 16 unused wires.
Using template $paramod$constmap:beb0aa3fb17e63c715bf2de7ef5f96a72ecd166a$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.596. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.597. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~368 debug messages>

yosys [$paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 108 unused cells and 16 unused wires.
Using template $paramod$constmap:713591ea30e49cf8edebbba5af896ed97a8b7ad8$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:3f9699738cfeec5b258115cda92d714f151ca5cd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3f9699738cfeec5b258115cda92d714f151ca5cd$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.598. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3f9699738cfeec5b258115cda92d714f151ca5cd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:3f9699738cfeec5b258115cda92d714f151ca5cd$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.599. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3f9699738cfeec5b258115cda92d714f151ca5cd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~359 debug messages>

yosys [$paramod$constmap:3f9699738cfeec5b258115cda92d714f151ca5cd$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 109 unused cells and 15 unused wires.
Using template $paramod$constmap:3f9699738cfeec5b258115cda92d714f151ca5cd$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
Creating constmapped module `$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985opt_muxtree

3.59.600. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985opt_expr -mux_undef -mux_bool -fine

3.59.601. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~118 debug messages>

yosys [$paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985clean -purge
Removed 24 unused cells and 12 unused wires.
Using template $paramod$constmap:e3d383995c72bdae8613f207ed5e30788e4b8c7c$paramod$9dd9e2a8587c08bc3c00b985560f1cbcc6b0e255\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:d54ec86b0f0dfd7a4f8d57da24e8fd964d9d5fcd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:d54ec86b0f0dfd7a4f8d57da24e8fd964d9d5fcd$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.602. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:d54ec86b0f0dfd7a4f8d57da24e8fd964d9d5fcd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:d54ec86b0f0dfd7a4f8d57da24e8fd964d9d5fcd$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.603. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:d54ec86b0f0dfd7a4f8d57da24e8fd964d9d5fcd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~877 debug messages>

yosys [$paramod$constmap:d54ec86b0f0dfd7a4f8d57da24e8fd964d9d5fcd$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 254 unused cells and 16 unused wires.
Using template $paramod$constmap:d54ec86b0f0dfd7a4f8d57da24e8fd964d9d5fcd$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
Creating constmapped module `$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94beaopt_muxtree

3.59.604. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94beaopt_expr -mux_undef -mux_bool -fine

3.59.605. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~752 debug messages>

yosys [$paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94beaclean -purge
Removed 265 unused cells and 16 unused wires.
Using template $paramod$constmap:9b57ce9ecf9c79efda0cb4ce6ef5786a8805fd38$paramod$37e38a60b6288faa4eb94bea671cb56013bb4c3b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6fb70a113d987084b33da3c47687fce393cfb090$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6fb70a113d987084b33da3c47687fce393cfb090$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.606. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6fb70a113d987084b33da3c47687fce393cfb090$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6fb70a113d987084b33da3c47687fce393cfb090$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.607. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6fb70a113d987084b33da3c47687fce393cfb090$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:6fb70a113d987084b33da3c47687fce393cfb090$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:6fb70a113d987084b33da3c47687fce393cfb090$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:8b6294a21a7fda3b8976d5626f57b96cc53cbabb$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:8b6294a21a7fda3b8976d5626f57b96cc53cbabb$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.608. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:8b6294a21a7fda3b8976d5626f57b96cc53cbabb$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:8b6294a21a7fda3b8976d5626f57b96cc53cbabb$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.609. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:8b6294a21a7fda3b8976d5626f57b96cc53cbabb$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~856 debug messages>

yosys [$paramod$constmap:8b6294a21a7fda3b8976d5626f57b96cc53cbabb$paramod$f02462c79feb73069ad707adclean -purge
Removed 180 unused cells and 16 unused wires.
Using template $paramod$constmap:8b6294a21a7fda3b8976d5626f57b96cc53cbabb$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.610. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.611. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~372 debug messages>

yosys [$paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 98 unused cells and 16 unused wires.
Using template $paramod$constmap:967f02884be8b10e2e4b48fed27ff35a614f1b97$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.612. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.613. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~863 debug messages>

yosys [$paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 268 unused cells and 17 unused wires.
Using template $paramod$constmap:736fa12f939107987d89f8d3a2f3b27cf5d864db$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
Creating constmapped module `$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194dopt_muxtree

3.59.614. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194dopt_expr -mux_undef -mux_bool -fine

3.59.615. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~735 debug messages>

yosys [$paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194dclean -purge
Removed 153 unused cells and 17 unused wires.
Using template $paramod$constmap:2bf56100dce6d1c1fd0c76d309044fe2baf6482e$paramod$766992824823fbce2d1e194d4ab848145c71fccf\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:ca7abe0bce7a3aa7ef1e97d9bda516dbff6e4578$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ca7abe0bce7a3aa7ef1e97d9bda516dbff6e4578$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.616. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ca7abe0bce7a3aa7ef1e97d9bda516dbff6e4578$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

yosys [$paramod$constmap:ca7abe0bce7a3aa7ef1e97d9bda516dbff6e4578$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.617. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ca7abe0bce7a3aa7ef1e97d9bda516dbff6e4578$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~350 debug messages>

yosys [$paramod$constmap:ca7abe0bce7a3aa7ef1e97d9bda516dbff6e4578$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 120 unused cells and 15 unused wires.
Using template $paramod$constmap:ca7abe0bce7a3aa7ef1e97d9bda516dbff6e4578$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:f3b754c29a7f0aac02a1f204d82c450b5ef5d0d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f3b754c29a7f0aac02a1f204d82c450b5ef5d0d5$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.618. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f3b754c29a7f0aac02a1f204d82c450b5ef5d0d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f3b754c29a7f0aac02a1f204d82c450b5ef5d0d5$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.619. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f3b754c29a7f0aac02a1f204d82c450b5ef5d0d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~842 debug messages>

yosys [$paramod$constmap:f3b754c29a7f0aac02a1f204d82c450b5ef5d0d5$paramod$7770928ec5556165010d8e0fclean -purge
Removed 257 unused cells and 16 unused wires.
Using template $paramod$constmap:f3b754c29a7f0aac02a1f204d82c450b5ef5d0d5$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
Creating constmapped module `$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60aeopt_muxtree

3.59.620. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60aeopt_expr -mux_undef -mux_bool -fine

3.59.621. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~329 debug messages>

yosys [$paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60aeclean -purge
Removed 82 unused cells and 15 unused wires.
Using template $paramod$constmap:80fc666d58a7ad819eb5c6ec9fe069226003b96e$paramod$bfbb8501b0bbc152116b60ae2b9f4b86c8e9697e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f602a5931c98ca253597c5f7b3003ecfd3fbca0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f602a5931c98ca253597c5f7b3003ecfd3fbca0$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.622. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f602a5931c98ca253597c5f7b3003ecfd3fbca0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:6f602a5931c98ca253597c5f7b3003ecfd3fbca0$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.623. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f602a5931c98ca253597c5f7b3003ecfd3fbca0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:6f602a5931c98ca253597c5f7b3003ecfd3fbca0$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:6f602a5931c98ca253597c5f7b3003ecfd3fbca0$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:e309681ab173115ec2d7e7024cbe0479aad991ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e309681ab173115ec2d7e7024cbe0479aad991ed$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.624. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e309681ab173115ec2d7e7024cbe0479aad991ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:e309681ab173115ec2d7e7024cbe0479aad991ed$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.625. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e309681ab173115ec2d7e7024cbe0479aad991ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~344 debug messages>

yosys [$paramod$constmap:e309681ab173115ec2d7e7024cbe0479aad991ed$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 122 unused cells and 15 unused wires.
Using template $paramod$constmap:e309681ab173115ec2d7e7024cbe0479aad991ed$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5e534dec3254a1a4164ceb6b9180d06d7b8d45ad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5e534dec3254a1a4164ceb6b9180d06d7b8d45ad$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.626. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5e534dec3254a1a4164ceb6b9180d06d7b8d45ad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:5e534dec3254a1a4164ceb6b9180d06d7b8d45ad$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.627. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5e534dec3254a1a4164ceb6b9180d06d7b8d45ad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~850 debug messages>

yosys [$paramod$constmap:5e534dec3254a1a4164ceb6b9180d06d7b8d45ad$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:5e534dec3254a1a4164ceb6b9180d06d7b8d45ad$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:33830bf5db3a43bd8486bb714264a3676599218f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:33830bf5db3a43bd8486bb714264a3676599218f$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.628. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:33830bf5db3a43bd8486bb714264a3676599218f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:33830bf5db3a43bd8486bb714264a3676599218f$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.629. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:33830bf5db3a43bd8486bb714264a3676599218f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:33830bf5db3a43bd8486bb714264a3676599218f$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:33830bf5db3a43bd8486bb714264a3676599218f$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:1131e588d6f3d1c02e9587143e3c1ca9ab55198d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:1131e588d6f3d1c02e9587143e3c1ca9ab55198d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.630. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:1131e588d6f3d1c02e9587143e3c1ca9ab55198d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:1131e588d6f3d1c02e9587143e3c1ca9ab55198d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.631. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:1131e588d6f3d1c02e9587143e3c1ca9ab55198d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1014 debug messages>

yosys [$paramod$constmap:1131e588d6f3d1c02e9587143e3c1ca9ab55198d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 132 unused cells and 17 unused wires.
Using template $paramod$constmap:1131e588d6f3d1c02e9587143e3c1ca9ab55198d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
Creating constmapped module `$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_muxtree

3.59.632. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9opt_expr -mux_undef -mux_bool -fine

3.59.633. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~138 debug messages>

yosys [$paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf9clean -purge
Removed 28 unused cells and 12 unused wires.
Using template $paramod$constmap:e6b53339f1a97ce6c68a46d7efd8162a8bed0580$paramod$66aa91b0be2771e804685cf90c6b3aafccc7dcbe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:58a5a6623122d973c32ddad07fa0174931d6aa53$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:58a5a6623122d973c32ddad07fa0174931d6aa53$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.634. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:58a5a6623122d973c32ddad07fa0174931d6aa53$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:58a5a6623122d973c32ddad07fa0174931d6aa53$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.635. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:58a5a6623122d973c32ddad07fa0174931d6aa53$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~836 debug messages>

yosys [$paramod$constmap:58a5a6623122d973c32ddad07fa0174931d6aa53$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 293 unused cells and 17 unused wires.
Using template $paramod$constmap:58a5a6623122d973c32ddad07fa0174931d6aa53$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:b246d91d593b68eaacbd28f5077ff2e717bc8fcf$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:b246d91d593b68eaacbd28f5077ff2e717bc8fcf$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.636. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b246d91d593b68eaacbd28f5077ff2e717bc8fcf$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:b246d91d593b68eaacbd28f5077ff2e717bc8fcf$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.637. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:b246d91d593b68eaacbd28f5077ff2e717bc8fcf$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~840 debug messages>

yosys [$paramod$constmap:b246d91d593b68eaacbd28f5077ff2e717bc8fcf$paramod$7770928ec5556165010d8e0fclean -purge
Removed 266 unused cells and 16 unused wires.
Using template $paramod$constmap:b246d91d593b68eaacbd28f5077ff2e717bc8fcf$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:a6f4e5cc815557a7967d1ecf982f4c6c8b6f244d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:a6f4e5cc815557a7967d1ecf982f4c6c8b6f244d$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.638. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:a6f4e5cc815557a7967d1ecf982f4c6c8b6f244d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:a6f4e5cc815557a7967d1ecf982f4c6c8b6f244d$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.639. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:a6f4e5cc815557a7967d1ecf982f4c6c8b6f244d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~859 debug messages>

yosys [$paramod$constmap:a6f4e5cc815557a7967d1ecf982f4c6c8b6f244d$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 272 unused cells and 17 unused wires.
Using template $paramod$constmap:a6f4e5cc815557a7967d1ecf982f4c6c8b6f244d$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.640. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.641. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0fclean -purge
Removed 268 unused cells and 16 unused wires.
Using template $paramod$constmap:6f1ac1c97607c11800cfcd92d4a2ea34941a401b$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:618804c14007d612f62bece9cdba671495b6c128$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:618804c14007d612f62bece9cdba671495b6c128$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.642. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:618804c14007d612f62bece9cdba671495b6c128$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:618804c14007d612f62bece9cdba671495b6c128$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.643. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:618804c14007d612f62bece9cdba671495b6c128$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~849 debug messages>

yosys [$paramod$constmap:618804c14007d612f62bece9cdba671495b6c128$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 284 unused cells and 17 unused wires.
Using template $paramod$constmap:618804c14007d612f62bece9cdba671495b6c128$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.644. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.645. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~792 debug messages>

yosys [$paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 294 unused cells and 17 unused wires.
Using template $paramod$constmap:c1ec4f2ddb4cec6e14e45dccf18f72671d1ab3bf$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.646. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.647. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~1002 debug messages>

yosys [$paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 144 unused cells and 17 unused wires.
Using template $paramod$constmap:f6d7499f00e922b02550d949c2f9ccd018fa6f01$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.648. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.649. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:def7d260c78afc56838f2e04c24d8cb7c0655e77$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.650. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.651. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 118 unused cells and 15 unused wires.
Using template $paramod$constmap:539bd7d68d53db7a109bc5a464cd75fb21284bbf$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.652. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.653. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 280 unused cells and 17 unused wires.
Using template $paramod$constmap:7430f60786ac6168354eca5f7239f4fb238b20bc$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.654. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.655. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~911 debug messages>

yosys [$paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0fclean -purge
Removed 205 unused cells and 17 unused wires.
Using template $paramod$constmap:e378a6c93d0900dc722564f87ec35d429008ab58$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:ad71764cda19b3bb7398901824bbd1c0bd7d4611$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ad71764cda19b3bb7398901824bbd1c0bd7d4611$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.656. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ad71764cda19b3bb7398901824bbd1c0bd7d4611$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ad71764cda19b3bb7398901824bbd1c0bd7d4611$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.657. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ad71764cda19b3bb7398901824bbd1c0bd7d4611$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~851 debug messages>

yosys [$paramod$constmap:ad71764cda19b3bb7398901824bbd1c0bd7d4611$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 277 unused cells and 17 unused wires.
Using template $paramod$constmap:ad71764cda19b3bb7398901824bbd1c0bd7d4611$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
Creating constmapped module `$paramod$constmap:3c847ab9ed5611e421c3e9e8675927001e8866aa$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:3c847ab9ed5611e421c3e9e8675927001e8866aa$paramod$bf9d9d742845b0881c720869opt_muxtree

3.59.658. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:3c847ab9ed5611e421c3e9e8675927001e8866aa$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:3c847ab9ed5611e421c3e9e8675927001e8866aa$paramod$bf9d9d742845b0881c720869opt_expr -mux_undef -mux_bool -fine

3.59.659. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:3c847ab9ed5611e421c3e9e8675927001e8866aa$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~316 debug messages>

yosys [$paramod$constmap:3c847ab9ed5611e421c3e9e8675927001e8866aa$paramod$bf9d9d742845b0881c720869clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:3c847ab9ed5611e421c3e9e8675927001e8866aa$paramod$bf9d9d742845b0881c7208690c55891251dddff4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'1
Creating constmapped module `$paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242opt_muxtree

3.59.660. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242opt_expr -mux_undef -mux_bool -fine

3.59.661. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~796 debug messages>

yosys [$paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242clean -purge
Removed 289 unused cells and 17 unused wires.
Using template $paramod$constmap:f972ceb9c5c399f09484ec924fb75dd9d56c84a4$paramod$515adaa9ec1407b8a713f242232c19e06d43987b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
Creating constmapped module `$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433opt_muxtree

3.59.662. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433opt_expr -mux_undef -mux_bool -fine

3.59.663. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~736 debug messages>

yosys [$paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433clean -purge
Removed 217 unused cells and 16 unused wires.
Using template $paramod$constmap:ded368be0253c2d03eb30a8db480fbc7414b1887$paramod$0a9312dc07364c2b48a42433fd2458945855e869\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.664. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.665. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~970 debug messages>

yosys [$paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 176 unused cells and 17 unused wires.
Using template $paramod$constmap:bbe7b300687df2953255c376234b8d00f812fa8c$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:0f9516320e23668b24262653c2e336b9a03d39d0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0f9516320e23668b24262653c2e336b9a03d39d0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.666. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0f9516320e23668b24262653c2e336b9a03d39d0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0f9516320e23668b24262653c2e336b9a03d39d0$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.667. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0f9516320e23668b24262653c2e336b9a03d39d0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~353 debug messages>

yosys [$paramod$constmap:0f9516320e23668b24262653c2e336b9a03d39d0$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 116 unused cells and 15 unused wires.
Using template $paramod$constmap:0f9516320e23668b24262653c2e336b9a03d39d0$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:0088062f8bee2de59ce07a4d99fb25616bd0cb32$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:0088062f8bee2de59ce07a4d99fb25616bd0cb32$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.668. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0088062f8bee2de59ce07a4d99fb25616bd0cb32$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:0088062f8bee2de59ce07a4d99fb25616bd0cb32$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.669. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0088062f8bee2de59ce07a4d99fb25616bd0cb32$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~830 debug messages>

yosys [$paramod$constmap:0088062f8bee2de59ce07a4d99fb25616bd0cb32$paramod$7770928ec5556165010d8e0fclean -purge
Removed 264 unused cells and 16 unused wires.
Using template $paramod$constmap:0088062f8bee2de59ce07a4d99fb25616bd0cb32$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
Creating constmapped module `$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185opt_muxtree

3.59.670. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185opt_expr -mux_undef -mux_bool -fine

3.59.671. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~352 debug messages>

yosys [$paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185clean -purge
Removed 94 unused cells and 14 unused wires.
Using template $paramod$constmap:cd185e0115f0ff6937d45d3146cff789336b23ad$paramod$3c981d0c179bdd3564005185e9c965fe90abf868\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:9de32a8d682d2ff046a4f833b2ba6648b5a9d01e$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:9de32a8d682d2ff046a4f833b2ba6648b5a9d01e$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.672. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:9de32a8d682d2ff046a4f833b2ba6648b5a9d01e$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:9de32a8d682d2ff046a4f833b2ba6648b5a9d01e$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.673. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:9de32a8d682d2ff046a4f833b2ba6648b5a9d01e$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~758 debug messages>

yosys [$paramod$constmap:9de32a8d682d2ff046a4f833b2ba6648b5a9d01e$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 263 unused cells and 17 unused wires.
Using template $paramod$constmap:9de32a8d682d2ff046a4f833b2ba6648b5a9d01e$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.674. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.675. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~829 debug messages>

yosys [$paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 303 unused cells and 17 unused wires.
Using template $paramod$constmap:5acafa21ec9e771a86982cf8af275bf917cfb18a$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:c6147f935828c622e11488c9f614d1d4fabaf275$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:c6147f935828c622e11488c9f614d1d4fabaf275$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.676. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c6147f935828c622e11488c9f614d1d4fabaf275$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:c6147f935828c622e11488c9f614d1d4fabaf275$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.677. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c6147f935828c622e11488c9f614d1d4fabaf275$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~887 debug messages>

yosys [$paramod$constmap:c6147f935828c622e11488c9f614d1d4fabaf275$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 243 unused cells and 17 unused wires.
Using template $paramod$constmap:c6147f935828c622e11488c9f614d1d4fabaf275$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
Creating constmapped module `$paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732fopt_muxtree

3.59.678. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732fopt_expr -mux_undef -mux_bool -fine

3.59.679. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~743 debug messages>

yosys [$paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732fclean -purge
Removed 243 unused cells and 17 unused wires.
Using template $paramod$constmap:48227251e601fbaa5a1db408ae02236ae7d51ced$paramod$0b223b76466086cc92c2732f0bad73f82e061704\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:be4a390e145b28053de83c7231eec0b216375ae6$paramod$fd2d4c039a13b30a8f911ec93de964a98f724e9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:6d0b385a40c106c31ce5ad8fcbdc8a231a25da86$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6d0b385a40c106c31ce5ad8fcbdc8a231a25da86$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.685. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6d0b385a40c106c31ce5ad8fcbdc8a231a25da86$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~747 debug messages>

yosys [$paramod$constmap:6d0b385a40c106c31ce5ad8fcbdc8a231a25da86$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.686. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6d0b385a40c106c31ce5ad8fcbdc8a231a25da86$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~866 debug messages>

yosys [$paramod$constmap:6d0b385a40c106c31ce5ad8fcbdc8a231a25da86$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 241 unused cells and 16 unused wires.
Using template $paramod$constmap:6d0b385a40c106c31ce5ad8fcbdc8a231a25da86$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
Creating constmapped module `$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848opt_muxtree

3.59.687. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848opt_expr -mux_undef -mux_bool -fine

3.59.688. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~790 debug messages>

yosys [$paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848clean -purge
Removed 214 unused cells and 17 unused wires.
Using template $paramod$constmap:880c5eab2cec0418d6b9ae98313619facd7b0d80$paramod$352ffba19d936ce54ac91848ee71b80b16b7d836\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:954a1457adcd0a7c97f7fec32da928227015b070$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:954a1457adcd0a7c97f7fec32da928227015b070$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.689. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:954a1457adcd0a7c97f7fec32da928227015b070$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:954a1457adcd0a7c97f7fec32da928227015b070$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.690. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:954a1457adcd0a7c97f7fec32da928227015b070$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~819 debug messages>

yosys [$paramod$constmap:954a1457adcd0a7c97f7fec32da928227015b070$paramod$7770928ec5556165010d8e0fclean -purge
Removed 261 unused cells and 16 unused wires.
Using template $paramod$constmap:954a1457adcd0a7c97f7fec32da928227015b070$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.691. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys [$paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.692. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~817 debug messages>

yosys [$paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0fclean -purge
Removed 291 unused cells and 17 unused wires.
Using template $paramod$constmap:115793646a8cc63ef11efafd1cd3d54f9950aa26$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:6eb10765abcfbc14a021c4f1afaf72d73715272a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:6eb10765abcfbc14a021c4f1afaf72d73715272a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.693. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:6eb10765abcfbc14a021c4f1afaf72d73715272a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:6eb10765abcfbc14a021c4f1afaf72d73715272a$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.694. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:6eb10765abcfbc14a021c4f1afaf72d73715272a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~347 debug messages>

yosys [$paramod$constmap:6eb10765abcfbc14a021c4f1afaf72d73715272a$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 121 unused cells and 15 unused wires.
Using template $paramod$constmap:6eb10765abcfbc14a021c4f1afaf72d73715272a$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'1
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'1
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'1
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:4946d57d4a41824756173e1ba8a90c067aa273f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4946d57d4a41824756173e1ba8a90c067aa273f3$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.695. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4946d57d4a41824756173e1ba8a90c067aa273f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4946d57d4a41824756173e1ba8a90c067aa273f3$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.696. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4946d57d4a41824756173e1ba8a90c067aa273f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~855 debug messages>

yosys [$paramod$constmap:4946d57d4a41824756173e1ba8a90c067aa273f3$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 276 unused cells and 17 unused wires.
Using template $paramod$constmap:4946d57d4a41824756173e1ba8a90c067aa273f3$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
Creating constmapped module `$paramod$constmap:54a65a1478f01485e93a1959dea37c44e69cb692$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:54a65a1478f01485e93a1959dea37c44e69cb692$paramod$f02462c79feb73069ad707adopt_muxtree

3.59.697. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:54a65a1478f01485e93a1959dea37c44e69cb692$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys [$paramod$constmap:54a65a1478f01485e93a1959dea37c44e69cb692$paramod$f02462c79feb73069ad707adopt_expr -mux_undef -mux_bool -fine

3.59.698. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:54a65a1478f01485e93a1959dea37c44e69cb692$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~810 debug messages>

yosys [$paramod$constmap:54a65a1478f01485e93a1959dea37c44e69cb692$paramod$f02462c79feb73069ad707adclean -purge
Removed 253 unused cells and 16 unused wires.
Using template $paramod$constmap:54a65a1478f01485e93a1959dea37c44e69cb692$paramod$f02462c79feb73069ad707adfe881e3b50f9a63f\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'1
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'1
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'1
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'1
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'1
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'1
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'0
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'0
  Constant input on bit 61 of port A: 1'0
  Constant input on bit 62 of port A: 1'0
  Constant input on bit 63 of port A: 1'1
Creating constmapped module `$paramod$constmap:09c121f0456c7118d0d0be8ee49ae7863263ec9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:09c121f0456c7118d0d0be8ee49ae7863263ec9e$paramod$d14c8fa5db5e00c247871ed6opt_muxtree

3.59.699. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:09c121f0456c7118d0d0be8ee49ae7863263ec9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:09c121f0456c7118d0d0be8ee49ae7863263ec9e$paramod$d14c8fa5db5e00c247871ed6opt_expr -mux_undef -mux_bool -fine

3.59.700. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:09c121f0456c7118d0d0be8ee49ae7863263ec9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~845 debug messages>

yosys [$paramod$constmap:09c121f0456c7118d0d0be8ee49ae7863263ec9e$paramod$d14c8fa5db5e00c247871ed6clean -purge
Removed 282 unused cells and 17 unused wires.
Using template $paramod$constmap:09c121f0456c7118d0d0be8ee49ae7863263ec9e$paramod$d14c8fa5db5e00c247871ed6a19b417452690262\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'0
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'0
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'1
  Constant input on bit 33 of port A: 1'0
  Constant input on bit 34 of port A: 1'1
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'1
  Constant input on bit 37 of port A: 1'1
  Constant input on bit 38 of port A: 1'1
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'1
  Constant input on bit 41 of port A: 1'0
  Constant input on bit 42 of port A: 1'1
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'1
  Constant input on bit 45 of port A: 1'1
  Constant input on bit 46 of port A: 1'1
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'1
  Constant input on bit 49 of port A: 1'0
  Constant input on bit 50 of port A: 1'1
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'1
  Constant input on bit 53 of port A: 1'1
  Constant input on bit 54 of port A: 1'1
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'1
  Constant input on bit 57 of port A: 1'0
  Constant input on bit 58 of port A: 1'1
  Constant input on bit 59 of port A: 1'0
  Constant input on bit 60 of port A: 1'1
  Constant input on bit 61 of port A: 1'1
  Constant input on bit 62 of port A: 1'1
Creating constmapped module `$paramod$constmap:48fc914462585e5c906d81e60a2cb39e22644300$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:48fc914462585e5c906d81e60a2cb39e22644300$paramod$7770928ec5556165010d8e0fopt_muxtree

3.59.701. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:48fc914462585e5c906d81e60a2cb39e22644300$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:48fc914462585e5c906d81e60a2cb39e22644300$paramod$7770928ec5556165010d8e0fopt_expr -mux_undef -mux_bool -fine

3.59.702. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:48fc914462585e5c906d81e60a2cb39e22644300$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~815 debug messages>

yosys [$paramod$constmap:48fc914462585e5c906d81e60a2cb39e22644300$paramod$7770928ec5556165010d8e0fclean -purge
Removed 263 unused cells and 16 unused wires.
Using template $paramod$constmap:48fc914462585e5c906d81e60a2cb39e22644300$paramod$7770928ec5556165010d8e0f12eb5ea1b216ed6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'0
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'0
  Constant input on bit 19 of port A: 1'0
  Constant input on bit 20 of port A: 1'0
  Constant input on bit 21 of port A: 1'0
  Constant input on bit 22 of port A: 1'0
  Constant input on bit 23 of port A: 1'0
  Constant input on bit 24 of port A: 1'0
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'0
  Constant input on bit 27 of port A: 1'0
  Constant input on bit 28 of port A: 1'0
  Constant input on bit 29 of port A: 1'0
  Constant input on bit 30 of port A: 1'0
  Constant input on bit 31 of port A: 1'0
  Constant input on bit 32 of port A: 1'0
  Constant input on bit 33 of port A: 1'1
  Constant input on bit 34 of port A: 1'0
  Constant input on bit 35 of port A: 1'0
  Constant input on bit 36 of port A: 1'0
  Constant input on bit 37 of port A: 1'0
  Constant input on bit 38 of port A: 1'0
  Constant input on bit 39 of port A: 1'0
  Constant input on bit 40 of port A: 1'0
  Constant input on bit 41 of port A: 1'1
  Constant input on bit 42 of port A: 1'0
  Constant input on bit 43 of port A: 1'0
  Constant input on bit 44 of port A: 1'0
  Constant input on bit 45 of port A: 1'0
  Constant input on bit 46 of port A: 1'0
  Constant input on bit 47 of port A: 1'0
  Constant input on bit 48 of port A: 1'0
  Constant input on bit 49 of port A: 1'1
  Constant input on bit 50 of port A: 1'0
  Constant input on bit 51 of port A: 1'0
  Constant input on bit 52 of port A: 1'0
  Constant input on bit 53 of port A: 1'0
  Constant input on bit 54 of port A: 1'0
  Constant input on bit 55 of port A: 1'0
  Constant input on bit 56 of port A: 1'0
  Constant input on bit 57 of port A: 1'1
Creating constmapped module `$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beopt_muxtree

3.59.703. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beopt_expr -mux_undef -mux_bool -fine

3.59.704. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~769 debug messages>

yosys [$paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724beclean -purge
Removed 251 unused cells and 17 unused wires.
Using template $paramod$constmap:4eaf6b89aedf4ffce0f1c5370d31e6610fd5da29$paramod$e8404fa4f181d4f16c6724be0f61a59a5b35bdf5\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
  Constant input on bit 16 of port A: 1'1
  Constant input on bit 17 of port A: 1'1
  Constant input on bit 18 of port A: 1'1
  Constant input on bit 19 of port A: 1'1
  Constant input on bit 20 of port A: 1'1
  Constant input on bit 21 of port A: 1'1
  Constant input on bit 22 of port A: 1'1
  Constant input on bit 23 of port A: 1'1
  Constant input on bit 24 of port A: 1'1
  Constant input on bit 25 of port A: 1'1
  Constant input on bit 26 of port A: 1'1
  Constant input on bit 27 of port A: 1'1
  Constant input on bit 28 of port A: 1'1
  Constant input on bit 29 of port A: 1'1
  Constant input on bit 30 of port A: 1'1
  Constant input on bit 31 of port A: 1'1
Creating constmapped module `$paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr'.

yosys [$paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cbopt_muxtree

3.59.705. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys [$paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cbopt_expr -mux_undef -mux_bool -fine

3.59.706. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~393 debug messages>

yosys [$paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cbclean -purge
Removed 82 unused cells and 15 unused wires.
Using template $paramod$constmap:efffea91ba5a7cff9cff52c1938ba41f6a7257da$paramod$ed7d9a57a5ddab90b8eaf1cb85bb854938d2dab4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
No more expansions possible.
<suppressed ~1 debug messages>

yosys> stat

3.60. Printing statistics.

=== apex2 ===

   Number of wires:               5909
   Number of wire bits:         1352875
   Number of public wires:         654
   Number of public wire bits:     654
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7328
     $_MUX_                       5439
     $_NOT_                       1624
     $_OR_                         265


yosys> opt_expr

3.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> opt_merge -nomux

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
<suppressed ~12711 debug messages>
Removed a total of 4237 cells.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex2.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.67. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..
Removed 0 unused cells and 3492 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
<suppressed ~623 debug messages>

yosys> opt_muxtree

3.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex2.
Performed a total of 0 changes.

yosys> opt_merge

3.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.73. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.74. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..
Removed 0 unused cells and 274 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> opt_muxtree

3.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex2.
Performed a total of 0 changes.

yosys> opt_merge

3.79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_share

3.80. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.81. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
<suppressed ~639 debug messages>

yosys> techmap -map +/techmap.v

3.85. Executing TECHMAP pass (map to technology primitives).

3.85.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> opt_merge -nomux

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

yosys> opt_muxtree

3.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex2.
Performed a total of 0 changes.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.91. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
MAX OPT ITERATION = 1

yosys> abc -dff

3.94. Executing ABC pass (technology mapping using ABC).

3.94.1. Summary of detected clock domains:
  2454 cells in clk={ }, en={ }, arst={ }, srst={ }

3.94.2. Extracting gate netlist of module `\apex2' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 2454 gates and 2494 wires to a netlist network with 38 inputs and 3 outputs.

3.94.2.1. Executing ABC.

yosys> abc -dff

3.95. Executing ABC pass (technology mapping using ABC).

3.95.1. Summary of detected clock domains:
  1502 cells in clk={ }, en={ }, arst={ }, srst={ }

3.95.2. Extracting gate netlist of module `\apex2' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1502 gates and 1540 wires to a netlist network with 38 inputs and 3 outputs.

3.95.2.1. Executing ABC.

yosys> abc -dff

3.96. Executing ABC pass (technology mapping using ABC).

3.96.1. Summary of detected clock domains:
  1432 cells in clk={ }, en={ }, arst={ }, srst={ }

3.96.2. Extracting gate netlist of module `\apex2' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1432 gates and 1470 wires to a netlist network with 38 inputs and 3 outputs.

3.96.2.1. Executing ABC.

yosys> abc -dff

3.97. Executing ABC pass (technology mapping using ABC).

3.97.1. Summary of detected clock domains:
  1386 cells in clk={ }, en={ }, arst={ }, srst={ }

3.97.2. Extracting gate netlist of module `\apex2' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 1386 gates and 1424 wires to a netlist network with 38 inputs and 3 outputs.

3.97.2.1. Executing ABC.

yosys> opt_ffinv

3.98. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> opt_merge -nomux

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex2.
Performed a total of 0 changes.

yosys> opt_merge

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_share

3.104. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..
Removed 0 unused cells and 6566 unused wires.
<suppressed ~614 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.108. Executing BMUXMAP pass.

yosys> demuxmap

3.109. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_N9ELGy/abc_tmp_1.scr

3.110. Executing ABC pass (technology mapping using ABC).

3.110.1. Extracting gate netlist of module `\apex2' to `<abc-temp-dir>/input.blif'..
Extracted 1363 gates and 1401 wires to a netlist network with 38 inputs and 3 outputs.

3.110.1.1. Executing ABC.
DE:   #PIs =  38  #Luts =   532  Max Lvl =   6  Avg Lvl =   6.00  [   0.24 sec. at Pass 0]{firstMap}
DE:   #PIs =  38  #Luts =   380  Max Lvl =  11  Avg Lvl =  10.33  [   6.54 sec. at Pass 1]{initMapFlow}
DE:   #PIs =  38  #Luts =   364  Max Lvl =  12  Avg Lvl =  11.33  [   1.33 sec. at Pass 2]{map}
DE:   #PIs =  38  #Luts =   337  Max Lvl =  12  Avg Lvl =  11.00  [   2.68 sec. at Pass 3]{postMap}
DE:   #PIs =  38  #Luts =   326  Max Lvl =  11  Avg Lvl =  10.33  [   1.57 sec. at Pass 4]{map}
DE:   #PIs =  38  #Luts =   306  Max Lvl =  10  Avg Lvl =  10.00  [   2.77 sec. at Pass 5]{postMap}
DE:   #PIs =  38  #Luts =   301  Max Lvl =  10  Avg Lvl =   9.67  [   1.59 sec. at Pass 6]{map}
DE:   #PIs =  38  #Luts =   269  Max Lvl =  11  Avg Lvl =  10.00  [   3.06 sec. at Pass 7]{postMap}
DE:   #PIs =  38  #Luts =   265  Max Lvl =  10  Avg Lvl =   9.33  [   1.52 sec. at Pass 8]{map}
DE:   #PIs =  38  #Luts =   240  Max Lvl =  11  Avg Lvl =   9.67  [   2.61 sec. at Pass 9]{postMap}
DE:   #PIs =  38  #Luts =   240  Max Lvl =  11  Avg Lvl =   9.67  [   1.24 sec. at Pass 10]{map}
DE:   #PIs =  38  #Luts =   198  Max Lvl =  10  Avg Lvl =   8.67  [   2.16 sec. at Pass 11]{postMap}
DE:   #PIs =  38  #Luts =   198  Max Lvl =  10  Avg Lvl =   8.67  [   0.83 sec. at Pass 12]{map}
DE:   #PIs =  38  #Luts =   175  Max Lvl =   9  Avg Lvl =   8.67  [   1.05 sec. at Pass 13]{postMap}
DE:   #PIs =  38  #Luts =   171  Max Lvl =  10  Avg Lvl =   9.33  [   1.00 sec. at Pass 14]{map}
DE:   #PIs =  38  #Luts =   130  Max Lvl =   8  Avg Lvl =   7.67  [   1.44 sec. at Pass 15]{postMap}
DE:   #PIs =  38  #Luts =   125  Max Lvl =  10  Avg Lvl =   9.00  [   0.56 sec. at Pass 16]{map}
DE:   #PIs =  38  #Luts =    87  Max Lvl =   8  Avg Lvl =   7.33  [   0.64 sec. at Pass 17]{postMap}
DE:   #PIs =  38  #Luts =    79  Max Lvl =   8  Avg Lvl =   7.67  [   0.43 sec. at Pass 18]{map}
DE:   #PIs =  38  #Luts =    64  Max Lvl =   8  Avg Lvl =   7.67  [   0.63 sec. at Pass 19]{postMap}
DE:   #PIs =  38  #Luts =    62  Max Lvl =   8  Avg Lvl =   8.00  [   0.28 sec. at Pass 20]{map}
DE:   #PIs =  38  #Luts =    55  Max Lvl =   7  Avg Lvl =   6.67  [   0.68 sec. at Pass 21]{postMap}
DE:   #PIs =  38  #Luts =    54  Max Lvl =   8  Avg Lvl =   8.00  [   0.37 sec. at Pass 22]{map}
DE:   #PIs =  38  #Luts =    51  Max Lvl =   8  Avg Lvl =   7.33  [   0.68 sec. at Pass 23]{postMap}
DE:   #PIs =  38  #Luts =    51  Max Lvl =   7  Avg Lvl =   7.00  [   0.94 sec. at Pass 24]{map}
DE:   #PIs =  38  #Luts =    48  Max Lvl =   7  Avg Lvl =   7.00  [   1.36 sec. at Pass 25]{postMap}
DE:   #PIs =  38  #Luts =    46  Max Lvl =   7  Avg Lvl =   6.67  [   1.47 sec. at Pass 26]{map}
DE:   #PIs =  38  #Luts =    43  Max Lvl =   8  Avg Lvl =   6.67  [   1.47 sec. at Pass 27]{postMap}
DE:   #PIs =  38  #Luts =    40  Max Lvl =   8  Avg Lvl =   8.00  [   1.26 sec. at Pass 28]{map}
DE:   #PIs =  38  #Luts =    40  Max Lvl =   7  Avg Lvl =   6.67  [   1.22 sec. at Pass 29]{postMap}
DE:   #PIs =  38  #Luts =    39  Max Lvl =   7  Avg Lvl =   6.33  [   2.11 sec. at Pass 30]{map}
DE:   #PIs =  38  #Luts =    37  Max Lvl =   9  Avg Lvl =   8.00  [   2.59 sec. at Pass 31]{postMap}
DE:   #PIs =  38  #Luts =    37  Max Lvl =   7  Avg Lvl =   7.00  [   1.60 sec. at Pass 32]{map}
DE:   #PIs =  38  #Luts =    35  Max Lvl =   8  Avg Lvl =   8.00  [   2.44 sec. at Pass 33]{postMap}
DE:   #PIs =  38  #Luts =    35  Max Lvl =   6  Avg Lvl =   6.00  [   1.74 sec. at Pass 34]{map}
DE:   #PIs =  38  #Luts =    34  Max Lvl =   8  Avg Lvl =   7.67  [   2.56 sec. at Pass 35]{postMap}
DE:   #PIs =  38  #Luts =    34  Max Lvl =   8  Avg Lvl =   7.67  [   2.24 sec. at Pass 36]{map}
DE:   #PIs =  38  #Luts =    33  Max Lvl =   9  Avg Lvl =   7.67  [   2.55 sec. at Pass 37]{postMap}
DE:   #PIs =  38  #Luts =    33  Max Lvl =   9  Avg Lvl =   7.67  [   2.23 sec. at Pass 38]{map}
DE:   #PIs =  38  #Luts =    32  Max Lvl =   8  Avg Lvl =   7.67  [   2.42 sec. at Pass 39]{postMap}
DE:   #PIs =  38  #Luts =    31  Max Lvl =   8  Avg Lvl =   7.00  [   2.13 sec. at Pass 40]{map}
DE:   #PIs =  38  #Luts =    31  Max Lvl =   8  Avg Lvl =   7.00  [   2.21 sec. at Pass 41]{postMap}
DE:   #PIs =  38  #Luts =    31  Max Lvl =   7  Avg Lvl =   6.67  [   1.02 sec. at Pass 42]{map}
DE:   #PIs =  38  #Luts =    30  Max Lvl =   7  Avg Lvl =   6.33  [   2.11 sec. at Pass 43]{postMap}
DE:   #PIs =  38  #Luts =    30  Max Lvl =   7  Avg Lvl =   6.33  [   2.16 sec. at Pass 44]{map}
DE:   #PIs =  38  #Luts =    30  Max Lvl =   7  Avg Lvl =   6.33  [   1.89 sec. at Pass 45]{postMap}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   8  Avg Lvl =   7.00  [   1.70 sec. at Pass 46]{map}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.67  [   2.68 sec. at Pass 47]{postMap}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.67  [   2.58 sec. at Pass 48]{map}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.67  [   2.49 sec. at Pass 49]{postMap}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.67  [   1.72 sec. at Pass 50]{map}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.67  [   2.71 sec. at Pass 51]{pushMap}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.67  [   2.67 sec. at Pass 52]{finalMap}

yosys> opt_expr

3.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> opt_merge -nomux

3.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex2.
Performed a total of 0 changes.

yosys> opt_merge

3.115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_share

3.116. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.117. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..
Removed 0 unused cells and 1401 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.120. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.121. Printing statistics.

=== apex2 ===

   Number of wires:                 67
   Number of wire bits:             67
   Number of public wires:          41
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $lut                           29


yosys> shregmap -minlen 8 -maxlen 20

3.122. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.123. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.124. Printing statistics.

=== apex2 ===

   Number of wires:                 67
   Number of wire bits:             67
   Number of public wires:          41
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $lut                           29


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.125. Executing TECHMAP pass (map to technology primitives).

3.125.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.125.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.125.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~165 debug messages>

yosys> opt_expr -mux_undef

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
<suppressed ~926 debug messages>

yosys> simplemap

3.127. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> opt_merge

3.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
<suppressed ~240 debug messages>
Removed a total of 80 cells.

yosys> opt_dff -nodffe -nosdff

3.130. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..
Removed 0 unused cells and 49 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.132. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
<suppressed ~16 debug messages>

yosys> opt_merge -nomux

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex2.
Performed a total of 0 changes.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_share

3.137. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.138. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..

yosys> opt_expr

3.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_N9ELGy/abc_tmp_2.scr

3.141. Executing ABC pass (technology mapping using ABC).

3.141.1. Extracting gate netlist of module `\apex2' to `<abc-temp-dir>/input.blif'..
Extracted 153 gates and 193 wires to a netlist network with 38 inputs and 3 outputs.

3.141.1.1. Executing ABC.
DE:   #PIs =  38  #Luts =    37  Max Lvl =   5  Avg Lvl =   5.00  [   0.10 sec. at Pass 0]{firstMap}
DE:   #PIs =  38  #Luts =    30  Max Lvl =   7  Avg Lvl =   6.33  [   0.27 sec. at Pass 1]{initMapFlow}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.33  [   0.17 sec. at Pass 2]{map}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.33  [   0.22 sec. at Pass 3]{postMap}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.33  [   0.43 sec. at Pass 4]{map}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.33  [   0.50 sec. at Pass 5]{postMap}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.33  [   1.14 sec. at Pass 6]{pushMap}
DE:   #PIs =  38  #Luts =    29  Max Lvl =   7  Avg Lvl =   6.33  [   0.98 sec. at Pass 7]{finalMap}

yosys> opt_expr

3.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.

yosys> opt_merge -nomux

3.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apex2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.145. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apex2.
Performed a total of 0 changes.

yosys> opt_merge

3.146. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apex2'.
Removed a total of 0 cells.

yosys> opt_share

3.147. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.148. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..
Removed 0 unused cells and 165 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module apex2.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.151. Executing HIERARCHY pass (managing design hierarchy).

3.151.1. Analyzing design hierarchy..
Top module:  \apex2

3.151.2. Analyzing design hierarchy..
Top module:  \apex2
Removed 0 unused modules.

yosys> stat

3.152. Printing statistics.

=== apex2 ===

   Number of wires:                 67
   Number of wire bits:             67
   Number of public wires:          41
   Number of public wire bits:      41
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $lut                           29


yosys> opt_clean -purge

3.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apex2..

yosys> write_verilog -noattr -nohex synthesized.v

3.154. Executing Verilog backend.
Dumping module `\apex2'.

Warnings: 616 unique messages, 616 total
End of script. Logfile hash: 567a25ef96, CPU: user 48.58s system 0.74s, MEM: 365.28 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 88% 6x abc (390 sec), 6% 322x clean (30 sec), ...
real 198.15
user 385.60
sys 54.33
