/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [20:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [31:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = !(celloutsig_0_2z ? celloutsig_0_9z[0] : _00_);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? in_data[181] : celloutsig_1_2z);
  assign celloutsig_1_6z = !(celloutsig_1_1z ? celloutsig_1_4z : celloutsig_1_3z);
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_1z : _01_);
  assign celloutsig_0_7z = !(_02_ ? celloutsig_0_2z : celloutsig_0_1z);
  assign celloutsig_0_8z = !(celloutsig_0_2z ? celloutsig_0_0z : celloutsig_0_2z);
  assign celloutsig_0_10z = !(celloutsig_0_7z ? in_data[76] : celloutsig_0_6z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_1z : in_data[33]);
  reg [20:0] _12_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 21'h000000;
    else _12_ <= { in_data[93:76], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _03_[20:17], _01_, _03_[15:5], _00_, _03_[3:2], _02_, _03_[0] } = _12_;
  assign celloutsig_0_0z = in_data[74:58] && in_data[60:44];
  assign celloutsig_1_0z = in_data[130:128] && in_data[141:139];
  assign celloutsig_1_4z = { in_data[171:170], celloutsig_1_0z } && { in_data[125:124], celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[108], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z } && { in_data[104:103], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[15:11] && { in_data[20:18], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = ! { in_data[32:28], celloutsig_0_1z };
  assign celloutsig_1_1z = ! { in_data[145:136], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = ! { in_data[182:176], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = ! { in_data[110:99], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_12z = ! { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = ! celloutsig_1_13z[19:9];
  assign celloutsig_0_6z = ! { in_data[47:41], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { celloutsig_1_8z[3], celloutsig_1_8z[1] } = celloutsig_1_1z ? { celloutsig_1_0z, 1'h1 } : { 1'h0, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_5z ? { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, 1'h1, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_8z[3], celloutsig_1_8z[3], celloutsig_1_8z[1], 1'h1, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z[3], celloutsig_1_8z[3], celloutsig_1_8z[1], 1'h1 } : in_data[173:155];
  assign celloutsig_1_10z[5:1] = celloutsig_1_1z ? { celloutsig_1_8z[3], celloutsig_1_8z[3], celloutsig_1_8z[1], celloutsig_1_5z, celloutsig_1_3z } : celloutsig_1_9z[9:5];
  assign celloutsig_1_11z = in_data[97] ? { celloutsig_1_10z[2:1], celloutsig_1_7z, celloutsig_1_2z } : { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = celloutsig_1_12z ? { celloutsig_1_11z[2:0], celloutsig_1_1z, 1'h1, celloutsig_1_2z, celloutsig_1_1z } : { celloutsig_1_9z[18:14], 1'h0, celloutsig_1_7z };
  assign celloutsig_1_18z = celloutsig_1_0z ? { celloutsig_1_11z[2:1], celloutsig_1_8z[3], celloutsig_1_8z[3], celloutsig_1_8z[1], celloutsig_1_5z } : celloutsig_1_17z[6:1];
  assign celloutsig_0_9z = celloutsig_0_0z ? { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_2z } : { _03_[12:11], celloutsig_0_8z };
  always_latch
    if (clkin_data[0]) celloutsig_0_34z = 4'h0;
    else if (!clkin_data[64]) celloutsig_0_34z = celloutsig_0_19z;
  always_latch
    if (!clkin_data[32]) celloutsig_1_13z = 32'd0;
    else if (clkin_data[96]) celloutsig_1_13z = { celloutsig_1_9z[12:4], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z[3], celloutsig_1_8z[3], celloutsig_1_8z[1], celloutsig_1_5z, celloutsig_1_10z[5:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z[5:1], celloutsig_1_4z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_19z = 4'h0;
    else if (clkin_data[64]) celloutsig_0_19z = { celloutsig_0_9z, celloutsig_0_10z };
  assign { _03_[16], _03_[4], _03_[1] } = { _01_, _00_, _02_ };
  assign celloutsig_1_10z[0] = celloutsig_1_4z;
  assign { celloutsig_1_8z[2], celloutsig_1_8z[0] } = { celloutsig_1_8z[3], celloutsig_1_5z };
  assign { out_data[133:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
