// Seed: 1187307509
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [(  -1  ) : 1] id_7;
endmodule
module module_1 #(
    parameter id_19 = 32'd58,
    parameter id_7  = 32'd70,
    parameter id_8  = 32'd99
) (
    id_1#(
        .id_2(-1),
        .id_3(id_4),
        .id_5(id_6[{_id_7, _id_8} : ~-1==1])
    ),
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    _id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  module_0 modCall_1 (
      id_34,
      id_25,
      id_3,
      id_36,
      id_9,
      id_35
  );
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire _id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire _id_8;
  output wire _id_7;
  output logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [-1 : id_19] id_38;
  ;
  parameter id_39 = -1 - $realtime;
endmodule
