// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out 
aor 0, 1
b, 0, is not
xor xor 0, a, 1
endmodule
