{
  "Top": "fir",
  "RtlTop": "fir",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_schedule -effort=medium",
      "config_schedule -relax_ii_for_timing=0",
      "config_bind -effort=medium"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "20",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fir",
    "Version": "1.0",
    "DisplayName": "Fir",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/.settings\/fir.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fir_coeff.vhd",
      "impl\/vhdl\/fir_data_in_V.vhd",
      "impl\/vhdl\/fir.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fir_coeff.v",
      "impl\/verilog\/fir_coeff_rom.dat",
      "impl\/verilog\/fir_data_in_V.v",
      "impl\/verilog\/fir_data_in_V_ram.dat",
      "impl\/verilog\/fir.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/HLS\/FIR_AXI4\/Solution1\/.autopilot\/db\/fir.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "stream_in stream_out",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "stream_in": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "stream_in",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "2"
      }
    },
    "stream_out": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "stream_out",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TREADY": {"Type": "bool"},
        "TVALID": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "2"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "stream_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_in_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "stream_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "stream_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "stream_in_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "stream_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TID": {
      "dir": "in",
      "width": "5"
    },
    "stream_out_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "stream_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "stream_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "stream_out_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "stream_out_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "stream_out_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "stream_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "stream_in_V_data_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_dest_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_keep_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_strb_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_user_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_last_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_id_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_out_V_data_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "stream_out_V_dest_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "stream_out_V_keep_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "stream_out_V_strb_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "stream_out_V_user_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "stream_out_V_last_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "1"
    },
    "stream_out_V_id_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fir"},
    "Metrics": {"fir": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "20",
          "PipelineII": "21",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.806"
        },
        "Loops": [{
            "Name": "FILTER_LOOP",
            "TripCount": "9",
            "Latency": "18",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "439",
          "LUT": "749",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fir",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-10-28 22:17:20 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
