$date
	Mon Feb 16 21:58:26 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$var integer 32 ( i [31:0] $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ) out2 $end
$var wire 1 * out1 $end
$var wire 1 ! out $end
$scope module HA1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 & s $end
$var wire 1 * out $end
$upscope $end
$scope module HA2 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & s $end
$var wire 1 ) out $end
$upscope $end
$scope module HA3 $end
$var wire 1 * a $end
$var wire 1 ) b $end
$var wire 1 ' s $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1*
1)
b0 (
0'
0&
1%
0$
1#
0"
1!
$end
#10000
0!
0*
0)
1&
b1 (
#20000
1!
1*
1)
1'
0&
b10 (
#30000
0!
0*
0)
1&
b11 (
#40000
b100 (
