#
# MIX %CONF% %TEMPLATE% V1.0 20030724 wilfried.gaensheimer@micronas.com
# © Micronas GmbH 2003
# 
#
# MIX core settings
#

# define output dirs
# MIXCFG output.path v
# MIXCFG output.path_include include
# MIXCFG internal.path tmp
# MIXCFG intermediate.path tmp
# MIXCFG intermediate.keep 1

# HDL output format
MIXCFG output.generate.portmapsort input
MIXCFG output.language.verilog ansistyle,2001param 
MIXCFG output.generate.inout mode
MIXCFG output.generate.arch %EMPTY%

# create seperate files for each module
MIXCFG outarch ARCH
MIXCFG outenty ENTY
MIXCFG outconf CONF

# change check to leave unused signals untouched 
#MIXCFG check.signal "load,driver,check"

# disable check for lower-case ports
MIXCFG check.name.all na

# use signal name as port name
MIXCFG port.generate.name postfix
MIXCFG postfix.PREFIX_PORT_GEN %EMPTY%
MIXCFG postfix.POSTFIX_PORT_GEN _%IO%

# instance naming
MIXCFG postfix.PREFIX_INSTANCE %EMPTY%
MIXCFG postfix.POSTFIX_INSTANCE _i


#
# Always run in compare/delta mode:
#
MIXCFG output.generate.delta 1
MIXCFG output.delta sort,remove

#!End
