module ZeroDetect(G, Z);
input [7:0] G;
output Z;
assign Z= ~G[7] & ~G[6] & ~G[5] & ~G[4] & ~G[3] & ~G[2] & ~G[1] & ~G[0];
//assign Z = &~G;
endmodule