{"top":"global.down_sample",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U6":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U7":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U8":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U9":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2.out","add_all__U6.in0"],
          ["mul_d1__U3.out","add_all__U6.in1"],
          ["add_all__U7.in0","add_all__U6.out"],
          ["mul_d2__U4.out","add_all__U7.in1"],
          ["add_all__U8.in0","add_all__U7.out"],
          ["mul_d3__U5.out","add_all__U8.in1"],
          ["add_all__U9.in0","add_all__U8.out"],
          ["const_term.out","add_all__U9.in1"],
          ["self.out","add_all__U9.out"],
          ["mul_d0__U2.in0","coeff_0.out"],
          ["mul_d1__U3.in0","coeff_1.out"],
          ["mul_d2__U4.in0","coeff_2.out"],
          ["mul_d3__U5.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U2.in1"],
          ["self.d.1","mul_d1__U3.in1"],
          ["self.d.2","mul_d2__U4.in1"],
          ["self.d.3","mul_d3__U5.in1"]
        ]
      },
      "aff__U107":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0400"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0020"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U108.out","add_all__U112.in0"],
          ["mul_d1__U109.out","add_all__U112.in1"],
          ["add_all__U113.in0","add_all__U112.out"],
          ["mul_d2__U110.out","add_all__U113.in1"],
          ["add_all__U114.in0","add_all__U113.out"],
          ["mul_d3__U111.out","add_all__U114.in1"],
          ["add_all__U115.in0","add_all__U114.out"],
          ["const_term.out","add_all__U115.in1"],
          ["self.out","add_all__U115.out"],
          ["mul_d0__U108.in0","coeff_0.out"],
          ["mul_d1__U109.in0","coeff_1.out"],
          ["mul_d2__U110.in0","coeff_2.out"],
          ["mul_d3__U111.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U108.in1"],
          ["self.d.1","mul_d1__U109.in1"],
          ["self.d.2","mul_d2__U110.in1"],
          ["self.d.3","mul_d3__U111.in1"]
        ]
      },
      "aff__U117":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U122":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U123":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0400"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0020"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U118":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U119":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U118.out","add_all__U122.in0"],
          ["mul_d1__U119.out","add_all__U122.in1"],
          ["add_all__U123.in0","add_all__U122.out"],
          ["mul_d2__U120.out","add_all__U123.in1"],
          ["add_all__U124.in0","add_all__U123.out"],
          ["mul_d3__U121.out","add_all__U124.in1"],
          ["add_all__U125.in0","add_all__U124.out"],
          ["const_term.out","add_all__U125.in1"],
          ["self.out","add_all__U125.out"],
          ["mul_d0__U118.in0","coeff_0.out"],
          ["mul_d1__U119.in0","coeff_1.out"],
          ["mul_d2__U120.in0","coeff_2.out"],
          ["mul_d3__U121.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U118.in1"],
          ["self.d.1","mul_d1__U119.in1"],
          ["self.d.2","mul_d2__U120.in1"],
          ["self.d.3","mul_d3__U121.in1"]
        ]
      },
      "aff__U126":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0400"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0020"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U127":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U129":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U130":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U127.out","add_all__U131.in0"],
          ["mul_d1__U128.out","add_all__U131.in1"],
          ["add_all__U132.in0","add_all__U131.out"],
          ["mul_d2__U129.out","add_all__U132.in1"],
          ["add_all__U133.in0","add_all__U132.out"],
          ["mul_d3__U130.out","add_all__U133.in1"],
          ["add_all__U134.in0","add_all__U133.out"],
          ["const_term.out","add_all__U134.in1"],
          ["self.out","add_all__U134.out"],
          ["mul_d0__U127.in0","coeff_0.out"],
          ["mul_d1__U128.in0","coeff_1.out"],
          ["mul_d2__U129.in0","coeff_2.out"],
          ["mul_d3__U130.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U127.in1"],
          ["self.d.1","mul_d1__U128.in1"],
          ["self.d.2","mul_d2__U129.in1"],
          ["self.d.3","mul_d3__U130.in1"]
        ]
      },
      "aff__U136":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U143":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U144":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U139":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U137.out","add_all__U141.in0"],
          ["mul_d1__U138.out","add_all__U141.in1"],
          ["add_all__U142.in0","add_all__U141.out"],
          ["mul_d2__U139.out","add_all__U142.in1"],
          ["add_all__U143.in0","add_all__U142.out"],
          ["mul_d3__U140.out","add_all__U143.in1"],
          ["add_all__U144.in0","add_all__U143.out"],
          ["const_term.out","add_all__U144.in1"],
          ["self.out","add_all__U144.out"],
          ["mul_d0__U137.in0","coeff_0.out"],
          ["mul_d1__U138.in0","coeff_1.out"],
          ["mul_d2__U139.in0","coeff_2.out"],
          ["mul_d3__U140.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U137.in1"],
          ["self.d.1","mul_d1__U138.in1"],
          ["self.d.2","mul_d2__U139.in1"],
          ["self.d.3","mul_d3__U140.in1"]
        ]
      },
      "aff__U145":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U148":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U146.out","add_all__U150.in0"],
          ["mul_d1__U147.out","add_all__U150.in1"],
          ["add_all__U151.in0","add_all__U150.out"],
          ["mul_d2__U148.out","add_all__U151.in1"],
          ["add_all__U152.in0","add_all__U151.out"],
          ["mul_d3__U149.out","add_all__U152.in1"],
          ["add_all__U153.in0","add_all__U152.out"],
          ["const_term.out","add_all__U153.in1"],
          ["self.out","add_all__U153.out"],
          ["mul_d0__U146.in0","coeff_0.out"],
          ["mul_d1__U147.in0","coeff_1.out"],
          ["mul_d2__U148.in0","coeff_2.out"],
          ["mul_d3__U149.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U146.in1"],
          ["self.d.1","mul_d1__U147.in1"],
          ["self.d.2","mul_d2__U148.in1"],
          ["self.d.3","mul_d3__U149.in1"]
        ]
      },
      "aff__U155":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U161":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U163":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U157":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U159":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U156.out","add_all__U160.in0"],
          ["mul_d1__U157.out","add_all__U160.in1"],
          ["add_all__U161.in0","add_all__U160.out"],
          ["mul_d2__U158.out","add_all__U161.in1"],
          ["add_all__U162.in0","add_all__U161.out"],
          ["mul_d3__U159.out","add_all__U162.in1"],
          ["add_all__U163.in0","add_all__U162.out"],
          ["const_term.out","add_all__U163.in1"],
          ["self.out","add_all__U163.out"],
          ["mul_d0__U156.in0","coeff_0.out"],
          ["mul_d1__U157.in0","coeff_1.out"],
          ["mul_d2__U158.in0","coeff_2.out"],
          ["mul_d3__U159.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U156.in1"],
          ["self.d.1","mul_d1__U157.in1"],
          ["self.d.2","mul_d2__U158.in1"],
          ["self.d.3","mul_d3__U159.in1"]
        ]
      },
      "aff__U164":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U169":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U170":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U171":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U167":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U165.out","add_all__U169.in0"],
          ["mul_d1__U166.out","add_all__U169.in1"],
          ["add_all__U170.in0","add_all__U169.out"],
          ["mul_d2__U167.out","add_all__U170.in1"],
          ["add_all__U171.in0","add_all__U170.out"],
          ["mul_d3__U168.out","add_all__U171.in1"],
          ["add_all__U172.in0","add_all__U171.out"],
          ["const_term.out","add_all__U172.in1"],
          ["self.out","add_all__U172.out"],
          ["mul_d0__U165.in0","coeff_0.out"],
          ["mul_d1__U166.in0","coeff_1.out"],
          ["mul_d2__U167.in0","coeff_2.out"],
          ["mul_d3__U168.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U165.in1"],
          ["self.d.1","mul_d1__U166.in1"],
          ["self.d.2","mul_d2__U167.in1"],
          ["self.d.3","mul_d3__U168.in1"]
        ]
      },
      "aff__U174":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U179":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U180":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U181":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U182":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "mul_d0__U175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U176":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U177":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U175.out","add_all__U179.in0"],
          ["mul_d1__U176.out","add_all__U179.in1"],
          ["add_all__U180.in0","add_all__U179.out"],
          ["mul_d2__U177.out","add_all__U180.in1"],
          ["add_all__U181.in0","add_all__U180.out"],
          ["mul_d3__U178.out","add_all__U181.in1"],
          ["add_all__U182.in0","add_all__U181.out"],
          ["const_term.out","add_all__U182.in1"],
          ["self.out","add_all__U182.out"],
          ["mul_d0__U175.in0","coeff_0.out"],
          ["mul_d1__U176.in0","coeff_1.out"],
          ["mul_d2__U177.in0","coeff_2.out"],
          ["mul_d3__U178.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U175.in1"],
          ["self.d.1","mul_d1__U176.in1"],
          ["self.d.2","mul_d2__U177.in1"],
          ["self.d.3","mul_d3__U178.in1"]
        ]
      },
      "aff__U183":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U187":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U184.out","add_all__U188.in0"],
          ["mul_d1__U185.out","add_all__U188.in1"],
          ["add_all__U189.in0","add_all__U188.out"],
          ["mul_d2__U186.out","add_all__U189.in1"],
          ["add_all__U190.in0","add_all__U189.out"],
          ["mul_d3__U187.out","add_all__U190.in1"],
          ["add_all__U191.in0","add_all__U190.out"],
          ["const_term.out","add_all__U191.in1"],
          ["self.out","add_all__U191.out"],
          ["mul_d0__U184.in0","coeff_0.out"],
          ["mul_d1__U185.in0","coeff_1.out"],
          ["mul_d2__U186.in0","coeff_2.out"],
          ["mul_d3__U187.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U184.in1"],
          ["self.d.1","mul_d1__U185.in1"],
          ["self.d.2","mul_d2__U186.in1"],
          ["self.d.3","mul_d3__U187.in1"]
        ]
      },
      "aff__U193":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U198":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U199":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U200":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mul_d0__U194":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U195":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U197":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U194.out","add_all__U198.in0"],
          ["mul_d1__U195.out","add_all__U198.in1"],
          ["add_all__U199.in0","add_all__U198.out"],
          ["mul_d2__U196.out","add_all__U199.in1"],
          ["add_all__U200.in0","add_all__U199.out"],
          ["mul_d3__U197.out","add_all__U200.in1"],
          ["add_all__U201.in0","add_all__U200.out"],
          ["const_term.out","add_all__U201.in1"],
          ["self.out","add_all__U201.out"],
          ["mul_d0__U194.in0","coeff_0.out"],
          ["mul_d1__U195.in0","coeff_1.out"],
          ["mul_d2__U196.in0","coeff_2.out"],
          ["mul_d3__U197.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U194.in1"],
          ["self.d.1","mul_d1__U195.in1"],
          ["self.d.2","mul_d2__U196.in1"],
          ["self.d.3","mul_d3__U197.in1"]
        ]
      },
      "aff__U202":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U207":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U208":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U203":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U205":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U206":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U203.out","add_all__U207.in0"],
          ["mul_d1__U204.out","add_all__U207.in1"],
          ["add_all__U208.in0","add_all__U207.out"],
          ["mul_d2__U205.out","add_all__U208.in1"],
          ["add_all__U209.in0","add_all__U208.out"],
          ["mul_d3__U206.out","add_all__U209.in1"],
          ["add_all__U210.in0","add_all__U209.out"],
          ["const_term.out","add_all__U210.in1"],
          ["self.out","add_all__U210.out"],
          ["mul_d0__U203.in0","coeff_0.out"],
          ["mul_d1__U204.in0","coeff_1.out"],
          ["mul_d2__U205.in0","coeff_2.out"],
          ["mul_d3__U206.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U203.in1"],
          ["self.d.1","mul_d1__U204.in1"],
          ["self.d.2","mul_d2__U205.in1"],
          ["self.d.3","mul_d3__U206.in1"]
        ]
      },
      "aff__U24":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U29":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U30":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U31":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U32":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0400"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0020"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h4000"]}
          },
          "mul_d0__U25":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U26":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U27":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U28":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U25.out","add_all__U29.in0"],
          ["mul_d1__U26.out","add_all__U29.in1"],
          ["add_all__U30.in0","add_all__U29.out"],
          ["mul_d2__U27.out","add_all__U30.in1"],
          ["add_all__U31.in0","add_all__U30.out"],
          ["mul_d3__U28.out","add_all__U31.in1"],
          ["add_all__U32.in0","add_all__U31.out"],
          ["const_term.out","add_all__U32.in1"],
          ["self.out","add_all__U32.out"],
          ["mul_d0__U25.in0","coeff_0.out"],
          ["mul_d1__U26.in0","coeff_1.out"],
          ["mul_d2__U27.in0","coeff_2.out"],
          ["mul_d3__U28.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U25.in1"],
          ["self.d.1","mul_d1__U26.in1"],
          ["self.d.2","mul_d2__U27.in1"],
          ["self.d.3","mul_d3__U28.in1"]
        ]
      },
      "aff__U48":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U53":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U54":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U55":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U56":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0800"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h5000"]}
          },
          "mul_d0__U49":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U50":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U51":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U52":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U49.out","add_all__U53.in0"],
          ["mul_d1__U50.out","add_all__U53.in1"],
          ["add_all__U54.in0","add_all__U53.out"],
          ["mul_d2__U51.out","add_all__U54.in1"],
          ["add_all__U55.in0","add_all__U54.out"],
          ["mul_d3__U52.out","add_all__U55.in1"],
          ["add_all__U56.in0","add_all__U55.out"],
          ["const_term.out","add_all__U56.in1"],
          ["self.out","add_all__U56.out"],
          ["mul_d0__U49.in0","coeff_0.out"],
          ["mul_d1__U50.in0","coeff_1.out"],
          ["mul_d2__U51.in0","coeff_2.out"],
          ["mul_d3__U52.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U49.in1"],
          ["self.d.1","mul_d1__U50.in1"],
          ["self.d.2","mul_d2__U51.in1"],
          ["self.d.3","mul_d3__U52.in1"]
        ]
      },
      "aff__U75":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U81":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0800"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h7000"]}
          },
          "mul_d0__U76":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U77":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U79":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U76.out","add_all__U80.in0"],
          ["mul_d1__U77.out","add_all__U80.in1"],
          ["add_all__U81.in0","add_all__U80.out"],
          ["mul_d2__U78.out","add_all__U81.in1"],
          ["add_all__U82.in0","add_all__U81.out"],
          ["mul_d3__U79.out","add_all__U82.in1"],
          ["add_all__U83.in0","add_all__U82.out"],
          ["const_term.out","add_all__U83.in1"],
          ["self.out","add_all__U83.out"],
          ["mul_d0__U76.in0","coeff_0.out"],
          ["mul_d1__U77.in0","coeff_1.out"],
          ["mul_d2__U78.in0","coeff_2.out"],
          ["mul_d3__U79.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U76.in1"],
          ["self.d.1","mul_d1__U77.in1"],
          ["self.d.2","mul_d2__U78.in1"],
          ["self.d.3","mul_d3__U79.in1"]
        ]
      },
      "aff__U98":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U103":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U104":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U105":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U106":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0400"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0020"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U99":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U100":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U99.out","add_all__U103.in0"],
          ["mul_d1__U100.out","add_all__U103.in1"],
          ["add_all__U104.in0","add_all__U103.out"],
          ["mul_d2__U101.out","add_all__U104.in1"],
          ["add_all__U105.in0","add_all__U104.out"],
          ["mul_d3__U102.out","add_all__U105.in1"],
          ["add_all__U106.in0","add_all__U105.out"],
          ["const_term.out","add_all__U106.in1"],
          ["self.out","add_all__U106.out"],
          ["mul_d0__U99.in0","coeff_0.out"],
          ["mul_d1__U100.in0","coeff_1.out"],
          ["mul_d2__U101.in0","coeff_2.out"],
          ["mul_d3__U102.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U99.in1"],
          ["self.d.1","mul_d1__U100.in1"],
          ["self.d.2","mul_d2__U101.in1"],
          ["self.d.3","mul_d3__U102.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U12":{
            "modref":"corebit.and"
          },
          "d_0_am__U13":{
            "modref":"corebit.and"
          },
          "d_0_am__U14":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U15":{
            "modref":"corebit.and"
          },
          "d_1_am__U16":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U17":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U10.out"],
          ["d_1_inc.in1","_U10.out"],
          ["d_2_inc.in1","_U10.out"],
          ["d_3_inc.in1","_U10.out"],
          ["inc_time.in1","_U10.out"],
          ["cmp_time.in1","_U11.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U12.in0"],
          ["d_1_at_max.out","d_0_am__U12.in1"],
          ["d_0_am__U13.in0","d_0_am__U12.out"],
          ["d_2_at_max.out","d_0_am__U13.in1"],
          ["d_0_am__U14.in0","d_0_am__U13.out"],
          ["d_3_at_max.out","d_0_am__U14.in1"],
          ["d_0_next_value.sel","d_0_am__U14.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U15.in0"],
          ["d_2_at_max.out","d_1_am__U15.in1"],
          ["d_1_am__U16.in0","d_1_am__U15.out"],
          ["d_3_at_max.out","d_1_am__U16.in1"],
          ["d_1_next_value.sel","d_1_am__U16.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U17.in0"],
          ["d_3_at_max.out","d_2_am__U17.in1"],
          ["d_2_next_value.sel","d_2_am__U17.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U23":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U34":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U24"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U35":{
            "modref":"corebit.and"
          },
          "d_0_am__U36":{
            "modref":"corebit.and"
          },
          "d_0_am__U37":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U38":{
            "modref":"corebit.and"
          },
          "d_1_am__U39":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U40":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U33.out"],
          ["d_1_inc.in1","_U33.out"],
          ["d_2_inc.in1","_U33.out"],
          ["d_3_inc.in1","_U33.out"],
          ["inc_time.in1","_U33.out"],
          ["cmp_time.in1","_U34.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U35.in0"],
          ["d_1_at_max.out","d_0_am__U35.in1"],
          ["d_0_am__U36.in0","d_0_am__U35.out"],
          ["d_2_at_max.out","d_0_am__U36.in1"],
          ["d_0_am__U37.in0","d_0_am__U36.out"],
          ["d_3_at_max.out","d_0_am__U37.in1"],
          ["d_0_next_value.sel","d_0_am__U37.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U38.in0"],
          ["d_2_at_max.out","d_1_am__U38.in1"],
          ["d_1_am__U39.in0","d_1_am__U38.out"],
          ["d_3_at_max.out","d_1_am__U39.in1"],
          ["d_1_next_value.sel","d_1_am__U39.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U40.in0"],
          ["d_3_at_max.out","d_2_am__U40.in1"],
          ["d_2_next_value.sel","d_2_am__U40.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U47":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U57":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U48"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U59":{
            "modref":"corebit.and"
          },
          "d_0_am__U60":{
            "modref":"corebit.and"
          },
          "d_0_am__U61":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U62":{
            "modref":"corebit.and"
          },
          "d_1_am__U63":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U64":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U57.out"],
          ["d_1_inc.in1","_U57.out"],
          ["d_2_inc.in1","_U57.out"],
          ["d_3_inc.in1","_U57.out"],
          ["inc_time.in1","_U57.out"],
          ["cmp_time.in1","_U58.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U59.in0"],
          ["d_1_at_max.out","d_0_am__U59.in1"],
          ["d_0_am__U60.in0","d_0_am__U59.out"],
          ["d_2_at_max.out","d_0_am__U60.in1"],
          ["d_0_am__U61.in0","d_0_am__U60.out"],
          ["d_3_at_max.out","d_0_am__U61.in1"],
          ["d_0_next_value.sel","d_0_am__U61.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U62.in0"],
          ["d_2_at_max.out","d_1_am__U62.in1"],
          ["d_1_am__U63.in0","d_1_am__U62.out"],
          ["d_3_at_max.out","d_1_am__U63.in1"],
          ["d_1_next_value.sel","d_1_am__U63.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U64.in0"],
          ["d_3_at_max.out","d_2_am__U64.in1"],
          ["d_2_next_value.sel","d_2_am__U64.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U74":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U84":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U85":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U75"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U86":{
            "modref":"corebit.and"
          },
          "d_0_am__U87":{
            "modref":"corebit.and"
          },
          "d_0_am__U88":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U89":{
            "modref":"corebit.and"
          },
          "d_1_am__U90":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U91":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001f"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U84.out"],
          ["d_1_inc.in1","_U84.out"],
          ["d_2_inc.in1","_U84.out"],
          ["d_3_inc.in1","_U84.out"],
          ["inc_time.in1","_U84.out"],
          ["cmp_time.in1","_U85.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U86.in0"],
          ["d_1_at_max.out","d_0_am__U86.in1"],
          ["d_0_am__U87.in0","d_0_am__U86.out"],
          ["d_2_at_max.out","d_0_am__U87.in1"],
          ["d_0_am__U88.in0","d_0_am__U87.out"],
          ["d_3_at_max.out","d_0_am__U88.in1"],
          ["d_0_next_value.sel","d_0_am__U88.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U89.in0"],
          ["d_2_at_max.out","d_1_am__U89.in1"],
          ["d_1_am__U90.in0","d_1_am__U89.out"],
          ["d_3_at_max.out","d_1_am__U90.in1"],
          ["d_1_next_value.sel","d_1_am__U90.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U91.in0"],
          ["d_3_at_max.out","d_2_am__U91.in1"],
          ["d_2_next_value.sel","d_2_am__U91.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "array_delay_U18":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U19.clk"],
          ["self.in.0","_U19.in"],
          ["self.out.0","_U19.out"],
          ["self.clk","_U20.clk"],
          ["self.in.1","_U20.in"],
          ["self.out.1","_U20.out"],
          ["self.clk","_U21.clk"],
          ["self.in.2","_U21.in"],
          ["self.out.2","_U21.out"],
          ["self.clk","_U22.clk"],
          ["self.in.3","_U22.in"],
          ["self.out.3","_U22.out"]
        ]
      },
      "array_delay_U41":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U42":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U43":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U45":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U42.clk"],
          ["self.in.0","_U42.in"],
          ["self.out.0","_U42.out"],
          ["self.clk","_U43.clk"],
          ["self.in.1","_U43.in"],
          ["self.out.1","_U43.out"],
          ["self.clk","_U44.clk"],
          ["self.in.2","_U44.in"],
          ["self.out.2","_U44.out"],
          ["self.clk","_U45.clk"],
          ["self.in.3","_U45.in"],
          ["self.out.3","_U45.out"]
        ]
      },
      "array_delay_U65":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U67":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U66.clk"],
          ["self.in.0","_U66.in"],
          ["self.out.0","_U66.out"],
          ["self.clk","_U67.clk"],
          ["self.in.1","_U67.in"],
          ["self.out.1","_U67.out"],
          ["self.clk","_U68.clk"],
          ["self.in.2","_U68.in"],
          ["self.out.2","_U68.out"],
          ["self.clk","_U69.clk"],
          ["self.in.3","_U69.in"],
          ["self.out.3","_U69.out"]
        ]
      },
      "array_delay_U92":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U93":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U94":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U96":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U93.clk"],
          ["self.in.0","_U93.in"],
          ["self.out.0","_U93.out"],
          ["self.clk","_U94.clk"],
          ["self.in.1","_U94.in"],
          ["self.out.1","_U94.out"],
          ["self.clk","_U95.clk"],
          ["self.in.2","_U95.in"],
          ["self.out.2","_U95.out"],
          ["self.clk","_U96.clk"],
          ["self.in.3","_U96.in"],
          ["self.out.3","_U96.out"]
        ]
      },
      "avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10"],
          ["self.valid","self.en"]
        ]
      },
      "avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4"]
        ]
      },
      "avg_pool_stencil_op_hcompute_avg_pool_stencil_2_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4"],
          ["self.valid","self.en"]
        ]
      },
      "avg_pool_stencil_op_hcompute_hw_output_stencil_10_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10"]
        ]
      },
      "avg_pool_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_avg_pool_stencil_1_read_ren","BitIn"],
          ["op_hcompute_avg_pool_stencil_1_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_avg_pool_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_avg_pool_stencil_1_write_wen","BitIn"],
          ["op_hcompute_avg_pool_stencil_1_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_avg_pool_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_avg_pool_stencil_write_wen","BitIn"],
          ["op_hcompute_avg_pool_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_avg_pool_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_broadcast":{
            "modref":"global.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_broadcast"
          },
          "avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10":{
            "modref":"global.ram__U116"
          },
          "avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10_read_addrgen":{
            "modref":"global.aff__U117"
          },
          "avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10_write_addrgen":{
            "modref":"global.aff__U126"
          },
          "avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_select":{
            "modref":"global.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_select"
          },
          "avg_pool_stencil_op_hcompute_avg_pool_stencil_2_broadcast":{
            "modref":"global.avg_pool_stencil_op_hcompute_avg_pool_stencil_2_broadcast"
          },
          "avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4":{
            "modref":"global.ram__U97"
          },
          "avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_read_addrgen":{
            "modref":"global.aff__U98"
          },
          "avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_write_addrgen":{
            "modref":"global.aff__U107"
          },
          "avg_pool_stencil_op_hcompute_hw_output_stencil_10_select":{
            "modref":"global.avg_pool_stencil_op_hcompute_hw_output_stencil_10_select"
          }
        },
        "connections":[
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10.wdata","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_broadcast.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10"],
          ["self.op_hcompute_avg_pool_stencil_1_write_wen","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_broadcast.en"],
          ["self.op_hcompute_avg_pool_stencil_1_write.0","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_broadcast.in"],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10.wen","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_broadcast.valid"],
          ["self.clk","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10.clk"],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10_read_addrgen.out","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10.raddr"],
          ["avg_pool_stencil_op_hcompute_hw_output_stencil_10_select.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10.rdata"],
          ["self.op_hcompute_hw_output_stencil_read_ren","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10.ren"],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10_write_addrgen.out","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10.waddr"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10_read_addrgen.d"],
          ["self.op_hcompute_avg_pool_stencil_1_write_ctrl_vars","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_3_to_avg_pool_stencil_op_hcompute_hw_output_stencil_10_write_addrgen.d"],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4.rdata","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_select.avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4"],
          ["self.clk","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_select.clk"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ctrl_vars","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_select.d"],
          ["self.op_hcompute_avg_pool_stencil_1_read.0","avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_select.out"],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4.wdata","avg_pool_stencil_op_hcompute_avg_pool_stencil_2_broadcast.avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4"],
          ["self.op_hcompute_avg_pool_stencil_write_wen","avg_pool_stencil_op_hcompute_avg_pool_stencil_2_broadcast.en"],
          ["self.op_hcompute_avg_pool_stencil_write.0","avg_pool_stencil_op_hcompute_avg_pool_stencil_2_broadcast.in"],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4.wen","avg_pool_stencil_op_hcompute_avg_pool_stencil_2_broadcast.valid"],
          ["self.clk","avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4.clk"],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_read_addrgen.out","avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4.raddr"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ren","avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4.ren"],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_write_addrgen.out","avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4.waddr"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ctrl_vars","avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_read_addrgen.d"],
          ["self.op_hcompute_avg_pool_stencil_write_ctrl_vars","avg_pool_stencil_op_hcompute_avg_pool_stencil_2_to_avg_pool_stencil_op_hcompute_avg_pool_stencil_1_4_write_addrgen.d"],
          ["self.clk","avg_pool_stencil_op_hcompute_hw_output_stencil_10_select.clk"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","avg_pool_stencil_op_hcompute_hw_output_stencil_10_select.d"],
          ["self.op_hcompute_hw_output_stencil_read.0","avg_pool_stencil_op_hcompute_hw_output_stencil_10_select.out"]
        ]
      },
      "cu_op_hcompute_avg_pool_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U46":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.avg_pool_stencil_op_hcompute_avg_pool_stencil_write.0","_U46.out"]
        ]
      },
      "cu_op_hcompute_avg_pool_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_avg_pool_stencil_1_read",["Array",4,["Array",16,"BitIn"]]],
          ["avg_pool_stencil_op_hcompute_avg_pool_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U70":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U71":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U72":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U73":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_read.0","add_all__U70.in0"],
          ["self.hw_input_stencil_op_hcompute_avg_pool_stencil_1_read.0","add_all__U70.in1"],
          ["add_all__U71.in0","add_all__U70.out"],
          ["self.hw_input_stencil_op_hcompute_avg_pool_stencil_1_read.1","add_all__U71.in1"],
          ["add_all__U72.in0","add_all__U71.out"],
          ["self.hw_input_stencil_op_hcompute_avg_pool_stencil_1_read.2","add_all__U72.in1"],
          ["add_all__U73.in0","add_all__U72.out"],
          ["self.hw_input_stencil_op_hcompute_avg_pool_stencil_1_read.3","add_all__U73.in1"],
          ["self.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_write.0","add_all__U73.out"]
        ]
      },
      "cu_op_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","self.hw_input_stencil_op_hcompute_hw_input_stencil_write.0"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["avg_pool_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.avg_pool_stencil_op_hcompute_hw_output_stencil_read.0"]
        ]
      },
      "down_sample":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","Bit"],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U211":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "avg_pool_stencil":{
            "modref":"global.avg_pool_stencil_ub"
          },
          "hw_input_stencil":{
            "modref":"global.hw_input_stencil_ub"
          },
          "op_hcompute_avg_pool_stencil":{
            "modref":"global.cu_op_hcompute_avg_pool_stencil"
          },
          "op_hcompute_avg_pool_stencil_1":{
            "modref":"global.cu_op_hcompute_avg_pool_stencil_1"
          },
          "op_hcompute_avg_pool_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_avg_pool_stencil_1_port_controller":{
            "modref":"global.affine_controller__U47"
          },
          "op_hcompute_avg_pool_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_avg_pool_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_avg_pool_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U65"
          },
          "op_hcompute_avg_pool_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_avg_pool_stencil_port_controller":{
            "modref":"global.affine_controller__U23"
          },
          "op_hcompute_avg_pool_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_avg_pool_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_avg_pool_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U41"
          },
          "op_hcompute_hw_input_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_stencil"
          },
          "op_hcompute_hw_input_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U18"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U74"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U92"
          }
        },
        "connections":[
          ["self.clk","_U211.clk"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U211.in"],
          ["op_hcompute_hw_input_stencil.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U211.out"],
          ["self.clk","avg_pool_stencil.clk"],
          ["op_hcompute_avg_pool_stencil_1.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_read","avg_pool_stencil.op_hcompute_avg_pool_stencil_1_read"],
          ["op_hcompute_avg_pool_stencil_1_port_controller.d","avg_pool_stencil.op_hcompute_avg_pool_stencil_1_read_ctrl_vars"],
          ["op_hcompute_avg_pool_stencil_1_read_start.out","avg_pool_stencil.op_hcompute_avg_pool_stencil_1_read_ren"],
          ["op_hcompute_avg_pool_stencil_1.avg_pool_stencil_op_hcompute_avg_pool_stencil_1_write","avg_pool_stencil.op_hcompute_avg_pool_stencil_1_write"],
          ["op_hcompute_avg_pool_stencil_1_write_start_control_vars.out","avg_pool_stencil.op_hcompute_avg_pool_stencil_1_write_ctrl_vars"],
          ["op_hcompute_avg_pool_stencil_1_write_start.out","avg_pool_stencil.op_hcompute_avg_pool_stencil_1_write_wen"],
          ["op_hcompute_avg_pool_stencil.avg_pool_stencil_op_hcompute_avg_pool_stencil_write","avg_pool_stencil.op_hcompute_avg_pool_stencil_write"],
          ["op_hcompute_avg_pool_stencil_write_start_control_vars.out","avg_pool_stencil.op_hcompute_avg_pool_stencil_write_ctrl_vars"],
          ["op_hcompute_avg_pool_stencil_write_start.out","avg_pool_stencil.op_hcompute_avg_pool_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.avg_pool_stencil_op_hcompute_hw_output_stencil_read","avg_pool_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","avg_pool_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","avg_pool_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.clk","hw_input_stencil.clk"],
          ["op_hcompute_avg_pool_stencil_1.hw_input_stencil_op_hcompute_avg_pool_stencil_1_read","hw_input_stencil.op_hcompute_avg_pool_stencil_1_read"],
          ["op_hcompute_avg_pool_stencil_1_port_controller.d","hw_input_stencil.op_hcompute_avg_pool_stencil_1_read_ctrl_vars"],
          ["op_hcompute_avg_pool_stencil_1_read_start.out","hw_input_stencil.op_hcompute_avg_pool_stencil_1_read_ren"],
          ["op_hcompute_hw_input_stencil.hw_input_stencil_op_hcompute_hw_input_stencil_write","hw_input_stencil.op_hcompute_hw_input_stencil_write"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_stencil_write_start.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_wen"],
          ["self.clk","op_hcompute_avg_pool_stencil.clk"],
          ["self.clk","op_hcompute_avg_pool_stencil_1.clk"],
          ["self.clk","op_hcompute_avg_pool_stencil_1_exe_start.clk"],
          ["op_hcompute_avg_pool_stencil_1_port_controller.valid","op_hcompute_avg_pool_stencil_1_exe_start.in"],
          ["op_hcompute_avg_pool_stencil_1_write_start.in","op_hcompute_avg_pool_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_avg_pool_stencil_1_port_controller.clk"],
          ["op_hcompute_avg_pool_stencil_1_write_start_control_vars.in","op_hcompute_avg_pool_stencil_1_port_controller.d"],
          ["op_hcompute_avg_pool_stencil_1_read_start.in","op_hcompute_avg_pool_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_avg_pool_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_avg_pool_stencil_exe_start.clk"],
          ["op_hcompute_avg_pool_stencil_port_controller.valid","op_hcompute_avg_pool_stencil_exe_start.in"],
          ["op_hcompute_avg_pool_stencil_write_start.in","op_hcompute_avg_pool_stencil_exe_start.out"],
          ["self.clk","op_hcompute_avg_pool_stencil_port_controller.clk"],
          ["op_hcompute_avg_pool_stencil_write_start_control_vars.in","op_hcompute_avg_pool_stencil_port_controller.d"],
          ["op_hcompute_avg_pool_stencil_read_start.in","op_hcompute_avg_pool_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_avg_pool_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_input_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_stencil_exe_start.clk"],
          ["op_hcompute_hw_input_stencil_port_controller.valid","op_hcompute_hw_input_stencil_exe_start.in"],
          ["op_hcompute_hw_input_stencil_write_start.in","op_hcompute_hw_input_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.in","op_hcompute_hw_input_stencil_port_controller.d"],
          ["op_hcompute_hw_input_stencil_read_start.in","op_hcompute_hw_input_stencil_port_controller.valid"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","op_hcompute_hw_input_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"]
        ]
      },
      "hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5"]
        ]
      },
      "hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6"]
        ]
      },
      "hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7"]
        ]
      },
      "hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8"]
        ]
      },
      "hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7"],
          ["self.in","self.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_avg_pool_stencil_1_read_ren","BitIn"],
          ["op_hcompute_avg_pool_stencil_1_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_avg_pool_stencil_1_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_select":{
            "modref":"global.hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_select"
          },
          "hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_select":{
            "modref":"global.hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_select"
          },
          "hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_select":{
            "modref":"global.hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_select"
          },
          "hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_select":{
            "modref":"global.hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_select"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast":{
            "modref":"global.hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5":{
            "modref":"global.ram__U135"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_read_addrgen":{
            "modref":"global.aff__U136"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_write_addrgen":{
            "modref":"global.aff__U145"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6":{
            "modref":"global.ram__U154"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_read_addrgen":{
            "modref":"global.aff__U155"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_write_addrgen":{
            "modref":"global.aff__U164"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7":{
            "modref":"global.ram__U173"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_read_addrgen":{
            "modref":"global.aff__U174"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_write_addrgen":{
            "modref":"global.aff__U183"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8":{
            "modref":"global.ram__U192"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_read_addrgen":{
            "modref":"global.aff__U193"
          },
          "hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_write_addrgen":{
            "modref":"global.aff__U202"
          }
        },
        "connections":[
          ["self.clk","hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_select.clk"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5.rdata","hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5"],
          ["self.op_hcompute_avg_pool_stencil_1_read.0","hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_select.clk"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6.rdata","hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6"],
          ["self.op_hcompute_avg_pool_stencil_1_read.1","hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_select.clk"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7.rdata","hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7"],
          ["self.op_hcompute_avg_pool_stencil_1_read.2","hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_select.out"],
          ["self.clk","hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_select.clk"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_select.d"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8.rdata","hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_select.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8"],
          ["self.op_hcompute_avg_pool_stencil_1_read.3","hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_select.out"],
          ["self.op_hcompute_hw_input_stencil_write_wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.en"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8.wdata","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8"],
          ["self.op_hcompute_hw_input_stencil_write.0","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.in"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8.wen","hw_input_stencil_op_hcompute_hw_input_stencil_0_broadcast.valid"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5.raddr"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5.waddr"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_5_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6.raddr"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6.waddr"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_6_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7.raddr"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7.waddr"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_7_write_addrgen.d"],
          ["self.clk","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8.clk"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_read_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8.raddr"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ren","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8.ren"],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_write_addrgen.out","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8.waddr"],
          ["self.op_hcompute_avg_pool_stencil_1_read_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_read_addrgen.d"],
          ["self.op_hcompute_hw_input_stencil_write_ctrl_vars","hw_input_stencil_op_hcompute_hw_input_stencil_0_to_hw_input_stencil_op_hcompute_avg_pool_stencil_1_8_write_addrgen.d"]
        ]
      },
      "ram__U116":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U135":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",16384], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U154":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",16384], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U173":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",16384], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U192":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",16384], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      },
      "ram__U97":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      }
    }
  }
}
}
