---
title: ARM i√ß bilgileri
ms.date: 09/02/2019
f1_keywords:
- arm_neon/vsetq_lane_p8
- armintr/_arm_uxtb
- arm_neon/vld4_lane_p8
- arm_neon/vrshrn_n_s64
- arm_neon/vsli_n_u32
- arm_neon/vsraq_n_u16
- arm_neon/vcgt_f32
- armintr/__iso_volatile_store32
- arm_neon/vceqq_f32
- armintr/_arm_smlal
- arm_neon/vmull_n_s32
- arm_neon/vmax_s8
- arm_neon/vmvn_u32
- arm_neon/vrshl_u32
- arm_neon/int32x2_t
- arm_neon/vdupq_n_p8
- arm_neon/vpmax_u16
- arm_neon/vtrnq_s32
- arm_neon/vset_lane_f32
- arm_neon/vrev64_s8
- arm_neon/vtrnq_p8
- arm_neon/vqshlq_u64
- arm_neon/vld1q_dup_s64
- arm_neon/vmovq_n_u64
- arm_neon/vqshrn_n_u16
- arm_neon/vhadd_s32
- arm_neon/vrhaddq_u32
- arm_neon/vst1q_p8
- arm_neon/vshrn_n_s16
- arm_neon/vget_high_f32
- arm_neon/vuzpq_s16
- arm_neon/vand_u16
- arm_neon/vmulq_s32
- arm_neon/vrsraq_n_s64
- arm_neon/vceqq_s8
- arm_neon/uint64x1x3_t
- arm_neon/veor_u32
- armintr/_arm_pkhtb
- arm_neon/vorrq_u16
- arm_neon/vpaddl_s8
- arm_neon/vmla_n_s16
- arm_neon/vqdmlal_lane_s32
- arm_neon/vshlq_n_u8
- arm_neon/vst2_lane_p8
- arm_neon/vld3q_u16
- arm_neon/vandq_u8
- arm_neon/vst1_u64
- arm_neon/vaddq_s64
- arm_neon/vuzpq_u32
- arm_neon/vld3_lane_p8
- arm_neon/vminq_s32
- arm_neon/vabd_u16
- arm_neon/vdup_n_u32
- arm_neon/vmul_p8
- arm_neon/vsra_n_u16
- arm_neon/vst3q_u16
- arm_neon/int32x2x3_t
- arm_neon/vld2_dup_u16
- arm_neon/vrhaddq_u8
- arm_neon/vhadd_u8
- arm_neon/vgetq_lane_s32
- arm_neon/vcleq_u16
- arm_neon/vabdq_s8
- arm_neon/vrev16q_u8
- arm_neon/vqshlu_n_s64
- arm_neon/vcvt_n_s32_f32
- arm_neon/vqrshrn_n_s64
- arm_neon/vst1q_p16
- arm_neon/vgetq_lane_s16
- arm_neon/vtstq_u32
- arm_neon/vmlsl_n_s16
- arm_neon/vcge_s8
- arm_neon/vshr_n_s16
- armintr/_arm_rbit
- arm_neon/vmls_u32
- arm_neon/vmls_lane_u32
- arm_neon/vcvtq_n_s32_f32
- arm_neon/vqshl_n_s8
- arm_neon/vst1q_s16
- armintr/__emit
- arm_neon/vshlq_s64
- arm_neon/vuzp_s8
- arm_neon/vld1q_lane_s64
- arm_neon/veorq_s32
- arm_neon/vaddq_u64
- arm_neon/vceq_s32
- arm_neon/vmovn_u16
- arm_neon/vabal_s8
- arm_neon/vabsq_f32
- armintr/_arm_smuad
- arm_neon/veor_u8
- arm_neon/int16x4_t
- arm_neon/vsraq_n_s16
- arm_neon/vshlq_s8
- arm_neon/vcreate_u32
- arm_neon/vzipq_s8
- arm_neon/vst3q_u8
- arm_neon/int64x1x4_t
- armintr/__iso_volatile_store16
- arm_neon/vst4_lane_p16
- arm_neon/vld1_dup_p16
- arm_neon/vhadd_s16
- arm_neon/vtbl2_s8
- arm_neon/veorq_u32
- arm_neon/vqdmlal_lane_s16
- arm_neon/vrsra_n_u8
- arm_neon/vbslq_u16
- arm_neon/vget_low_s64
- arm_neon/vceq_u16
- arm_neon/vdupq_lane_u32
- arm_neon/vabdl_u32
- arm_neon/vmlal_s32
- arm_neon/vst1_lane_u8
- arm_neon/vld4q_f16
- arm_neon/vqdmlsl_s32
- arm_neon/vqrdmulh_s32
- arm_neon/vqrshl_u8
- arm_neon/uint32x4x4_t
- arm_neon/vabaq_u16
- arm_neon/vcnt_p8
- arm_neon/vld3q_s16
- arm_neon/vshl_n_u32
- arm_neon/vrev64q_u16
- arm_neon/vextq_s64
- arm_neon/vhsubq_s8
- arm_neon/vld2_dup_u8
- arm_neon/vst3_s16
- arm_neon/vorn_u16
- arm_neon/vst4_f16
- arm_neon/vpadalq_u8
- armintr/__iso_volatile_load8
- arm_neon/vmovl_u16
- arm_neon/vld4q_u32
- arm_neon/vcgt_u32
- arm_neon/vmlaq_n_u32
- arm_neon/vrsra_n_u64
- arm_neon/vst4_s8
- arm_neon/vcvtq_n_f32_u32
- arm_neon/vst2q_u16
- arm_neon/vqshrn_n_s16
- arm_neon/vld4_s16
- arm_neon/uint16x8x4_t
- arm_neon/vrsqrte_u32
- arm_neon/vcltq_s8
- arm_neon/vst3_u16
- arm_neon/vst2_f32
- arm_neon/vld2_u64
- arm_neon/vst1_u16
- arm_neon/vmls_s16
- arm_neon/vqrshlq_s32
- arm_neon/vqdmull_s16
- arm_neon/vld2_lane_p16
- arm_neon/vpaddlq_u8
- arm_neon/vcvt_n_f32_u32
- arm_neon/vcgtq_u8
- arm_neon/vshl_s32
- arm_neon/vtbx3_p8
- arm_neon/vld3_dup_s32
- arm_neon/int16x4x3_t
- arm_neon/vcale_f32
- arm_neon/vqabsq_s32
- arm_neon/vmulq_u16
- arm_neon/vst1_s8
- arm_neon/vclt_u8
- armintr/_arm_sxtb16
- arm_neon/vshr_n_s8
- arm_neon/vst1_lane_f16
- arm_neon/vorn_s64
- armintr/_arm_usub8
- arm_neon/vst4_lane_f32
- arm_neon/vmls_lane_u16
- arm_neon/vpaddl_u32
- arm_neon/vdup_lane_u64
- arm_neon/vsri_n_p16
- arm_neon/vqrshlq_u64
- arm_neon/vclz_s16
- arm_neon/vsra_n_u32
- arm_neon/vabaq_s8
- arm_neon/vst2_lane_s8
- arm_neon/vcvt_n_u32_f32
- arm_neon/vst3_u32
- arm_neon/vcvtq_f32_u32
- arm_neon/vraddhn_s64
- armintr/_arm_uqsax
- arm_neon/vshl_u8
- armintr/_arm_uqadd16
- arm_neon/vrsra_n_u16
- arm_neon/vrshl_u64
- arm_neon/int32x4x3_t
- arm_neon/vmull_u8
- arm_neon/vcombine_u64
- arm_neon/vmull_u16
- arm_neon/vld1_dup_s8
- armintr/_CountLeadingSigns64
- arm_neon/vqshlq_n_s32
- arm_neon/vrecpe_f32
- arm_neon/vsri_n_u32
- arm_neon/vrsraq_n_s8
- arm_neon/vsetq_lane_s16
- arm_neon/vget_high_u32
- arm_neon/vmlal_u32
- arm_neon/vdupq_lane_s16
- arm_neon/vsubq_u64
- arm_neon/vext_p8
- arm_neon/vshl_u16
- arm_neon/vmls_n_u16
- arm_neon/vmull_s16
- arm_neon/vmovq_n_s64
- arm_neon/vaddq_f32
- arm_neon/vshl_n_s16
- arm_neon/vext_p16
- arm_neon/vextq_u32
- arm_neon/vld1_p8
- arm_neon/veor_s32
- arm_neon/int16x8x4_t
- arm_neon/vst1q_u16
- arm_neon/vzipq_p8
- arm_neon/int32x4x4_t
- arm_neon/vqdmulhq_lane_s32
- arm_neon/vst3_lane_u32
- arm_neon/vhsubq_s32
- armintr/__static_assert
- arm_neon/vst3q_lane_u16
- arm_neon/vpmin_u32
- arm_neon/vrev64q_p16
- arm_neon/vcleq_f32
- arm_neon/vhsub_u16
- arm_neon/vld2_lane_s32
- arm_neon/vmlsl_s32
- armintr/_arm_rev
- arm_neon/vcgeq_s16
- arm_neon/vmulq_s8
- arm_neon/vsri_n_s8
- arm_neon/vpadd_f32
- arm_neon/vld1q_lane_f16
- arm_neon/vmls_u16
- arm_neon/vld1_lane_f32
- arm_neon/vmlaq_lane_s16
- arm_neon/vqadd_u32
- arm_neon/vmul_n_s32
- arm_neon/vld1q_dup_p8
- arm_neon/vtrnq_s8
- arm_neon/vbslq_p8
- arm_neon/vget_lane_s8
- arm_neon/vext_u16
- arm_neon/vsubq_s16
- arm_neon/vld4_lane_s8
- arm_neon/uint32x2x2_t
- arm_neon/vdup_n_s8
- arm_neon/vld4_lane_u16
- arm_neon/vmovq_n_s16
- arm_neon/vst4q_s32
- arm_neon/vst2q_f16
- arm_neon/vbslq_s16
- arm_neon/vand_u64
- arm_neon/poly16_t
- arm_neon/vaba_u16
- arm_neon/vqshlq_s64
- armintr/_arm_uxth
- arm_neon/vst2_lane_s16
- arm_neon/vand_u8
- arm_neon/int8x16x3_t
- arm_neon/vrev64_u16
- arm_neon/vld2_lane_s16
- arm_neon/vabaq_s16
- arm_neon/vsli_n_u8
- arm_neon/vsraq_n_u64
- arm_neon/vmlsl_s16
- arm_neon/vmovn_u64
- arm_neon/vld4_f32
- arm_neon/vst2q_f32
- arm_neon/vtbx3_u8
- arm_neon/vcombine_s8
- arm_neon/vqdmulhq_s32
- arm_neon/vgetq_lane_p8
- armintr/_arm_smusd
- arm_neon/vpmax_u32
- arm_neon/vceq_f32
- arm_neon/vsri_n_p8
- arm_neon/vhsubq_u8
- arm_neon/vuzp_s16
- arm_neon/uint32x2x4_t
- arm_neon/vst4_lane_s32
- arm_neon/vsli_n_p8
- arm_neon/vld3_lane_f16
- arm_neon/vbic_u64
- arm_neon/vmlal_u16
- arm_neon/vmvn_s8
- arm_neon/vtstq_s8
- arm_neon/vmaxq_s32
- arm_neon/vqmovn_u64
- armintr/_arm_ssax
- arm_neon/vext_u32
- arm_neon/vld1_dup_u64
- arm_neon/vmlal_n_s16
- armintr/_arm_smulbb
- arm_neon/vqrdmulhq_lane_s16
- arm_neon/vdup_n_p8
- arm_neon/vaba_s8
- arm_neon/vrshrq_n_s32
- arm_neon/vmvnq_s32
- arm_neon/vpadal_s32
- arm_neon/vqshl_s16
- arm_neon/vtrn_p8
- arm_neon/vzip_s16
- arm_neon/vcge_f32
- armintr/_arm_sxtab16
- arm_neon/vst1q_lane_u64
- arm_neon/vqrshlq_u16
- arm_neon/int8x8_t
- arm_neon/vorr_u8
- arm_neon/vrev64_f32
- arm_neon/vpaddlq_s16
- arm_neon/vdupq_lane_u64
- arm_neon/vcltq_u16
- arm_neon/vst3_lane_f32
- arm_neon/vld2_dup_f32
- armintr/_arm_smmul
- arm_neon/vbsl_s16
- arm_neon/vld1_lane_u8
- arm_neon/vld2q_lane_u16
- arm_neon/vqshlu_n_s32
- armintr/_arm_smlalbt
- arm_neon/vmla_s8
- arm_neon/vsli_n_p16
- arm_neon/vmla_u8
- arm_neon/vqaddq_s16
- arm_neon/vld3_p16
- arm_neon/uint64x2x4_t
- arm_neon/vcnt_u8
- arm_neon/vcltq_u8
- arm_neon/vtbx1_p8
- arm_neon/vrev32q_u16
- arm_neon/vld1_lane_u16
- arm_neon/vqadd_s16
- arm_neon/vcnt_s8
- armintr/_MulUnsignedHigh
- arm_neon/vsliq_n_u8
- arm_neon/vpmin_s16
- armintr/__iso_volatile_load16
- arm_neon/vst2_lane_f32
- arm_neon/vqsubq_s32
- arm_neon/vqshl_s32
- arm_neon/vsraq_n_u32
- arm_neon/vcreate_s32
- arm_neon/vld3q_lane_u32
- arm_neon/vaddq_u16
- arm_neon/vand_s32
- arm_neon/vbicq_s32
- armintr/_arm_smulbt
- arm_neon/vrsra_n_s8
- arm_neon/vshrq_n_u32
- arm_neon/vld4_f16
- arm_neon/vcagtq_f32
- arm_neon/vaddw_u32
- armintr/_arm_uxtah
- arm_neon/vtstq_u8
- arm_neon/vld1_dup_u16
- arm_neon/int16x4x4_t
- arm_neon/vqshluq_n_s8
- arm_neon/vqdmulhq_n_s32
- arm_neon/vst1_s64
- arm_neon/vrsubhn_u16
- arm_neon/vld4_dup_p16
- arm_neon/vmlaq_s32
- arm_neon/vnegq_s32
- arm_neon/vst2q_u8
- arm_neon/vget_low_s32
- arm_neon/vorn_u32
- arm_neon/vld1q_s8
- arm_neon/vandq_s64
- arm_neon/vmvn_p8
- arm_neon/vabdl_s16
- arm_neon/vqshl_u32
- arm_neon/vld3_dup_u16
- arm_neon/vmov_n_f32
- arm_neon/vcvt_f32_u32
- arm_neon/vrhadd_s8
- arm_neon/vpadal_u32
- armintr/_arm_ubfx
- arm_neon/vcgt_s8
- arm_neon/vget_lane_f32
- arm_neon/vcge_s16
- arm_neon/vmov_n_s64
- arm_neon/vmulq_n_f32
- arm_neon/vpadalq_u32
- armintr/_arm_smlaldx
- arm_neon/vtst_u16
- arm_neon/vmls_n_s16
- arm_neon/vcombine_f32
- arm_neon/vld1q_p16
- armintr/_arm_ssat
- arm_neon/vextq_s8
- arm_neon/vmax_u32
- arm_neon/vqsubq_s64
- arm_neon/vcltq_s16
- arm_neon/vst2q_s8
- arm_neon/vpmax_u8
- arm_neon/vld4_dup_p8
- arm_neon/vrshr_n_u64
- arm_neon/vqrshrun_n_s16
- arm_neon/vget_low_u64
- arm_neon/vst2q_s32
- arm_neon/vst4_s32
- arm_neon/vrshrq_n_u8
- arm_neon/vdupq_n_u64
- arm_neon/vsriq_n_u8
- arm_neon/vdupq_lane_u8
- arm_neon/vsriq_n_s64
- arm_neon/vget_low_u8
- arm_neon/vst1_lane_p16
- arm_neon/vld1q_lane_u8
- arm_neon/vcgt_s32
- arm_neon/vst1_lane_u32
- arm_neon/vzipq_p16
- arm_neon/vmvn_u16
- arm_neon/vld1q_lane_u16
- armintr/_MoveToCoprocessor64
- arm_neon/vdup_n_u16
- arm_neon/vzipq_f32
- arm_neon/vshl_s16
- arm_neon/vmlaq_n_s16
- arm_neon/vget_lane_s64
- arm_neon/vld1q_lane_f32
- arm_neon/vnegq_s16
- armintr/_arm_usax
- arm_neon/vabd_s16
- arm_neon/vmovq_n_u32
- arm_neon/vshlq_n_u16
- armintr/_CountLeadingSigns
- arm_neon/vld3q_f16
- arm_neon/vceqq_u32
- arm_neon/int8x8x2_t
- arm_neon/vst2_s64
- arm_neon/vst4q_lane_s16
- arm_neon/vorn_s32
- arm_neon/vcle_f32
- arm_neon/vld1_p16
- arm_neon/vtrn_u32
- arm_neon/vbsl_s32
- arm_neon/float32x2_t
- arm_neon/vmvn_s32
- arm_neon/vqdmlsl_lane_s16
- arm_neon/vtbl3_s8
- arm_neon/vsra_n_u8
- arm_neon/vcvtq_u32_f32
- arm_neon/vst1_p8
- arm_neon/vrev64_p16
- armintr/__ldrexd
- arm_neon/vcgeq_u8
- arm_neon/vmlal_n_s32
- arm_neon/vst1q_lane_p8
- arm_neon/vpadalq_s32
- arm_neon/vtstq_p8
- arm_neon/vld4_lane_u8
- armintr/_arm_ssub16
- arm_neon/vpaddlq_u16
- armintr/_arm_udiv
- arm_neon/vld1_lane_p8
- arm_neon/vst1q_u32
- arm_neon/vld1_f32
- arm_neon/uint64x2x2_t
- arm_neon/vqsubq_u64
- arm_neon/vld4q_s32
- arm_neon/vceq_s16
- arm_neon/vst3_s64
- arm_neon/vext_s8
- armintr/_arm_smlsd
- arm_neon/vpadal_s16
- arm_neon/vbic_s32
- arm_neon/vld1_dup_u8
- arm_neon/vclt_f32
- arm_neon/vrev64_s16
- arm_neon/vrshlq_s64
- arm_neon/vdupq_n_s64
- arm_neon/vuzp_p16
- arm_neon/vld3_dup_p16
- arm_neon/vcreate_s8
- armintr/_arm_smlatt
- arm_neon/vtst_s32
- arm_neon/vshrq_n_s64
- arm_neon/vqshlq_n_s64
- arm_neon/vqshlu_n_s16
- arm_neon/vcleq_s16
- arm_neon/vmull_lane_s16
- arm_neon/int32x4_t
- arm_neon/vqadd_s8
- arm_neon/vld2q_f16
- arm_neon/vld2q_lane_p16
- arm_neon/vadd_u32
- arm_neon/vcntq_u8
- arm_neon/vst1_f32
- arm_neon/vmaxq_u32
- arm_neon/vsub_u64
- arm_neon/vsubl_s32
- arm_neon/poly16x4_t
- arm_neon/vgetq_lane_u16
- arm_neon/vdup_lane_s32
- arm_neon/vrhadd_s32
- arm_neon/veorq_u8
- arm_neon/vclzq_s8
- arm_neon/vsliq_n_s64
- arm_neon/vpadalq_s16
- arm_neon/vmla_n_f32
- arm_neon/vcgt_u16
- armintr/_arm_usada8
- arm_neon/vabd_u32
- arm_neon/vgetq_lane_s8
- arm_neon/vqshlq_n_u64
- arm_neon/vabaq_u32
- armintr/_arm_uhsax
- arm_neon/vmulq_f32
- arm_neon/vld3_dup_s16
- arm_neon/vst3_f16
- arm_neon/vrshrq_n_s64
- armintr/__rdpmccntr64
- arm_neon/vclsq_s32
- arm_neon/vmax_u16
- arm_neon/vmvnq_p8
- arm_neon/veor_u16
- arm_neon/vqshrn_n_u32
- arm_neon/vextq_u64
- arm_neon/vld1q_f32
- arm_neon/vget_low_u32
- arm_neon/vhaddq_s32
- arm_neon/vminq_u16
- arm_neon/vqrdmulhq_lane_s32
- arm_neon/vmla_s16
- arm_neon/vadd_s16
- arm_neon/vbsl_u16
- arm_neon/vhsub_s8
- arm_neon/vld4q_lane_p16
- arm_neon/vld1_s16
- arm_neon/vst2q_lane_p16
- arm_neon/vld2_dup_s8
- arm_neon/vst3q_s16
- arm_neon/vcgeq_u32
- arm_neon/vabdq_s16
- arm_neon/vrhadd_u16
- arm_neon/vqshlq_n_u32
- arm_neon/vst4q_lane_u32
- arm_neon/vrsraq_n_u64
- arm_neon/vmlsq_n_s32
- arm_neon/vld4_u8
- arm_neon/vld2_f16
- arm_neon/vqshlq_u8
- arm_neon/vorrq_u64
- arm_neon/vmin_u16
- arm_neon/vext_u8
- arm_neon/vpaddl_s32
- arm_neon/vshlq_u64
- arm_neon/vst2q_lane_f16
- armintr/_arm_sbfx
- arm_neon/vld3_dup_f16
- armintr/_arm_uhasx
- arm_neon/vst2_lane_u8
- armintr/_arm_smultb
- arm_neon/vdup_n_p16
- arm_neon/vtrnq_u32
- arm_neon/vrshlq_u8
- arm_neon/vld4_lane_p16
- arm_neon/vsraq_n_s32
- arm_neon/vclt_s16
- arm_neon/vzip_u8
- arm_neon/vld3_lane_s16
- arm_neon/vceqq_s32
- arm_neon/vld3_dup_f32
- arm_neon/vld4q_lane_s32
- arm_neon/poly8x16x4_t
- arm_neon/uint64x1x2_t
- arm_neon/vqdmlal_n_s16
- arm_neon/vld2_dup_f16
- arm_neon/vshrq_n_s32
- arm_neon/vcleq_s8
- arm_neon/vld3_s32
- arm_neon/vqrshlq_s64
- arm_neon/vbsl_f32
- arm_neon/vext_s64
- arm_neon/vabaq_s32
- arm_neon/vmulq_s16
- arm_neon/vld3_lane_u16
- arm_neon/vld3q_lane_u16
- armintr/_arm_smlaltt
- arm_neon/poly8x8x2_t
- arm_neon/vst3q_u32
- armintr/_arm_smlsdx
- arm_neon/vqrshl_s64
- arm_neon/vextq_p8
- armintr/_arm_uhsub16
- arm_neon/vld3q_p8
- armintr/_arm_smlawt
- armintr/_arm_smlawb
- arm_neon/vdupq_lane_s8
- arm_neon/vaddl_s16
- arm_neon/vcombine_p16
- arm_neon/vzipq_u32
- arm_neon/poly16x8_t
- arm_neon/vshlq_n_s32
- arm_neon/vrshl_s8
- arm_neon/vst2_u64
- arm_neon/vrev64q_s8
- arm_neon/vst2q_lane_s32
- arm_neon/vld2_dup_s16
- arm_neon/vclt_u16
- arm_neon/vuzp_p8
- arm_neon/vshrq_n_s16
- arm_neon/vst3_u64
- arm_neon/vpmin_u16
- arm_neon/vld3q_lane_s32
- arm_neon/vmlal_s16
- arm_neon/poly16x4x4_t
- arm_neon/vorr_u16
- arm_neon/vsliq_n_s16
- arm_neon/vaddl_u8
- arm_neon/vld4_dup_s32
- arm_neon/vld2_f32
- arm_neon/vclt_u32
- arm_neon/vmull_lane_u16
- arm_neon/vsubw_u32
- arm_neon/vld2_dup_s32
- arm_neon/vuzp_s32
- arm_neon/vcge_s32
- arm_neon/vdup_lane_p16
- arm_neon/vpmin_s8
- arm_neon/vpaddlq_u32
- arm_neon/vmlaq_n_s32
- arm_neon/vshrn_n_u64
- arm_neon/vrshr_n_u16
- arm_neon/vld1_s64
- arm_neon/vbsl_u64
- armintr/_arm_smlad
- arm_neon/vqsub_s16
- arm_neon/vld4_p8
- arm_neon/vqdmulh_lane_s32
- arm_neon/vld3_dup_s64
- arm_neon/vornq_s32
- arm_neon/vpadd_u8
- arm_neon/vld3_lane_p16
- arm_neon/uint64x1x4_t
- arm_neon/vld3_u16
- armintr/_arm_shsax
- arm_neon/vabdq_u16
- arm_neon/vcgtq_f32
- arm_neon/vsubq_s8
- arm_neon/vget_low_f16
- arm_neon/vld4_dup_u64
- arm_neon/vst3_lane_s8
- armintr/_arm_ssat16
- arm_neon/vmlaq_f32
- arm_neon/vsri_n_s32
- arm_neon/vmax_u8
- arm_neon/vqadd_u8
- armintr/_arm_uqsub8
- armintr/_arm_clz
- arm_neon/vcgtq_s32
- arm_neon/vraddhn_s32
- arm_neon/vzip_s8
- arm_neon/veorq_s16
- arm_neon/vsetq_lane_s32
- arm_neon/vmul_n_u16
- armintr/_ReadBankedReg
- arm_neon/vld1q_u8
- arm_neon/vld4_p16
- arm_neon/int64x2x2_t
- arm_neon/vmaxq_s8
- arm_neon/vpmax_s16
- arm_neon/vshlq_u16
- arm_neon/vtrnq_p16
- arm_neon/vabal_u16
- arm_neon/vld2_lane_u16
- arm_neon/vrev32_u8
- arm_neon/vrshl_s32
- arm_neon/vget_low_f32
- arm_neon/vld2_s8
- arm_neon/vclzq_s16
- arm_neon/vqdmulhq_n_s16
- arm_neon/vset_lane_u64
- arm_neon/vld2_dup_p16
- arm_neon/vpaddlq_s32
- arm_neon/vld2q_p8
- arm_neon/vst3_lane_u8
- arm_neon/vld4_dup_f32
- arm_neon/vld2_s64
- arm_neon/vmls_u8
- arm_neon/vtbx4_u8
- arm_neon/vsetq_lane_f32
- arm_neon/vcvt_s32_f32
- arm_neon/vst3q_s32
- arm_neon/vmlsq_s8
- arm_neon/vmlaq_n_u16
- armintr/__iso_volatile_load64
- arm_neon/vcgt_u8
- arm_neon/vld2_dup_p8
- arm_neon/vmov_n_u8
- armintr/_arm_sasx
- arm_neon/vmovq_n_p16
- arm_neon/vmlaq_u32
- arm_neon/vst3_f32
- arm_neon/int32x2x4_t
- arm_neon/vld1q_lane_u64
- arm_neon/vclz_u16
- arm_neon/uint8x8_t
- arm_neon/vsub_u32
- arm_neon/vorn_u8
- armintr/__wfe
- arm_neon/vget_high_s16
- arm_neon/vzip_p8
- arm_neon/vmlal_lane_s16
- arm_neon/vmulq_u8
- armintr/_isunordered
- arm_neon/vld1_dup_f32
- arm_neon/vld4_lane_s16
- arm_neon/vdupq_n_s16
- arm_neon/vst3q_p16
- arm_neon/vst1_lane_f32
- arm_neon/float32x4x3_t
- arm_neon/vand_s8
- arm_neon/float32x2x4_t
- arm_neon/vld3_p8
- arm_neon/vmlaq_lane_u16
- armintr/_arm_uqsub16
- arm_neon/vget_high_s32
- arm_neon/vshl_n_s32
- arm_neon/vornq_s8
- arm_neon/vmlsl_n_u32
- arm_neon/vqshlq_n_s8
- arm_neon/int32x2x2_t
- arm_neon/int16x4x2_t
- arm_neon/vceqq_u8
- arm_neon/vcreate_f16
- arm_neon/vorn_s16
- arm_neon/vqmovn_s32
- arm_neon/vextq_u8
- arm_neon/vld4_s32
- armintr/_WriteStatusReg
- arm_neon/uint8x16_t
- arm_neon/vshrn_n_s64
- arm_neon/vmul_n_u32
- arm_neon/vabdl_u8
- arm_neon/vtbx3_s8
- arm_neon/vaddhn_s16
- arm_neon/vld3q_s8
- arm_neon/vmlsl_n_u16
- arm_neon/vrev64q_s32
- arm_neon/int16x8_t
- arm_neon/vext_s32
- arm_neon/vdupq_n_f32
- arm_neon/vld1q_lane_s32
- arm_neon/vqrshlq_u32
- arm_neon/vtbl2_u8
- arm_neon/vgetq_lane_u8
- arm_neon/veorq_u64
- arm_neon/vcntq_s8
- arm_neon/vbslq_p16
- arm_neon/vqnegq_s32
- arm_neon/vaddw_s32
- arm_neon/vmov_n_p8
- arm_neon/vmull_p8
- arm_neon/vld1_lane_u32
- arm_neon/vcombine_s16
- arm_neon/vqshrn_n_s64
- arm_neon/vceqq_s16
- arm_neon/vld4q_p16
- armintr/_ReadStatusReg
- armintr/_arm_qdadd
- arm_neon/uint32x4x2_t
- arm_neon/vcleq_u8
- armintr/_arm_sxtah
- arm_neon/vrhaddq_s32
- arm_neon/vset_lane_s64
- arm_neon/vld4_s64
- armintr/_DAddSatInt
- arm_neon/vorr_s8
- arm_neon/vst2_u32
- arm_neon/vshll_n_u16
- arm_neon/vld2_dup_u32
- arm_neon/vst3q_lane_s32
- arm_neon/vst3q_p8
- armintr/_MoveFromCoprocessor
- arm_neon/uint32x4_t
- arm_neon/vuzpq_s8
- arm_neon/vrecps_f32
- arm_neon/vst1_lane_s8
- arm_neon/vtbx1_s8
- arm_neon/uint16x8x3_t
- arm_neon/vpaddl_s16
- arm_neon/vsubq_s64
- arm_neon/vrsraq_n_u8
- arm_neon/vqadd_s64
- arm_neon/vst4_lane_s16
- arm_neon/vqadd_u16
- arm_neon/vset_lane_u32
- arm_neon/vand_u32
- arm_neon/vrsqrtsq_f32
- arm_neon/vqaddq_u32
- arm_neon/vsra_n_s64
- armintr/_arm_umlal
- arm_neon/vcvt_f32_f16
- arm_neon/vget_lane_u32
- arm_neon/vbsl_s8
- arm_neon/vrshlq_u32
- arm_neon/vqdmull_lane_s16
- arm_neon/vabsq_s32
- arm_neon/vld3_s8
- arm_neon/vst3q_lane_s16
- arm_neon/vld2q_lane_s16
- arm_neon/vst1_lane_s64
- arm_neon/vmov_n_u16
- arm_neon/vst4_lane_u8
- arm_neon/vshll_n_u32
- arm_neon/vqabs_s8
- arm_neon/vmvnq_u8
- arm_neon/vpadalq_u16
- arm_neon/vbsl_p16
- arm_neon/vqrshrn_n_u16
- arm_neon/vld3q_u32
- arm_neon/vcgeq_f32
- armintr/__iso_volatile_load32
- arm_neon/vrecpe_u32
- arm_neon/vld2_dup_u64
- arm_neon/vld3q_f32
- armintr/_arm_shsub8
- arm_neon/vdup_lane_s64
- arm_neon/vqrshl_s8
- arm_neon/vsliq_n_u16
- arm_neon/vld1q_u16
- arm_neon/vorr_u32
- arm_neon/vqrshl_s32
- armintr/__dmb
- arm_neon/veorq_s8
- arm_neon/vld1_u16
- arm_neon/vmov_n_u32
- arm_neon/vhsub_s16
- arm_neon/vst4q_lane_u16
- arm_neon/vbsl_u8
- armintr/_arm_uxtab
- arm_neon/vld2q_lane_f32
- arm_neon/vst2_p8
- armintr/_arm_smmla
- arm_neon/vaddw_u16
- arm_neon/vmlal_s8
- arm_neon/vtst_u32
- arm_neon/vtbl4_u8
- arm_neon/vcvt_n_f32_s32
- arm_neon/vcageq_f32
- arm_neon/vget_low_s16
- arm_neon/vdupq_n_u8
- arm_neon/vorn_s8
- arm_neon/uint8x16x3_t
- arm_neon/vabdq_u32
- arm_neon/vrev64_p8
- arm_neon/vqsubq_s8
- armintr/_arm_smlabb
- arm_neon/vbicq_s64
- arm_neon/vmaxq_u16
- arm_neon/vdup_n_u8
- arm_neon/veor_s8
- arm_neon/int16x8x2_t
- arm_neon/vcvtq_s32_f32
- arm_neon/vtrn_u16
- arm_neon/vbslq_s32
- arm_neon/vld1q_dup_u32
- arm_neon/vmul_n_f32
- arm_neon/vqrshl_u32
- arm_neon/vqsubq_s16
- arm_neon/vst2_lane_f16
- armintr/_arm_smulwt
- arm_neon/vrshrn_n_u32
- arm_neon/vget_high_p16
- arm_neon/vqadd_u64
- arm_neon/vsli_n_s32
- arm_neon/vhadd_u32
- arm_neon/vmlsl_lane_u16
- arm_neon/vclzq_u32
- arm_neon/vqshrun_n_s64
- arm_neon/vrev64q_u32
- arm_neon/vqshrun_n_s16
- arm_neon/vrev32q_s8
- armintr/_arm_shasx
- arm_neon/vaddl_s8
- armintr/_arm_smull
- arm_neon/vabaq_u8
- armintr/_arm_revsh
- arm_neon/vsubq_f32
- arm_neon/poly16x4x2_t
- arm_neon/poly8x8x3_t
- arm_neon/vsubhn_s64
- arm_neon/vcle_u16
- arm_neon/poly8x16x3_t
- arm_neon/vqdmlsl_n_s16
- arm_neon/vqshl_u64
- arm_neon/vcge_u16
- armintr/_arm_uasx
- arm_neon/vmovl_s32
- arm_neon/vst1q_lane_u16
- arm_neon/vbic_u32
- arm_neon/vld2_s16
- armintr/_arm_qasx
- arm_neon/vorrq_u8
- arm_neon/vst2_s32
- armintr/_WriteBankedReg
- arm_neon/veorq_s64
- arm_neon/vld4_lane_f32
- arm_neon/vcreate_u8
- arm_neon/vset_lane_u8
- arm_neon/vandq_u16
- arm_neon/vrsubhn_s64
- arm_neon/vst1q_lane_p16
- arm_neon/uint8x8x2_t
- arm_neon/vmlsl_s8
- arm_neon/vmax_s32
- arm_neon/uint32x4x3_t
- arm_neon/vld4_dup_u16
- arm_neon/vabs_s32
- arm_neon/vld3_dup_u32
- arm_neon/vrshl_u16
- arm_neon/vcle_u8
- arm_neon/vqshl_n_u16
- arm_neon/vbic_s8
- arm_neon/float32x4x2_t
- arm_neon/vmls_f32
- arm_neon/vshll_n_u8
- arm_neon/vminq_s8
- arm_neon/vmlsq_lane_f32
- arm_neon/vst1q_f16
- arm_neon/vst1_lane_u64
- arm_neon/vrhadd_u8
- arm_neon/vclt_s32
- arm_neon/vst2_p16
- arm_neon/vrshrq_n_u16
- arm_neon/vneg_s32
- arm_neon/vmovl_s16
- arm_neon/vqshlq_s8
- arm_neon/vld1_s8
- arm_neon/vqdmulh_s32
- arm_neon/vcls_s8
- armintr/__trap
- arm_neon/vuzp_u32
- armintr/_CopyInt64FromDouble
- arm_neon/int8x16x2_t
- arm_neon/vmovn_s32
- arm_neon/vget_high_s8
- arm_neon/veor_s64
- armintr/_arm_uadd8
- arm_neon/vrev16_u8
- arm_neon/vbicq_u64
- arm_neon/vst4_lane_f16
- arm_neon/vst3_s32
- arm_neon/poly8x8_t
- arm_neon/vtstq_u16
- arm_neon/vld1_lane_s8
- arm_neon/float32x4x4_t
- arm_neon/vst2_s16
- arm_neon/vqrdmulhq_s32
- arm_neon/vqdmulhq_s16
- arm_neon/vrshrq_n_s8
- arm_neon/vcle_s32
- arm_neon/vtbl3_p8
- arm_neon/vbslq_u8
- arm_neon/vst4_u64
- armintr/_arm_umaal
- arm_neon/vshll_n_s8
- arm_neon/vcvt_u32_f32
- arm_neon/vld4q_p8
- arm_neon/vsetq_lane_u16
- arm_neon/vabd_u8
- arm_neon/vclz_u8
- arm_neon/vsubq_u32
- arm_neon/vld1q_lane_p16
- arm_neon/vcgtq_s16
- arm_neon/vmla_lane_s32
- arm_neon/vshlq_n_s64
- arm_neon/vbsl_u32
- arm_neon/vqshlq_s16
- armintr/_arm_qadd8
- arm_neon/vrshr_n_s32
- armintr/_CountOneBits64
- arm_neon/vceq_u32
- arm_neon/vbsl_p8
- arm_neon/uint16x8x2_t
- arm_neon/vsli_n_s16
- arm_neon/vmla_n_s32
- arm_neon/vld4_dup_u32
- arm_neon/vshrq_n_s8
- arm_neon/vqaddq_s8
- arm_neon/vshl_n_u64
- arm_neon/vtbl2_p8
- arm_neon/vcleq_u32
- arm_neon/vqsub_u32
- arm_neon/vmovl_u8
- arm_neon/vmlal_u8
- arm_neon/vmul_s8
- armintr/_MoveFromCoprocessor64
- arm_neon/vrsraq_n_s16
- arm_neon/vdupq_n_u32
- arm_neon/vmov_n_s16
- arm_neon/vst4_lane_p8
- arm_neon/vld1_s32
- arm_neon/vst4_p8
- arm_neon/vsriq_n_u32
- arm_neon/vqdmull_n_s16
- arm_neon/vshlq_u32
- arm_neon/vld3_u8
- armintr/_arm_usub16
- arm_neon/vmlsq_lane_s16
- arm_neon/vmovq_n_s8
- arm_neon/int32x4x2_t
- arm_neon/vld4q_u8
- arm_neon/poly16x8x2_t
- arm_neon/vld1q_u64
- arm_neon/vld3q_lane_s16
- arm_neon/int64x1x2_t
- arm_neon/vshlq_n_s8
- arm_neon/vrshl_s64
- arm_neon/vqshl_n_u8
- armintr/_arm_qadd
- armintr/_DSubSatInt
- armintr/_arm_usat16
- arm_neon/vmull_s8
- arm_neon/vsub_s8
- arm_neon/vmovq_n_u16
- arm_neon/vst4_u16
- arm_neon/vmlsl_lane_u32
- arm_neon/vsliq_n_p16
- arm_neon/vmovn_u32
- arm_neon/vbic_u16
- arm_neon/vtbx2_p8
- arm_neon/vrsubhn_s32
- armintr/_SubSatInt
- arm_neon/vst3_u8
- arm_neon/vdupq_n_s32
- arm_neon/vcntq_p8
- arm_neon/vst4_f32
- arm_neon/vbic_s64
- arm_neon/vld3_s64
- arm_neon/vrsra_n_s64
- arm_neon/vqabsq_s16
- arm_neon/vsriq_n_p8
- arm_neon/vst2_lane_p16
- arm_neon/vabsq_s16
- arm_neon/vcombine_u8
- arm_neon/vld2q_p16
- armintr/_CountOneBits
- armintr/__prefetch
- arm_neon/vld3_dup_u64
- arm_neon/vld2q_s16
- arm_neon/vget_low_p16
- arm_neon/vuzpq_u8
- arm_neon/vrev32q_s16
- armintr/_AddSatInt
- arm_neon/uint16x4x2_t
- arm_neon/vmov_n_s32
- arm_neon/vaddl_u16
- arm_neon/vqaddq_s64
- arm_neon/vmlaq_u16
- arm_neon/vsli_n_s8
- armintr/_arm_sxth
- arm_neon/vorr_s32
- arm_neon/vsra_n_u64
- arm_neon/vst2_f16
- arm_neon/vcombine_u16
- arm_neon/vabs_s16
- arm_neon/vsubhn_s32
- arm_neon/vst1q_lane_u32
- arm_neon/vst3_p8
- arm_neon/vqshrun_n_s32
- arm_neon/vcreate_s64
- arm_neon/vld4q_lane_s16
- arm_neon/vzipq_u16
- arm_neon/vmin_s32
- armintr/_CopyInt32FromFloat
- arm_neon/vcgtq_u32
- arm_neon/vabdl_s32
- arm_neon/vqshlq_n_u16
- arm_neon/int8x16x4_t
- arm_neon/vqrdmulh_n_s32
- arm_neon/vqaddq_u64
- arm_neon/vhaddq_s8
- arm_neon/vshll_n_s16
- arm_neon/vuzp_u8
- arm_neon/vaddl_u32
- arm_neon/vld4q_s16
- arm_neon/vqmovun_s16
- arm_neon/vld1q_lane_s8
- arm_neon/vld2_lane_u32
- arm_neon/vrshr_n_s8
- arm_neon/vmlaq_s16
- armintr/_CopyFloatFromInt32
- arm_neon/vmul_f32
- arm_neon/vmlaq_n_f32
- arm_neon/vst4_s16
- arm_neon/vld1_dup_s32
- arm_neon/vmul_u16
- arm_neon/vhaddq_s16
- arm_neon/vst1q_lane_f32
- arm_neon/vrhaddq_u16
- arm_neon/vbicq_u32
- arm_neon/vrev32_s8
- arm_neon/vmlaq_s8
- arm_neon/vmin_s16
- arm_neon/vst3_lane_p16
- arm_neon/vst2q_lane_f32
- arm_neon/vld4q_lane_f32
- arm_neon/vget_low_u16
- arm_neon/vqsub_s32
- arm_neon/vtbl1_s8
- arm_neon/vmovn_s64
- arm_neon/vpmax_s8
- arm_neon/int8x16_t
- arm_neon/vpmin_u8
- arm_neon/vdup_lane_p8
- arm_neon/vsetq_lane_u64
- arm_neon/vuzpq_u16
- arm_neon/vcgeq_u16
- arm_neon/uint8x16x2_t
- armintr/_arm_rev16
- armintr/_arm_sxtb
- arm_neon/vsliq_n_u64
- arm_neon/vmovq_n_u8
- arm_neon/vshlq_n_u32
- arm_neon/vcombine_s64
- armintr/_arm_qsax
- arm_neon/vmin_f32
- armintr/_arm_sadd16
- arm_neon/vmlsq_n_s16
- arm_neon/vorr_u64
- arm_neon/vqrshrun_n_s64
- arm_neon/vld2q_lane_s32
- arm_neon/vgetq_lane_p16
- arm_neon/vrev32_s16
- arm_neon/vqshl_u16
- arm_neon/vtrn_s8
- arm_neon/vst1q_lane_s64
- arm_neon/vtbl4_p8
- arm_neon/vst1_p16
- arm_neon/vmvn_u8
- arm_neon/vld2_lane_u8
- arm_neon/vld2q_u16
- arm_neon/vmovl_s8
- arm_neon/vbslq_u64
- arm_neon/vmls_s8
- arm_neon/vld3q_p16
- arm_neon/vtbl3_u8
- arm_neon/vabs_f32
- arm_neon/vsraq_n_s8
- arm_neon/vqadd_s32
- arm_neon/vmulq_n_s16
- arm_neon/vst3q_s8
- arm_neon/vaddhn_s64
- arm_neon/vmul_n_s16
- arm_neon/vtbl1_p8
- arm_neon/uint64x2x3_t
- arm_neon/vmlsq_s32
- arm_neon/vld2q_lane_u32
- arm_neon/vaddq_u8
- arm_neon/vcombine_f16
- arm_neon/vandq_s16
- arm_neon/vst4q_lane_p16
- arm_neon/vsri_n_u8
- arm_neon/vst3_lane_p8
- arm_neon/vst3_lane_s16
- arm_neon/vdup_n_s16
- arm_neon/vbicq_s8
- arm_neon/vdup_lane_u8
- arm_neon/vst4q_lane_s32
- arm_neon/vqrshl_u16
- arm_neon/vrsra_n_u32
- arm_neon/vdupq_lane_p8
- arm_neon/vld3_lane_u8
- arm_neon/vqrdmulh_n_s16
- arm_neon/vpmin_s32
- armintr/__cps
- arm_neon/vshl_u32
- armintr/_arm_uadd16
- arm_neon/vld3_s16
- arm_neon/vcvt_f32_s32
- arm_neon/vshlq_n_u64
- arm_neon/vrev64q_u8
- arm_neon/vextq_u16
- arm_neon/vsubl_s16
- arm_neon/vget_lane_p8
- arm_neon/vabal_s16
- arm_neon/vrecpeq_u32
- arm_neon/vminq_u8
- arm_neon/veor_s16
- arm_neon/vmull_n_u16
- arm_neon/vshl_n_u8
- arm_neon/vrev32q_u8
- arm_neon/vandq_s8
- arm_neon/vrshlq_s16
- arm_neon/vst4q_p16
- arm_neon/vandq_s32
- armintr/_MoveToCoprocessor2
- arm_neon/vqdmlsl_lane_s32
- arm_neon/vld1q_s64
- arm_neon/vmull_n_s16
- arm_neon/vneg_s16
- arm_neon/vqshluq_n_s64
- arm_neon/vst2_lane_s32
- arm_neon/vmvnq_u16
- arm_neon/vshll_n_s32
- arm_neon/vld3_dup_s8
- arm_neon/vtstq_s32
- arm_neon/vmlsl_u32
- arm_neon/vqdmulhq_lane_s16
- arm_neon/vaddl_s32
- armintr/_CountLeadingZeros
- arm_neon/vqrshrn_n_s16
- arm_neon/vmla_lane_u32
- arm_neon/vst1_u8
- arm_neon/vshl_u64
- arm_neon/vshr_n_u8
- arm_neon/vmull_lane_s32
- arm_neon/vmlal_lane_u32
- arm_neon/vsubl_s8
- arm_neon/float32x2x2_t
- armintr/_arm_bfc
- arm_neon/vaddq_s16
- arm_neon/vmlal_lane_s32
- arm_neon/vpadd_u16
- arm_neon/vst2q_lane_u16
- arm_neon/vld4_s8
- arm_neon/vst1q_s8
- arm_neon/vshrq_n_u64
- arm_neon/vsli_n_u16
- arm_neon/vqrdmulh_lane_s32
- arm_neon/vst4_lane_u16
- arm_neon/vabdq_f32
- arm_neon/vld2_lane_f16
- arm_neon/vqsub_u64
- arm_neon/vsub_f32
- arm_neon/vld1q_s16
- arm_neon/vmaxq_s16
- arm_neon/vcombine_u32
- arm_neon/vrsraq_n_u32
- armintr/_arm_smusdx
- arm_neon/vrev16_s8
- arm_neon/vqdmulh_n_s32
- arm_neon/vmul_s32
- arm_neon/vabdq_s32
- arm_neon/veor_u64
- arm_neon/vmlsl_n_s32
- arm_neon/vsub_s16
- arm_neon/vadd_u16
- arm_neon/vsriq_n_u16
- arm_neon/vmla_u32
- arm_neon/vuzpq_s32
- arm_neon/vst4q_s8
- arm_neon/vaddhn_u32
- arm_neon/vmlaq_lane_f32
- arm_neon/vld3_lane_s8
- arm_neon/vsliq_n_u32
- arm_neon/vqrshlq_s8
- arm_neon/vqdmlal_n_s32
- arm_neon/uint8x16x4_t
- arm_neon/vcgtq_u16
- arm_neon/vandq_u32
- arm_neon/vld4q_lane_u32
- arm_neon/vzip_p16
- arm_neon/vget_low_p8
- armintr/_arm_shadd8
- arm_neon/vmovn_s16
- arm_neon/vcge_u8
- arm_neon/vld2q_f32
- arm_neon/vaba_u32
- armintr/__iso_volatile_store8
- arm_neon/vst2q_p16
- arm_neon/vmul_s16
- arm_neon/vand_s16
- arm_neon/vtbx4_p8
- arm_neon/vceq_u8
- arm_neon/vrhaddq_s16
- arm_neon/vgetq_lane_f32
- arm_neon/vqshl_s8
- arm_neon/vbslq_f32
- arm_neon/vrsqrts_f32
- arm_neon/vld2q_s8
- arm_neon/vtbl1_u8
- arm_neon/vtst_u8
- arm_neon/vrev64q_f32
- arm_neon/vcle_s8
- arm_neon/vsetq_lane_p16
- arm_neon/vcreate_p16
- arm_neon/vabal_s32
- armintr/_arm_smlald
- arm_neon/vmla_f32
- arm_neon/vtbx2_s8
- arm_neon/int64x1x3_t
- arm_neon/vclz_s8
- arm_neon/vorr_s16
- arm_neon/vornq_s64
- arm_neon/vst1q_u64
- arm_neon/vdupq_n_s8
- armintr/_arm_sadd8
- arm_neon/vextq_s32
- armintr/_arm_smuadx
- armintr/_arm_qsub
- arm_neon/vadd_f32
- arm_neon/vrshrq_n_s16
- arm_neon/vqsub_s8
- arm_neon/vld3_f32
- arm_neon/vhadd_s8
- arm_neon/vmull_n_u32
- arm_neon/vdup_n_u64
- arm_neon/vsubw_s32
- armintr/_arm_sxtab
- armintr/_arm_uxtb16
- arm_neon/vmvn_s16
- arm_neon/vst1_lane_s16
- arm_neon/vqrdmulhq_n_s32
- arm_neon/vsriq_n_s32
- arm_neon/poly8x16x2_t
- arm_neon/vadd_u8
- arm_neon/vuzpq_p8
- arm_neon/vst2q_p8
- armintr/__wfi
- arm_neon/vget_high_u16
- arm_neon/vqrshl_u64
- arm_neon/vld1_dup_s64
- arm_neon/vqrshrn_n_s32
- arm_neon/vrshr_n_s64
- arm_neon/vst3_s8
- arm_neon/poly16x4x3_t
- arm_neon/vqrdmulh_lane_s16
- arm_neon/vmvnq_u32
- arm_neon/vqsubq_u32
- arm_neon/vmovq_n_p8
- arm_neon/vtrn_s16
- arm_neon/vld2q_u32
- arm_neon/vqsubq_u16
- arm_neon/vrsqrteq_u32
- arm_neon/vadd_u64
- armintr/_arm_usat
- arm_neon/vcvtq_n_u32_f32
- arm_neon/vaddq_s8
- arm_neon/vrsraq_n_u16
- arm_neon/vqabs_s16
- arm_neon/vsra_n_s8
- arm_neon/vsra_n_s16
- arm_neon/vqshlq_n_u8
- arm_neon/vpadal_s8
- arm_neon/vmlal_n_u16
- armintr/_CopyDoubleFromInt64
- arm_neon/vaddw_u8
- arm_neon/vmulq_n_s32
- arm_neon/vqaddq_s32
- arm_neon/vmla_lane_f32
- arm_neon/vmlaq_lane_s32
- arm_neon/vld1q_dup_u64
- arm_neon/uint16x8_t
- arm_neon/vld2_s32
- arm_neon/vcltq_f32
- arm_neon/vst4q_f32
- arm_neon/vsri_n_u16
- arm_neon/vshlq_s32
- arm_neon/vgetq_lane_u32
- arm_neon/vld1q_dup_f16
- arm_neon/vrev64q_s16
- arm_neon/vrshrq_n_u32
- arm_neon/vld2q_s32
- arm_neon/vcgtq_s8
- arm_neon/vsubhn_u64
- arm_neon/vmls_n_s32
- armintr/_arm_smmlar
- arm_neon/vld3_dup_u8
- arm_neon/vld3q_lane_p16
- arm_neon/vld2_dup_s64
- arm_neon/vqabs_s32
- arm_neon/vqaddq_u8
- arm_neon/vminq_u32
- arm_neon/vpaddl_u16
- arm_neon/vaba_s16
- arm_neon/vmul_u32
- arm_neon/vst1_lane_u16
- arm_neon/vcreate_f32
- arm_neon/vcvt_f16_f32
- arm_neon/vset_lane_s32
- arm_neon/vshl_s8
- arm_neon/vcgt_s16
- arm_neon/vtrn_f32
- arm_neon/vget_high_s64
- arm_neon/vld3_dup_p8
- arm_neon/vcreate_u64
- arm_neon/vext_u64
- arm_neon/vld1q_dup_s16
- arm_neon/vget_lane_s16
- arm_neon/vqdmlal_s16
- arm_neon/vld2_p16
- arm_neon/vld4_u16
- armintr/_arm_smlalbb
- arm_neon/vrev64_u8
- arm_neon/vbslq_s64
- arm_neon/vsubw_u16
- arm_neon/vrsubhn_u32
- arm_neon/vabdq_u8
- arm_neon/vmls_n_u32
- arm_neon/vshr_n_s32
- arm_neon/vmulq_n_u32
- arm_neon/vst3_p16
- arm_neon/vrev32_u16
- arm_neon/int8x8x3_t
- arm_neon/vst2q_lane_u32
- arm_neon/vextq_p16
- arm_neon/vtrnq_f32
- armintr/_arm_smultt
- arm_neon/vqneg_s8
- arm_neon/vmlsq_lane_s32
- arm_neon/vmov_n_p16
- arm_neon/vraddhn_u64
- arm_neon/vrhadd_u32
- arm_neon/vrev64_u32
- arm_neon/vrshrn_n_s32
- arm_neon/vld4q_f32
- arm_neon/vst2_s8
- arm_neon/vrsqrteq_f32
- arm_neon/uint16x4_t
- arm_neon/vget_low_s8
- arm_neon/vst2_lane_u32
- arm_neon/vhsub_s32
- arm_neon/vqdmull_lane_s32
- armintr/_arm_smulwb
- arm_neon/vmlsl_u8
- arm_neon/vdup_lane_s16
- arm_neon/vtbx4_s8
- arm_neon/vld4q_lane_u16
- arm_neon/vget_high_u8
- arm_neon/vclzq_s32
- arm_neon/vld1q_dup_f32
- arm_neon/vtrn_u8
- arm_neon/vqabsq_s8
- arm_neon/vdup_lane_f32
- arm_neon/vqrdmulh_s16
- arm_neon/vst4_u32
- arm_neon/vdup_lane_u32
- arm_neon/vst4_u8
- arm_neon/vmovq_n_s32
- arm_neon/vld2_lane_s8
- arm_neon/vld3_u32
- arm_neon/vsubl_u16
- arm_neon/vqshlu_n_s8
- arm_neon/float32x4_t
- arm_neon/vqshl_n_s32
- arm_neon/float32x2x3_t
- armintr/__hvc
- arm_neon/vst1q_lane_f16
- arm_neon/vmvnq_s16
- arm_neon/vst3q_lane_f32
- arm_neon/vld1q_dup_u8
- arm_neon/vmlsq_s16
- arm_neon/vget_lane_u8
- arm_neon/vld1_lane_s32
- arm_neon/vst4q_s16
- armintr/_arm_qsub8
- arm_neon/vorrq_s32
- arm_neon/vsriq_n_s8
- arm_neon/vqshrn_n_u64
- arm_neon/vdup_n_s32
- armintr/_arm_uhsub8
- arm_neon/vld3_lane_s32
- arm_neon/vbsl_s64
- arm_neon/vld1_dup_f16
- arm_neon/vsli_n_u64
- arm_neon/vraddhn_u32
- arm_neon/vsub_u16
- arm_neon/vcltq_u32
- arm_neon/vminq_f32
- arm_neon/vshl_n_s64
- arm_neon/vld4_u32
- arm_neon/vld1_u32
- arm_neon/vaddhn_u16
- arm_neon/vcvtq_n_f32_s32
- arm_neon/vorn_u64
- arm_neon/vsubhn_u16
- arm_neon/int64x1_t
- arm_neon/vst1q_lane_s8
- arm_neon/vld1q_dup_s32
- arm_neon/vrev32_p8
- arm_neon/vst3q_lane_p16
- arm_neon/vrecpeq_f32
- arm_neon/int8x8x4_t
- arm_neon/vshr_n_u32
- arm_neon/vdupq_lane_s64
- arm_neon/vpaddlq_s8
- arm_neon/vqshl_n_u32
- arm_neon/vmul_u8
- arm_neon/vtbx2_u8
- arm_neon/vshr_n_u64
- arm_neon/vqrshlq_s16
- arm_neon/vst3_lane_u16
- arm_neon/vqsub_u8
- arm_neon/vrsra_n_s16
- arm_neon/vaba_s32
- arm_neon/vsri_n_u64
- arm_neon/vst3q_lane_u32
- arm_neon/vmlsq_n_u32
- arm_neon/poly8x16_t
- arm_neon/vld2_u8
- armintr/_arm_smmulr
- arm_neon/vtst_s16
- armintr/_arm_smmls
- arm_neon/vqdmulh_s16
- arm_neon/vtrnq_u8
- arm_neon/vset_lane_p8
- arm_neon/vmlsl_u16
- arm_neon/vshrn_n_u16
- arm_neon/vld1_dup_p8
- arm_neon/vrev16q_s8
- arm_neon/vmov_n_s8
- arm_neon/vld1_u64
- arm_neon/vpmin_f32
- arm_neon/vmla_n_u16
- arm_neon/vst1_f16
- arm_neon/vqdmlsl_s16
- arm_neon/vmin_u32
- armintr/_arm_qsub16
- arm_neon/vcage_f32
- arm_neon/vornq_u32
- arm_neon/vpadd_s16
- arm_neon/vld1_u8
- arm_neon/vhsubq_s16
- arm_neon/vld1_dup_u32
- arm_neon/vld4_u64
- armintr/_MulHigh
- arm_neon/vmaxq_u8
- arm_neon/vget_lane_u16
- arm_neon/vld2q_u8
- arm_neon/vld1q_dup_p16
- arm_neon/vsraq_n_u8
- arm_neon/vqdmlsl_n_s32
- arm_neon/vst1_s16
- arm_neon/vst1q_s32
- arm_neon/vmaxq_f32
- arm_neon/vqdmulh_lane_s16
- armintr/__isb
- arm_neon/vuzpq_p16
- arm_neon/vmls_lane_s16
- arm_neon/vtbl4_s8
- arm_neon/vst1_lane_p8
- arm_neon/vsubw_s8
- arm_neon/vmin_u8
- arm_neon/vzip_u16
- arm_neon/vld4q_u16
- arm_neon/vshrn_n_s32
- arm_neon/vpadal_u16
- arm_neon/vorrq_s8
- arm_neon/vrshlq_u64
- arm_neon/vst3_lane_s32
- arm_neon/vqshluq_n_s32
- armintr/_arm_shsub16
- arm_neon/vst1_u32
- arm_neon/vrhadd_s16
- arm_neon/vzipq_s32
- arm_neon/vshrq_n_u16
- arm_neon/vcls_s32
- arm_neon/vceq_s8
- arm_neon/vld2q_lane_f16
- arm_neon/vst4q_u8
- arm_neon/vraddhn_u16
- arm_neon/vget_lane_u64
- armintr/_arm_smlsld
- arm_neon/vld3_u64
- arm_neon/vld1_lane_s16
- arm_neon/vabd_f32
- arm_neon/vdupq_n_u16
- armintr/__iso_volatile_store64
- arm_neon/vqsubq_u8
- arm_neon/poly16x8x3_t
- arm_neon/vcltq_s32
- arm_neon/vqnegq_s16
- arm_neon/vqsub_u16
- arm_neon/vaddq_s32
- arm_neon/vqshl_n_s64
- arm_neon/vabdl_s8
- arm_neon/vclsq_s16
- arm_neon/vpaddl_u8
- arm_neon/vmlsq_n_u16
- armintr/_arm_uqadd8
- arm_neon/vhsub_u32
- arm_neon/vset_lane_s16
- arm_neon/vsubl_u32
- arm_neon/vld3_lane_f32
- arm_neon/vcle_s16
- arm_neon/vmovl_u32
- arm_neon/vst3_lane_f16
- arm_neon/vcaltq_f32
- arm_neon/vsubq_s32
- arm_neon/vand_s64
- arm_neon/vst2_u8
- arm_neon/vcombine_p8
- arm_neon/vqdmlal_s32
- arm_neon/vsub_s32
- armintr/_arm_uxtab16
- arm_neon/vmlsq_n_f32
- armintr/_arm_qdsub
- arm_neon/vhaddq_u32
- arm_neon/vhsubq_u16
- arm_neon/vmlsq_lane_u16
- arm_neon/vst4_s64
- armintr/_CountLeadingOnes
- armintr/_arm_smlabt
- arm_neon/vcombine_s32
- arm_neon/vld4_lane_f16
- arm_neon/vadd_s64
- arm_neon/vorrq_u32
- armintr/__sev
- arm_neon/vdupq_lane_s32
- arm_neon/vrecpsq_f32
- arm_neon/vbicq_u16
- arm_neon/vld1_lane_p16
- arm_neon/vrshr_n_u32
- arm_neon/vcgeq_s32
- arm_neon/vld4_dup_s16
- arm_neon/vld1q_p8
- arm_neon/vrshlq_u16
- arm_neon/vmlaq_lane_u32
- arm_neon/vsub_s64
- arm_neon/vcreate_u16
- arm_neon/vget_lane_s32
- arm_neon/vuzp_f32
- arm_neon/vld2_lane_p8
- arm_neon/vuzp_u16
- arm_neon/vorrq_s16
- armintr/_arm_smlaltb
- arm_neon/vrshrn_n_s16
- arm_neon/vabd_s8
- arm_neon/vnegq_s8
- arm_neon/vst4q_u16
- arm_neon/vst1q_lane_s32
- arm_neon/vst1_lane_s32
- arm_neon/vmla_u16
- arm_neon/vmls_lane_s32
- arm_neon/vtst_s8
- arm_neon/vcgeq_s8
- arm_neon/poly8x8x4_t
- arm_neon/vqsub_s64
- armintr/_arm_uqasx
- arm_neon/vld1_lane_u64
- arm_neon/vminq_s16
- arm_neon/vmulq_u32
- arm_neon/vqrshlq_u8
- arm_neon/vdupq_n_p16
- arm_neon/vld4_dup_f16
- arm_neon/vcls_s16
- arm_neon/vmov_n_u64
- arm_neon/vmla_s32
- arm_neon/vrshl_s16
- arm_neon/vcalt_f32
- arm_neon/int64x2x3_t
- arm_neon/vsub_u8
- arm_neon/vzipq_u8
- arm_neon/vrshrn_n_u64
- arm_neon/vrshlq_s32
- arm_neon/vorr_s64
- arm_neon/vqrshl_s16
- arm_neon/vceqq_u16
- arm_neon/vmulq_n_u16
- arm_neon/vmlaq_u8
- arm_neon/vsri_n_s64
- arm_neon/vld3q_u8
- arm_neon/vld1_dup_s16
- arm_neon/vld1q_s32
- arm_neon/vsri_n_s16
- arm_neon/vshlq_u8
- arm_neon/vsli_n_s64
- arm_neon/vmull_lane_u32
- arm_neon/vshl_s64
- arm_neon/vcreate_s16
- arm_neon/uint8x8x4_t
- arm_neon/vqshrn_n_s32
- arm_neon/vqshlq_u32
- arm_neon/vmlal_n_u32
- arm_neon/vtrnq_s16
- arm_neon/vshr_n_s64
- arm_neon/vst2_u16
- arm_neon/vtrn_s32
- arm_neon/vsubhn_u32
- arm_neon/vbicq_s16
- arm_neon/vsetq_lane_s8
- arm_neon/vrsubhn_s16
- arm_neon/vhsub_u8
- arm_neon/vcleq_s32
- arm_neon/vld4_dup_s8
- arm_neon/vmull_u32
- arm_neon/vrshr_n_s16
- arm_neon/vst1q_lane_s16
- arm_neon/vmlsq_lane_u32
- arm_neon/vnegq_f32
- arm_neon/vmin_s8
- arm_neon/vrev16_p8
- arm_neon/vbic_u8
- arm_neon/vclzq_u16
- arm_neon/vcge_u32
- arm_neon/vget_high_u64
- arm_neon/vabsq_s8
- arm_neon/vhaddq_u16
- arm_neon/vsraq_n_s64
- arm_neon/vld2_u32
- arm_neon/vld2_lane_f32
- arm_neon/vqrshrn_n_u32
- arm_neon/vbslq_s8
- armintr/_CountLeadingZeros64
- arm_neon/vbicq_u8
- arm_neon/vdup_lane_s8
- arm_neon/vpadd_s32
- arm_neon/vld3q_lane_f16
- arm_neon/vaba_u8
- arm_neon/vqshlq_u16
- arm_neon/vst1q_u8
- arm_neon/vst4q_lane_f16
- arm_neon/vshl_n_u16
- armintr/_arm_smladx
- arm_neon/vmla_lane_s16
- arm_neon/vornq_u8
- arm_neon/vqneg_s32
- arm_neon/vadd_s8
- arm_neon/vcle_u32
- arm_neon/vclzq_u8
- arm_neon/vtbx1_u8
- armintr/_CountLeadingOnes64
- armintr/__dsb
- arm_neon/vaddq_u32
- arm_neon/vclsq_s8
- arm_neon/vdup_n_s64
- arm_neon/vmax_s16
- arm_neon/vst2q_u32
- arm_neon/vsetq_lane_s64
- arm_neon/vtst_p8
- arm_neon/vabs_s8
- arm_neon/vqshl_n_s16
- arm_neon/vqrshrn_n_u64
- arm_neon/vaddw_s8
- armintr/_arm_uhadd16
- arm_neon/vsriq_n_p16
- arm_neon/vld4_lane_u32
- arm_neon/vneg_f32
- armintr/_MoveToCoprocessor
- arm_neon/vmvnq_s8
- arm_neon/vld1q_lane_p8
- arm_neon/uint32x2x3_t
- arm_neon/vrshrn_n_u16
- arm_neon/vld3_f16
- arm_neon/vsriq_n_s16
- arm_neon/vshlq_n_s16
- arm_neon/vabal_u8
- arm_neon/vqshluq_n_s16
- arm_neon/vst2_lane_u16
- arm_neon/vbic_s16
- arm_neon/vqshl_n_u64
- arm_neon/vcagt_f32
- arm_neon/vpadalq_s8
- arm_neon/vclz_s32
- arm_neon/vld1_lane_s64
- arm_neon/vget_high_p8
- arm_neon/uint64x1_t
- arm_neon/vextq_s16
- arm_neon/vpadd_s8
- arm_neon/vrsubhn_u64
- arm_neon/vst3q_f16
- arm_neon/vdupq_lane_u16
- arm_neon/vrshrq_n_u64
- arm_neon/vmovq_n_f32
- arm_neon/vld1q_dup_u16
- arm_neon/vshr_n_u16
- arm_neon/uint32x2_t
- armintr/_arm_umull
- arm_neon/vtrnq_u16
- arm_neon/vsetq_lane_u32
- arm_neon/vneg_s8
- arm_neon/vsetq_lane_u8
- arm_neon/vst2q_lane_s16
- arm_neon/vqmovun_s32
- armintr/_arm_usad8
- armintr/_arm_pkhbt
- arm_neon/uint16x4x3_t
- arm_neon/vsra_n_s32
- arm_neon/vqmovun_s64
- arm_neon/vld1q_dup_s8
- arm_neon/vaddhn_s32
- arm_neon/vpmax_f32
- arm_neon/vpadd_u32
- arm_neon/vhsubq_u32
- arm_neon/vqrshrun_n_s32
- arm_neon/vadd_s32
- arm_neon/vclt_s8
- arm_neon/vorrq_s64
- arm_neon/vst4q_f16
- arm_neon/vst1_s32
- arm_neon/vceq_p8
- arm_neon/vsubw_s16
- arm_neon/vgetq_lane_u64
- arm_neon/vmla_n_u32
- arm_neon/vcvtq_f32_s32
- arm_neon/vld1q_u32
- arm_neon/vmax_f32
- armintr/_isunorderedf
- arm_neon/vrshl_u8
- arm_neon/vld4_dup_s64
- arm_neon/vqaddq_u16
- arm_neon/vld4q_lane_f16
- arm_neon/vceqq_p8
- arm_neon/vsubw_u8
- arm_neon/vqmovn_u16
- armintr/_arm_smlsldx
- arm_neon/vcreate_p8
- arm_neon/vqdmull_n_s32
- arm_neon/uint64x2_t
- arm_neon/vmls_s32
- arm_neon/vst3q_f32
- armintr/_arm_bfi
- armintr/_arm_qadd16
- arm_neon/vrshlq_s8
- arm_neon/vget_lane_p16
- arm_neon/vld2_p8
- arm_neon/vld3_lane_u32
- armintr/_MoveFromCoprocessor2
- arm_neon/vqshl_u8
- arm_neon/poly8_t
- arm_neon/vhadd_u16
- arm_neon/vmla_lane_u16
- arm_neon/vshrq_n_u8
- arm_neon/vuzpq_f32
- arm_neon/vmls_lane_f32
- arm_neon/vqneg_s16
- arm_neon/vtrn_p16
- arm_neon/vshrn_n_u32
- arm_neon/vaddhn_u64
- arm_neon/vabal_u32
- arm_neon/vld1q_lane_u32
- arm_neon/vrsraq_n_s32
- arm_neon/vandq_u64
- arm_neon/vqdmull_s32
- arm_neon/vext_s16
- arm_neon/vaddw_s16
- arm_neon/vrev64q_p8
- arm_neon/uint8x8x3_t
- arm_neon/vzip_f32
- armintr/_arm_ssub8
- arm_neon/uint16x4x4_t
- armintr/__swi
- armintr/_arm_smlatb
- arm_neon/vrhaddq_s8
- arm_neon/vpmax_s32
- arm_neon/vqshl_s64
- arm_neon/vrev16q_p8
- arm_neon/vqmovn_u32
- arm_neon/vld1q_f16
- arm_neon/vornq_u64
- arm_neon/vqshlq_n_s16
- arm_neon/vld1_f16
- armintr/_arm_smmlsr
- arm_neon/vshlq_s16
- arm_neon/vsubhn_s16
- arm_neon/vmulq_p8
- arm_neon/vdupq_lane_f32
- armintr/_arm_shadd16
- arm_neon/vornq_s16
- arm_neon/vst1q_lane_u8
- arm_neon/vcaleq_f32
- arm_neon/vst3q_lane_f16
- armintr/_arm_sdiv
- arm_neon/vld2_u16
- arm_neon/vdup_lane_u16
- arm_neon/vst4q_lane_f32
- arm_neon/vdup_n_f32
- arm_neon/vsubq_u8
- arm_neon/vset_lane_p16
- arm_neon/vrsqrte_f32
- arm_neon/vsubl_u8
- arm_neon/vld3q_lane_f32
- arm_neon/vqnegq_s8
- arm_neon/vqmovn_s16
- arm_neon/int16x8x3_t
- arm_neon/veorq_u16
- arm_neon/vqdmulh_n_s16
- arm_neon/vhaddq_u8
- arm_neon/vpadal_u8
- arm_neon/vst2q_s16
- arm_neon/poly16x8x4_t
- arm_neon/int64x2_t
- arm_neon/vmull_s32
- arm_neon/vld4_lane_s32
- arm_neon/vst4q_p8
- arm_neon/vmlal_lane_u16
- arm_neon/vclz_u32
- arm_neon/vsliq_n_s8
- arm_neon/vmls_n_f32
- arm_neon/vmlsl_lane_s16
- arm_neon/vst4q_u32
- arm_neon/vld1q_lane_s16
- arm_neon/vst1q_f32
- arm_neon/vrshr_n_u8
- arm_neon/vst1q_s64
- arm_neon/vbslq_u32
- arm_neon/vset_lane_s8
- arm_neon/vdupq_lane_p16
- arm_neon/vtstq_s16
- arm_neon/vshl_n_s8
- arm_neon/vqrdmulhq_n_s16
- arm_neon/vget_high_f16
- arm_neon/vst4_lane_u32
- arm_neon/vraddhn_s16
- arm_neon/vmlsl_lane_s32
- arm_neon/vld3q_s32
- arm_neon/vsriq_n_u64
- arm_neon/vld4_dup_u8
- arm_neon/vld4q_s8
- arm_neon/vqmovn_s64
- arm_neon/vrev32q_p8
- arm_neon/vsliq_n_p8
- arm_neon/vzipq_s16
- arm_neon/vgetq_lane_s64
- arm_neon/vst4_p16
- arm_neon/vsubq_u16
- arm_neon/vrev64_s32
- armintr/_arm_uhadd8
- arm_neon/vornq_u16
- arm_neon/vst4_lane_s8
- arm_neon/vabd_s32
- arm_neon/vqrdmulhq_s16
- arm_neon/vqshlq_s32
- arm_neon/int64x2x4_t
- arm_neon/vset_lane_u16
- arm_neon/vrsra_n_s32
- arm_neon/vabdl_u16
- arm_neon/vsliq_n_s32
helpviewer_keywords:
- cl.exe compiler, intrinsics
- intrinsics, ARM
ms.assetid: d3d7dadd-7bd5-4508-8bff-371a66913e20
ms.openlocfilehash: d2621c53896feec5965b7414f1fb022b4537977d
ms.sourcegitcommit: 6e1c1822e7bcf3d2ef23eb8fac6465f88743facf
ms.translationtype: MT
ms.contentlocale: tr-TR
ms.lasthandoff: 09/03/2019
ms.locfileid: "70216095"
---
# <a name="arm-intrinsics"></a>ARM ƒ∞√ß Bilgileri

Microsoft C++ DERLEYICISI (MSVC), a≈üaƒüƒ±daki I√ß bilgileri ARM mimarisinde kullanƒ±labilir hale getirir. ARM hakkƒ±nda daha fazla bilgi i√ßin ARM Bilgi Merkezi Web sitesinde [ARM mimari ba≈üvuru kƒ±lavuzlarƒ±](https://go.microsoft.com/fwlink/p/?LinkId=522049) ve [ARM Assembler ara√ßlarƒ± Kƒ±lavuzu](https://go.microsoft.com/fwlink/p/?LinkId=246102) ' na bakƒ±n.

##  <a name="top"></a>NEON

ARM i√ßin NEON vekt√∂r y√∂nerge k√ºmesi uzantƒ±larƒ±, x86 ve x64 mimari i≈ülemciler i√ßin ortak olan MMX ve SSE vekt√∂r y√∂nerge k√ºmelerinde yer alan Tek Y√∂nerge Birden √áok Veri (Sƒ±MD) √∂zellikleri saƒülar.

NEON i√ß bilgiler, √ºstbilgi dosyasƒ±nda `arm_neon.h`saƒülandƒ±ƒüƒ± gibi desteklenir. NEON i√ß MSVC desteƒüi, ARM derleyicisi ara√ß zincirinin ek G ' de, ARM Bilgi Merkezi Web sitesinde [s√ºr√ºm 4,1 derleyici ba≈üvurusu](https://go.microsoft.com/fwlink/p/?LinkId=251083) ' nda belgelenen ARM derleyicisine benzer.

MSVC ve ARM derleyicisi arasƒ±ndaki birincil fark, MSVC `_ex` `vldX` 'ƒ±n ve `vstX` vekt√∂r y√ºkleme ve maƒüaza y√∂nergelerinin √ße≈üitlerini eklemesine sahiptir. √áe≈üitler, i≈üaret√ßi baƒüƒ±msƒ±z deƒüi≈ükeninin hizalamasƒ±nƒ± belirten ek bir parametre alƒ±r, aksi takdirde`_ex` kar≈üƒ±lƒ±k gelen kar≈üƒ±lƒ±klarƒ±na benzer. `_ex`

##  <a name="A"></a>ARM 'e √∂zg√º I√ß √∂ƒüe listesi

|ƒ∞≈ülev adƒ±|Y√∂nergenin|ƒ∞≈ülev prototipi|
|-------------------|-----------------|------------------------|
|_arm_smlal|SMLAL|__int64 _arm_smlal (\__int64 _rdhƒ±lo, int _Rn, int _rm)|
|_arm_umlal|UMLAL|i≈üaretsiz __int64 _arm_umlal (i≈üaretsiz \__int64 _rdhƒ±lo, i≈üaretsiz int _Rn, i≈üaretsiz int _rm)|
|_arm_clz|CLZ|i≈üaretsiz int _arm_clz (i≈üaretsiz int _Rm)|
|_arm_qadd|QADD|int _arm_qadd (int _Rm, int _Rn)|
|_arm_qdadd|QBADD|int _arm_qdadd (int _Rm, int _Rn)|
|_arm_qdsub|QDSUB|int _arm_qdsub (int _Rm, int _Rn)|
|_arm_qsub|QSUB|int _arm_qsub (int _Rm, int _Rn)|
|_arm_smlabb|SMLABB|int _arm_smlabb (int _Rn, int _Rm, int _Ra)|
|_arm_smlabt|SMLABT|int _arm_smlabt (int _Rn, int _Rm, int _Ra)|
|_arm_smlatb|SMLATB|int _arm_smlatb (int _Rn, int _Rm, int _Ra)|
|_arm_smlatt|SMLATT|int _arm_smlatt (int _Rn, int _Rm, int _Ra)|
|_arm_smlalbb|SMLALBB|__int64 _arm_smlalbb (\__int64 _rdhƒ±lo, int _Rn, int _rm)|
|_arm_smlalbt|SMLALBT|__int64 _arm_smlalbt (\__int64 _rdhƒ±lo, int _Rn, int _rm)|
|_arm_smlaltb|SMLALTB|__int64 _arm_smlaltb (\__int64 _rdhƒ±lo, int _Rn, int _rm)|
|_arm_smlaltt|SMLALTT|__int64 _arm_smlaltt (\__int64 _rdhƒ±lo, int _Rn, int _rm)|
|_arm_smlawb|SMLAWB|int _arm_smlawb (int _Rn, int _Rm, int _Ra)|
|_arm_smlawt|SMLAWT|int _arm_smlawt (int _Rn, int _Rm, int _Ra)|
|_arm_smulbb|SMULBB|int _arm_smulbb (int _Rn, int _Rm)|
|_arm_smulbt|SMULBT|int _arm_smulbt (int _Rn, int _Rm)|
|_arm_smultb|SMULTB|int _arm_smultb (int _Rn, int _Rm)|
|_arm_smultt|SMULTT|int _arm_smultt (int _Rn, int _Rm)|
|_arm_smulwb|SMULWB|int _arm_smulwb (int _Rn, int _Rm)|
|_arm_smulwt|SMULWT|int _arm_smulwt (int _Rn, int _Rm)|
|_arm_sadd16|SADD16|int _arm_sadd16 (int _Rn, int _Rm)|
|_arm_sadd8|SADD8|int _arm_sadd8 (int _Rn, int _Rm)|
|_arm_sasx|SASX|int _arm_sasx (int _Rn, int _Rm)|
|_arm_ssax|SSAX|int _arm_ssax (int _Rn, int _Rm)|
|_arm_ssub16|SSUB16|int _arm_ssub16 (int _Rn, int _Rm)|
|_arm_ssub8|SSUB8|int _arm_ssub8 (int _Rn, int _Rm)|
|_arm_shadd16|SHADD16|int _arm_shadd16 (int _Rn, int _Rm)|
|_arm_shadd8|SHADD8|int _arm_shadd8 (int _Rn, int _Rm)|
|_arm_shasx|SHASX|int _arm_shasx (int _Rn, int _Rm)|
|_arm_shsax|SHSAX|int _arm_shsax (int _Rn, int _Rm)|
|_arm_shsub16|SHSUB16|int _arm_shsub16 (int _Rn, int _Rm)|
|_arm_shsub8|SHSUB8|int _arm_shsub8 (int _Rn, int _Rm)|
|_arm_qadd16|QADD16|int _arm_qadd16 (int _Rn, int _Rm)|
|_arm_qadd8|QADD8|int _arm_qadd8 (int _Rn, int _Rm)|
|_arm_qasx|QASX|int _arm_qasx (int _Rn, int _Rm)|
|_arm_qsax|QSAX|int _arm_qsax (int _Rn, int _Rm)|
|_arm_qsub16|QSUB16|int _arm_qsub16 (int _Rn, int _Rm)|
|_arm_qsub8|QSUB8|int _arm_qsub8 (int _Rn, int _Rm)|
|_arm_uadd16|UADD16|i≈üaretsiz int _arm_uadd16 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uadd8|UADD8|i≈üaretsiz int _arm_uadd8 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uasx|UASX|i≈üaretsiz int _arm_uasx (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_usax|USAX|i≈üaretsiz int _arm_usax (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_usub16|USUB16|i≈üaretsiz int _arm_usub16 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_usub8|USUB8|i≈üaretsiz int _arm_usub8 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uhadd16|UHADD16|i≈üaretsiz int _arm_uhadd16 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uhadd8|UHADD8|i≈üaretsiz int _arm_uhadd8 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uhasx|UHASX|i≈üaretsiz int _arm_uhasx (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uhsax|UHSAX|i≈üaretsiz int _arm_uhsax (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uhsub16|UHSUB16|i≈üaretsiz int _arm_uhsub16 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uhsub8|UHSUB8|i≈üaretsiz int _arm_uhsub8 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uqadd16|UQADD16|i≈üaretsiz int _arm_uqadd16 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uqadd8|UQADD8|i≈üaretsiz int _arm_uqadd8 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uqasx|UIQASX|i≈üaretsiz int _arm_uqasx (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uqsax|UQSAX|i≈üaretsiz int _arm_uqsax (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uqsub16|UQSUB16|i≈üaretsiz int _arm_uqsub16 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_uqsub8|UQSUB8|i≈üaretsiz int _arm_uqsub8 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_sxtab|SXTAB|int _arm_sxtab (int _Rn, int _Rm, i≈üaretsiz int _Rotation)|
|_arm_sxtab16|SXTAB16|int _arm_sxtab16 (int _Rn, int _Rm, i≈üaretsiz int _Rotation)|
|_arm_sxtah|SXTAH|int _arm_sxtah (int _Rn, int _Rm, i≈üaretsiz int _Rotation)|
|_arm_uxtab|UXTAB SEKMESƒ∞|i≈üaretsiz int _arm_uxtab (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm, i≈üaretsiz int _Rotation)|
|_arm_uxtab16|UXTAB16|i≈üaretsiz int _arm_uxta16b (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm, i≈üaretsiz int _Rotation)|
|_arm_uxtah|UXTAH|i≈üaretsiz int _arm_uxtah (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm, i≈üaretsiz int _Rotation)|
|_arm_sxtb|SXTB|int _arm_sxtb (int _Rn, i≈üaretsiz int _Rotation)|
|_arm_sxtb16|SXTB16|int _arm_sxtb16 (int _Rn, i≈üaretsiz int _Rotation)|
|_arm_sxth|SXTH|int _arm_sxth (int _Rn, i≈üaretsiz int _Rotation)|
|_arm_uxtb|UXTB|i≈üaretsiz int _arm_uxtb (i≈üaretsiz int _Rn, i≈üaretsiz int _Rotation)|
|_arm_uxtb16|UXTB16|i≈üaretsiz int _arm_uxtb16 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rotation)|
|_arm_uxth|UXTH|i≈üaretsiz int _arm_uxth (i≈üaretsiz int _Rn, i≈üaretsiz int _Rotation)|
|_arm_pkhbt|PKHBT|int _arm_pkhbt (int _Rn, int _Rm, i≈üaretsiz int _Lsl_ƒ±md)|
|_arm_pkhtb|PKHTB|int _arm_pkhtb (int _Rn, int _Rm, i≈üaretsiz int _Asr_ƒ±md)|
|_arm_usad8|USAD8|i≈üaretsiz int _arm_usad8 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_usada8|USADA8|i≈üaretsiz int _arm_usada8 (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm, i≈üaretsiz int _Ra)|
|_arm_ssat|SSAT|int _arm_ssat (i≈üaretsiz int _Sat_ƒ±md, _ƒ∞NT _Rn, _ARMINTR_SHIFT_T _Shift_type, i≈üaretsiz int _Shift_imm)|
|_arm_usat|USAT|int _arm_usat (i≈üaretsiz int _Sat_ƒ±md, _ƒ∞NT _Rn, _ARMINTR_SHIFT_T _Shift_type, i≈üaretsiz int _Shift_imm)|
|_arm_ssat16|SSAT16|int _arm_ssat16 (i≈üaretsiz int _Sat_ƒ±md, _ƒ∞NT _Rn)|
|_arm_usat16|USAT16|int _arm_usat16 (i≈üaretsiz int _Sat_ƒ±md, _ƒ∞NT _Rn)|
|_arm_rev|D√úZENLEME|i≈üaretsiz int _arm_rev (i≈üaretsiz int _Rm)|
|_arm_rev16|REV16|i≈üaretsiz int _arm_rev16 (i≈üaretsiz int _Rm)|
|_arm_revsh|REVSH|i≈üaretsiz int _arm_revsh (i≈üaretsiz int _Rm)|
|_arm_smlad|SMLAD|int _arm_smlad (int _Rn, int _Rm, int _Ra)|
|_arm_smladx|SMLADX|int _arm_smladx (int _Rn, int _Rm, int _Ra)|
|_arm_smlsd|SMLSD|int _arm_smlsd (int _Rn, int _Rm, int _Ra)|
|_arm_smlsdx|SMLSDX|int _arm_smlsdx (int _Rn, int _Rm, int _Ra)|
|_arm_smmla|SMMLA|int _arm_smmla (int _Rn, int _Rm, int _Ra)|
|_arm_smmlar|SMMLAR|int _arm_smmlar (int _Rn, int _Rm, int _Ra)|
|_arm_smmls|SMMLS|int _arm_smmls (int _Rn, int _Rm, int _Ra)|
|_arm_smmlsr|SMMLSR|int _arm_smmlsr (int _Rn, int _Rm, int _Ra)|
|_arm_smmul|SMMUL|int _arm_smmul (int _Rn, int _Rm)|
|_arm_smmulr|SMMULR|int _arm_smmulr (int _Rn, int _Rm)|
|_arm_smlald|SMLALD|__int64 _arm_smlald (\__int64 _rdhƒ±lo, int _Rn, int _rm)|
|_arm_smlaldx|SMLALDX|__int64 _arm_smlaldx (\__int64 _rdhƒ±lo, int _Rn, int _rm)|
|_arm_smlsld|SMLSLD|__int64 _arm_smlsld (\__int64 _rdhƒ±lo, int _Rn, int _rm)|
|_arm_smlsldx|SMLSLDX|__int64 _arm_smlsldx (\__int64 _rdhƒ±lo, int _Rn, int _rm)|
|_arm_smuad|SMUAD|int _arm_smuad (int _Rn, int _Rm)|
|_arm_smuadx|SMUADX|int _arm_muadxs (int _Rn, int _Rm)|
|_arm_smusd|SMUSD|int _arm_smusd (int _Rn, int _Rm)|
|_arm_smusdx|SMUSDX|int _arm_smusdx (int _Rn, int _Rm)|
|_arm_smull|SMULL|__int64 _arm_smull (int _Rn, int _Rm)|
|_arm_umull|UMULL|i≈üaretsiz __int64 _arm_umull (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_umaal|UMAAL|i≈üaretsiz __int64 _arm_umaal (i≈üaretsiz int _RdLo, i≈üaretsiz int _RdHi, i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|_arm_bfc|BFC|i≈üaretsiz int _arm_bfc (i≈üaretsiz int _Rd, i≈üaretsiz int _Lsb, i≈üaretsiz int _Width)|
|_arm_bfi|BFI|i≈üaretsiz int _arm_bfi (i≈üaretsiz int _Rd, i≈üaretsiz int _Rn, i≈üaretsiz int _Lsb, i≈üaretsiz int _Width)|
|_arm_rbit|RBIT|i≈üaretsiz int _arm_rbit (i≈üaretsiz int _Rm)|
|_arm_sbfx|SBFX|int _arm_sbfx (int _Rn, i≈üaretsiz int _Lsb, i≈üaretsiz int _Width)|
|_arm_ubfx|UBFX|i≈üaretsiz int _arm_ubfx (i≈üaretsiz int _Rn, i≈üaretsiz int _Lsb, i≈üaretsiz int _Width)|
|_arm_sdiv|SDIV|int _arm_sdiv (int _Rn, int _Rm)|
|_arm_udiv|UDIV|i≈üaretsiz int _arm_udiv (i≈üaretsiz int _Rn, i≈üaretsiz int _Rm)|
|__cps|CPS|void __cps (i≈üaretsiz int _Ops, i≈üaretsiz int _Flags, i≈üaretsiz int _Mode)|
|__dmb|DMB|void __dmb (i≈üaretsiz int `_Type`)<br /><br /> Y√∂nerge akƒ±≈üƒ±na bir bellek engeli i≈ülemi ekler. Parametresi `_Type` , engelin zorladƒ±ƒüƒ± kƒ±sƒ±tlama t√ºr√ºn√º belirtir.<br /><br /> Zorlanacak kƒ±sƒ±tlama t√ºrleri hakkƒ±nda daha fazla bilgi i√ßin bkz. [bellek engeli kƒ±sƒ±tlamalarƒ±](#BarrierRestrictions).|
|__dsb|DSB|void __dsb (i≈üaretsiz int _Type)<br /><br /> Y√∂nerge akƒ±≈üƒ±na bir bellek engeli i≈ülemi ekler. Parametresi `_Type` , engelin zorladƒ±ƒüƒ± kƒ±sƒ±tlama t√ºr√ºn√º belirtir.<br /><br /> Zorlanacak kƒ±sƒ±tlama t√ºrleri hakkƒ±nda daha fazla bilgi i√ßin bkz. [bellek engeli kƒ±sƒ±tlamalarƒ±](#BarrierRestrictions).|
|__isb|ISB|void __isb (i≈üaretsiz int _Type)<br /><br /> Y√∂nerge akƒ±≈üƒ±na bir bellek engeli i≈ülemi ekler. Parametresi `_Type` , engelin zorladƒ±ƒüƒ± kƒ±sƒ±tlama t√ºr√ºn√º belirtir.<br /><br /> Zorlanacak kƒ±sƒ±tlama t√ºrleri hakkƒ±nda daha fazla bilgi i√ßin bkz. [bellek engeli kƒ±sƒ±tlamalarƒ±](#BarrierRestrictions).|
|__yayma||void __yayma (i≈üaretsiz \__int32 opcode)<br /><br /> Derleyicinin √ßƒ±ktƒ±sƒ± olan y√∂nergelerin akƒ±≈üƒ±na belirtilen y√∂nergeyi ekler.<br /><br /> Deƒüeri, derleme `opcode` zamanƒ±nda bilinen bir sabit ifade olmalƒ±dƒ±r. Bir y√∂nerge s√∂zc√ºƒü√ºn√ºn boyutu 16 bittir ve en √∂nemli 16 bit `opcode` yok sayƒ±lƒ±r.<br /><br /> Derleyici, i√ßeriƒüini `opcode` yorumlama giri≈üiminde bulunmaz ve ekleme y√∂nergesi y√ºr√ºt√ºlmeden √∂nce bir CPU veya bellek durumu garantisi vermez.<br /><br /> Derleyici, eklenen y√∂nerge y√ºr√ºt√ºld√ºkten sonra CPU ve bellek durumlarƒ±nƒ±n deƒüi≈ütirilmemi≈ü olduƒüunu varsayar. Bu nedenle, deƒüi≈üiklik durumu yapan y√∂nergelerin, derleyici tarafƒ±ndan olu≈üturulan normal kod √ºzerinde olumsuz bir etkisi olabilir.<br /><br /> Bu nedenle, yalnƒ±zca derleyicinin `emit` normalde i≈ülemediƒüi (√∂rneƒüin, E≈üi≈ülemcisi durumu) veya kullanƒ±larak `declspec(naked)`belirtilen i≈ülevleri uygulayan bir CPU durumunu etkileyen y√∂nergeler eklemek i√ßin kullanƒ±n.|
|__hvc|HVC|i≈üaretsiz int __hvc (i≈üaretsiz int,...)|
|__ƒ±so_volatile_load16||__int16 \__ƒ±so_volatile_load16 (const volatile \__int16 \*)<br /><br /> Daha fazla bilgi i√ßin bkz. [__ƒ±so_volatile_load/Store i√ß](#IsoVolatileLoadStore)bilgileri.|
|__ƒ±so_volatile_load32||__int32 \__iz_volatile_load32 (const volatile \__int32 \*)<br /><br /> Daha fazla bilgi i√ßin bkz. [__ƒ±so_volatile_load/Store i√ß](#IsoVolatileLoadStore)bilgileri.|
|__ƒ±so_volatile_load64||__int64 \__ƒ±so_volatile_load64 (const volatile \__int64 \*)<br /><br /> Daha fazla bilgi i√ßin bkz. [__ƒ±so_volatile_load/Store i√ß](#IsoVolatileLoadStore)bilgileri.|
|__ƒ±so_volatile_load8||__int8 \__iz_volatile_load8 (const volatile \__int8 \*)<br /><br /> Daha fazla bilgi i√ßin bkz. [__ƒ±so_volatile_load/Store i√ß](#IsoVolatileLoadStore)bilgileri.|
|__ƒ±so_volatile_store16||void __ƒ±so_volatile_store16 (volatile \__int16 \*, \__int16)<br /><br /> Daha fazla bilgi i√ßin bkz. [__ƒ±so_volatile_load/Store i√ß](#IsoVolatileLoadStore)bilgileri.|
|__ƒ±so_volatile_store32||void __ƒ±so_volatile_store32 (volatile \__int32 \*, \__int32)<br /><br /> Daha fazla bilgi i√ßin bkz. [__ƒ±so_volatile_load/Store i√ß](#IsoVolatileLoadStore)bilgileri.|
|__ƒ±so_volatile_store64||void __ƒ±so_volatile_store64 (volatile \__int64 \*, \__int64)<br /><br /> Daha fazla bilgi i√ßin bkz. [__ƒ±so_volatile_load/Store i√ß](#IsoVolatileLoadStore)bilgileri.|
|__ƒ±so_volatile_store8||void __ƒ±so_volatile_store8 (volatile \__int8 \*, \__int8)<br /><br /> Daha fazla bilgi i√ßin bkz. [__ƒ±so_volatile_load/Store i√ß](#IsoVolatileLoadStore)bilgileri.|
|__ldrexd|LDREXD|__int64 \__ldrexd (const volatile \__int64 \*)|
|__√∂nceden getirme|PLD 'LAR|void __cdecl \__√∂nceden getirme (const \*void)<br /><br /> Sisteme, `PLD` belirtilen adrese veya hatta yakƒ±n olan belleƒüin yakƒ±nda eri≈üilebilir olduƒüunu belirten bir bellek ipucu saƒülar. Bazƒ± sistemler, √ßalƒ±≈üma zamanƒ± performansƒ±nƒ± artƒ±rmak i√ßin bu bellek eri≈üim deseninin iyile≈ütirgetirilmesini tercih edebilir. Ancak, g√∂r√ºn√ºm√ºn C++ dil noktasƒ±ndaki i≈ülevin herhangi bir observable etkisi yoktur ve hi√ßbir ≈üey yapmayabilir.|
|__rdpmccntr64||i≈üaretsiz __int64 \__rdpmccntr64 (void)|
|__sev|√ñNEM DERECESI|void __sev (void)|
|__static_onaylama||void __static_onaylama (int, const char \*)|
|__swƒ±|'SI|i≈üaretsiz int __swƒ± (i≈üaretsiz int,...)|
|__TraP|BKPT|int __TraP (int,...)|
|__wfe|WFE|void __wfe (void)|
|__wfi|WFI|void __wfi (void)|
|_AddSatInt|QADD|int _Addsatƒ±nt (int, int)|
|_CopyDoubleFromInt64||Double _copyklefromint64 (\__int64)|
|_CopyFloatFromInt32||float _copyfloatfromint32 (\__int32)|
|_CopyInt32FromFloat||__int32 _CopyInt32FromFloat (float)|
|_CopyInt64FromDouble||__int64 _CopyInt64FromDouble (√ßift)|
|_Saya√ßƒ±ndƒ±klardan||i≈üaretsiz int _Countleadingler (imzasƒ±z Long)|
|_CountLeadingOnes64||i≈üaretsiz int _CountLeadingOnes64 (i≈üaretsiz \__int64)|
|_CountLeadingSigns||i≈üaretsiz int _Countleadingi≈üaretlerine (uzun)|
|_CountLeadingSigns64||i≈üaretsiz int _countleadingsigns64 (\__int64)|
|_CountLeadingZeros||i≈üaretsiz int _Countleadingsƒ±fƒ±rlardan (i≈üaretsiz Long)|
|_CountLeadingZeros64||i≈üaretsiz int _countleadingzeros64 (i≈üaretsiz \__int64)|
|_CountOneBits||i≈üaretsiz int _CountOneBits (i≈üaretsiz Long)|
|_CountOneBits64||i≈üaretsiz int _countonebits64 (i≈üaretsiz \__int64)|
|_DAddSatInt|QBADD|int _Dadddsatƒ±nt (int, int)|
|_DSubSatInt|QDSUB|int _Dsubsatƒ±nt (int, int)|
|_ƒ±s√Ωralanmam√Ω√æ||int _ƒ±s√Ωralanmam√Ω√æ (Double, Double)|
|_isunorderedf||int _isunorderedf (float, float)|
|_MoveFromCoprocessor|MRC|i≈üaretsiz int _MoveFromCoprocessor (i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int)<br /><br /> E≈üi≈ülemcisi veri aktarƒ±mƒ± y√∂nergelerini kullanarak bir ARM ortak i≈ülemcisinden verileri okur. Daha fazla bilgi i√ßin bkz. [_Movefromcoprocessor, _MoveFromCoprocessor2](#MoveFromCo).|
|_MoveFromCoprocessor2|MRC2|i≈üaretsiz int _MoveFromCoprocessor2 (i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int)<br /><br /> E≈üi≈ülemcisi veri aktarƒ±mƒ± y√∂nergelerini kullanarak bir ARM ortak i≈ülemcisinden verileri okur. Daha fazla bilgi i√ßin bkz. [_Movefromcoprocessor, _MoveFromCoprocessor2](#MoveFromCo).|
|_MoveFromCoprocessor64|MRRC|i≈üaretsiz __int64 _MoveFromCoprocessor64 (i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int)<br /><br /> E≈üi≈ülemcisi veri aktarƒ±mƒ± y√∂nergelerini kullanarak bir ARM ortak i≈ülemcisinden verileri okur. Daha fazla bilgi i√ßin bkz. [_Movefromcoprocessor64](#MoveFromCo64).|
|_MoveToCoprocessor|MCR|void _MoveToCoprocessor (i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int)<br /><br /> E≈üi≈ülemcisi veri aktarƒ±mƒ± y√∂nergelerini kullanarak bir ARM ortak i≈ülemcisinden verileri okur. Daha fazla bilgi i√ßin bkz. [_Movetocoprocessor, _MoveToCoprocessor2](#MoveToCo).|
|_MoveToCoprocessor2|MCR2|void _MoveToCoprocessor2 (i≈üaretsiz int, imzasƒ±z int, i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int)<br /><br /> E≈üi≈ülemcisi veri aktarƒ±mƒ± y√∂nergelerini kullanarak bir ARM ortak i≈ülemcisinden verileri okur. Daha fazla bilgi i√ßin bkz. [_Movetocoprocessor, _MoveToCoprocessor2](#MoveToCo).|
|_MoveToCoprocessor64|MCRR|void _movetocoprocessor64 (i≈üaretsiz \__int64, i≈üaretsiz int, i≈üaretsiz int, i≈üaretsiz int)<br /><br /> E≈üi≈ülemcisi veri aktarƒ±mƒ± y√∂nergelerini kullanarak bir ARM ortak i≈ülemcisinden verileri okur. Daha fazla bilgi i√ßin bkz. [_Movetocoprocessor64](#MoveToCo64).|
|_√áoklu y√ºksek||uzun _√áoklu y√ºksek (uzun, uzun)|
|_MulUnsignedHigh||imzasƒ±z Long _MulUnsignedHigh (i≈üaretsiz Long, i≈üaretsiz Long)|
|_ReadBankedReg|MRS|int _ReadBankedReg (int _Reg)|
|_ReadStatusReg|MRS|int _ReadStatusReg (int)|
|_SubSatInt|QSUB|int _Subsatƒ±nt (int, int)|
|_WriteBankedReg|MRS|void _WriteBankedReg (int _Value, int _Reg)|
|_WriteStatusReg|MRS|void _WriteStatusReg (int, int, int)|

[[En √ºste d√∂n](#top)]

###  <a name="BarrierRestrictions"></a>Bellek engeli kƒ±sƒ±tlamalarƒ±

ƒ∞√ß i≈ülevler `__dmb` (veri belleƒüi engeli), `__dsb` (veri e≈üitleme engeli) ve `__isb` (y√∂nerge e≈üitleme engeli), bellek engeli kƒ±sƒ±tlamasƒ±nƒ± ≈üart olarak belirtmek i√ßin a≈üaƒüƒ±daki √∂nceden tanƒ±mlanmƒ±≈ü deƒüerleri kullanƒ±r payla≈üƒ±m etki alanƒ± ve i≈ülemden etkilenen eri≈üimin t√ºr√º.

|Kƒ±sƒ±tlama deƒüeri|A√ßƒ±klama|
|-----------------------|-----------------|
|_ARM_BARRIER_SY|Tam sistem, okuma ve yazma i≈ülemleri.|
|_ARM_BARRIER_ST|Tam sistem, yalnƒ±zca yazma.|
|_ARM_BARRIER_ISH|Dahili payla≈üƒ±labilir, okuma ve yazma i≈ülemleri.|
|_ARM_BARRIER_ISHST|Yalnƒ±zca i√ß payla≈üƒ±labilir, yalnƒ±zca yazar.|
|_ARM_BARRIER_NSH|Payla≈üƒ±labilir olmayan, okuma ve yazma i≈ülemleri.|
|_ARM_BARRIER_NSHST|Yalnƒ±zca payla≈üƒ±labilir olmayan, yazma i≈ülemleri.|
|_ARM_BARRIER_OSH|Dƒ±≈ü payla≈üƒ±labilir, okuma ve yazma i≈ülemleri.|
|_ARM_BARRIER_OSHST|Yalnƒ±zca dƒ±≈ü payla≈üƒ±labilir, yalnƒ±zca yazar.|

`__isb` ƒ∞√ß √∂ƒüe i√ßin ≈üu anda ge√ßerli olan tek kƒ±sƒ±tlama _ARM_BARRIER_SY; diƒüer t√ºm deƒüerler mimari tarafƒ±ndan ayrƒ±lƒ±r.

###  <a name="IsoVolatileLoadStore"></a>__ƒ±so_volatile_load/Store i√ß bilgileri

Bu i√ß i≈ülevler, derleyici iyile≈ütirmelerine tabi olmayan y√ºkleri ve depolarƒ± a√ßƒ±k√ßa ger√ßekle≈ütirir.

```C
__int16 __iso_volatile_load16(const volatile __int16 * Location);
__int32 __iso_volatile_load32(const volatile __int32 * Location);
__int64 __iso_volatile_load64(const volatile __int64 * Location);
__int8 __iso_volatile_load8(const volatile __int8 * Location);

void __iso_volatile_store16(volatile __int16 * Location, __int16 Value);
void __iso_volatile_store32(volatile __int32 * Location, __int32 Value);
void __iso_volatile_store64(volatile __int64 * Location, __int64 Value);
void __iso_volatile_store8(volatile __int8 * Location, __int8 Value);
```

#### <a name="parameters"></a>Parametreler

*Konumuna*\
Okunacak veya yazƒ±lacak bellek konumunun adresi.

*Deeri*\
Belirtilen bellek konumuna yazƒ±lacak deƒüer (yalnƒ±zca maƒüaza i√ß bilgileri).

#### <a name="return-value-load-intrinsics-only"></a>D√∂n√º≈ü deƒüeri (yalnƒ±zca y√ºk i√ß bilgileri)

Tarafƒ±ndan `Location`belirtilen bellek konumunun deƒüeri.

#### <a name="remarks"></a>A√ßƒ±klamalar

Derleyici iyile≈ütirmelerine tabi `__iso_volatile_load8/16/32/64` olmayan `__iso_volatile_store8/16/32/64` bellek eri≈üimlerini a√ßƒ±k bir ≈üekilde ger√ßekle≈ütirmek i√ßin ve i√ß bilgileri kullanabilirsiniz. Derleyici, bu i≈ülemlerin g√∂reli sƒ±rasƒ±nƒ± kaldƒ±ramaz, e≈üitlemekze veya deƒüi≈ütiremez, ancak √∂rt√ºl√º donanƒ±m belleƒüi engelleri olu≈üturmaz. Bu nedenle, donanƒ±m, birden √ßok i≈ü par√ßacƒ±ƒüƒ±nda observable bellek eri≈üimlerini yine de yeniden sƒ±ralayabilir. Daha kesin olarak, bu i√ß bilgiler, **/volatile: ISO**altƒ±nda derlenmi≈ü ≈üekilde a≈üaƒüƒ±daki ifadelerle e≈üdeƒüerdir.

```cpp
int a = __iso_volatile_load32(p);    // equivalent to: int a = *(const volatile __int32*)p;
__iso_volatile_store32(p, a);        // equivalent to: *(volatile __int32*)p = a;
```

ƒ∞√ß yapƒ±ƒ±n ge√ßici deƒüi≈ükenleri kar≈üƒ±lamak i√ßin ge√ßici i≈üaret√ßiler i√ßerdiƒüine dikkat edin. Ancak, ge√ßici i≈üaret√ßileri baƒüƒ±msƒ±z deƒüi≈üken olarak kullanma gereksinimi veya √∂nerisi yoktur. Normal, ge√ßici olmayan bir t√ºr kullanƒ±lƒ±rsa, bu i≈ülemlerin semantiƒüi tamamen aynƒ±dƒ±r.

**/Volatile: ISO** komut satƒ±rƒ± baƒüƒ±msƒ±z deƒüi≈ükeni hakkƒ±nda daha fazla bilgi i√ßin bkz. [/volatile (volatile anahtar s√∂zc√ºk yorumu)](../build/reference/volatile-volatile-keyword-interpretation.md).

###  <a name="MoveFromCo"></a> _MoveFromCoprocessor, _MoveFromCoprocessor2

Bu i√ß i≈ülevler, E≈üi≈ülemcisi veri aktarƒ±mƒ± y√∂nergelerini kullanarak ARM ortak i≈ülemcilerinde verileri okur.

```C
int _MoveFromCoprocessor(
      unsigned int coproc,
      unsigned int opcode1,
      unsigned int crn,
      unsigned int crm,
      unsigned int opcode2
);

int _MoveFromCoprocessor2(
      unsigned int coproc,
      unsigned int opcode1,
      unsigned int crn,
      unsigned int crm,
      unsigned int opcode2
);
```

#### <a name="parameters"></a>Parametreler

*coproc*\
0 ile 15 aralƒ±ƒüƒ±nda Coprocessor numarasƒ±.

*opcode1*\
0 ile 7 aralƒ±ƒüƒ±ndaki ortak i≈ülemciye √∂zel Opcode

*CRN*\
Coprocessor kayƒ±t numarasƒ±, y√∂nergedeki ilk i≈üleneni belirten 0 ile 15 aralƒ±ƒüƒ±ndadƒ±r.

*CRM*\
Coprocessor kayƒ±t numarasƒ±, ek bir kaynak veya hedef i≈üleneni belirten 0 ile 15 aralƒ±ƒüƒ±ndadƒ±r.

*opcode2*\
0 ile 7 aralƒ±ƒüƒ±nda ek ve i≈ülemciye √∂zel Opcode.

#### <a name="return-value"></a>D√∂n√º≈ü deƒüeri

Ortak i≈ülemciden okunan deƒüer.

#### <a name="remarks"></a>A√ßƒ±klamalar

ƒ∞√ß √∂ƒüesinin be≈ü parametrenin t√ºm deƒüerleri, derleme zamanƒ±nda bilinen sabit deyimler olmalƒ±dƒ±r.

`_MoveFromCoprocessor`MRC y√∂nergesini kullanƒ±r; `_MoveFromCoprocessor2` MRC2 kullanƒ±r. Parametreler, doƒürudan y√∂nerge s√∂zc√ºƒü√ºne kodlanmƒ±≈ü bit alanlarƒ± √∂ƒüesine kar≈üƒ±lƒ±k gelir. Parametrelerin yorumu, Coprocessor 'a baƒüƒ±mlƒ±dƒ±r. Daha fazla bilgi i√ßin bkz. sorudaki E≈üi≈ülemcisi i√ßin el ile.

###  <a name="MoveFromCo64"></a> _MoveFromCoprocessor64

E≈üi≈ülemcisi veri aktarƒ±mƒ± y√∂nergelerini kullanarak ARM ortak i≈ülemcilerinde verileri okur.

```C
unsigned __int64 _MoveFromCoprocessor64(
      unsigned int coproc,
      unsigned int opcode1,
      unsigned int crm,
);
```

#### <a name="parameters"></a>Parametreler

*coproc*\
0 ile 15 aralƒ±ƒüƒ±nda Coprocessor numarasƒ±.

*opcode1*\
0 ile 15 aralƒ±ƒüƒ±nda ortak i≈ülemciye √∂zel Opcode.

*CRM*\
Coprocessor kayƒ±t numarasƒ±, ek bir kaynak veya hedef i≈üleneni belirten 0 ile 15 aralƒ±ƒüƒ±ndadƒ±r.

**Deƒüer d√∂nd√ºr√ºr**

Ortak i≈ülemciden okunan deƒüer.

#### <a name="remarks"></a>A√ßƒ±klamalar

ƒ∞√ß √∂ƒüesinin √º√ß parametrenin t√ºm deƒüerleri, derleme zamanƒ±nda bilinen sabit deyimler olmalƒ±dƒ±r.

`_MoveFromCoprocessor64`MRRC y√∂nergesini kullanƒ±r. Parametreler, doƒürudan y√∂nerge s√∂zc√ºƒü√ºne kodlanmƒ±≈ü bit alanlarƒ± √∂ƒüesine kar≈üƒ±lƒ±k gelir. Parametrelerin yorumu, Coprocessor 'a baƒüƒ±mlƒ±dƒ±r. Daha fazla bilgi i√ßin bkz. sorudaki E≈üi≈ülemcisi i√ßin el ile.

###  <a name="MoveToCo"></a>_MoveToCoprocessor, _MoveToCoprocessor2

Bu i√ß i≈ülevler, E≈üi≈ülemcisi veri aktarƒ±mƒ± y√∂nergelerini kullanarak ARM birlikte i≈ülemcilere veri yazar.

```C
void _MoveToCoprocessor(
      unsigned int value,
      unsigned int coproc,
      unsigned int opcode1,
      unsigned int crn,
      unsigned int crm,
      unsigned int opcode2
);

void _MoveToCoprocessor2(
      unsigned int value,
      unsigned int coproc,
      unsigned int opcode1,
      unsigned int crn,
      unsigned int crm,
      unsigned int opcode2
);
```

#### <a name="parameters"></a>Parametreler

*deeri*\
Coprocessor 'a yazƒ±lacak deƒüer.

*coproc*\
0 ile 15 aralƒ±ƒüƒ±nda Coprocessor numarasƒ±.

*opcode1*\
0 ile 7 aralƒ±ƒüƒ±nda Coprocessor 'a √∂zg√º Opcode.

*CRN*\
Coprocessor kayƒ±t numarasƒ±, y√∂nergedeki ilk i≈üleneni belirten 0 ile 15 aralƒ±ƒüƒ±ndadƒ±r.

*CRM*\
Coprocessor kayƒ±t numarasƒ±, ek bir kaynak veya hedef i≈üleneni belirten 0 ile 15 aralƒ±ƒüƒ±ndadƒ±r.

*opcode2*\
0 ile 7 aralƒ±ƒüƒ±nda ek ve i≈ülemciye √∂zel Opcode.

#### <a name="return-value"></a>D√∂n√º≈ü deƒüeri

Yok.

#### <a name="remarks"></a>A√ßƒ±klamalar

`coproc`ƒ∞√ß √∂ƒüesinin `opcode1` ,`crm`,, ve`opcode2` parametrelerinin deƒüerleri, derleme zamanƒ±nda bilinen sabit deyimler olmalƒ±dƒ±r. `crn`

`_MoveToCoprocessor`MCR y√∂nergesini kullanƒ±r; `_MoveToCoprocessor2` MCR2 kullanƒ±r. Parametreler, doƒürudan y√∂nerge s√∂zc√ºƒü√ºne kodlanmƒ±≈ü bit alanlarƒ± √∂ƒüesine kar≈üƒ±lƒ±k gelir. Parametrelerin yorumu, Coprocessor 'a baƒüƒ±mlƒ±dƒ±r. Daha fazla bilgi i√ßin bkz. sorudaki E≈üi≈ülemcisi i√ßin el ile.

###  <a name="MoveToCo64"></a>_MoveToCoprocessor64

Bu i√ß i≈ülevler, E≈üi≈ülemcisi veri aktarƒ±mƒ± y√∂nergelerini kullanarak ARM birlikte i≈ülemcilere veri yazar.

```
void _MoveFromCoprocessor64(
      unsigned __int64 value,
      unsigned int coproc,
      unsigned int opcode1,
      unsigned int crm,
);
```

#### <a name="parameters"></a>Parametreler

*coproc*\
0 ile 15 aralƒ±ƒüƒ±nda Coprocessor numarasƒ±.

*opcode1*\
0 ile 15 aralƒ±ƒüƒ±nda ortak i≈ülemciye √∂zel Opcode.

*CRM*\
Coprocessor kayƒ±t numarasƒ±, ek bir kaynak veya hedef i≈üleneni belirten 0 ile 15 aralƒ±ƒüƒ±ndadƒ±r.

#### <a name="return-value"></a>D√∂n√º≈ü deƒüeri

Yok.

#### <a name="remarks"></a>A√ßƒ±klamalar

ƒ∞√ß √∂ƒüesinin `coproc`, `opcode1`ve `crm` parametrelerinin deƒüerleri, derleme zamanƒ±nda bilinen sabit deyimler olmalƒ±dƒ±r.

`_MoveFromCoprocessor64`MCRR y√∂nergesini kullanƒ±r. Parametreler, doƒürudan y√∂nerge s√∂zc√ºƒü√ºne kodlanmƒ±≈ü bit alanlarƒ± √∂ƒüesine kar≈üƒ±lƒ±k gelir. Parametrelerin yorumu, Coprocessor 'a baƒüƒ±mlƒ±dƒ±r. Daha fazla bilgi i√ßin bkz. sorudaki E≈üi≈ülemcisi i√ßin el ile.

##  <a name="I"></a>Diƒüer mimarilerde I√ß bilgiler i√ßin ARM desteƒüi

A≈üaƒüƒ±daki tabloda, ARM platformlarƒ±nda desteklenen diƒüer mimarilerin i√ß bilgileri listelenmektedir. ARM √ºzerindeki bir i√ß davranƒ±≈üƒ±n diƒüer donanƒ±m mimarilerinin davranƒ±≈üƒ±ndan farklƒ± olduƒüu durumlarda, ek ayrƒ±ntƒ±lar belirtilmi≈ütir.

|ƒ∞≈ülev adƒ±|ƒ∞≈ülev prototipi|
|-------------------|------------------------|
|__assume|void __varsay (int)|
|__code_seg|void __code_seg (const char \*)|
|__debugbreak|void __cdecl \__debugbreak (void)|
|__fastfail|__declspec (noreturn) void \__fastfail (i≈üaretsiz int)|
|__nop|void __nop (void) **Not:**  ARM platformlarƒ±nda, bu i≈ülev hedef mimaride uygulanmƒ±≈üsa bir NOP y√∂nergesi olu≈üturur; Aksi takdirde, programƒ±n veya CPU 'nun durumunu deƒüi≈ütirmemi≈ü alternatif bir y√∂nerge olu≈üturulur ‚Äî √ñrneƒüin, `MOV r8, r8`. Bu, \_diƒüer donanƒ±m mimarilerine y√∂nelik olarak _nop i√ß ile e≈üdeƒüerdir. Programƒ±n durumu √ºzerinde hi√ßbir etkisi olmayan bir y√∂nerge, hedef mimari tarafƒ±ndan iyile≈ütirme olarak yoksayƒ±labilir olabileceƒüinden, y√∂nerge CPU d√∂ng√ºlerini t√ºketmez. Bu nedenle, CPU 'nun nasƒ±l \_davrandƒ±ƒüƒ±na ili≈ükin bazƒ± durumlar dƒ±≈üƒ±nda, bir kod sƒ±rasƒ±nƒ±n y√ºr√ºtme s√ºresini i≈ülemek i√ßin _nop i√ß √∂ƒüesini kullanmayƒ±n. Bunun yerine, bir sonraki y√∂nergeyi \_belirli bir 32 bit sƒ±nƒ±r adresine hizalamak i√ßin _nop i√ß √∂ƒüesini kullanabilirsiniz.|
|__yield|void __yield (void) **Note:**  ARM platformlarƒ±nda, bu i≈ülev, i≈ü par√ßacƒ±ƒüƒ±nƒ±n y√ºr√ºtmeden ge√ßici olarak askƒ±ya alƒ±nmƒ±≈ü bir g√∂revi (√∂rneƒüin, bir SpinLock ‚Äî, programƒ± olumsuz etkilemeden) yaptƒ±ƒüƒ±nƒ± g√∂steren YIELD y√∂nergesini √ºretir. Daha √∂nce harcanabilecek y√ºr√ºtme d√∂ng√ºleri sƒ±rasƒ±nda CPU 'nun diƒüer g√∂revleri y√ºr√ºtmesine olanak saƒülar.|
|_AddressOfReturnAddress|void \* _AddressOfReturnAddress (void)|
|_BitScanForward|i≈üaretsiz karakter _bitscanforward (imzasƒ±z Long \* _Index, imzasƒ±z Long _Mask)|
|_BitScanReverse|i≈üaretsiz char _BitScanReverse (imzasƒ±z Long \* _index, imzasƒ±z Long _Mask)|
|_bittest|i≈üaretsiz karakter _bittest (uzun const \*, Long)|
|_bittestandcomplement|i≈üaretsiz karakter _bittestandtamamlayƒ±cƒ± (uzun \*, uzun)|
|_bittestandreset|i≈üaretsiz karakter _bittestandsƒ±fƒ±rlanmasƒ± (uzun \*, uzun)|
|_bittestandset|i≈üaretsiz karakter _bittestandset (Long \*, Long)|
|_byteswap_uint64|i≈üaretsiz __int64 \__cdecl _byteswap_uint64 (i≈üaretsiz \__int64)|
|_byteswap_ulong|imzasƒ±z uzun __cdecl _byteswap_ulong (i≈üaretsiz Long)|
|_byteswap_ushort|i≈üaretsiz kƒ±sa __cdecl _byteswap_ushort (i≈üaretsiz kƒ±sa)|
|_disable|void __cdecl _Disable (void) **Note:**  ARM platformlarƒ±nda, bu i≈ülev CPSƒ±D y√∂nergesini olu≈üturur; yalnƒ±zca i√ß √∂ƒüe olarak kullanƒ±labilir.|
|_enable|void __cdecl etkinle≈ütir (void) **Note:**  ARM platformlarƒ±nda, bu i≈ülev CPSƒ±E y√∂nergesini olu≈üturur; yalnƒ±zca i√ß √∂ƒüe olarak kullanƒ±labilir.|
|_lrotl|imzasƒ±z Long __cdecl _lrotl (i≈üaretsiz Long, int)|
|_lrotr|imzasƒ±z Long __cdecl _lrotr (i≈üaretsiz Long, int)|
|_ReadBarrier|void _Readengelini (void)|
|_ReadWriteBarrier|void _Readwriteengelini (void)|
|_ReturnAddress|void \* _ReturnAddress (void)|
|_rotl|i≈üaretsiz int __cdecl _rotl (i≈üaretsiz int _Value, int _Shift)|
|_rotl16|i≈üaretsiz kƒ±sa _rotl16 (i≈üaretsiz Short _Deƒüeri, i≈üaretsiz karakter _Shift)|
|_rotl64|imzasƒ±z __int64 \__cdecl _rotl64 (i≈üaretsiz \__int64 _Value, int _Shift)|
|_rotl8|i≈üaretsiz karakter _rotl8 (i≈üaretsiz char _Deƒüeri, i≈üaretsiz karakter _Shift)|
|_rotr|i≈üaretsiz int __cdecl _rotr (i≈üaretsiz int _Value, int _Shift)|
|_rotr16|i≈üaretsiz kƒ±sa _rotr16 (i≈üaretsiz Short _Deƒüeri, i≈üaretsiz char _Shift)|
|_rotr64|i≈üaretsiz __int64 \__cdecl _rotr64 (i≈üaretsiz \__int64 _Value, int _Shift)|
|_rotr8|i≈üaretsiz karakter _rotr8 (i≈üaretsiz char _Deƒüeri, i≈üaretsiz karakter _Shift)|
|_setjmpex|int __cdecl _setjmpex (jmp_buf)|
|_WriteBarrier|void _Writeengelini (void)|

[[En √ºste d√∂n](#top)]

## <a name="interlocked-intrinsics"></a>Kenetlenmi≈ü i√ßg√∂r√ºleri

Birbirine kenetlenmi≈ü i√ß aƒülar, atomik okuma-deƒüi≈ütirme-yazma i≈ülemleri ger√ßekle≈ütirmek i√ßin kullanƒ±lan bir dizi i√ß k√ºmesidir. Bazƒ±larƒ± t√ºm platformlarda ortaktƒ±r. Bunlar, √ßok sayƒ±da bu nedenle ayrƒ± olarak listelenirler, ancak tanƒ±mlarƒ± √ßoƒüunlukla yedekli olduƒüundan, bunlarƒ± genel ko≈üullarda d√º≈ü√ºnmek daha kolay olur. Adlarƒ± tam davranƒ±≈ülarƒ± t√ºretmek i√ßin kullanƒ±labilir.

A≈üaƒüƒ±daki tabloda, bitmeyen test ile kilitlenmi≈ü i√ß i√ßg√∂r√ºleri i√ßin ARM desteƒüi √∂zetlenmektedir. Tablodaki her bir h√ºcre, satƒ±rƒ±n en sol h√ºcresindeki i≈ülem adƒ± ve s√ºtunun `_Interlocked`en √ºstteki h√ºcresinde bulunan t√ºr adƒ± eklenerek t√ºretilmi≈ü bir ada kar≈üƒ±lƒ±k gelir. √ñrneƒüin, `Xor` satƒ±r `8` ve s√ºtunun kesi≈üimindeki h√ºcre √∂ƒüesine `_InterlockedXor8` kar≈üƒ±lƒ±k gelir ve tam olarak desteklenir. Desteklenen i≈ülevlerin √ßoƒüu bu isteƒüe baƒülƒ± sonekleri sunar: `_acq`, `_rel`, ve `_nf`. Sonek bir "alma" anlam olduƒüunu `_rel` ve sonekin bir "yayƒ±n" anlam olduƒüunu g√∂sterir. `_acq` `_nf` Veya "sƒ±nƒ±r yok" soneki ARM i√ßin benzersizdir ve sonraki b√∂l√ºmde ele alƒ±nmƒ±≈ütƒ±r.

||8|16|32|64|P|
|-|-------|--------|--------|--------|-------|
|Ekle|Yok.|Yok.|Tam|Tam|Yok.|
|And|Tam|Tam|Tam|Tam|Yok.|
|CompareExchange|Tam|Tam|Tam|Tam|Tam|
|Azaltma|Yok.|Tam|Tam|Tam|Yok.|
|Exchange|Kƒ±smi|Kƒ±smi|Kƒ±smi|Kƒ±smi|Kƒ±smi|
|ExchangeAdd|Tam|Tam|Tam|Tam|Yok.|
|Ilamadƒ±|Yok.|Tam|Tam|Tam|Yok.|
|Or|Tam|Tam|Tam|Tam|Yok.|
|XOR|Tam|Tam|Tam|Tam|Yok.|

Anahtar

- **Full**: d√ºz, `_acq`, `_rel`, ve `_nf` formlarƒ± destekler.

- **Kƒ±smi**: d√ºz, `_acq`, ve `_nf` formlarƒ± destekler.

- **Hi√ßbiri**: Desteklenmez

###  <a name="nf_suffix"></a>_nf (√ßit yok) soneki

Veya "sƒ±nƒ±r yok" soneki, i≈ülemin her t√ºrl√º bellek engeli olarak davranmadƒ±ƒüƒ±nƒ±, diƒüer √º√ß formun (d√ºz, `_acq`, ve `_rel`) aksine, hepsi bir t√ºr engel olarak davrandƒ±ƒüƒ±nƒ± g√∂sterir. `_nf` `_nf` Formlarƒ±n olasƒ± kullanƒ±mƒ±, aynƒ± anda birden √ßok i≈ü par√ßacƒ±ƒüƒ± tarafƒ±ndan g√ºncellenen bir istatistik sayacƒ± s√ºrd√ºrmek, ancak birden √ßok i≈ü par√ßacƒ±ƒüƒ± y√ºr√ºt√ºl√ºrken deƒüeri ba≈üka bir ≈üekilde kullanƒ±lmadƒ±ƒüƒ±nda.

### <a name="list-of-interlocked-intrinsics"></a>Kenetlenmi≈ü i√ßg√∂r√ºleri listesi

|ƒ∞≈ülev adƒ±|ƒ∞≈ülev prototipi|
|-------------------|------------------------|
|_InterlockedAdd|Long _InterlockedAdd (Long _volatile \*, Long)|
|_InterlockedAdd64|__int64 _InterlockedAdd64 (\__int64 volatile \*, \__int64)|
|_InterlockedAdd64_acq|__int64 _InterlockedAdd64_acq (\__int64 volatile \*, \__int64)|
|_InterlockedAdd64_nf|__int64 _InterlockedAdd64_nf (\__int64 volatile \*, \__int64)|
|_InterlockedAdd64_rel|__int64 _InterlockedAdd64_rel (\__int64 volatile \*, \__int64)|
|_InterlockedAdd_acq|Long _InterlockedAdd_acq (uzun ge√ßici \*, uzun)|
|_InterlockedAdd_nf|Long _InterlockedAdd_nf (uzun ge√ßici \*, uzun)|
|_InterlockedAdd_rel|Long _InterlockedAdd_rel (uzun ge√ßici \*, uzun)|
|_InterlockedAnd|Long _InterlockedAnd (uzun ge√ßici \*, uzun)|
|_InterlockedAnd16|Short _InterlockedAnd16 (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedAnd16_acq|Short _InterlockedAnd16_acq (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedAnd16_nf|Short _InterlockedAnd16_nf (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedAnd16_rel|Short _InterlockedAnd16_rel (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedAnd64|__int64 _InterlockedAnd64 (\__int64 volatile \*, \__int64)|
|_InterlockedAnd64_acq|__int64 _InterlockedAnd64_acq (\__int64 volatile \*, \__int64)|
|_InterlockedAnd64_nf|__int64 _InterlockedAnd64_nf (\__int64 volatile \*, \__int64)|
|_InterlockedAnd64_rel|__int64 _InterlockedAnd64_rel (\__int64 volatile \*, \__int64)|
|_InterlockedAnd8|Char _InterlockedAnd8 (Char volatile \*, Char)|
|_InterlockedAnd8_acq|Char _InterlockedAnd8_acq (Char volatile \*, Char)|
|_InterlockedAnd8_nf|Char _InterlockedAnd8_nf (Char volatile \*, Char)|
|_InterlockedAnd8_rel|Char _InterlockedAnd8_rel (Char volatile \*, Char)|
|_InterlockedAnd_acq|Long _InterlockedAnd_acq (uzun ge√ßici \*, uzun)|
|_InterlockedAnd_nf|Long _InterlockedAnd_nf (uzun ge√ßici \*, uzun)|
|_InterlockedAnd_rel|Long _InterlockedAnd_rel (uzun ge√ßici \*, uzun)|
|_InterlockedCompareExchange|uzun __cdecl _InterlockedCompareExchange (uzun ge√ßici \*, uzun, uzun)|
|_InterlockedCompareExchange16|Short _InterlockedCompareExchange16 (kƒ±sa ge√ßici \*, kƒ±sa, kƒ±sa)|
|_InterlockedCompareExchange16_acq|Short _ƒ±nterlockedcompareexchange16_acq (kƒ±sa ge√ßici \*, kƒ±sa, kƒ±sa)|
|_InterlockedCompareExchange16_nf|Short _ƒ±nterlockedcompareexchange16_nf (kƒ±sa ge√ßici \*, kƒ±sa, kƒ±sa)|
|_InterlockedCompareExchange16_rel|Short _ƒ±nterlockedcompareexchange16_rel (kƒ±sa ge√ßici \*, kƒ±sa, kƒ±sa)|
|_InterlockedCompareExchange64|__int64 _ƒ±nterlockedcompareexchange64 (\__int64 volatile \*, \__int64, \__int64)|
|_InterlockedCompareExchange64_acq|__int64 _ƒ±nterlockedcompareexchange64_acq (\__int64 volatile \*, \__int64, \__int64)|
|_InterlockedCompareExchange64_nf|__int64 _ƒ±nterlockedcompareexchange64_nf (\__int64 volatile \*, \__int64, \__int64)|
|_InterlockedCompareExchange64_rel|__int64 _ƒ±nterlockedcompareexchange64_rel (\__int64 volatile \*, \__int64, \__int64)|
|_InterlockedCompareExchange8|Char _ƒ±nterlockedcompareexchange8 (Char volatile \*, Char, Char)|
|_InterlockedCompareExchange8_acq|Char _InterlockedCompareExchange8_acq (Char volatile \*, Char, Char)|
|_InterlockedCompareExchange8_nf|Char _InterlockedCompareExchange8_nf (Char volatile \*, Char, Char)|
|_InterlockedCompareExchange8_rel|Char _InterlockedCompareExchange8_rel (Char volatile \*, Char, Char)|
|_InterlockedCompareExchangePointer|void \* _ƒ±nterlockedcompareexchangepointer (void \* volatile \*, void \*, void \*)|
|_InterlockedCompareExchangePointer_acq|void \* _ƒ±nterlockedcompareexchangepointer_acq (void \* volatile \*, void \*, void \*)|
|_InterlockedCompareExchangePointer_nf|void \* _ƒ±nterlockedcompareexchangepointer_nf (void \* volatile \*, void \*, void \*)|
|_InterlockedCompareExchangePointer_rel|void \* _ƒ±nterlockedcompareexchangepointer_rel (void \* volatile \*, void \*, void \*)|
|_InterlockedCompareExchange_acq|Long _ƒ±nterlockedcompareexchange_acq (uzun ge√ßici \*, uzun, uzun)|
|_InterlockedCompareExchange_nf|Long _ƒ±nterlockedcompareexchange_nf (uzun ge√ßici \*, uzun, uzun)|
|_InterlockedCompareExchange_rel|Long _ƒ±nterlockedcompareexchange_rel (uzun ge√ßici \*, uzun, uzun)|
|_InterlockedDecrement|uzun __cdecl _ƒ±nterlockedazaltma (uzun ge√ßici \*)|
|_InterlockedDecrement16|Short _ƒ±nterlockedes16 (kƒ±sa ge√ßici \*)|
|_Interlockedazaltƒ±r Ment16_acq|Short _ƒ±nterlockedazaltƒ±r Ment16_acq (kƒ±sa ge√ßici \*)|
|_Interlockedazaltƒ±r Ment16_nf|Short _ƒ±nterlockedazaltƒ±r Ment16_nf (kƒ±sa ge√ßici \*)|
|_InterlockedDecrement16_rel|Short _ƒ±nterlockedazaltƒ±r Ment16_rel (kƒ±sa ge√ßici \*)|
|_InterlockedDecrement64|__int64 _ƒ±nterlockedes64 (\__int64 ge√ßici \*)|
|_InterlockedDecrement64_acq|__int64 _ƒ±nterlockedes64_acq (\__int64 ge√ßici \*)|
|_Interlockedes64_nf|__int64 _ƒ±nterlockedes64_nf (\__int64 ge√ßici \*)|
|_Interlockedes64_rel|__int64 _ƒ±nterlockedes64_rel (\__int64 ge√ßici \*)|
|_InterlockedDecrement_acq|uzun _ƒ±nterlockedazaltƒ±r Ment_acq (uzun ge√ßici \*)|
|_InterlockedDecrement_nf|Long _ƒ±nterlockedazaltƒ±r Ment_nf (uzun ge√ßici \*)|
|_InterlockedDecrement_rel|Long _ƒ±nterlockedazaltƒ±r Ment_rel (uzun ge√ßici \*)|
|_InterlockedExchange|uzun __cdecl _InterlockedExchange (uzun ge√ßici \* _hedef, uzun)|
|_InterlockedExchange16|Short _InterlockedExchange16 (kƒ±sa ge√ßici \* _hedef, kƒ±sa)|
|_InterlockedExchange16_acq|Short _InterlockedExchange16_acq (kƒ±sa ge√ßici \* _hedef, kƒ±sa)|
|_InterlockedExchange16_nf|Short _InterlockedExchange16_nf (kƒ±sa ge√ßici \* _hedef, kƒ±sa)|
|_InterlockedExchange64|__int64 _InterlockedExchange64 (\__int64 ge√ßici \* _hedef, \__int64)|
|_InterlockedExchange64_acq|__int64 _InterlockedExchange64_acq (\__int64 ge√ßici \* _hedef, \__int64)|
|_InterlockedExchange64_nf|__int64 _InterlockedExchange64_nf (\__int64 ge√ßici \* _hedef, \__int64)|
|_InterlockedExchange8|Char _InterlockedExchange8 (Char volatile \* _Target, Char)|
|_InterlockedExchange8_acq|Char _InterlockedExchange8_acq (Char volatile \* _Target, Char)|
|_InterlockedExchange8_nf|Char _InterlockedExchange8_nf (Char volatile \* _Target, Char)|
|_InterlockedExchangeAdd|uzun __cdecl _InterlockedExchangeAdd (uzun ge√ßici \*, uzun)|
|_InterlockedExchangeAdd16|Short _InterlockedExchangeAdd16 (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedExchangeAdd16_acq|Short _InterlockedExchangeAdd16_acq (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedExchangeAdd16_nf|Short _InterlockedExchangeAdd16_nf (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedExchangeAdd16_rel|Short _InterlockedExchangeAdd16_rel (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedExchangeAdd64|__int64 _InterlockedExchangeAdd64 (\__int64 volatile \*, \__int64)|
|_InterlockedExchangeAdd64_acq|__int64 _InterlockedExchangeAdd64_acq (\__int64 volatile \*, \__int64)|
|_InterlockedExchangeAdd64_nf|__int64 _InterlockedExchangeAdd64_nf (\__int64 volatile \*, \__int64)|
|_InterlockedExchangeAdd64_rel|__int64 _InterlockedExchangeAdd64_rel (\__int64 volatile \*, \__int64)|
|_InterlockedExchangeAdd8|Char _InterlockedExchangeAdd8 (Char volatile \*, Char)|
|_InterlockedExchangeAdd8_acq|Char _InterlockedExchangeAdd8_acq (Char volatile \*, Char)|
|_InterlockedExchangeAdd8_nf|Char _InterlockedExchangeAdd8_nf (Char volatile \*, Char)|
|_InterlockedExchangeAdd8_rel|Char _InterlockedExchangeAdd8_rel (Char volatile \*, Char)|
|_InterlockedExchangeAdd_acq|Long _InterlockedExchangeAdd_acq (uzun ge√ßici \*, uzun)|
|_InterlockedExchangeAdd_nf|Long _InterlockedExchangeAdd_nf (uzun ge√ßici \*, uzun)|
|_InterlockedExchangeAdd_rel|Long _InterlockedExchangeAdd_rel (uzun ge√ßici \*, uzun)|
|_InterlockedExchangePointer|void \* _InterlockedExchangePointer (void \* ge√ßici \* _Target, void \*)|
|_InterlockedExchangePointer_acq|void \* _InterlockedExchangePointer_acq (void \* ge√ßici \* _Target, void \*)|
|_InterlockedExchangePointer_nf|void \* _InterlockedExchangePointer_nf (void \* ge√ßici \* _Target, void \*)|
|_InterlockedExchange_acq|Long _InterlockedExchange_acq (uzun ge√ßici \* _hedef, uzun)|
|_InterlockedExchange_nf|Long _InterlockedExchange_nf (uzun ge√ßici \* _hedef, uzun)|
|_InterlockedIncrement|uzun __cdecl _InterlockedIncrement (uzun ge√ßici \*)|
|_InterlockedIncrement16|Short _InterlockedIncrement16 (kƒ±sa ge√ßici \*)|
|_Interlockedƒ±ncrement16_acq|Short _ƒ±nterlockedƒ±ncrement16_acq (kƒ±sa ge√ßici \*)|
|_Interlockedƒ±ncrement16_nf|Short _ƒ±nterlockedƒ±ncrement16_nf (kƒ±sa ge√ßici \*)|
|_Interlockedƒ±ncrement16_rel|Short _ƒ±nterlockedƒ±ncrement16_rel (kƒ±sa ge√ßici \*)|
|_InterlockedIncrement64|__int64 _InterlockedIncrement64 (\__int64 ge√ßici \*)|
|_Interlockedƒ±ncrement64_acq|__int64 _ƒ±nterlockedƒ±ncrement64_acq (\__int64 ge√ßici \*)|
|_Interlockedƒ±ncrement64_nf|__int64 _ƒ±nterlockedƒ±ncrement64_nf (\__int64 ge√ßici \*)|
|_Interlockedƒ±ncrement64_rel|__int64 _ƒ±nterlockedƒ±ncrement64_rel (\__int64 ge√ßici \*)|
|_Interlockedƒ±ncrement_acq|Long _ƒ±nterlockedƒ±ncrement_acq (uzun ge√ßici \*)|
|_Interlockedƒ±ncrement_nf|Long _ƒ±nterlockedƒ±ncrement_nf (uzun ge√ßici \*)|
|_Interlockedƒ±ncrement_rel|Long _ƒ±nterlockedƒ±ncrement_rel (uzun ge√ßici \*)|
|_InterlockedOr|Long _InterlockedOr (uzun ge√ßici \*, uzun)|
|_InterlockedOr16|Short _InterlockedOr16 (kƒ±sa ge√ßici \*, kƒ±sa)|
|_Interlockedor16_acq|Short _ƒ±nterlockedor16_acq (kƒ±sa ge√ßici \*, kƒ±sa)|
|_Interlockedor16_nf|Short _ƒ±nterlockedor16_nf (kƒ±sa ge√ßici \*, kƒ±sa)|
|_Interlockedor16_rel|Short _ƒ±nterlockedor16_rel (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedOr64|__int64 _InterlockedOr64 (\__int64 volatile \*, \__int64)|
|_Interlockedor64_acq|__int64 _ƒ±nterlockedor64_acq (\__int64 volatile \*, \__int64)|
|_Interlockedor64_nf|__int64 _ƒ±nterlockedor64_nf (\__int64 volatile \*, \__int64)|
|_Interlockedor64_rel|__int64 _ƒ±nterlockedor64_rel (\__int64 volatile \*, \__int64)|
|_InterlockedOr8|Char _ƒ±nterlockedor8 (Char volatile \*, Char)|
|_InterlockedOr8_acq|Char _InterlockedOr8_acq (Char volatile \*, Char)|
|_InterlockedOr8_nf|Char _InterlockedOr8_nf (Char volatile \*, Char)|
|_InterlockedOr8_rel|Char _InterlockedOr8_rel (Char volatile \*, Char)|
|_Interlockedor_acq|Long _ƒ±nterlockedor_acq (uzun ge√ßici \*, uzun)|
|_InterlockedOr_nf|Long _ƒ±nterlockedor_nf (uzun ge√ßici \*, uzun)|
|_InterlockedOr_rel|Long _ƒ±nterlockedor_rel (uzun ge√ßici \*, uzun)|
|_InterlockedXor|Long _InterlockedXor (uzun ge√ßici \*, uzun)|
|_InterlockedXor16|Short _InterlockedXor16 (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedXor16_acq|Short _InterlockedXor16_acq (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedXor16_nf|Short _InterlockedXor16_nf (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedXor16_rel|Short _InterlockedXor16_rel (kƒ±sa ge√ßici \*, kƒ±sa)|
|_InterlockedXor64|__int64 _InterlockedXor64 (\__int64 volatile \*, \__int64)|
|_InterlockedXor64_acq|__int64 _InterlockedXor64_acq (\__int64 volatile \*, \__int64)|
|_InterlockedXor64_nf|__int64 _InterlockedXor64_nf (\__int64 volatile \*, \__int64)|
|_InterlockedXor64_rel|__int64 _InterlockedXor64_rel (\__int64 volatile \*, \__int64)|
|_InterlockedXor8|Char _InterlockedXor8 (Char volatile \*, Char)|
|_InterlockedXor8_acq|Char _InterlockedXor8_acq (Char volatile \*, Char)|
|_InterlockedXor8_nf|Char _InterlockedXor8_nf (Char volatile \*, Char)|
|_InterlockedXor8_rel|Char _InterlockedXor8_rel (Char volatile \*, Char)|
|_InterlockedXor_acq|Long _InterlockedXor_acq (uzun ge√ßici \*, uzun)|
|_InterlockedXor_nf|Long _InterlockedXor_nf (uzun ge√ßici \*, uzun)|
|_InterlockedXor_rel|Long _InterlockedXor_rel (uzun ge√ßici \*, uzun)|

[[En √ºste d√∂n](#top)]

### <a name="_interlockedbittest-intrinsics"></a>_ƒ±nterlockedbittest i√ß bilgileri

D√ºz olarak kilitlenen bit testi i√ß bilgileri t√ºm platformlarda ortaktƒ±r. ARM, `_acq`bu `_rel`makalenin √∂nceki `_nf` kƒ±sƒ±mlarƒ±nda bulunan [_nf (sƒ±nƒ±r yok) soneki](#nf_suffix) b√∂l√ºm√ºnde a√ßƒ±klandƒ±ƒüƒ± gibi bir i≈ülemin bariyer semantiƒüini deƒüi≈ütiren, ve t√ºrevlerini ekler.

|ƒ∞≈ülev adƒ±|ƒ∞≈ülev prototipi|
|-------------------|------------------------|
|_interlockedbittestandreset|i≈üaretsiz char _ƒ±nterlockedbittestandreset (uzun ge√ßici \*, uzun)|
|_interlockedbittestandreset_acq|i≈üaretsiz char _ƒ±nterlockedbittestandreset_acq (uzun ge√ßici \*, uzun)|
|_interlockedbittestandreset_nf|i≈üaretsiz char _ƒ±nterlockedbittestandreset_nf (uzun ge√ßici \*, uzun)|
|_interlockedbittestandreset_rel|i≈üaretsiz char _ƒ±nterlockedbittestandreset_rel (uzun ge√ßici \*, uzun)|
|_interlockedbittestandset|i≈üaretsiz char _ƒ±nterlockedbittestandset (uzun ge√ßici \*, uzun)|
|_interlockedbittestandset_acq|i≈üaretsiz char _interlockedbittestandset_acq (uzun ge√ßici \*, uzun)|
|_interlockedbittestandset_nf|i≈üaretsiz char _interlockedbittestandset_nf (uzun ge√ßici \*, uzun)|
|_interlockedbittestandset_rel|i≈üaretsiz char _interlockedbittestandset_rel (uzun ge√ßici \*, uzun)|

[[En √ºste d√∂n](#top)]

## <a name="see-also"></a>Ayrƒ±ca bkz.

[Derleyici i√ß bilgileri](../intrinsics/compiler-intrinsics.md)\
[ARM Assembler ba≈üvurusu](../assembler/arm/arm-assembler-reference.md)\
[C++dil ba≈üvurusu](../cpp/cpp-language-reference.md)
