C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/tb_mux_16x1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/tb_mux_16x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_mux_16x1

Top level modules:
	tb_mux_16x1

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/mux_8x1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/mux_8x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_2x1
-- Compiling module mux_4x1
-- Compiling module mux_8x1_2

Top level modules:
	mux_8x1_2

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/tb_mux_4x1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/tb_mux_4x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_mux_4x1

Top level modules:
	tb_mux_4x1

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/tb_mux_8x1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/tb_mux_8x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_mux_8x1

Top level modules:
	tb_mux_8x1

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/mux_Nx1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/mux_Nx1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_Nx1

Top level modules:
	mux_Nx1

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/mux_16x1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-105/mux_16x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_16x1

Top level modules:
	mux_16x1

} {} {}}
