#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028baa2cb940 .scope module, "tb_fifo_null_pages" "tb_fifo_null_pages" 2 5;
 .timescale -9 -12;
P_0000028baa2ca720 .param/l "PERIOD" 0 2 17, +C4<00000000000000000000000000001010>;
v0000028baa307a80_0 .var "clk", 0 0;
v0000028baa307b20_0 .net "head_addr", 10 0, v0000028baa317400_0;  1 drivers
v0000028baa307bc0_0 .var "pop_head", 0 0;
v0000028baa307c60_0 .var "push_tail", 0 0;
v0000028baa3125f0_0 .var "rst_n", 0 0;
v0000028baa313180_0 .var "tail_addr", 10 0;
S_0000028baa317270 .scope module, "fifo" "fifo_null_pages" 2 25, 3 1 0, S_0000028baa2cb940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "pop_head";
    .port_info 3 /OUTPUT 11 "head_addr";
    .port_info 4 /INPUT 1 "push_tail";
    .port_info 5 /INPUT 11 "tail_addr";
v0000028baa2e33c0_0 .net "clk", 0 0, v0000028baa307a80_0;  1 drivers
v0000028baa2e3140 .array "fifo", 0 2047, 10 0;
v0000028baa317400_0 .var "head_addr", 10 0;
v0000028baa3174a0_0 .var "head_ptr", 10 0;
v0000028baa317540_0 .var "initialized", 0 0;
v0000028baa3175e0_0 .net "pop_head", 0 0, v0000028baa307bc0_0;  1 drivers
v0000028baa307800_0 .net "push_tail", 0 0, v0000028baa307c60_0;  1 drivers
v0000028baa3078a0_0 .net "rst_n", 0 0, v0000028baa3125f0_0;  1 drivers
v0000028baa307940_0 .net "tail_addr", 10 0, v0000028baa313180_0;  1 drivers
v0000028baa3079e0_0 .var "tail_ptr", 10 0;
E_0000028baa2cb0a0/0 .event negedge, v0000028baa3078a0_0;
E_0000028baa2cb0a0/1 .event posedge, v0000028baa2e33c0_0;
E_0000028baa2cb0a0 .event/or E_0000028baa2cb0a0/0, E_0000028baa2cb0a0/1;
    .scope S_0000028baa317270;
T_0 ;
    %pushi/vec4 1, 0, 11;
    %store/vec4 v0000028baa3174a0_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000028baa3079e0_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028baa317540_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000028baa317270;
T_1 ;
    %wait E_0000028baa2cb0a0;
    %load/vec4 v0000028baa3078a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 11;
    %assign/vec4 v0000028baa3174a0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000028baa3079e0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000028baa317400_0, 0;
    %pushi/vec4 0, 0, 11;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028baa2e3140, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028baa317540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028baa3175e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000028baa317540_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0000028baa317400_0;
    %pad/u 32;
    %cmpi/u 2047, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000028baa317400_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000028baa317400_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028baa317540_0, 0;
    %load/vec4 v0000028baa3174a0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000028baa3174a0_0, 0;
    %load/vec4 v0000028baa3174a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000028baa2e3140, 4;
    %assign/vec4 v0000028baa317400_0, 0;
T_1.5 ;
T_1.2 ;
    %load/vec4 v0000028baa307800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0000028baa307940_0;
    %load/vec4 v0000028baa3079e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028baa2e3140, 0, 4;
    %load/vec4 v0000028baa3079e0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000028baa3079e0_0, 0;
T_1.7 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028baa2cb940;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028baa307a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028baa3125f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028baa307bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028baa307c60_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000028baa313180_0, 0, 11;
    %end;
    .thread T_2;
    .scope S_0000028baa2cb940;
T_3 ;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0000028baa307a80_0;
    %inv;
    %store/vec4 v0000028baa307a80_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000028baa2cb940;
T_4 ;
    %vpi_call 2 36 "$dumpfile", "test_fifo_null_pages.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028baa3125f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028baa3125f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028baa307bc0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028baa307bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028baa307c60_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0000028baa313180_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 11;
    %store/vec4 v0000028baa313180_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 11;
    %store/vec4 v0000028baa313180_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 11;
    %store/vec4 v0000028baa313180_0, 0, 11;
    %delay 10000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fifo_null_pages.v";
    "./fifo_null_pages.sv";
