// Seed: 701274097
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2
    , id_3, id_4
);
  assign id_4 = id_3;
  logic id_5;
  assign id_5 = id_0[1'h0];
  logic id_6 = 1'b0;
endmodule
