<stg><name>feedforward_Pipeline_VITIS_LOOP_126_3</name>


<trans_list>

<trans id="682" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %layer1_quant = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %layer1_quant_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %layer1_quant_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %layer1_quant_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %layer1_quant_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_4"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %layer1_quant_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %layer1_quant_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %layer1_quant_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_7"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %layer1_quant_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %layer1_quant_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_9"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %layer1_quant_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %layer1_quant_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %layer1_quant_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %layer1_quant_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_13"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %layer1_quant_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_14"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %layer1_quant_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_15"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %layer1_quant_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_16"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %layer1_quant_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_17"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %layer1_quant_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %layer1_quant_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_19"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %layer1_quant_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_20"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %layer1_quant_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_21"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %layer1_quant_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_22"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %layer1_quant_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_23"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %layer1_quant_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_24"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %layer1_quant_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_25"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %layer1_quant_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_26"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %layer1_quant_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_27"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %layer1_quant_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_28"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %layer1_quant_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_29"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %layer1_quant_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_30"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %layer1_quant_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_31"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %layer1_quant_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_32"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %layer1_quant_33 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_33"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %layer1_quant_34 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_34"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %layer1_quant_35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_35"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %layer1_quant_36 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_36"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %layer1_quant_37 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_37"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %layer1_quant_38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_38"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %layer1_quant_39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_39"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %layer1_quant_40 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_40"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %layer1_quant_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_41"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %layer1_quant_42 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_42"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %layer1_quant_43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_43"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %layer1_quant_44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_44"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %layer1_quant_45 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_45"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %layer1_quant_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_46"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %layer1_quant_47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_47"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %layer1_quant_48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_48"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %layer1_quant_49 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_49"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %layer1_quant_50 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_50"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %layer1_quant_51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_51"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %layer1_quant_52 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_52"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %layer1_quant_53 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_53"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %layer1_quant_54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_54"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %layer1_quant_55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_55"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %layer1_quant_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_56"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %layer1_quant_57 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_57"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:59 %layer1_quant_58 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_58"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:60 %layer1_quant_59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_59"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:61 %layer1_quant_60 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_60"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:62 %layer1_quant_61 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_61"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:63 %layer1_quant_62 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_62"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:64 %layer1_quant_63 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_63"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:65 %layer1_quant_64 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_64"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:66 %layer1_quant_65 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_65"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:67 %layer1_quant_66 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_66"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:68 %layer1_quant_67 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_67"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:69 %layer1_quant_68 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_68"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:70 %layer1_quant_69 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_69"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:71 %layer1_quant_70 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_70"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:72 %layer1_quant_71 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_71"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:73 %layer1_quant_72 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_72"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:74 %layer1_quant_73 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_73"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:75 %layer1_quant_74 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_74"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:76 %layer1_quant_75 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_75"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:77 %layer1_quant_76 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_76"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:78 %layer1_quant_77 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_77"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:79 %layer1_quant_78 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_78"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:80 %layer1_quant_79 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_79"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:81 %layer1_quant_80 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_80"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:82 %layer1_quant_81 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_81"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:83 %layer1_quant_82 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_82"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:84 %layer1_quant_83 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_83"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:85 %layer1_quant_84 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_84"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:86 %layer1_quant_85 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_85"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:87 %layer1_quant_86 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_86"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:88 %layer1_quant_87 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_87"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:89 %layer1_quant_88 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_88"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:90 %layer1_quant_89 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_89"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:91 %layer1_quant_90 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_90"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:92 %layer1_quant_91 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_91"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:93 %layer1_quant_92 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_92"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:94 %layer1_quant_93 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_93"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:95 %layer1_quant_94 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_94"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:96 %layer1_quant_95 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_95"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:97 %layer1_quant_96 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_96"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:98 %layer1_quant_97 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_97"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:99 %layer1_quant_98 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_98"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:100 %layer1_quant_99 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_99"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:101 %layer1_quant_100 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_100"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:102 %layer1_quant_101 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_101"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:103 %layer1_quant_102 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_102"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:104 %layer1_quant_103 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_103"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:105 %layer1_quant_104 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_104"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:106 %layer1_quant_105 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_105"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:107 %layer1_quant_106 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_106"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:108 %layer1_quant_107 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_107"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:109 %layer1_quant_108 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_108"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:110 %layer1_quant_109 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_109"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:111 %layer1_quant_110 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_110"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:112 %layer1_quant_111 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_111"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:113 %layer1_quant_112 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_112"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:114 %layer1_quant_113 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_113"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:115 %layer1_quant_114 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_114"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:116 %layer1_quant_115 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_115"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:117 %layer1_quant_116 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_116"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:118 %layer1_quant_117 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_117"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:119 %layer1_quant_118 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_118"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:120 %layer1_quant_119 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_119"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:121 %layer1_quant_120 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_120"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:122 %layer1_quant_121 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_121"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:123 %layer1_quant_122 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_122"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:124 %layer1_quant_123 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_123"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:125 %layer1_quant_124 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_124"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:126 %layer1_quant_125 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_125"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:127 %layer1_quant_126 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_126"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:128 %layer1_quant_127 = alloca i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_127"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:129 %tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:130 %store_ln126 = store i8 0, i8 %i_2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:131 %br_ln0 = br void %for.inc27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc27:0 %i = load i8 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="31" op_0_bw="8">
<![CDATA[
for.inc27:1 %zext_ln126 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc27:2 %icmp_ln126 = icmp_eq  i31 %zext_ln126, i31 %tmp

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc27:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc27:4 %add_ln126 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27:5 %br_ln126 = br i1 %icmp_ln126, void %for.inc27.split, void %for.end29.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="8">
<![CDATA[
for.inc27.split:0 %trunc_ln126 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="8">
<![CDATA[
for.inc27.split:1 %trunc_ln126_1 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln126_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc27.split:4 %lshr_ln2 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="6">
<![CDATA[
for.inc27.split:5 %zext_ln119 = zext i6 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.split:6 %layer1_activations_addr = getelementptr i32 %layer1_activations, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="layer1_activations_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.split:7 %layer1_activations_2_addr = getelementptr i32 %layer1_activations_2, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="layer1_activations_2_addr"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="6">
<![CDATA[
for.inc27.split:8 %layer1_activations_load = load i6 %layer1_activations_addr

]]></Node>
<StgValue><ssdm name="layer1_activations_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6">
<![CDATA[
for.inc27.split:9 %layer1_activations_2_load = load i6 %layer1_activations_2_addr

]]></Node>
<StgValue><ssdm name="layer1_activations_2_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0" op_192_bw="7" op_193_bw="0" op_194_bw="7" op_195_bw="0" op_196_bw="7" op_197_bw="0" op_198_bw="7" op_199_bw="0" op_200_bw="7" op_201_bw="0" op_202_bw="7" op_203_bw="0" op_204_bw="7" op_205_bw="0" op_206_bw="7" op_207_bw="0" op_208_bw="7" op_209_bw="0" op_210_bw="7" op_211_bw="0" op_212_bw="7" op_213_bw="0" op_214_bw="7" op_215_bw="0" op_216_bw="7" op_217_bw="0" op_218_bw="7" op_219_bw="0" op_220_bw="7" op_221_bw="0" op_222_bw="7" op_223_bw="0" op_224_bw="7" op_225_bw="0" op_226_bw="7" op_227_bw="0" op_228_bw="7" op_229_bw="0" op_230_bw="7" op_231_bw="0" op_232_bw="7" op_233_bw="0" op_234_bw="7" op_235_bw="0" op_236_bw="7" op_237_bw="0" op_238_bw="7" op_239_bw="0" op_240_bw="7" op_241_bw="0" op_242_bw="7" op_243_bw="0" op_244_bw="7" op_245_bw="0" op_246_bw="7" op_247_bw="0" op_248_bw="7" op_249_bw="0" op_250_bw="7" op_251_bw="0" op_252_bw="7" op_253_bw="0" op_254_bw="7" op_255_bw="0">
<![CDATA[
for.inc27.split:13 %switch_ln129 = switch i7 %trunc_ln126_1, void %arrayidx26.case.127, i7 0, void %arrayidx26.case.0, i7 1, void %arrayidx26.case.1, i7 2, void %arrayidx26.case.2, i7 3, void %arrayidx26.case.3, i7 4, void %arrayidx26.case.4, i7 5, void %arrayidx26.case.5, i7 6, void %arrayidx26.case.6, i7 7, void %arrayidx26.case.7, i7 8, void %arrayidx26.case.8, i7 9, void %arrayidx26.case.9, i7 10, void %arrayidx26.case.10, i7 11, void %arrayidx26.case.11, i7 12, void %arrayidx26.case.12, i7 13, void %arrayidx26.case.13, i7 14, void %arrayidx26.case.14, i7 15, void %arrayidx26.case.15, i7 16, void %arrayidx26.case.16, i7 17, void %arrayidx26.case.17, i7 18, void %arrayidx26.case.18, i7 19, void %arrayidx26.case.19, i7 20, void %arrayidx26.case.20, i7 21, void %arrayidx26.case.21, i7 22, void %arrayidx26.case.22, i7 23, void %arrayidx26.case.23, i7 24, void %arrayidx26.case.24, i7 25, void %arrayidx26.case.25, i7 26, void %arrayidx26.case.26, i7 27, void %arrayidx26.case.27, i7 28, void %arrayidx26.case.28, i7 29, void %arrayidx26.case.29, i7 30, void %arrayidx26.case.30, i7 31, void %arrayidx26.case.31, i7 32, void %arrayidx26.case.32, i7 33, void %arrayidx26.case.33, i7 34, void %arrayidx26.case.34, i7 35, void %arrayidx26.case.35, i7 36, void %arrayidx26.case.36, i7 37, void %arrayidx26.case.37, i7 38, void %arrayidx26.case.38, i7 39, void %arrayidx26.case.39, i7 40, void %arrayidx26.case.40, i7 41, void %arrayidx26.case.41, i7 42, void %arrayidx26.case.42, i7 43, void %arrayidx26.case.43, i7 44, void %arrayidx26.case.44, i7 45, void %arrayidx26.case.45, i7 46, void %arrayidx26.case.46, i7 47, void %arrayidx26.case.47, i7 48, void %arrayidx26.case.48, i7 49, void %arrayidx26.case.49, i7 50, void %arrayidx26.case.50, i7 51, void %arrayidx26.case.51, i7 52, void %arrayidx26.case.52, i7 53, void %arrayidx26.case.53, i7 54, void %arrayidx26.case.54, i7 55, void %arrayidx26.case.55, i7 56, void %arrayidx26.case.56, i7 57, void %arrayidx26.case.57, i7 58, void %arrayidx26.case.58, i7 59, void %arrayidx26.case.59, i7 60, void %arrayidx26.case.60, i7 61, void %arrayidx26.case.61, i7 62, void %arrayidx26.case.62, i7 63, void %arrayidx26.case.63, i7 64, void %arrayidx26.case.64, i7 65, void %arrayidx26.case.65, i7 66, void %arrayidx26.case.66, i7 67, void %arrayidx26.case.67, i7 68, void %arrayidx26.case.68, i7 69, void %arrayidx26.case.69, i7 70, void %arrayidx26.case.70, i7 71, void %arrayidx26.case.71, i7 72, void %arrayidx26.case.72, i7 73, void %arrayidx26.case.73, i7 74, void %arrayidx26.case.74, i7 75, void %arrayidx26.case.75, i7 76, void %arrayidx26.case.76, i7 77, void %arrayidx26.case.77, i7 78, void %arrayidx26.case.78, i7 79, void %arrayidx26.case.79, i7 80, void %arrayidx26.case.80, i7 81, void %arrayidx26.case.81, i7 82, void %arrayidx26.case.82, i7 83, void %arrayidx26.case.83, i7 84, void %arrayidx26.case.84, i7 85, void %arrayidx26.case.85, i7 86, void %arrayidx26.case.86, i7 87, void %arrayidx26.case.87, i7 88, void %arrayidx26.case.88, i7 89, void %arrayidx26.case.89, i7 90, void %arrayidx26.case.90, i7 91, void %arrayidx26.case.91, i7 92, void %arrayidx26.case.92, i7 93, void %arrayidx26.case.93, i7 94, void %arrayidx26.case.94, i7 95, void %arrayidx26.case.95, i7 96, void %arrayidx26.case.96, i7 97, void %arrayidx26.case.97, i7 98, void %arrayidx26.case.98, i7 99, void %arrayidx26.case.99, i7 100, void %arrayidx26.case.100, i7 101, void %arrayidx26.case.101, i7 102, void %arrayidx26.case.102, i7 103, void %arrayidx26.case.103, i7 104, void %arrayidx26.case.104, i7 105, void %arrayidx26.case.105, i7 106, void %arrayidx26.case.106, i7 107, void %arrayidx26.case.107, i7 108, void %arrayidx26.case.108, i7 109, void %arrayidx26.case.109, i7 110, void %arrayidx26.case.110, i7 111, void %arrayidx26.case.111, i7 112, void %arrayidx26.case.112, i7 113, void %arrayidx26.case.113, i7 114, void %arrayidx26.case.114, i7 115, void %arrayidx26.case.115, i7 116, void %arrayidx26.case.116, i7 117, void %arrayidx26.case.117, i7 118, void %arrayidx26.case.118, i7 119, void %arrayidx26.case.119, i7 120, void %arrayidx26.case.120, i7 121, void %arrayidx26.case.121, i7 122, void %arrayidx26.case.122, i7 123, void %arrayidx26.case.123, i7 124, void %arrayidx26.case.124, i7 125, void %arrayidx26.case.125, i7 126, void %for.inc27.split.arrayidx26.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln129"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx26.exit:0 %store_ln126 = store i8 %add_ln126, i8 %i_2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.exit:1 %br_ln126 = br void %for.inc27

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:0 %layer1_quant_load = load i32 %layer1_quant

]]></Node>
<StgValue><ssdm name="layer1_quant_load"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:1 %layer1_quant_1_load = load i32 %layer1_quant_1

]]></Node>
<StgValue><ssdm name="layer1_quant_1_load"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:2 %layer1_quant_2_load = load i32 %layer1_quant_2

]]></Node>
<StgValue><ssdm name="layer1_quant_2_load"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:3 %layer1_quant_3_load = load i32 %layer1_quant_3

]]></Node>
<StgValue><ssdm name="layer1_quant_3_load"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:4 %layer1_quant_4_load = load i32 %layer1_quant_4

]]></Node>
<StgValue><ssdm name="layer1_quant_4_load"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:5 %layer1_quant_5_load = load i32 %layer1_quant_5

]]></Node>
<StgValue><ssdm name="layer1_quant_5_load"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:6 %layer1_quant_6_load = load i32 %layer1_quant_6

]]></Node>
<StgValue><ssdm name="layer1_quant_6_load"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:7 %layer1_quant_7_load = load i32 %layer1_quant_7

]]></Node>
<StgValue><ssdm name="layer1_quant_7_load"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:8 %layer1_quant_8_load = load i32 %layer1_quant_8

]]></Node>
<StgValue><ssdm name="layer1_quant_8_load"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:9 %layer1_quant_9_load = load i32 %layer1_quant_9

]]></Node>
<StgValue><ssdm name="layer1_quant_9_load"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:10 %layer1_quant_10_load = load i32 %layer1_quant_10

]]></Node>
<StgValue><ssdm name="layer1_quant_10_load"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:11 %layer1_quant_11_load = load i32 %layer1_quant_11

]]></Node>
<StgValue><ssdm name="layer1_quant_11_load"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:12 %layer1_quant_12_load = load i32 %layer1_quant_12

]]></Node>
<StgValue><ssdm name="layer1_quant_12_load"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:13 %layer1_quant_13_load = load i32 %layer1_quant_13

]]></Node>
<StgValue><ssdm name="layer1_quant_13_load"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:14 %layer1_quant_14_load = load i32 %layer1_quant_14

]]></Node>
<StgValue><ssdm name="layer1_quant_14_load"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:15 %layer1_quant_15_load = load i32 %layer1_quant_15

]]></Node>
<StgValue><ssdm name="layer1_quant_15_load"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:16 %layer1_quant_16_load = load i32 %layer1_quant_16

]]></Node>
<StgValue><ssdm name="layer1_quant_16_load"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:17 %layer1_quant_17_load = load i32 %layer1_quant_17

]]></Node>
<StgValue><ssdm name="layer1_quant_17_load"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:18 %layer1_quant_18_load = load i32 %layer1_quant_18

]]></Node>
<StgValue><ssdm name="layer1_quant_18_load"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:19 %layer1_quant_19_load = load i32 %layer1_quant_19

]]></Node>
<StgValue><ssdm name="layer1_quant_19_load"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:20 %layer1_quant_20_load = load i32 %layer1_quant_20

]]></Node>
<StgValue><ssdm name="layer1_quant_20_load"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:21 %layer1_quant_21_load = load i32 %layer1_quant_21

]]></Node>
<StgValue><ssdm name="layer1_quant_21_load"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:22 %layer1_quant_22_load = load i32 %layer1_quant_22

]]></Node>
<StgValue><ssdm name="layer1_quant_22_load"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:23 %layer1_quant_23_load = load i32 %layer1_quant_23

]]></Node>
<StgValue><ssdm name="layer1_quant_23_load"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:24 %layer1_quant_24_load = load i32 %layer1_quant_24

]]></Node>
<StgValue><ssdm name="layer1_quant_24_load"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:25 %layer1_quant_25_load = load i32 %layer1_quant_25

]]></Node>
<StgValue><ssdm name="layer1_quant_25_load"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:26 %layer1_quant_26_load = load i32 %layer1_quant_26

]]></Node>
<StgValue><ssdm name="layer1_quant_26_load"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:27 %layer1_quant_27_load = load i32 %layer1_quant_27

]]></Node>
<StgValue><ssdm name="layer1_quant_27_load"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:28 %layer1_quant_28_load = load i32 %layer1_quant_28

]]></Node>
<StgValue><ssdm name="layer1_quant_28_load"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:29 %layer1_quant_29_load = load i32 %layer1_quant_29

]]></Node>
<StgValue><ssdm name="layer1_quant_29_load"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:30 %layer1_quant_30_load = load i32 %layer1_quant_30

]]></Node>
<StgValue><ssdm name="layer1_quant_30_load"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:31 %layer1_quant_31_load = load i32 %layer1_quant_31

]]></Node>
<StgValue><ssdm name="layer1_quant_31_load"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:32 %layer1_quant_32_load = load i32 %layer1_quant_32

]]></Node>
<StgValue><ssdm name="layer1_quant_32_load"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:33 %layer1_quant_33_load = load i32 %layer1_quant_33

]]></Node>
<StgValue><ssdm name="layer1_quant_33_load"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:34 %layer1_quant_34_load = load i32 %layer1_quant_34

]]></Node>
<StgValue><ssdm name="layer1_quant_34_load"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:35 %layer1_quant_35_load = load i32 %layer1_quant_35

]]></Node>
<StgValue><ssdm name="layer1_quant_35_load"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:36 %layer1_quant_36_load = load i32 %layer1_quant_36

]]></Node>
<StgValue><ssdm name="layer1_quant_36_load"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:37 %layer1_quant_37_load = load i32 %layer1_quant_37

]]></Node>
<StgValue><ssdm name="layer1_quant_37_load"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:38 %layer1_quant_38_load = load i32 %layer1_quant_38

]]></Node>
<StgValue><ssdm name="layer1_quant_38_load"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:39 %layer1_quant_39_load = load i32 %layer1_quant_39

]]></Node>
<StgValue><ssdm name="layer1_quant_39_load"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:40 %layer1_quant_40_load = load i32 %layer1_quant_40

]]></Node>
<StgValue><ssdm name="layer1_quant_40_load"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:41 %layer1_quant_41_load = load i32 %layer1_quant_41

]]></Node>
<StgValue><ssdm name="layer1_quant_41_load"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:42 %layer1_quant_42_load = load i32 %layer1_quant_42

]]></Node>
<StgValue><ssdm name="layer1_quant_42_load"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:43 %layer1_quant_43_load = load i32 %layer1_quant_43

]]></Node>
<StgValue><ssdm name="layer1_quant_43_load"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:44 %layer1_quant_44_load = load i32 %layer1_quant_44

]]></Node>
<StgValue><ssdm name="layer1_quant_44_load"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:45 %layer1_quant_45_load = load i32 %layer1_quant_45

]]></Node>
<StgValue><ssdm name="layer1_quant_45_load"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:46 %layer1_quant_46_load = load i32 %layer1_quant_46

]]></Node>
<StgValue><ssdm name="layer1_quant_46_load"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:47 %layer1_quant_47_load = load i32 %layer1_quant_47

]]></Node>
<StgValue><ssdm name="layer1_quant_47_load"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:48 %layer1_quant_48_load = load i32 %layer1_quant_48

]]></Node>
<StgValue><ssdm name="layer1_quant_48_load"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:49 %layer1_quant_49_load = load i32 %layer1_quant_49

]]></Node>
<StgValue><ssdm name="layer1_quant_49_load"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:50 %layer1_quant_50_load = load i32 %layer1_quant_50

]]></Node>
<StgValue><ssdm name="layer1_quant_50_load"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:51 %layer1_quant_51_load = load i32 %layer1_quant_51

]]></Node>
<StgValue><ssdm name="layer1_quant_51_load"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:52 %layer1_quant_52_load = load i32 %layer1_quant_52

]]></Node>
<StgValue><ssdm name="layer1_quant_52_load"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:53 %layer1_quant_53_load = load i32 %layer1_quant_53

]]></Node>
<StgValue><ssdm name="layer1_quant_53_load"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:54 %layer1_quant_54_load = load i32 %layer1_quant_54

]]></Node>
<StgValue><ssdm name="layer1_quant_54_load"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:55 %layer1_quant_55_load = load i32 %layer1_quant_55

]]></Node>
<StgValue><ssdm name="layer1_quant_55_load"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:56 %layer1_quant_56_load = load i32 %layer1_quant_56

]]></Node>
<StgValue><ssdm name="layer1_quant_56_load"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:57 %layer1_quant_57_load = load i32 %layer1_quant_57

]]></Node>
<StgValue><ssdm name="layer1_quant_57_load"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:58 %layer1_quant_58_load = load i32 %layer1_quant_58

]]></Node>
<StgValue><ssdm name="layer1_quant_58_load"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:59 %layer1_quant_59_load = load i32 %layer1_quant_59

]]></Node>
<StgValue><ssdm name="layer1_quant_59_load"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:60 %layer1_quant_60_load = load i32 %layer1_quant_60

]]></Node>
<StgValue><ssdm name="layer1_quant_60_load"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:61 %layer1_quant_61_load = load i32 %layer1_quant_61

]]></Node>
<StgValue><ssdm name="layer1_quant_61_load"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:62 %layer1_quant_62_load = load i32 %layer1_quant_62

]]></Node>
<StgValue><ssdm name="layer1_quant_62_load"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:63 %layer1_quant_63_load = load i32 %layer1_quant_63

]]></Node>
<StgValue><ssdm name="layer1_quant_63_load"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:64 %layer1_quant_64_load = load i32 %layer1_quant_64

]]></Node>
<StgValue><ssdm name="layer1_quant_64_load"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:65 %layer1_quant_65_load = load i32 %layer1_quant_65

]]></Node>
<StgValue><ssdm name="layer1_quant_65_load"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:66 %layer1_quant_66_load = load i32 %layer1_quant_66

]]></Node>
<StgValue><ssdm name="layer1_quant_66_load"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:67 %layer1_quant_67_load = load i32 %layer1_quant_67

]]></Node>
<StgValue><ssdm name="layer1_quant_67_load"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:68 %layer1_quant_68_load = load i32 %layer1_quant_68

]]></Node>
<StgValue><ssdm name="layer1_quant_68_load"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:69 %layer1_quant_69_load = load i32 %layer1_quant_69

]]></Node>
<StgValue><ssdm name="layer1_quant_69_load"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:70 %layer1_quant_70_load = load i32 %layer1_quant_70

]]></Node>
<StgValue><ssdm name="layer1_quant_70_load"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:71 %layer1_quant_71_load = load i32 %layer1_quant_71

]]></Node>
<StgValue><ssdm name="layer1_quant_71_load"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:72 %layer1_quant_72_load = load i32 %layer1_quant_72

]]></Node>
<StgValue><ssdm name="layer1_quant_72_load"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:73 %layer1_quant_73_load = load i32 %layer1_quant_73

]]></Node>
<StgValue><ssdm name="layer1_quant_73_load"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:74 %layer1_quant_74_load = load i32 %layer1_quant_74

]]></Node>
<StgValue><ssdm name="layer1_quant_74_load"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:75 %layer1_quant_75_load = load i32 %layer1_quant_75

]]></Node>
<StgValue><ssdm name="layer1_quant_75_load"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:76 %layer1_quant_76_load = load i32 %layer1_quant_76

]]></Node>
<StgValue><ssdm name="layer1_quant_76_load"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:77 %layer1_quant_77_load = load i32 %layer1_quant_77

]]></Node>
<StgValue><ssdm name="layer1_quant_77_load"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:78 %layer1_quant_78_load = load i32 %layer1_quant_78

]]></Node>
<StgValue><ssdm name="layer1_quant_78_load"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:79 %layer1_quant_79_load = load i32 %layer1_quant_79

]]></Node>
<StgValue><ssdm name="layer1_quant_79_load"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:80 %layer1_quant_80_load = load i32 %layer1_quant_80

]]></Node>
<StgValue><ssdm name="layer1_quant_80_load"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:81 %layer1_quant_81_load = load i32 %layer1_quant_81

]]></Node>
<StgValue><ssdm name="layer1_quant_81_load"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:82 %layer1_quant_82_load = load i32 %layer1_quant_82

]]></Node>
<StgValue><ssdm name="layer1_quant_82_load"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:83 %layer1_quant_83_load = load i32 %layer1_quant_83

]]></Node>
<StgValue><ssdm name="layer1_quant_83_load"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:84 %layer1_quant_84_load = load i32 %layer1_quant_84

]]></Node>
<StgValue><ssdm name="layer1_quant_84_load"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:85 %layer1_quant_85_load = load i32 %layer1_quant_85

]]></Node>
<StgValue><ssdm name="layer1_quant_85_load"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:86 %layer1_quant_86_load = load i32 %layer1_quant_86

]]></Node>
<StgValue><ssdm name="layer1_quant_86_load"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:87 %layer1_quant_87_load = load i32 %layer1_quant_87

]]></Node>
<StgValue><ssdm name="layer1_quant_87_load"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:88 %layer1_quant_88_load = load i32 %layer1_quant_88

]]></Node>
<StgValue><ssdm name="layer1_quant_88_load"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:89 %layer1_quant_89_load = load i32 %layer1_quant_89

]]></Node>
<StgValue><ssdm name="layer1_quant_89_load"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:90 %layer1_quant_90_load = load i32 %layer1_quant_90

]]></Node>
<StgValue><ssdm name="layer1_quant_90_load"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:91 %layer1_quant_91_load = load i32 %layer1_quant_91

]]></Node>
<StgValue><ssdm name="layer1_quant_91_load"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:92 %layer1_quant_92_load = load i32 %layer1_quant_92

]]></Node>
<StgValue><ssdm name="layer1_quant_92_load"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:93 %layer1_quant_93_load = load i32 %layer1_quant_93

]]></Node>
<StgValue><ssdm name="layer1_quant_93_load"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:94 %layer1_quant_94_load = load i32 %layer1_quant_94

]]></Node>
<StgValue><ssdm name="layer1_quant_94_load"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:95 %layer1_quant_95_load = load i32 %layer1_quant_95

]]></Node>
<StgValue><ssdm name="layer1_quant_95_load"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:96 %layer1_quant_96_load = load i32 %layer1_quant_96

]]></Node>
<StgValue><ssdm name="layer1_quant_96_load"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:97 %layer1_quant_97_load = load i32 %layer1_quant_97

]]></Node>
<StgValue><ssdm name="layer1_quant_97_load"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:98 %layer1_quant_98_load = load i32 %layer1_quant_98

]]></Node>
<StgValue><ssdm name="layer1_quant_98_load"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:99 %layer1_quant_99_load = load i32 %layer1_quant_99

]]></Node>
<StgValue><ssdm name="layer1_quant_99_load"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:100 %layer1_quant_100_load = load i32 %layer1_quant_100

]]></Node>
<StgValue><ssdm name="layer1_quant_100_load"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:101 %layer1_quant_101_load = load i32 %layer1_quant_101

]]></Node>
<StgValue><ssdm name="layer1_quant_101_load"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:102 %layer1_quant_102_load = load i32 %layer1_quant_102

]]></Node>
<StgValue><ssdm name="layer1_quant_102_load"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:103 %layer1_quant_103_load = load i32 %layer1_quant_103

]]></Node>
<StgValue><ssdm name="layer1_quant_103_load"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:104 %layer1_quant_104_load = load i32 %layer1_quant_104

]]></Node>
<StgValue><ssdm name="layer1_quant_104_load"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:105 %layer1_quant_105_load = load i32 %layer1_quant_105

]]></Node>
<StgValue><ssdm name="layer1_quant_105_load"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:106 %layer1_quant_106_load = load i32 %layer1_quant_106

]]></Node>
<StgValue><ssdm name="layer1_quant_106_load"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:107 %layer1_quant_107_load = load i32 %layer1_quant_107

]]></Node>
<StgValue><ssdm name="layer1_quant_107_load"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:108 %layer1_quant_108_load = load i32 %layer1_quant_108

]]></Node>
<StgValue><ssdm name="layer1_quant_108_load"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:109 %layer1_quant_109_load = load i32 %layer1_quant_109

]]></Node>
<StgValue><ssdm name="layer1_quant_109_load"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:110 %layer1_quant_110_load = load i32 %layer1_quant_110

]]></Node>
<StgValue><ssdm name="layer1_quant_110_load"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:111 %layer1_quant_111_load = load i32 %layer1_quant_111

]]></Node>
<StgValue><ssdm name="layer1_quant_111_load"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:112 %layer1_quant_112_load = load i32 %layer1_quant_112

]]></Node>
<StgValue><ssdm name="layer1_quant_112_load"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:113 %layer1_quant_113_load = load i32 %layer1_quant_113

]]></Node>
<StgValue><ssdm name="layer1_quant_113_load"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:114 %layer1_quant_114_load = load i32 %layer1_quant_114

]]></Node>
<StgValue><ssdm name="layer1_quant_114_load"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:115 %layer1_quant_115_load = load i32 %layer1_quant_115

]]></Node>
<StgValue><ssdm name="layer1_quant_115_load"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:116 %layer1_quant_116_load = load i32 %layer1_quant_116

]]></Node>
<StgValue><ssdm name="layer1_quant_116_load"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:117 %layer1_quant_117_load = load i32 %layer1_quant_117

]]></Node>
<StgValue><ssdm name="layer1_quant_117_load"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:118 %layer1_quant_118_load = load i32 %layer1_quant_118

]]></Node>
<StgValue><ssdm name="layer1_quant_118_load"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:119 %layer1_quant_119_load = load i32 %layer1_quant_119

]]></Node>
<StgValue><ssdm name="layer1_quant_119_load"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:120 %layer1_quant_120_load = load i32 %layer1_quant_120

]]></Node>
<StgValue><ssdm name="layer1_quant_120_load"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:121 %layer1_quant_121_load = load i32 %layer1_quant_121

]]></Node>
<StgValue><ssdm name="layer1_quant_121_load"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:122 %layer1_quant_122_load = load i32 %layer1_quant_122

]]></Node>
<StgValue><ssdm name="layer1_quant_122_load"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:123 %layer1_quant_123_load = load i32 %layer1_quant_123

]]></Node>
<StgValue><ssdm name="layer1_quant_123_load"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:124 %layer1_quant_124_load = load i32 %layer1_quant_124

]]></Node>
<StgValue><ssdm name="layer1_quant_124_load"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:125 %layer1_quant_125_load = load i32 %layer1_quant_125

]]></Node>
<StgValue><ssdm name="layer1_quant_125_load"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:126 %layer1_quant_126_load = load i32 %layer1_quant_126

]]></Node>
<StgValue><ssdm name="layer1_quant_126_load"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:127 %layer1_quant_127_load = load i32 %layer1_quant_127

]]></Node>
<StgValue><ssdm name="layer1_quant_127_load"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:128 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_127_out, i32 %layer1_quant_127_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:129 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_126_out, i32 %layer1_quant_126_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:130 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_125_out, i32 %layer1_quant_125_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:131 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_124_out, i32 %layer1_quant_124_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:132 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_123_out, i32 %layer1_quant_123_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:133 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_122_out, i32 %layer1_quant_122_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:134 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_121_out, i32 %layer1_quant_121_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:135 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_120_out, i32 %layer1_quant_120_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:136 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_119_out, i32 %layer1_quant_119_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:137 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_118_out, i32 %layer1_quant_118_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:138 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_117_out, i32 %layer1_quant_117_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:139 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_116_out, i32 %layer1_quant_116_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:140 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_115_out, i32 %layer1_quant_115_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:141 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_114_out, i32 %layer1_quant_114_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:142 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_113_out, i32 %layer1_quant_113_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:143 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_112_out, i32 %layer1_quant_112_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:144 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_111_out, i32 %layer1_quant_111_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:145 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_110_out, i32 %layer1_quant_110_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:146 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_109_out, i32 %layer1_quant_109_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:147 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_108_out, i32 %layer1_quant_108_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:148 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_107_out, i32 %layer1_quant_107_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:149 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_106_out, i32 %layer1_quant_106_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:150 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_105_out, i32 %layer1_quant_105_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:151 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_104_out, i32 %layer1_quant_104_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:152 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_103_out, i32 %layer1_quant_103_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:153 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_102_out, i32 %layer1_quant_102_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:154 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_101_out, i32 %layer1_quant_101_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:155 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_100_out, i32 %layer1_quant_100_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:156 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_99_out, i32 %layer1_quant_99_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:157 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_98_out, i32 %layer1_quant_98_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:158 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_97_out, i32 %layer1_quant_97_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:159 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_96_out, i32 %layer1_quant_96_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:160 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_95_out, i32 %layer1_quant_95_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:161 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_94_out, i32 %layer1_quant_94_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:162 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_93_out, i32 %layer1_quant_93_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:163 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_92_out, i32 %layer1_quant_92_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:164 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_91_out, i32 %layer1_quant_91_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:165 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_90_out, i32 %layer1_quant_90_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:166 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_89_out, i32 %layer1_quant_89_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:167 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_88_out, i32 %layer1_quant_88_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:168 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_87_out, i32 %layer1_quant_87_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:169 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_86_out, i32 %layer1_quant_86_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:170 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_85_out, i32 %layer1_quant_85_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:171 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_84_out, i32 %layer1_quant_84_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:172 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_83_out, i32 %layer1_quant_83_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:173 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_82_out, i32 %layer1_quant_82_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:174 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_81_out, i32 %layer1_quant_81_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:175 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_80_out, i32 %layer1_quant_80_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:176 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_79_out, i32 %layer1_quant_79_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:177 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_78_out, i32 %layer1_quant_78_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:178 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_77_out, i32 %layer1_quant_77_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:179 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_76_out, i32 %layer1_quant_76_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:180 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_75_out, i32 %layer1_quant_75_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:181 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_74_out, i32 %layer1_quant_74_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:182 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_73_out, i32 %layer1_quant_73_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:183 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_72_out, i32 %layer1_quant_72_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:184 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_71_out, i32 %layer1_quant_71_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:185 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_70_out, i32 %layer1_quant_70_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:186 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_69_out, i32 %layer1_quant_69_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:187 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_68_out, i32 %layer1_quant_68_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:188 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_67_out, i32 %layer1_quant_67_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:189 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_66_out, i32 %layer1_quant_66_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:190 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_65_out, i32 %layer1_quant_65_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:191 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_64_out, i32 %layer1_quant_64_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="609" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:192 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_63_out, i32 %layer1_quant_63_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="610" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:193 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_62_out, i32 %layer1_quant_62_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="611" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:194 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_61_out, i32 %layer1_quant_61_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="612" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:195 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_60_out, i32 %layer1_quant_60_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="613" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:196 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_59_out, i32 %layer1_quant_59_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="614" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:197 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_58_out, i32 %layer1_quant_58_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="615" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:198 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_57_out, i32 %layer1_quant_57_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="616" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:199 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_56_out, i32 %layer1_quant_56_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="617" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:200 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_55_out, i32 %layer1_quant_55_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="618" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:201 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_54_out, i32 %layer1_quant_54_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="619" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:202 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_53_out, i32 %layer1_quant_53_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="620" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:203 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_52_out, i32 %layer1_quant_52_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="621" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:204 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_51_out, i32 %layer1_quant_51_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="622" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:205 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_50_out, i32 %layer1_quant_50_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="623" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:206 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_49_out, i32 %layer1_quant_49_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="624" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:207 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_48_out, i32 %layer1_quant_48_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="625" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:208 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_47_out, i32 %layer1_quant_47_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="626" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:209 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_46_out, i32 %layer1_quant_46_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="627" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:210 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_45_out, i32 %layer1_quant_45_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="628" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:211 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_44_out, i32 %layer1_quant_44_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="629" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:212 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_43_out, i32 %layer1_quant_43_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="630" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:213 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_42_out, i32 %layer1_quant_42_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="631" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:214 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_41_out, i32 %layer1_quant_41_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="632" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:215 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_40_out, i32 %layer1_quant_40_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="633" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:216 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_39_out, i32 %layer1_quant_39_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="634" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:217 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_38_out, i32 %layer1_quant_38_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="635" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:218 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_37_out, i32 %layer1_quant_37_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="636" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:219 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_36_out, i32 %layer1_quant_36_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="637" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:220 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_35_out, i32 %layer1_quant_35_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="638" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:221 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_34_out, i32 %layer1_quant_34_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="639" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:222 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_33_out, i32 %layer1_quant_33_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="640" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:223 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_32_out, i32 %layer1_quant_32_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="641" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:224 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_31_out, i32 %layer1_quant_31_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="642" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:225 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_30_out, i32 %layer1_quant_30_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="643" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:226 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_29_out, i32 %layer1_quant_29_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="644" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:227 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_28_out, i32 %layer1_quant_28_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="645" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:228 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_27_out, i32 %layer1_quant_27_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="646" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:229 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_26_out, i32 %layer1_quant_26_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="647" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:230 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_25_out, i32 %layer1_quant_25_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="648" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:231 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_24_out, i32 %layer1_quant_24_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="649" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:232 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_23_out, i32 %layer1_quant_23_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="650" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:233 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_22_out, i32 %layer1_quant_22_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="651" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:234 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_21_out, i32 %layer1_quant_21_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="652" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:235 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_20_out, i32 %layer1_quant_20_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="653" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:236 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_19_out, i32 %layer1_quant_19_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="654" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:237 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_18_out, i32 %layer1_quant_18_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="655" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:238 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_17_out, i32 %layer1_quant_17_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="656" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:239 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_16_out, i32 %layer1_quant_16_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="657" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:240 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_15_out, i32 %layer1_quant_15_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="658" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:241 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_14_out, i32 %layer1_quant_14_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="659" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:242 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_13_out, i32 %layer1_quant_13_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="660" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:243 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_12_out, i32 %layer1_quant_12_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="661" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:244 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_11_out, i32 %layer1_quant_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="662" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:245 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_10_out, i32 %layer1_quant_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="663" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:246 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_9_out, i32 %layer1_quant_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="664" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:247 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_8_out, i32 %layer1_quant_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="665" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:248 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_7_out, i32 %layer1_quant_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="666" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:249 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_6_out, i32 %layer1_quant_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="667" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:250 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_5_out, i32 %layer1_quant_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="668" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:251 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_4_out, i32 %layer1_quant_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="669" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:252 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_3_out, i32 %layer1_quant_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="670" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:253 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_2_out, i32 %layer1_quant_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="671" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:254 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_1_out, i32 %layer1_quant_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="672" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end29.loopexit.exitStub:255 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %layer1_quant_out, i32 %layer1_quant_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="673" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0">
<![CDATA[
for.end29.loopexit.exitStub:256 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc27.split:2 %specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29

]]></Node>
<StgValue><ssdm name="specpipeline_ln128"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27.split:3 %specloopname_ln126 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="6">
<![CDATA[
for.inc27.split:8 %layer1_activations_load = load i6 %layer1_activations_addr

]]></Node>
<StgValue><ssdm name="layer1_activations_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="6">
<![CDATA[
for.inc27.split:9 %layer1_activations_2_load = load i6 %layer1_activations_2_addr

]]></Node>
<StgValue><ssdm name="layer1_activations_2_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc27.split:10 %select_ln129 = select i1 %trunc_ln126, i32 %layer1_activations_2_load, i32 %layer1_activations_load

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.split:11 %layer1_quant_128 = icmp_slt  i32 %select_ln129, i32 1

]]></Node>
<StgValue><ssdm name="layer1_quant_128"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1">
<![CDATA[
for.inc27.split:12 %zext_ln129 = zext i1 %layer1_quant_128

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc27.split.arrayidx26.exit_crit_edge:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_126

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
for.inc27.split.arrayidx26.exit_crit_edge:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.125:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_125

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.125:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.124:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_124

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.124:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.123:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_123

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.123:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.122:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_122

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.122:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.121:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_121

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.121:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.120:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_120

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.120:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.119:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_119

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.119:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.118:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_118

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.118:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.117:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_117

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.117:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.116:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_116

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.116:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.115:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_115

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.115:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.114:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_114

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.114:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.113:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_113

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.113:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.112:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_112

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.112:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.111:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_111

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.111:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.110:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_110

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.110:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.109:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_109

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.109:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.108:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_108

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.108:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.107:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_107

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.107:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.106:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_106

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.106:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.105:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_105

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.105:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.104:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_104

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.104:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.103:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_103

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.103:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.102:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_102

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.102:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.101:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_101

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.101:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.100:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_100

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.100:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.99:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_99

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.99:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.98:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_98

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.98:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.97:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_97

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.97:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.96:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_96

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.96:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.95:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_95

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.95:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.94:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_94

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.94:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.93:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_93

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.93:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.92:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_92

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.92:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.91:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_91

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.91:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.90:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_90

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.90:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.89:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_89

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.89:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.88:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_88

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.88:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.87:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_87

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.87:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.86:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_86

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.86:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.85:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_85

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.85:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.84:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_84

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.84:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.83:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_83

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.83:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.82:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_82

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.82:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.81:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_81

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.81:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.80:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_80

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.80:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.79:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_79

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.79:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.78:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_78

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.78:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.77:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_77

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.77:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.76:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_76

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.76:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.75:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_75

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.75:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.74:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_74

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.74:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.73:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_73

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.73:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.72:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_72

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.72:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.71:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_71

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.71:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.70:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_70

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.70:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.69:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_69

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.69:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.68:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_68

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.68:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.67:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_67

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.67:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.66:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_66

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.66:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.65:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_65

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.65:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.64:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_64

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.64:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.63:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_63

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.63:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.62:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_62

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.62:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.61:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_61

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.61:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.60:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_60

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.60:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.59:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_59

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.59:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.58:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_58

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.58:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.57:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_57

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.57:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.56:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_56

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.56:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.55:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_55

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.55:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.54:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_54

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.54:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.53:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_53

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.53:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.52:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_52

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.52:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.51:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_51

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.51:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.50:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_50

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.50:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.49:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_49

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.49:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.48:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_48

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.48:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.47:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_47

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.47:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.46:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_46

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.46:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.45:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_45

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.45:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.44:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_44

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.44:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.43:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_43

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.43:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.42:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_42

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.42:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.41:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_41

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.41:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.40:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_40

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.40:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.39:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_39

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.39:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.38:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_38

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.38:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.37:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_37

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.37:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.36:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_36

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.36:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.35:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_35

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.35:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.34:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_34

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.34:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.33:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_33

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.33:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.32:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_32

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.32:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.31:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_31

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.31:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.30:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_30

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.30:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.29:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_29

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.29:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.28:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_28

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.28:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.27:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_27

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.27:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.26:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_26

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.26:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.25:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_25

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.25:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.24:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_24

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.24:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.23:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_23

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.23:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.22:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_22

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.22:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.21:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_21

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.21:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.20:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_20

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.20:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.19:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_19

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.19:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.18:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_18

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.18:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.17:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_17

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.17:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.16:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_16

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.16:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.15:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_15

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.15:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.14:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_14

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.14:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.13:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_13

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.13:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.12:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_12

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.12:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.11:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_11

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.11:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.10:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_10

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.10:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.9:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_9

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.9:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.8:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_8

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.8:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.7:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_7

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.7:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.6:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_6

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.6:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.5:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_5

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.5:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.4:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_4

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.4:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.3:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_3

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.3:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.2:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_2

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.2:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.1:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_1

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.1:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.0:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.0:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx26.case.127:0 %store_ln119 = store i32 %zext_ln129, i32 %layer1_quant_127

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln126_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
arrayidx26.case.127:1 %br_ln129 = br void %arrayidx26.exit

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
