// Seed: 1550452808
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3, id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  supply1 id_8;
  wire id_9;
  generate
    if (1) begin
      assign id_8 = 1;
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_6(
      .id_0(id_4), .id_1(1), .id_2(id_4)
  ); module_0(
      id_5, id_1
  );
endmodule
