{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715255236226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715255236233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 19:47:16 2024 " "Processing started: Thu May 09 19:47:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715255236233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715255236233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ov7725_lcd -c ov7725_lcd " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ov7725_lcd -c ov7725_lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715255236233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov7725_lcd_8_1200mv_85c_slow.vo E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/ simulation " "Generated file ov7725_lcd_8_1200mv_85c_slow.vo in folder \"E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715255236852 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov7725_lcd_8_1200mv_0c_slow.vo E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/ simulation " "Generated file ov7725_lcd_8_1200mv_0c_slow.vo in folder \"E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715255236968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov7725_lcd_min_1200mv_0c_fast.vo E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/ simulation " "Generated file ov7725_lcd_min_1200mv_0c_fast.vo in folder \"E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715255237085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov7725_lcd.vo E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/ simulation " "Generated file ov7725_lcd.vo in folder \"E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715255237202 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov7725_lcd_8_1200mv_85c_v_slow.sdo E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/ simulation " "Generated file ov7725_lcd_8_1200mv_85c_v_slow.sdo in folder \"E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715255237321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov7725_lcd_8_1200mv_0c_v_slow.sdo E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/ simulation " "Generated file ov7725_lcd_8_1200mv_0c_v_slow.sdo in folder \"E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715255237423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov7725_lcd_min_1200mv_0c_v_fast.sdo E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/ simulation " "Generated file ov7725_lcd_min_1200mv_0c_v_fast.sdo in folder \"E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715255237524 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ov7725_lcd_v.sdo E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/ simulation " "Generated file ov7725_lcd_v.sdo in folder \"E:/ZEYI/FPGA/EP4C/Finalize/39_ov7725_lcd/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715255237624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715255237664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 19:47:17 2024 " "Processing ended: Thu May 09 19:47:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715255237664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715255237664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715255237664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715255237664 ""}
