<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1807" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1807{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1807{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1807{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_1807{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1807{left:70px;bottom:1083px;letter-spacing:0.17px;}
#t6_1807{left:360px;bottom:754px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_1807{left:70px;bottom:671px;letter-spacing:-0.12px;}
#t8_1807{left:70px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1807{left:70px;bottom:631px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ta_1807{left:70px;bottom:614px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tb_1807{left:70px;bottom:597px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_1807{left:70px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1807{left:562px;bottom:580px;letter-spacing:-0.16px;}
#te_1807{left:611px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_1807{left:70px;bottom:564px;letter-spacing:-0.15px;}
#tg_1807{left:70px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_1807{left:70px;bottom:524px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#ti_1807{left:70px;bottom:501px;letter-spacing:-0.17px;word-spacing:-1.37px;}
#tj_1807{left:70px;bottom:484px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tk_1807{left:70px;bottom:461px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_1807{left:70px;bottom:426px;letter-spacing:-0.13px;}
#tm_1807{left:70px;bottom:403px;letter-spacing:-0.12px;}
#tn_1807{left:167px;bottom:403px;letter-spacing:0.11px;word-spacing:-0.02px;}
#to_1807{left:91px;bottom:367px;letter-spacing:-0.11px;}
#tp_1807{left:91px;bottom:348px;letter-spacing:-0.15px;}
#tq_1807{left:149px;bottom:348px;letter-spacing:-0.02px;}
#tr_1807{left:163px;bottom:348px;letter-spacing:0.1px;}
#ts_1807{left:188px;bottom:348px;letter-spacing:-0.09px;}
#tt_1807{left:91px;bottom:330px;letter-spacing:-0.07px;word-spacing:-0.01px;}
#tu_1807{left:109px;bottom:329px;letter-spacing:0.1px;}
#tv_1807{left:133px;bottom:330px;letter-spacing:-0.12px;}
#tw_1807{left:91px;bottom:312px;letter-spacing:-0.07px;word-spacing:-0.01px;}
#tx_1807{left:109px;bottom:311px;letter-spacing:0.1px;}
#ty_1807{left:133px;bottom:312px;letter-spacing:-0.12px;}
#tz_1807{left:91px;bottom:293px;letter-spacing:-0.12px;}
#t10_1807{left:118px;bottom:275px;letter-spacing:-0.11px;}
#t11_1807{left:91px;bottom:257px;letter-spacing:-0.11px;}
#t12_1807{left:130px;bottom:256px;letter-spacing:0.1px;}
#t13_1807{left:155px;bottom:257px;letter-spacing:-0.12px;}
#t14_1807{left:118px;bottom:238px;letter-spacing:-0.11px;}
#t15_1807{left:91px;bottom:220px;letter-spacing:-0.07px;}
#t16_1807{left:91px;bottom:202px;letter-spacing:-0.13px;}
#t17_1807{left:91px;bottom:183px;letter-spacing:-0.11px;}
#t18_1807{left:170px;bottom:183px;letter-spacing:0.1px;}
#t19_1807{left:195px;bottom:183px;letter-spacing:-0.11px;}
#t1a_1807{left:91px;bottom:147px;letter-spacing:-0.12px;word-spacing:0.43px;}
#t1b_1807{left:91px;bottom:128px;letter-spacing:-0.12px;word-spacing:0.43px;}
#t1c_1807{left:91px;bottom:110px;letter-spacing:-0.12px;}
#t1d_1807{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t1e_1807{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t1f_1807{left:283px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-1.84px;}
#t1g_1807{left:283px;bottom:1050px;letter-spacing:-0.18px;}
#t1h_1807{left:327px;bottom:1065px;letter-spacing:-0.14px;}
#t1i_1807{left:327px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-1.04px;}
#t1j_1807{left:327px;bottom:1034px;letter-spacing:-0.14px;}
#t1k_1807{left:400px;bottom:1065px;letter-spacing:-0.12px;}
#t1l_1807{left:400px;bottom:1050px;letter-spacing:-0.12px;}
#t1m_1807{left:400px;bottom:1034px;letter-spacing:-0.12px;}
#t1n_1807{left:486px;bottom:1065px;letter-spacing:-0.13px;}
#t1o_1807{left:79px;bottom:1011px;letter-spacing:-0.12px;}
#t1p_1807{left:79px;bottom:995px;letter-spacing:-0.12px;}
#t1q_1807{left:79px;bottom:978px;letter-spacing:-0.14px;}
#t1r_1807{left:283px;bottom:1011px;}
#t1s_1807{left:327px;bottom:1011px;letter-spacing:-0.16px;}
#t1t_1807{left:400px;bottom:1011px;letter-spacing:-0.17px;}
#t1u_1807{left:400px;bottom:995px;letter-spacing:-0.17px;}
#t1v_1807{left:486px;bottom:1011px;letter-spacing:-0.04px;word-spacing:-0.07px;}
#t1w_1807{left:486px;bottom:995px;letter-spacing:-0.11px;word-spacing:0.57px;}
#t1x_1807{left:486px;bottom:978px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t1y_1807{left:486px;bottom:961px;letter-spacing:-0.12px;}
#t1z_1807{left:79px;bottom:938px;letter-spacing:-0.12px;}
#t20_1807{left:79px;bottom:921px;letter-spacing:-0.12px;}
#t21_1807{left:79px;bottom:904px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t22_1807{left:283px;bottom:938px;}
#t23_1807{left:327px;bottom:938px;letter-spacing:-0.16px;}
#t24_1807{left:400px;bottom:938px;letter-spacing:-0.17px;}
#t25_1807{left:400px;bottom:921px;letter-spacing:-0.17px;}
#t26_1807{left:486px;bottom:938px;letter-spacing:-0.04px;word-spacing:-0.07px;}
#t27_1807{left:486px;bottom:921px;letter-spacing:-0.11px;word-spacing:0.57px;}
#t28_1807{left:486px;bottom:904px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t29_1807{left:486px;bottom:888px;letter-spacing:-0.12px;}
#t2a_1807{left:79px;bottom:865px;letter-spacing:-0.12px;}
#t2b_1807{left:79px;bottom:848px;letter-spacing:-0.12px;}
#t2c_1807{left:79px;bottom:831px;letter-spacing:-0.14px;}
#t2d_1807{left:283px;bottom:865px;}
#t2e_1807{left:327px;bottom:865px;letter-spacing:-0.15px;}
#t2f_1807{left:400px;bottom:865px;letter-spacing:-0.15px;}
#t2g_1807{left:486px;bottom:865px;letter-spacing:-0.04px;word-spacing:-0.07px;}
#t2h_1807{left:486px;bottom:848px;letter-spacing:-0.11px;word-spacing:0.57px;}
#t2i_1807{left:486px;bottom:831px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t2j_1807{left:486px;bottom:814px;letter-spacing:-0.12px;}
#t2k_1807{left:84px;bottom:733px;letter-spacing:-0.14px;}
#t2l_1807{left:167px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2m_1807{left:308px;bottom:733px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t2n_1807{left:456px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2o_1807{left:605px;bottom:733px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t2p_1807{left:749px;bottom:733px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2q_1807{left:98px;bottom:709px;}
#t2r_1807{left:191px;bottom:709px;letter-spacing:-0.1px;}
#t2s_1807{left:296px;bottom:709px;letter-spacing:-0.13px;}
#t2t_1807{left:447px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2u_1807{left:626px;bottom:709px;letter-spacing:-0.13px;}
#t2v_1807{left:770px;bottom:709px;letter-spacing:-0.17px;}

.s1_1807{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1807{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1807{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1807{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1807{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1807{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1807{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1807{font-size:15px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1807{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1807" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1807Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1807" style="-webkit-user-select: none;"><object width="935" height="1210" data="1807/1807.svg" type="image/svg+xml" id="pdf1807" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1807" class="t s1_1807">VFPCLASSPS—Tests Types of Packed Float32 Values </span>
<span id="t2_1807" class="t s2_1807">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1807" class="t s1_1807">Vol. 2C </span><span id="t4_1807" class="t s1_1807">5-331 </span>
<span id="t5_1807" class="t s3_1807">VFPCLASSPS—Tests Types of Packed Float32 Values </span>
<span id="t6_1807" class="t s4_1807">Instruction Operand Encoding </span>
<span id="t7_1807" class="t s5_1807">Description </span>
<span id="t8_1807" class="t s6_1807">The FPCLASSPS instruction checks the packed single-precision floating-point values for special categories, speci- </span>
<span id="t9_1807" class="t s6_1807">fied by the set bits in the imm8 byte. Each set bit in imm8 specifies a category of floating-point values that the </span>
<span id="ta_1807" class="t s6_1807">input data element is classified against. The classified results of all specified categories of an input value are ORed </span>
<span id="tb_1807" class="t s6_1807">together to form the final boolean result for the input element. The result of each element is written to the corre- </span>
<span id="tc_1807" class="t s6_1807">sponding bit in a mask register k2 according to the writemask k1. Bits [</span><span id="td_1807" class="t s7_1807">MAX_KL</span><span id="te_1807" class="t s6_1807">-1:16/8/4] of the destination are </span>
<span id="tf_1807" class="t s6_1807">cleared. </span>
<span id="tg_1807" class="t s6_1807">The classification categories specified by imm8 are shown in Figure 5-13. The classification test for each category </span>
<span id="th_1807" class="t s6_1807">is listed in Table 5-4. </span>
<span id="ti_1807" class="t s6_1807">The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector </span>
<span id="tj_1807" class="t s6_1807">broadcasted from a 32-bit memory location. </span>
<span id="tk_1807" class="t s6_1807">EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tl_1807" class="t s5_1807">Operation </span>
<span id="tm_1807" class="t s7_1807">CheckFPClassSP </span><span id="tn_1807" class="t s8_1807">(tsrc[31:0], imm8[7:0]){ </span>
<span id="to_1807" class="t s7_1807">//* Start checking the source operand for special type *// </span>
<span id="tp_1807" class="t s7_1807">NegNum </span><span id="tq_1807" class="t s7_1807">:= </span><span id="tr_1807" class="t s8_1807">tsrc</span><span id="ts_1807" class="t s7_1807">[31]; </span>
<span id="tt_1807" class="t s7_1807">IF (</span><span id="tu_1807" class="t s8_1807">tsrc</span><span id="tv_1807" class="t s7_1807">[30:23]=0FFh) Then ExpAllOnes := 1; FI; </span>
<span id="tw_1807" class="t s7_1807">IF (</span><span id="tx_1807" class="t s8_1807">tsrc</span><span id="ty_1807" class="t s7_1807">[30:23]=0h) Then ExpAllZeros := 1; </span>
<span id="tz_1807" class="t s7_1807">IF (ExpAllZeros AND MXCSR.DAZ) Then </span>
<span id="t10_1807" class="t s7_1807">MantAllZeros := 1; </span>
<span id="t11_1807" class="t s7_1807">ELSIF (</span><span id="t12_1807" class="t s8_1807">tsrc</span><span id="t13_1807" class="t s7_1807">[22:0]=0h) Then </span>
<span id="t14_1807" class="t s7_1807">MantAllZeros := 1; </span>
<span id="t15_1807" class="t s7_1807">FI; </span>
<span id="t16_1807" class="t s7_1807">ZeroNumber= ExpAllZeros AND MantAllZeros </span>
<span id="t17_1807" class="t s7_1807">SignalingBit= </span><span id="t18_1807" class="t s8_1807">tsrc</span><span id="t19_1807" class="t s7_1807">[22]; </span>
<span id="t1a_1807" class="t s7_1807">sNaN_res := ExpAllOnes AND NOT(MantAllZeros) AND NOT(SignalingBit); // sNaN </span>
<span id="t1b_1807" class="t s7_1807">qNaN_res := ExpAllOnes AND NOT(MantAllZeros) AND SignalingBit; // qNaN </span>
<span id="t1c_1807" class="t s7_1807">Pzero_res := NOT(NegNum) AND ExpAllZeros AND MantAllZeros; // +0 </span>
<span id="t1d_1807" class="t s9_1807">Opcode/ </span>
<span id="t1e_1807" class="t s9_1807">Instruction </span>
<span id="t1f_1807" class="t s9_1807">Op / </span>
<span id="t1g_1807" class="t s9_1807">En </span>
<span id="t1h_1807" class="t s9_1807">64/32 </span>
<span id="t1i_1807" class="t s9_1807">bit Mode </span>
<span id="t1j_1807" class="t s9_1807">Support </span>
<span id="t1k_1807" class="t s9_1807">CPUID </span>
<span id="t1l_1807" class="t s9_1807">Feature </span>
<span id="t1m_1807" class="t s9_1807">Flag </span>
<span id="t1n_1807" class="t s9_1807">Description </span>
<span id="t1o_1807" class="t s7_1807">EVEX.128.66.0F3A.W0 66 /r ib </span>
<span id="t1p_1807" class="t s7_1807">VFPCLASSPS k2 {k1}, </span>
<span id="t1q_1807" class="t s7_1807">xmm2/m128/m32bcst, imm8 </span>
<span id="t1r_1807" class="t s7_1807">A </span><span id="t1s_1807" class="t s7_1807">V/V </span><span id="t1t_1807" class="t s7_1807">AVX512VL </span>
<span id="t1u_1807" class="t s7_1807">AVX512DQ </span>
<span id="t1v_1807" class="t s7_1807">Tests the input for the following categories: NaN, +0, -0, </span>
<span id="t1w_1807" class="t s7_1807">+Infinity, -Infinity, denormal, finite negative. The immediate </span>
<span id="t1x_1807" class="t s7_1807">field provides a mask bit for each of these category tests. The </span>
<span id="t1y_1807" class="t s7_1807">masked test results are OR-ed together to form a mask result. </span>
<span id="t1z_1807" class="t s7_1807">EVEX.256.66.0F3A.W0 66 /r ib </span>
<span id="t20_1807" class="t s7_1807">VFPCLASSPS k2 {k1}, </span>
<span id="t21_1807" class="t s7_1807">ymm2/m256/m32bcst, imm8 </span>
<span id="t22_1807" class="t s7_1807">A </span><span id="t23_1807" class="t s7_1807">V/V </span><span id="t24_1807" class="t s7_1807">AVX512VL </span>
<span id="t25_1807" class="t s7_1807">AVX512DQ </span>
<span id="t26_1807" class="t s7_1807">Tests the input for the following categories: NaN, +0, -0, </span>
<span id="t27_1807" class="t s7_1807">+Infinity, -Infinity, denormal, finite negative. The immediate </span>
<span id="t28_1807" class="t s7_1807">field provides a mask bit for each of these category tests. The </span>
<span id="t29_1807" class="t s7_1807">masked test results are OR-ed together to form a mask result. </span>
<span id="t2a_1807" class="t s7_1807">EVEX.512.66.0F3A.W0 66 /r ib </span>
<span id="t2b_1807" class="t s7_1807">VFPCLASSPS k2 {k1}, </span>
<span id="t2c_1807" class="t s7_1807">zmm2/m512/m32bcst, imm8 </span>
<span id="t2d_1807" class="t s7_1807">A </span><span id="t2e_1807" class="t s7_1807">V/V </span><span id="t2f_1807" class="t s7_1807">AVX512DQ </span><span id="t2g_1807" class="t s7_1807">Tests the input for the following categories: NaN, +0, -0, </span>
<span id="t2h_1807" class="t s7_1807">+Infinity, -Infinity, denormal, finite negative. The immediate </span>
<span id="t2i_1807" class="t s7_1807">field provides a mask bit for each of these category tests. The </span>
<span id="t2j_1807" class="t s7_1807">masked test results are OR-ed together to form a mask result. </span>
<span id="t2k_1807" class="t s9_1807">Op/En </span><span id="t2l_1807" class="t s9_1807">Tuple Type </span><span id="t2m_1807" class="t s9_1807">Operand 1 </span><span id="t2n_1807" class="t s9_1807">Operand 2 </span><span id="t2o_1807" class="t s9_1807">Operand 3 </span><span id="t2p_1807" class="t s9_1807">Operand 4 </span>
<span id="t2q_1807" class="t s7_1807">A </span><span id="t2r_1807" class="t s7_1807">Full </span><span id="t2s_1807" class="t s7_1807">ModRM:reg (w) </span><span id="t2t_1807" class="t s7_1807">ModRM:r/m (r) </span><span id="t2u_1807" class="t s7_1807">N/A </span><span id="t2v_1807" class="t s7_1807">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
