#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 19 18:42:29 2019
# Process ID: 17852
# Current directory: D:/CPU/CPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5440 D:\CPU\CPU_project\CPU.xpr
# Log file: D:/CPU/CPU_project/vivado.log
# Journal file: D:/CPU/CPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU/CPU_project/CPU.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
close_design
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
add_files -norecurse {D:/CPU/CPU_code/if.v D:/CPU/CPU_code/mem_ctrl.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
refresh_design
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
run 1 us
restart
run 1 us
restart
run 1 us
restart
run 1 us
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
close_design
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
restart
run 1 us
close_sim
launch_simulation
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
restart
run 1 us
restart
run 1 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
restart
run 1 us
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
synth_design -rtl -name rtl_1
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
close_sim
launch_simulation
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
restart
run 1 us
synth_design -rtl -name rtl_1
close_design
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
