# vsim -c -classdebug -voptargs="+acc" "+UVM_TESTNAME=test_no_5" "+UVM_VERBOSITY=DEBUG" -wlf wave/wave_test_no_5.wlf work.testbench -do "log -r /*; coverage save -onexit ucdb/ucdb_test_no_5.ucdb; run -all; quit -f; exit" 
# Start time: 12:10:56 on Feb 14,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.port_interface(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.base_pack(fast)
# Loading work.config_pack(fast)
# Loading work.item_pack(fast)
# Loading work.port_agent_pack(fast)
# Loading work.memory_interface(fast)
# Loading work.memory_agent_pack(fast)
# Loading work.control_interface(fast)
# Loading work.control_agent_pack(fast)
# Loading work.reset_interface(fast)
# Loading work.reset_agent_pack(fast)
# Loading work.seq_pack(fast)
# Loading work.env_pack(fast)
# Loading work.test_pack(fast)
# Loading work.testbench_sv_unit(fast)
# Loading work.testbench(fast)
# Loading work.reset_interface_sv_unit(fast)
# Loading work.reset_interface(fast)
# Loading work.memory_interface_sv_unit(fast)
# Loading work.memory_interface(fast)
# Loading work.control_interface_sv_unit(fast)
# Loading work.control_interface(fast)
# Loading work.port_interface_sv_unit(fast)
# Loading work.port_interface(fast)
# Loading work.switch(fast)
# Loading work.fifo(fast)
# Loading work.port_fsm(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /opt/questa/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# log -r /*
#  coverage save -onexit ucdb/ucdb_test_no_5.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(192) @ 0: reporter [Questa UVM] Add Phase
# UVM_INFO @ 0: reporter [RNTST] Running test test_no_5...
# UVM_INFO src/test/test_no_5.svh(30) @ 0: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/test_no_5.svh(49) @ 0: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/environment.svh(58) @ 0: uvm_test_top.env [env] ---> ENTER PHASE: --> BUILD <--
# Warning: In instance '\/env_pack::coverage::event_cvg ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# UVM_INFO src/test/environment/environment.svh(86) @ 0: uvm_test_top.env [env] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_agent.svh(39) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(22) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(27) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(23) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(32) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.mem_agent [mem_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_agent.svh(39) @ 0: uvm_test_top.env.mem_agent [mem_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(23) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(30) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(23) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(32) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(25) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(43) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(22) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(27) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(23) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(33) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(31) @ 0: uvm_test_top.env.rst_agent [rst_agent] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_agent.svh(39) @ 0: uvm_test_top.env.rst_agent [rst_agent] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(22) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(27) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(23) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] ---> ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(32) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] <--- EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/scoreboard.svh(64) @ 0: uvm_test_top.env.scb [scb] <--- ENTER PHASE: --> BUILD <--
# UVM_INFO src/test/environment/scoreboard.svh(98) @ 0: uvm_test_top.env.scb [scb] ---> EXIT PHASE: --> BUILD <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.ctrl_agent [ctrl_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.mem_agent [mem_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.mem_agent [mem_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_0_agent [port_0_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_1_agent [port_1_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_2_agent [port_2_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(47) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_port/port_agent.svh(54) @ 0: uvm_test_top.env.port_3_agent [port_3_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(48) @ 0: uvm_test_top.env.rst_agent [rst_agent] ---> ENTER PHASE: --> CONNECT <--
# UVM_INFO src/test/environment/agent_base/base_agent.svh(54) @ 0: uvm_test_top.env.rst_agent [rst_agent] <--- EXIT PHASE: --> CONNECT <--
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO src/test/test_no_5.svh(53) @ 0: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> START OF SIMULATION <--
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 test_no_5                   -     @496 
#   env                        environment                 -     @507 
#     cov                      coverage                    -     @713 
#       an_port_control        uvm_analysis_imp_control    -     @752 
#       an_port_memory         uvm_analysis_imp_memory     -     @768 
#       an_port_port_0         uvm_analysis_imp_port_0     -     @720 
#       an_port_port_1         uvm_analysis_imp_port_1     -     @728 
#       an_port_port_2         uvm_analysis_imp_port_2     -     @736 
#       an_port_port_3         uvm_analysis_imp_port_3     -     @744 
#       an_port_reset          uvm_analysis_imp_reset      -     @760 
#     ctrl_agent               control_agent               -     @583 
#       control_agent_driver   control_driver              -     @915 
#         rsp_port             uvm_analysis_port           -     @930 
#         seq_item_port        uvm_seq_item_pull_port      -     @922 
#       control_agent_monitor  control_monitor             -     @938 
#         mon_an_port          uvm_analysis_port           -     @958 
#       control_agent_seqr     uvm_sequencer               -     @806 
#         rsp_export           uvm_analysis_export         -     @813 
#         seq_item_export      uvm_seq_item_pull_imp       -     @907 
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     mem_agent                memory_agent                -     @590 
#       memory_agent_driver    memory_driver               -     @1083
#         rsp_port             uvm_analysis_port           -     @1098
#         seq_item_port        uvm_seq_item_pull_port      -     @1090
#       memory_agent_monitor   memory_monitor              -     @1106
#         mon_an_port          uvm_analysis_port           -     @1130
#       memory_agent_seqr      uvm_sequencer               -     @974 
#         rsp_export           uvm_analysis_export         -     @981 
#         seq_item_export      uvm_seq_item_pull_imp       -     @1075
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_0_agent             port_agent                  -     @536 
#       port_0_driver          port_driver                 -     @1311
#         rsp_port             uvm_analysis_port           -     @1326
#         seq_item_port        uvm_seq_item_pull_port      -     @1318
#       port_0_monitor         port_monitor                -     @1336
#         mon_an_port          uvm_analysis_port           -     @1353
#       port_0_seqr            port_sequencer              -     @1147
#         export_port          uvm_analysis_export         -     @1256
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1264
#           analysis_export    uvm_analysis_imp            -     @1303
#           get_ap             uvm_analysis_port           -     @1295
#           get_peek_export    uvm_get_peek_imp            -     @1279
#           put_ap             uvm_analysis_port           -     @1287
#           put_export         uvm_put_imp                 -     @1271
#         rsp_export           uvm_analysis_export         -     @1154
#         seq_item_export      uvm_seq_item_pull_imp       -     @1248
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_1_agent             port_agent                  -     @544 
#       port_1_driver          port_driver                 -     @1534
#         rsp_port             uvm_analysis_port           -     @1549
#         seq_item_port        uvm_seq_item_pull_port      -     @1541
#       port_1_monitor         port_monitor                -     @1559
#         mon_an_port          uvm_analysis_port           -     @1576
#       port_1_seqr            port_sequencer              -     @1370
#         export_port          uvm_analysis_export         -     @1479
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1487
#           analysis_export    uvm_analysis_imp            -     @1526
#           get_ap             uvm_analysis_port           -     @1518
#           get_peek_export    uvm_get_peek_imp            -     @1502
#           put_ap             uvm_analysis_port           -     @1510
#           put_export         uvm_put_imp                 -     @1494
#         rsp_export           uvm_analysis_export         -     @1377
#         seq_item_export      uvm_seq_item_pull_imp       -     @1471
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_2_agent             port_agent                  -     @552 
#       port_2_driver          port_driver                 -     @1757
#         rsp_port             uvm_analysis_port           -     @1772
#         seq_item_port        uvm_seq_item_pull_port      -     @1764
#       port_2_monitor         port_monitor                -     @1782
#         mon_an_port          uvm_analysis_port           -     @1799
#       port_2_seqr            port_sequencer              -     @1593
#         export_port          uvm_analysis_export         -     @1702
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1710
#           analysis_export    uvm_analysis_imp            -     @1749
#           get_ap             uvm_analysis_port           -     @1741
#           get_peek_export    uvm_get_peek_imp            -     @1725
#           put_ap             uvm_analysis_port           -     @1733
#           put_export         uvm_put_imp                 -     @1717
#         rsp_export           uvm_analysis_export         -     @1600
#         seq_item_export      uvm_seq_item_pull_imp       -     @1694
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     port_3_agent             port_agent                  -     @560 
#       port_3_driver          port_driver                 -     @1980
#         rsp_port             uvm_analysis_port           -     @1995
#         seq_item_port        uvm_seq_item_pull_port      -     @1987
#       port_3_monitor         port_monitor                -     @2005
#         mon_an_port          uvm_analysis_port           -     @2022
#       port_3_seqr            port_sequencer              -     @1816
#         export_port          uvm_analysis_export         -     @1925
#         fifo                 uvm_tlm_analysis_fifo #(T)  -     @1933
#           analysis_export    uvm_analysis_imp            -     @1972
#           get_ap             uvm_analysis_port           -     @1964
#           get_peek_export    uvm_get_peek_imp            -     @1948
#           put_ap             uvm_analysis_port           -     @1956
#           put_export         uvm_put_imp                 -     @1940
#         rsp_export           uvm_analysis_export         -     @1823
#         seq_item_export      uvm_seq_item_pull_imp       -     @1917
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     rst_agent                reset_agent                 -     @576 
#       reset_agent_driver     reset_driver                -     @2147
#         rsp_port             uvm_analysis_port           -     @2162
#         seq_item_port        uvm_seq_item_pull_port      -     @2154
#       reset_agent_monitor    reset_monitor               -     @2170
#         mon_an_port          uvm_analysis_port           -     @2190
#       reset_agent_seqr       uvm_sequencer               -     @2038
#         rsp_export           uvm_analysis_export         -     @2045
#         seq_item_export      uvm_seq_item_pull_imp       -     @2139
#         arbitration_queue    array                       0     -    
#         lock_queue           array                       0     -    
#         num_last_reqs        integral                    32    'd1  
#         num_last_rsps        integral                    32    'd1  
#     scb                      scoreboard                  -     @706 
#       an_port_control        uvm_analysis_imp_control    -     @2204
#       an_port_memory         uvm_analysis_imp_memory     -     @2220
#       an_port_port_0         uvm_analysis_imp_port_0     -     @2228
#       an_port_port_1         uvm_analysis_imp_port_1     -     @2236
#       an_port_port_2         uvm_analysis_imp_port_2     -     @2244
#       an_port_port_3         uvm_analysis_imp_port_3     -     @2252
#       an_port_reset          uvm_analysis_imp_reset      -     @2212
#     virtual_sequencer        virtual_sequencer           -     @597 
#       rsp_export             uvm_analysis_export         -     @604 
#       seq_item_export        uvm_seq_item_pull_imp       -     @698 
#       arbitration_queue      array                       0     -    
#       lock_queue             array                       0     -    
#       num_last_reqs          integral                    32    'd1  
#       num_last_rsps          integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_INFO src/test/test_no_5.svh(55) @ 0: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> START OF SIMULATION <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(36) @ 0: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_3_agent.port_3_monitor [port_3_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_2_agent.port_2_monitor [port_2_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_1_agent.port_1_monitor [port_1_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(37) @ 0: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(36) @ 0: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'run'
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(36) @ 0: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] ---> ENTER PHASE: --> RUN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 0: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_reset' (id=172) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(31) @ 0: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(31) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_port/port_driver.svh(39) @ 0: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(36) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(45) @ 0: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 0: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'reset'
# UVM_INFO src/test/environment/agent_control/control_driver.svh(33) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_control/control_driver.svh(40) @ 0: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 5: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: memory_write_idle_enum : MEMORY_IDLE mem_data: 'h0  mem_add: 'h0 mem_rd_wr: 'b0  mem_en: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(160) @ 5: uvm_test_top.env.scb [scb] Received item : memory_write_idle_enum : MEMORY_IDLE mem_data: 'h0  mem_add: 'h0 mem_rd_wr: 'b0  mem_en: 'b0 
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 5: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 5: uvm_test_top.env.scb [scb] Received reset : reset: 1 
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(41) @ 15: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] <--- EXIT PHASE: --> RESET <--
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 15: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset active!
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 15: uvm_test_top.env.scb [scb] Received reset : reset: 0 
# UVM_INFO src/test/environment/scoreboard.svh(169) @ 15: uvm_test_top.env.scb [scb] Reset acivated : reset: 0 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 15: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.reset' (id=184) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.reset' (id=184) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_reset'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_reset' (id=196) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 15: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_configure' (id=208) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(52) @ 15: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> CONFIGURE <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 15: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'configure'
# UVM_INFO src/test/environment/agent_reset/reset_monitor.svh(42) @ 25: uvm_test_top.env.rst_agent.reset_agent_monitor [reset_agent_monitor] Reset inactive!
# UVM_INFO src/test/environment/scoreboard.svh(167) @ 25: uvm_test_top.env.scb [scb] Received reset : reset: 1 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 35: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: memory_write_idle_enum : MEMORY_IDLE mem_data: 'h8d  mem_add: 'h0 mem_rd_wr: 'b1  mem_en: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(160) @ 35: uvm_test_top.env.scb [scb] Received item : memory_write_idle_enum : MEMORY_IDLE mem_data: 'h8d  mem_add: 'h0 mem_rd_wr: 'b1  mem_en: 'b1 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 45: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: memory_write_idle_enum : MEMORY_IDLE mem_data: 'h5e  mem_add: 'h1 mem_rd_wr: 'b1  mem_en: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(160) @ 45: uvm_test_top.env.scb [scb] Received item : memory_write_idle_enum : MEMORY_IDLE mem_data: 'h5e  mem_add: 'h1 mem_rd_wr: 'b1  mem_en: 'b1 
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 55: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: memory_write_idle_enum : MEMORY_IDLE mem_data: 'h66  mem_add: 'h2 mem_rd_wr: 'b1  mem_en: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(160) @ 55: uvm_test_top.env.scb [scb] Received item : memory_write_idle_enum : MEMORY_IDLE mem_data: 'h66  mem_add: 'h2 mem_rd_wr: 'b1  mem_en: 'b1 
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(68) @ 65: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] <--- EXIT PHASE: --> CONFIGURE <--
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 65: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: memory_write_idle_enum : MEMORY_IDLE mem_data: 'h66  mem_add: 'h3 mem_rd_wr: 'b1  mem_en: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(160) @ 65: uvm_test_top.env.scb [scb] Received item : memory_write_idle_enum : MEMORY_IDLE mem_data: 'h66  mem_add: 'h3 mem_rd_wr: 'b1  mem_en: 'b1 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 65: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.configure' (id=220) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 65: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.configure' (id=220) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_configure'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 65: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_configure' (id=232) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 65: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_main' (id=244) PHASE READY TO END
# UVM_INFO src/test/test_no_5.svh(59) @ 65: uvm_test_top [uvm_test_top] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_reset/reset_driver.svh(47) @ 65: uvm_test_top.env.rst_agent.reset_agent_driver [reset_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 65: uvm_test_top.env.port_3_agent.port_3_driver [port_3_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 65: uvm_test_top.env.port_2_agent.port_2_driver [port_2_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 65: uvm_test_top.env.port_1_agent.port_1_driver [port_1_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_port/port_driver.svh(45) @ 65: uvm_test_top.env.port_0_agent.port_0_driver [port_0_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_memory/memory_driver.svh(75) @ 65: uvm_test_top.env.mem_agent.memory_agent_driver [memory_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 65: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'main'
# UVM_INFO src/test/environment/agent_control/control_driver.svh(46) @ 65: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] ---> ENTER PHASE: --> MAIN <--
# UVM_INFO src/test/sequence/control_sequence.svh(46) @ 65: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Started sequence
# UVM_INFO src/test/sequence/control_sequence.svh(59) @ 65: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Created packet 'd1: DA: 'h8d  SA: 'h55  LENGTH: 'h10 PAYLOAD['h10]: '{191, 221, 172, 31, 77, 122, 250, 249, 106, 160, 92, 107, 245, 138, 55, 52}
# UVM_INFO src/test/environment/agent_control/control_driver.svh(51) @ 65: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Start to drive item: DA: 'h8d  SA: 'h55  LENGTH: 'h10 PAYLOAD['h10]: '{191, 221, 172, 31, 77, 122, 250, 249, 106, 160, 92, 107, 245, 138, 55, 52}
# UVM_INFO src/test/environment/agent_memory/memory_monitor.svh(42) @ 75: uvm_test_top.env.mem_agent.memory_agent_monitor [memory_agent_monitor] Monitored configuration: memory_write_idle_enum : MEMORY_IDLE mem_data: 'h0  mem_add: 'h0 mem_rd_wr: 'b0  mem_en: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(160) @ 75: uvm_test_top.env.scb [scb] Received item : memory_write_idle_enum : MEMORY_IDLE mem_data: 'h0  mem_add: 'h0 mem_rd_wr: 'b0  mem_en: 'b0 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 85: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h8d  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 85: uvm_test_top.env.scb [scb] Received item : data: 'h8d  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 95: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 95: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 95: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h55  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 95: uvm_test_top.env.scb [scb] Received item : data: 'h55  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 105: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b0  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 105: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b0  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 105: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h10  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 105: uvm_test_top.env.scb [scb] Received item : data: 'h10  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 115: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 115: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 115: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'hbf  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 115: uvm_test_top.env.scb [scb] Received item : data: 'hbf  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 125: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8d  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 125: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8d  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 125: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 125: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'hdd  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 125: uvm_test_top.env.scb [scb] Received item : data: 'hdd  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 135: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h55  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 135: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h55  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 135: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 135: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'hac  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 135: uvm_test_top.env.scb [scb] Received item : data: 'hac  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 145: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h10  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 145: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h10  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 145: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 145: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h1f  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 145: uvm_test_top.env.scb [scb] Received item : data: 'h1f  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 155: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hbf  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 155: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hbf  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 155: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 155: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h4d  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 155: uvm_test_top.env.scb [scb] Received item : data: 'h4d  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 165: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hdd  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 165: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hdd  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 165: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 165: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h7a  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 165: uvm_test_top.env.scb [scb] Received item : data: 'h7a  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 175: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hac  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 175: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hac  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 175: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 175: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'hfa  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 175: uvm_test_top.env.scb [scb] Received item : data: 'hfa  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 185: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h1f  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 185: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h1f  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 185: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 185: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'hf9  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 185: uvm_test_top.env.scb [scb] Received item : data: 'hf9  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 195: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h4d  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 195: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h4d  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(123) @ 195: uvm_test_top.env.scb [scb] Finished receiving packet 00000000001d for port 0
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 195: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 195: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h6a  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 195: uvm_test_top.env.scb [scb] Received item : data: 'h6a  data_satus: 'h1 
# UVM_INFO src/test/environment/scoreboard.svh(137) @ 195: uvm_test_top.env.scb [scb] Finished receiving packet!
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 205: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h7a  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 205: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h7a  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 205: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 205: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'ha0  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 205: uvm_test_top.env.scb [scb] Received item : data: 'ha0  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 215: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hfa  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 215: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hfa  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 215: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 215: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h5c  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 215: uvm_test_top.env.scb [scb] Received item : data: 'h5c  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 225: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hf9  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 225: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hf9  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 225: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 225: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h6b  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 225: uvm_test_top.env.scb [scb] Received item : data: 'h6b  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 235: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h6a  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 235: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h6a  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 235: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 235: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'hf5  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 235: uvm_test_top.env.scb [scb] Received item : data: 'hf5  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 245: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'ha0  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 245: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'ha0  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 245: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 245: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h8a  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 245: uvm_test_top.env.scb [scb] Received item : data: 'h8a  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 255: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h5c  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 255: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h5c  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 255: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 255: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h37  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 255: uvm_test_top.env.scb [scb] Received item : data: 'h37  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 265: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h6b  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 265: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h6b  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 265: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 265: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h34  data_satus: 'h1
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 265: uvm_test_top.env.scb [scb] Received item : data: 'h34  data_satus: 'h1 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 275: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'hf5  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 275: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'hf5  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 275: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_control/control_monitor.svh(42) @ 275: uvm_test_top.env.ctrl_agent.control_agent_monitor [control_agent_monitor] data: 'h34  data_satus: 'h0
# UVM_INFO src/test/environment/scoreboard.svh(130) @ 275: uvm_test_top.env.scb [scb] Received item : data: 'h34  data_satus: 'h0 
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 285: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h8a  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 285: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h8a  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 285: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 295: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h37  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 295: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h37  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 295: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 305: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h34  READ: 'b1  READY: 'b1
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 305: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h34  READ: 'b1  READY: 'b1 
# UVM_INFO src/test/environment/scoreboard.svh(187) @ 305: uvm_test_top.env.scb [scb] --- MATCH ---
# UVM_INFO src/test/environment/agent_port/port_monitor.svh(43) @ 315: uvm_test_top.env.port_0_agent.port_0_monitor [port_0_monitor] Monitored PORT: PORT: 'h34  READ: 'b1  READY: 'b0
# UVM_INFO src/test/environment/scoreboard.svh(203) @ 315: uvm_test_top.env.scb [scb] Received item from PORT 0 : PORT: 'h34  READ: 'b1  READY: 'b0 
# UVM_INFO src/test/environment/agent_control/control_driver.svh(53) @ 315: uvm_test_top.env.ctrl_agent.control_agent_driver [control_agent_driver] Finish to drive item: DA: 'h8d  SA: 'h55  LENGTH: 'h10 PAYLOAD['h10]: '{191, 221, 172, 31, 77, 122, 250, 249, 106, 160, 92, 107, 245, 138, 55, 52}
# UVM_INFO src/test/sequence/control_sequence.svh(62) @ 315: uvm_test_top.env.ctrl_agent.control_agent_seqr@@ctrl_seq [ctrl_seq] Finished sequence
# UVM_INFO src/test/test_no_5.svh(68) @ 315: uvm_test_top [uvm_test_top] <--- EXIT PHASE: --> MAIN <--
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1199) @ 315: reporter [PH/TRC/EXE/ALLDROP] Phase 'uvm.uvm_sched.main' (id=256) PHASE EXIT ALL_DROPPED
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 315: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.main' (id=256) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_main'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 315: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_main' (id=268) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 315: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.pre_shutdown' (id=280) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 315: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.shutdown' (id=292) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.virtual_sequencer [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.rst_agent.reset_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_3_agent.port_3_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_2_agent.port_2_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_1_agent.port_1_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.port_0_agent.port_0_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.mem_agent.memory_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/seq/uvm_sequencer_base.svh(1384) @ 315: uvm_test_top.env.ctrl_agent.control_agent_seqr [PHASESEQ] No default phase sequence for phase 'post_shutdown'
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 315: reporter [PH_READY_TO_END] Phase 'common.run' (id=93) PHASE READY TO END
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_phase.svh(1215) @ 315: reporter [PH_READY_TO_END] Phase 'uvm.uvm_sched.post_shutdown' (id=304) PHASE READY TO END
# UVM_INFO src/test/environment/coverage/coverage.svh(129) @ 315: uvm_test_top.env.cov [cov] ---> EXIT PHASE: --> REPORT <--
# UVM_INFO src/test/environment/coverage/coverage.svh(130) @ 315: uvm_test_top.env.cov [cov] Ports coverage   = 23.44%
# UVM_INFO src/test/environment/coverage/coverage.svh(131) @ 315: uvm_test_top.env.cov [cov] Memory coverage  = 63.54%
# UVM_INFO src/test/environment/coverage/coverage.svh(132) @ 315: uvm_test_top.env.cov [cov] Control coverage = 100.00%
# UVM_INFO src/test/environment/coverage/coverage.svh(133) @ 315: uvm_test_top.env.cov [cov] Data coverage    = 9.65%
# UVM_INFO src/test/environment/coverage/coverage.svh(134) @ 315: uvm_test_top.env.cov [cov] Event coverage   = 23.87%
# UVM_INFO src/test/environment/coverage/coverage.svh(135) @ 315: uvm_test_top.env.cov [cov] <--- EXIT PHASE: --> REPORT <--
# UVM_INFO src/test/environment/scoreboard.svh(224) @ 315: uvm_test_top.env.scb [scb] ---> EXIT PHASE: --> REPORT <--
# UVM_INFO src/test/environment/scoreboard.svh(225) @ 315: uvm_test_top.env.scb [scb] BYTE MATCH / TOTAL : 19 / 19
# UVM_INFO src/test/environment/scoreboard.svh(226) @ 315: uvm_test_top.env.scb [scb] BYTE FAIL : 0%
# UVM_INFO src/test/environment/scoreboard.svh(227) @ 315: uvm_test_top.env.scb [scb] CORRECT PACKETS : 0
# UVM_INFO src/test/environment/scoreboard.svh(228) @ 315: uvm_test_top.env.scb [scb] DROPPED PACKETS : 0
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 315: uvm_test_top.env.scb [scb] PORT 0: INPUT PACKETS: 0 ; OUTPUT PACKETS : 1
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 315: uvm_test_top.env.scb [scb] PORT 1: INPUT PACKETS: 0 ; OUTPUT PACKETS : 0
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 315: uvm_test_top.env.scb [scb] PORT 2: INPUT PACKETS: 0 ; OUTPUT PACKETS : 0
# UVM_INFO src/test/environment/scoreboard.svh(230) @ 315: uvm_test_top.env.scb [scb] PORT 3: INPUT PACKETS: 0 ; OUTPUT PACKETS : 0
# UVM_INFO src/test/environment/scoreboard.svh(232) @ 315: uvm_test_top.env.scb [scb] <--- EXIT PHASE: --> REPORT <--
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  370
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [PH/TRC/EXE/ALLDROP]     3
# [PHASESEQ]   104
# [PH_READY_TO_END]    13
# [Questa UVM]     4
# [RNTST]     1
# [UVMTOP]     1
# [control_agent_driver]     7
# [control_agent_monitor]    23
# [cov]     7
# [ctrl_agent]     4
# [ctrl_seq]     3
# [env]     2
# [mem_agent]     4
# [memory_agent_driver]     7
# [memory_agent_monitor]     9
# [port_0_agent]     4
# [port_0_driver]     5
# [port_0_monitor]    26
# [port_1_agent]     4
# [port_1_driver]     5
# [port_1_monitor]     3
# [port_2_agent]     4
# [port_2_driver]     5
# [port_2_monitor]     3
# [port_3_agent]     4
# [port_3_driver]     5
# [port_3_monitor]     3
# [reset_agent_driver]     5
# [reset_agent_monitor]     6
# [rst_agent]     4
# [scb]    86
# [uvm_test_top]     6
# ** Note: $finish    : /opt/questa/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 315 ns  Iteration: 109  Instance: /testbench
# Saving coverage database on exit...
# End time: 12:11:00 on Feb 14,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
