{
    "tool": "yosys",
    "yosys":
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
            "verific": true,
            "synth_rs" :
                {
                    "-tech": "genesis",
                    "-goal": "area",
                    "-no_dsp": true,
                    "-no_bram": true,
                    "-verilog" : "synthesized.v"
                }
        },
    "vivado":
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl"
        },
    "diamond":
        {
            "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl"
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "IR_Remote",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/IR_Remote/rtl", 
            "top_module": "top"
        },
        {
            "name": "KeyExpantion",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/KeyExpantion/rtl", 
            "top_module": "top"
        },
        {
            "name": "VexRiscv",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/VexRiscv/rtl",
            "top_module": "VexRiscv"
        },
        {
            "name": "adder_128",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_128",
            "top_module": "adder_128"
        },
        {
            "name": "adder_64",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_64",
            "top_module": "adder_64"
        },
        {
            "name": "adder_FFs",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_FFs/rtl",
            "top_module": "adder_FFs"
        },
        {
            "name": "adder_columns",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_columns/rtl",
            "top_module": "adder_columns"
        },
        {
            "name": "adder_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/adder_max/rtl",
            "top_module": "adder_max"
        },
        {
            "name": "and2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/and2/rtl",
            "top_module": "and2"
        },
        {
            "name": "and2_latch",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/and2_latch/rtl",
            "top_module": "and2_latch"
        },
        {
            "name": "and2_or2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/and2_or2/rtl",
            "top_module": "and2_or2"
        },
        {
            "name": "bin2seven",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bin2seven/rtl",
            "top_module": "top"
        },
        {
            "name": "bitonic_mesh",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bitonic_mesh/rtl",
            "top_module": "system100"
        },
        {
            "name": "bram",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/bram/rtl",
            "top_module": "BRAM_16x1024"
        },
        {
            "name": "cf_fft_256_8",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_fft_256_8/rtl",
            "top_module": "cf_fft_256_8"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16/rtl",
            "top_module": "top"
        },
        {
            "name": "cf_rca_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/cf_rca_16/rtl",
            "top_module": "top"
        },
        {
            "name": "clock_test",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/clock_test/rtl",
            "top_module": "top"
        },
        {
            "name": "clock_tree_design",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/clock_tree_design/rtl",
            "top_module": "clock_tree_design"
        },
        {
            "name": "conv2d",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/conv2d/rtl",
            "top_module": "top"
        },
        {
            "name": "conv2d_no_ksa",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/conv2d_no_ksa/rtl",
            "top_module": "top"
        },
        {
            "name": "counter_32bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/counter_32bit/rtl",
            "top_module": "top"
        },
        {
            "name": "counter_4clk",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/counter_4clk/rtl",
            "top_module": "top"
        },
        {
            "name": "counter_al4s3b",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/counter_al4s3b/rtl",
            "top_module": "top"
        },
        {
            "name": "des90",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/des90/rtl",
            "top_module": "system90"
        },
        {
            "name": "des_perf",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/des_perf/rtl",
            "top_module": "des_perf"
        },
        {
            "name": "design6",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/design6/rtl",
            "top_module": "top"
        },
        {
            "name": "design9",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/design9/rtl",
            "top_module": "top"
        },
        {
            "name": "e_sdio_host_controller",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/e_sdio_host_controller/rtl",
            "top_module": "top"
        },
        {
            "name": "full_adder",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/full_adder/rtl",
            "top_module": "full_adder"
        },
        {
            "name": "io_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_max/rtl",
            "top_module": "io_max"
        },
        {
            "name": "io_reg",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg/rtl",
            "top_module": "io_reg"
        },
        {
            "name": "io_reg_max",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_max/rtl",
            "top_module": "io_reg_max"
        },
        {
            "name": "io_reg_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_reg_tc1/rtl",
            "top_module": "io_reg_tc1"
        },
        {
            "name": "io_tc1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/io_tc1/rtl",
            "top_module": "io_tc1"
        },
        {
            "name": "jpeg_qnr",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/jpeg_qnr/rtl",
            "top_module": "jpeg_qnr"
        },
        {
            "name": "lut4_8ffs",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/lut4_8ffs/rtl",
            "top_module": "lut4_8ffs"
        },
        {
            "name": "mac_16",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/mac_16/rtl",
            "top_module": "mac_16"
        },
        {
            "name": "main_loop_synth",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/main_loop_synth/rtl",
            "top_module": "main_loop"
        },
        {
            "name": "multi_enc_decx2x4",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multi_enc_decx2x4/rtl",
            "top_module": "top"
        },
        {
            "name": "multiplier_8bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/multiplier_8bit/rtl",
            "top_module": "multiplier_8bit"
        },
        {
            "name": "ode",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ode/rtl",
            "top_module": "top"
        },
        {
            "name": "osc_alu",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/osc_alu/rtl",
            "top_module": "top"
        },
        {
            "name": "rgb2ycrcb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/rgb2ycrcb/rtl",
            "top_module": "top"
        },
        {
            "name": "routing_test",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/routing_test/rtl",
            "top_module": "routing_test"
        },
        {
            "name": "rs_decoder_1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/rs_decoder_1/rtl",
            "top_module": "rs_decoder_1"
        },
        {
            "name": "sdio_client_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/sdio_client_top/rtl",
            "top_module": "top"
        },
        {
            "name": "sha_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/sha_top/rtl",
            "top_module": "top"
        },
        {
            "name": "smithwaterman",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/smithwaterman/rtl",
            "top_module": "smithwaterman"
        },
        {
            "name": "spi_master_top",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/spi_master_top/rtl",
            "top_module": "spi_master_top"
        },
        {
            "name": "stereovision0",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/stereovision0/rtl",
            "top_module": "top"
        },
        {
            "name": "stereovision2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/stereovision2/rtl",
            "top_module": "sv_chip2_hierarchy_no_mem"
        },
        {
            "name": "syn2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/syn2/rtl",
            "top_module": "top"
        },
        {
            "name": "top_120_13",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/top_120_13/rtl",
            "top_module": "top_120_13"
        },
        {
            "name": "ucsb_152_tap_fir",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ucsb_152_tap_fir/rtl",
            "top_module": "ucsb_152_tap_fir"
        },
        {
            "name": "unsigned_mult_50",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/unsigned_mult_50/rtl",
            "top_module": "top"
        },
        {
            "name": "ycrcb2rgb",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ycrcb2rgb/rtl",
            "top_module": "top"
        }
    ],
    "failed_benchmarks": [
        {
            "name": "CH_DFSIN",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/CH_DFSIN/rtl", 
            "top_module": "main"
        },
        {
            "name": "LU32PEEng",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/LU32PEEng/rtl",
            "top_module": "LU32PEEng"
        },
        {
            "name": "camif",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/camif/rtl",
            "top_module": "top"
        },
        {
            "name": "counter_8bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/counter_8bit/rtl",
            "top_module": "top"
        },
        {
            "name": "design1",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/design1/rtl",
            "top_module": "top"
        },
        {
            "name": "design10",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/design10/rtl",
            "top_module": "top"
        },
        {
            "name": "design2",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/design2/rtl",
            "top_module": "top"
        },
        {
            "name": "design3",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/design3/rtl",
            "top_module": "top"
        },
        {
            "name": "design8",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/design8/rtl",
            "top_module": "top"
        },
        {
            "name": "fifo_test",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/fifo_test/rtl",
            "top_module": "top"
        },
        {
            "name": "gsm_switch",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/gsm_switch/rtl",
            "top_module": "gsm_sys"
        },
        {
            "name": "inferred_ram_test",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/inferred_ram_test",
            "top_module": "top"
        },
        {
            "name": "mcml",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/mcml/rtl",
            "top_module": "mcml"
        },
        {
            "name": "mult_8bit",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/mult_8bit/rtl",
            "top_module": "top"
        },
        {
            "name": "ram_test",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/ram_test/rtl",
            "top_module": "top"
        },
        {
            "name": "sctag",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/sctag/rtl",
            "top_module": "sctag"
        },
        {
            "name": "sudoku_check",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/sudoku_check/rtl",
            "top_module": "sudoku_check_bench"
        },
        {
            "name": "test_logic_cell",
            "rtl_path": "RTL_Benchmark/Verilog/ql_design/test_logic_cell/rtl",
            "top_module": "top"
        }
    ]
}

