===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.7137 seconds

  ----Wall Time----  ----Name----
    4.2040 ( 12.9%)  FIR Parser
   15.8487 ( 48.4%)  'firrtl.circuit' Pipeline
    1.5719 (  4.8%)    'firrtl.module' Pipeline
    1.4144 (  4.3%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1575 (  0.5%)      LowerCHIRRTL
    0.1011 (  0.3%)    InferWidths
    0.7734 (  2.4%)    InferResets
    0.0198 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0410 (  0.1%)    PrefixModules
    0.0202 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.7631 (  2.3%)    LowerFIRRTLTypes
    6.6814 ( 20.4%)    'firrtl.module' Pipeline
    0.9916 (  3.0%)      ExpandWhens
    5.6898 ( 17.4%)      Canonicalizer
    0.4311 (  1.3%)    Inliner
    1.1845 (  3.6%)    IMConstProp
    0.0345 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.3010 ( 13.1%)    'firrtl.module' Pipeline
    4.3010 ( 13.1%)      Canonicalizer
    2.3996 (  7.3%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.0830 ( 21.7%)  'hw.module' Pipeline
    0.0837 (  0.3%)    HWCleanup
    1.0479 (  3.2%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.8712 ( 17.9%)    Canonicalizer
    0.0801 (  0.2%)    HWLegalizeModules
    0.3760 (  1.1%)  HWLegalizeNames
    0.8643 (  2.6%)  'hw.module' Pipeline
    0.8643 (  2.6%)    PrettifyVerilog
    1.9361 (  5.9%)  ExportVerilog emission
    0.0020 (  0.0%)  Rest
   32.7137 (100.0%)  Total

{
  totalTime: 32.74,
  maxMemory: 598618112
}
