

================================================================
== Vitis HLS Report for 'hls_snn_izikevich_Pipeline_VITIS_LOOP_16_2'
================================================================
* Date:           Thu Mar  7 19:18:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        proj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  4.838 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  5.240 us|  5.240 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_2  |      129|      129|         3|          2|          2|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_1 = alloca i32 1"   --->   Operation 6 'alloca' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%l_1 = alloca i32 1"   --->   Operation 7 'alloca' 'l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b = alloca i32 1"   --->   Operation 8 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bits = alloca i32 1"   --->   Operation 9 'alloca' 'bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %input_stream0_V_data_V, i8 %input_stream0_V_keep_V, i8 %input_stream0_V_strb_V, i1 0, i1 %input_stream0_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_stream0_V_last_V, i8 %input_stream0_V_strb_V, i8 %input_stream0_V_keep_V, i64 %input_stream0_V_data_V, void @empty_6, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %b"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %l_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %y_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_1 = load i7 %b" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 16 'load' 'b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.87ns)   --->   "%icmp_ln16 = icmp_eq  i7 %b_1, i7 64" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 17 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.body3.i.i.split, void %_Z22axis_cp_network_to_memRN3hls6streamINS_4axisI6ap_intILi64EELm0ELm0ELm0EEELi0EEEPA6_7ap_uintILi1EE.exit.i.exitStub" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 18 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.87ns)   --->   "%icmp_ln20 = icmp_eq  i7 %b_1, i7 0" [src/snn_izhikevich_axi.h:20->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 19 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln16)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %if.end.i.i, void %if.then.i.i" [src/snn_izhikevich_axi.h:20->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 20 'br' 'br_ln20' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%l_2 = load i32 %l_1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 21 'load' 'l_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln16 = add i7 %b_1, i7 1" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 22 'add' 'add_ln16' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %input_stream0_V_data_V, i8 %input_stream0_V_keep_V, i8 %input_stream0_V_strb_V, i1 %input_stream0_V_last_V" [src/snn_izhikevich_axi.h:21->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 23 'read' 'empty' <Predicate = (!icmp_ln16 & icmp_ln20)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_in_data_V = extractvalue i81 %empty" [src/snn_izhikevich_axi.h:21->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 24 'extractvalue' 'data_in_data_V' <Predicate = (!icmp_ln16 & icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln23 = store i64 %data_in_data_V, i64 %bits" [src/snn_izhikevich_axi.h:23->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 25 'store' 'store_ln23' <Predicate = (!icmp_ln16 & icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln23 = br void %if.end.i.i" [src/snn_izhikevich_axi.h:23->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 26 'br' 'br_ln23' <Predicate = (!icmp_ln16 & icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %l_2, i32 1, i32 31" [src/snn_izhikevich_axi.h:26->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.52ns)   --->   "%icmp_ln26 = icmp_slt  i31 %tmp, i31 1" [src/snn_izhikevich_axi.h:26->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 28 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln16)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %if.end11.i.i, void %if.then6.i.i" [src/snn_izhikevich_axi.h:26->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 29 'br' 'br_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln27 = br void %if.end11.i.i" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 30 'br' 'br_ln27' <Predicate = (!icmp_ln16 & icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln16 = store i7 %add_ln16, i7 %b" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 31 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.83>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %b_1" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 32 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_22" [src/snn_izhikevich_axi.h:17->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 33 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/snn_izhikevich_axi.h:12->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 35 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%y_1_load_1 = load i32 %y_1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 36 'load' 'y_1_load_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bits_load = load i64 %bits" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 37 'load' 'bits_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bit_select_i_i_i_i_i = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %bits_load, i64 %zext_ln16" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 38 'bitselect' 'bit_select_i_i_i_i_i' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %y_1_load_1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 39 'zext' 'zext_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %l_2" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 40 'trunc' 'trunc_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%neuron_type_mem_0_load = load i6 %neuron_type_mem_0" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 41 'load' 'neuron_type_mem_0_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%neuron_type_mem_1_load = load i6 %neuron_type_mem_1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 42 'load' 'neuron_type_mem_1_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.18ns)   --->   "%select_ln27 = select i1 %trunc_ln27, i6 %neuron_type_mem_1_load, i6 %neuron_type_mem_0_load" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 43 'select' 'select_ln27' <Predicate = (icmp_ln26)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_18 = bitset i6 @_ssdm_op_BitSet.i6.i6.i64.i1, i6 %select_ln27, i64 %zext_ln27, i1 %bit_select_i_i_i_i_i" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 44 'bitset' 'tmp_18' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %trunc_ln27, void %branch0, void %branch1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 45 'br' 'br_ln27' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln27 = store i6 %tmp_18, i6 %neuron_type_mem_0" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 46 'store' 'store_ln27' <Predicate = (icmp_ln26 & !trunc_ln27)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln27 = br void %if.then6.i.i2" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 47 'br' 'br_ln27' <Predicate = (icmp_ln26 & !trunc_ln27)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln27 = store i6 %tmp_18, i6 %neuron_type_mem_1" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 48 'store' 'store_ln27' <Predicate = (icmp_ln26 & trunc_ln27)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln27 = br void %if.then6.i.i2" [src/snn_izhikevich_axi.h:27->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 49 'br' 'br_ln27' <Predicate = (icmp_ln26 & trunc_ln27)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%y_1_load = load i32 %y_1" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 50 'load' 'y_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.55ns)   --->   "%icmp_ln30 = icmp_slt  i32 %y_1_load, i32 5" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 51 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.55ns)   --->   "%y_2 = add i32 %y_1_load, i32 1" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 52 'add' 'y_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%l_3 = add i32 %l_2, i32 1" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 53 'add' 'l_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.69ns)   --->   "%y = select i1 %icmp_ln30, i32 %y_2, i32 0" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 54 'select' 'y' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.69ns)   --->   "%l = select i1 %icmp_ln30, i32 %l_2, i32 %l_3" [src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 55 'select' 'l' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln16 = store i32 %l, i32 %l_1" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 56 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln16 = store i32 %y, i32 %y_1" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 57 'store' 'store_ln16' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body3.i.i" [src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86]   --->   Operation 58 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40.000ns, clock uncertainty: 10.800ns.

 <State 1>: 1.870ns
The critical path consists of the following:
	'alloca' operation ('b') [9]  (0.000 ns)
	'load' operation ('b', src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86) on local variable 'b' [19]  (0.000 ns)
	'icmp' operation ('icmp_ln16', src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86) [20]  (1.870 ns)

 <State 2>: 3.458ns
The critical path consists of the following:
	'add' operation ('add_ln16', src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86) [21]  (1.870 ns)
	'store' operation ('store_ln16', src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86) of variable 'add_ln16', src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86 on local variable 'b' [65]  (1.588 ns)

 <State 3>: 4.838ns
The critical path consists of the following:
	'load' operation ('y_1_load', src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86) on local variable 'y' [59]  (0.000 ns)
	'icmp' operation ('icmp_ln30', src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86) [60]  (2.552 ns)
	'select' operation ('l', src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86) [64]  (0.698 ns)
	'store' operation ('store_ln16', src/snn_izhikevich_axi.h:16->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86) of variable 'l', src/snn_izhikevich_axi.h:30->src/snn_izhikevich_top.cpp:31->src/snn_izhikevich_top.cpp:86 on local variable 'l' [66]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
