-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_ComputeIntegrals is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    Ix_img_V_dout : IN STD_LOGIC_VECTOR (12 downto 0);
    Ix_img_V_empty_n : IN STD_LOGIC;
    Ix_img_V_read : OUT STD_LOGIC;
    Iy_img_V_dout : IN STD_LOGIC_VECTOR (12 downto 0);
    Iy_img_V_empty_n : IN STD_LOGIC;
    Iy_img_V_read : OUT STD_LOGIC;
    It_img_V_dout : IN STD_LOGIC_VECTOR (12 downto 0);
    It_img_V_empty_n : IN STD_LOGIC;
    It_img_V_read : OUT STD_LOGIC;
    A11_img_V_din : OUT STD_LOGIC_VECTOR (33 downto 0);
    A11_img_V_full_n : IN STD_LOGIC;
    A11_img_V_write : OUT STD_LOGIC;
    A12_img_V_din : OUT STD_LOGIC_VECTOR (33 downto 0);
    A12_img_V_full_n : IN STD_LOGIC;
    A12_img_V_write : OUT STD_LOGIC;
    A22_img_V_din : OUT STD_LOGIC_VECTOR (33 downto 0);
    A22_img_V_full_n : IN STD_LOGIC;
    A22_img_V_write : OUT STD_LOGIC;
    B1_img_V_din : OUT STD_LOGIC_VECTOR (33 downto 0);
    B1_img_V_full_n : IN STD_LOGIC;
    B1_img_V_write : OUT STD_LOGIC;
    B2_img_V_din : OUT STD_LOGIC_VECTOR (33 downto 0);
    B2_img_V_full_n : IN STD_LOGIC;
    B2_img_V_write : OUT STD_LOGIC;
    height_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    height_empty_n : IN STD_LOGIC;
    height_read : OUT STD_LOGIC;
    width_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    width_empty_n : IN STD_LOGIC;
    width_read : OUT STD_LOGIC;
    height_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    height_out_full_n : IN STD_LOGIC;
    height_out_write : OUT STD_LOGIC;
    width_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    width_out_full_n : IN STD_LOGIC;
    width_out_write : OUT STD_LOGIC );
end;


architecture behav of hls_ComputeIntegrals is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv33_0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_FFFFFFF5 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110101";
    constant ap_const_lv17_5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000101";
    constant ap_const_lv33_1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal packed3_lines_buffer_10_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_10_ce0 : STD_LOGIC;
    signal packed3_lines_buffer_10_we0 : STD_LOGIC;
    signal packed3_lines_buffer_10_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal packed3_lines_buffer_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_7_ce0 : STD_LOGIC;
    signal packed3_lines_buffer_7_we0 : STD_LOGIC;
    signal packed3_lines_buffer_7_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal packed3_lines_buffer_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_6_ce0 : STD_LOGIC;
    signal packed3_lines_buffer_6_we0 : STD_LOGIC;
    signal packed3_lines_buffer_6_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal packed3_lines_buffer_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_5_ce0 : STD_LOGIC;
    signal packed3_lines_buffer_5_we0 : STD_LOGIC;
    signal packed3_lines_buffer_5_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal packed3_lines_buffer_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_4_ce0 : STD_LOGIC;
    signal packed3_lines_buffer_4_we0 : STD_LOGIC;
    signal packed3_lines_buffer_4_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal packed3_lines_buffer_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_3_ce0 : STD_LOGIC;
    signal packed3_lines_buffer_3_we0 : STD_LOGIC;
    signal packed3_lines_buffer_3_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal packed3_lines_buffer_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_2_ce0 : STD_LOGIC;
    signal packed3_lines_buffer_2_we0 : STD_LOGIC;
    signal packed3_lines_buffer_2_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal packed3_lines_buffer_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_1_ce0 : STD_LOGIC;
    signal packed3_lines_buffer_1_we0 : STD_LOGIC;
    signal packed3_lines_buffer_1_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal packed3_lines_buffer_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_ce0 : STD_LOGIC;
    signal packed3_lines_buffer_we0 : STD_LOGIC;
    signal packed3_lines_buffer_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal packed3_lines_buffer_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_9_ce0 : STD_LOGIC;
    signal packed3_lines_buffer_9_we0 : STD_LOGIC;
    signal packed3_lines_buffer_9_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal packed3_lines_buffer_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_8_ce0 : STD_LOGIC;
    signal packed3_lines_buffer_8_we0 : STD_LOGIC;
    signal packed3_lines_buffer_8_d0 : STD_LOGIC_VECTOR (38 downto 0);
    signal packed3_lines_buffer_8_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal csIxix_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal csIxix_ce0 : STD_LOGIC;
    signal csIxix_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal csIxix_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal csIxix_ce1 : STD_LOGIC;
    signal csIxix_we1 : STD_LOGIC;
    signal csIxiy_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal csIxiy_ce0 : STD_LOGIC;
    signal csIxiy_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal csIxiy_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal csIxiy_ce1 : STD_LOGIC;
    signal csIxiy_we1 : STD_LOGIC;
    signal csIyiy_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal csIyiy_ce0 : STD_LOGIC;
    signal csIyiy_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal csIyiy_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal csIyiy_ce1 : STD_LOGIC;
    signal csIyiy_we1 : STD_LOGIC;
    signal csDix_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal csDix_ce0 : STD_LOGIC;
    signal csDix_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal csDix_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal csDix_ce1 : STD_LOGIC;
    signal csDix_we1 : STD_LOGIC;
    signal csDiy_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal csDiy_ce0 : STD_LOGIC;
    signal csDiy_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal csDiy_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal csDiy_ce1 : STD_LOGIC;
    signal csDiy_we1 : STD_LOGIC;
    signal cbIxix_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbIxix_ce0 : STD_LOGIC;
    signal cbIxix_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cbIxix_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbIxix_ce1 : STD_LOGIC;
    signal cbIxix_we1 : STD_LOGIC;
    signal cbIxiy_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbIxiy_ce0 : STD_LOGIC;
    signal cbIxiy_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cbIxiy_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbIxiy_ce1 : STD_LOGIC;
    signal cbIxiy_we1 : STD_LOGIC;
    signal cbIyiy_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbIyiy_ce0 : STD_LOGIC;
    signal cbIyiy_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cbIyiy_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbIyiy_ce1 : STD_LOGIC;
    signal cbIyiy_we1 : STD_LOGIC;
    signal cbDix_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbDix_ce0 : STD_LOGIC;
    signal cbDix_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cbDix_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbDix_ce1 : STD_LOGIC;
    signal cbDix_we1 : STD_LOGIC;
    signal cbDiy_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbDiy_ce0 : STD_LOGIC;
    signal cbDiy_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cbDiy_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbDiy_ce1 : STD_LOGIC;
    signal cbDiy_we1 : STD_LOGIC;
    signal sum_Ixx : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sum_Ixy : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sum_Iyy : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sum_Itx : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sum_Ity : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal Ix_img_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exitcond_flatten_reg_1664 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_91_i_reg_1757 : STD_LOGIC_VECTOR (0 downto 0);
    signal Iy_img_V_blk_n : STD_LOGIC;
    signal It_img_V_blk_n : STD_LOGIC;
    signal A11_img_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal tmp_132_i_reg_1949 : STD_LOGIC_VECTOR (0 downto 0);
    signal A12_img_V_blk_n : STD_LOGIC;
    signal A22_img_V_blk_n : STD_LOGIC;
    signal B1_img_V_blk_n : STD_LOGIC;
    signal B2_img_V_blk_n : STD_LOGIC;
    signal height_blk_n : STD_LOGIC;
    signal width_blk_n : STD_LOGIC;
    signal height_out_blk_n : STD_LOGIC;
    signal width_out_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_764 : STD_LOGIC_VECTOR (32 downto 0);
    signal row_i_reg_775 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01072_1_i_reg_787 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_01064_1_i_reg_799 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_01056_1_i_reg_811 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_01048_1_i_reg_823 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_01040_1_i_reg_835 : STD_LOGIC_VECTOR (33 downto 0);
    signal col_i_reg_847 : STD_LOGIC_VECTOR (15 downto 0);
    signal height_read_reg_1623 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal width_read_reg_1632 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_i_fu_921_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_i_reg_1640 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_79_i_fu_927_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_79_i_reg_1646 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1527_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal bound_reg_1651 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_88_i_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_i_reg_1656 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond_flatten_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_1664_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_955_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal indvar_flatten_next_reg_1668 : STD_LOGIC_VECTOR (32 downto 0);
    signal col_i_mid2_fu_961_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_i_mid2_reg_1673 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_fu_969_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_reg_1681 : STD_LOGIC_VECTOR (15 downto 0);
    signal ult1_fu_993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult1_reg_1688 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult2_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult2_reg_1693 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_i_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_i_reg_1698 : STD_LOGIC_VECTOR (0 downto 0);
    signal packed3_lines_buffer_11_reg_1702 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_12_reg_1707 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_14_reg_1712 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_16_reg_1717 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_18_reg_1722 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_20_reg_1727 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_22_reg_1732 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_24_reg_1737 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_26_reg_1742 : STD_LOGIC_VECTOR (8 downto 0);
    signal packed3_lines_buffer_28_reg_1747 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_91_i_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult_reg_1761 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1766 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op122_read_state4 : BOOLEAN;
    signal ap_predicate_op123_read_state4 : BOOLEAN;
    signal ap_predicate_op124_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_100_i_fu_1077_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_100_i_reg_1800 : STD_LOGIC_VECTOR (25 downto 0);
    signal bot_Iyy_V_fu_1535_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal bot_Iyy_V_reg_1806 : STD_LOGIC_VECTOR (25 downto 0);
    signal bot_Ixy_V_fu_1541_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal bot_Ixy_V_reg_1811 : STD_LOGIC_VECTOR (25 downto 0);
    signal bot_Itx_V_fu_1547_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal bot_Itx_V_reg_1816 : STD_LOGIC_VECTOR (25 downto 0);
    signal bot_Ity_V_fu_1553_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal bot_Ity_V_reg_1821 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_103_i_fu_1089_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_103_i_reg_1826 : STD_LOGIC_VECTOR (63 downto 0);
    signal cbIxix_addr_reg_1835 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbIxiy_addr_reg_1841 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbIyiy_addr_reg_1847 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbDix_addr_reg_1853 : STD_LOGIC_VECTOR (8 downto 0);
    signal cbDiy_addr_reg_1859 : STD_LOGIC_VECTOR (8 downto 0);
    signal row_i_mid2_fu_1199_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_i_mid2_reg_1865 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state5_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal csIxixL_reg_1870 : STD_LOGIC_VECTOR (31 downto 0);
    signal csIxiyL_reg_1875 : STD_LOGIC_VECTOR (31 downto 0);
    signal csIyiyL_reg_1880 : STD_LOGIC_VECTOR (31 downto 0);
    signal csDixL_reg_1885 : STD_LOGIC_VECTOR (31 downto 0);
    signal csDiyL_reg_1890 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1559_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_106_i_reg_1895 : STD_LOGIC_VECTOR (31 downto 0);
    signal cbIxiy_load_reg_1900 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1574_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_109_i_reg_1905 : STD_LOGIC_VECTOR (25 downto 0);
    signal cbIyiy_load_reg_1910 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1567_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_112_i_reg_1915 : STD_LOGIC_VECTOR (25 downto 0);
    signal cbDix_load_reg_1920 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1581_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_115_i_reg_1925 : STD_LOGIC_VECTOR (25 downto 0);
    signal cbDiy_load_reg_1930 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1588_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_118_i_reg_1935 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_130_i_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_130_i_reg_1940 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_i_fu_1277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_fu_1283_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_reg_1953 : STD_LOGIC_VECTOR (15 downto 0);
    signal a11_V_fu_1467_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal a12_V_fu_1471_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal a22_V_fu_1475_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal b1_V_fu_1479_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal b2_V_fu_1483_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_01072_2_i_52_fu_1487_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_01064_2_i_53_fu_1495_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_01056_2_i_54_fu_1503_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_01048_2_i_55_fu_1511_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal p_01040_2_i_56_fu_1519_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_phi_mux_indvar_flatten_phi_fu_768_p4 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_row_i_phi_fu_779_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_col_i_phi_fu_851_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_p_01072_2_i_reg_858 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_phi_reg_pp0_iter1_p_01072_2_i_reg_858 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_phi_reg_pp0_iter0_p_01064_2_i_reg_868 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_phi_reg_pp0_iter1_p_01064_2_i_reg_868 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_phi_reg_pp0_iter0_p_01056_2_i_reg_878 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_phi_reg_pp0_iter1_p_01056_2_i_reg_878 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_phi_reg_pp0_iter0_p_01048_2_i_reg_888 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_phi_reg_pp0_iter1_p_01048_2_i_reg_888 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_phi_reg_pp0_iter0_p_01040_2_i_reg_898 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_phi_reg_pp0_iter1_p_01040_2_i_reg_898 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_90_i_fu_1008_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_94_i_fu_1056_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_96_i_fu_1068_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal val_assign_fu_1367_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_assign_4_fu_1389_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_assign_5_fu_1411_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_assign_6_fu_1433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal val_assign_7_fu_1455_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal nIdx_2_fu_300 : STD_LOGIC_VECTOR (31 downto 0);
    signal nIdx_1_fu_1128_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zIdx_1_i_fu_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_i_fu_1109_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_s_fu_308 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal grp_fu_1595_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal csIxiyR_fu_1321_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal csIyiyR_fu_1331_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal csDixR_fu_1341_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal csDiyR_fu_1351_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_cast_i_fu_924_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_87_cast_i_fu_941_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal indvar_flatten_cast_fu_937_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_82_i_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_i_mid1_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_82_i_mid2_fu_985_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_1045_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Result_s_fu_1045_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Result_s_fu_1045_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_100_i_fu_1077_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_101_i_fu_1081_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_102_i_fu_1085_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_103_i_fu_1089_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zIdx_fu_1098_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_124_i_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nIdx_fu_1117_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal nIdx_fu_1117_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_125_i_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_i_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_i_mid1_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_i_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_i_mid1_fu_1181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_der_V_1_fu_1208_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_der_V_1_fu_1212_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal t_der_V_1_fu_1222_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_126_i_fu_1244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_85_i_mid2_fu_1174_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_i_mid2_fu_1157_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_1260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_1254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_i_mid2_fu_1192_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_131_i_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_cast_i_fu_1318_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_112_cast_i_fu_1328_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_115_cast_i_fu_1338_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_118_cast_i_fu_1348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal csIxixL1_i_fu_1288_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_119_i_fu_1362_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp_119_i_fu_1362_p2 : signal is "no";
    signal csIxiyL1_i_fu_1294_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_i_fu_1383_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal csIyiyL1_i_fu_1300_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_121_i_fu_1405_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal csDixL1_i_fu_1306_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_122_i_fu_1427_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal csDiyL1_i_fu_1312_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_123_i_fu_1449_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1527_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1527_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1527_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal bot_Iyy_V_fu_1535_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_101_i_fu_1081_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal bot_Iyy_V_fu_1535_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal bot_Ixy_V_fu_1541_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal bot_Ixy_V_fu_1541_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal bot_Itx_V_fu_1547_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_102_i_fu_1085_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal bot_Itx_V_fu_1547_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal bot_Ity_V_fu_1553_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal bot_Ity_V_fu_1553_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1559_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_97_i_fu_1232_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1559_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1567_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_98_i_fu_1236_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1567_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1574_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1574_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1581_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_99_i_fu_1240_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_1581_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1588_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1588_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1595_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1595_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op132_load_state4 : BOOLEAN;
    signal ap_enable_operation_132 : BOOLEAN;
    signal ap_enable_state4_pp0_iter0_stage1 : BOOLEAN;
    signal ap_predicate_op184_load_state5 : BOOLEAN;
    signal ap_enable_operation_184 : BOOLEAN;
    signal ap_enable_state5_pp0_iter0_stage2 : BOOLEAN;
    signal ap_predicate_op269_store_state6 : BOOLEAN;
    signal ap_enable_operation_269 : BOOLEAN;
    signal ap_enable_state6_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op134_load_state4 : BOOLEAN;
    signal ap_enable_operation_134 : BOOLEAN;
    signal ap_predicate_op185_load_state5 : BOOLEAN;
    signal ap_enable_operation_185 : BOOLEAN;
    signal ap_predicate_op271_store_state6 : BOOLEAN;
    signal ap_enable_operation_271 : BOOLEAN;
    signal ap_predicate_op136_load_state4 : BOOLEAN;
    signal ap_enable_operation_136 : BOOLEAN;
    signal ap_predicate_op186_load_state5 : BOOLEAN;
    signal ap_enable_operation_186 : BOOLEAN;
    signal ap_predicate_op273_store_state6 : BOOLEAN;
    signal ap_enable_operation_273 : BOOLEAN;
    signal ap_predicate_op138_load_state4 : BOOLEAN;
    signal ap_enable_operation_138 : BOOLEAN;
    signal ap_predicate_op187_load_state5 : BOOLEAN;
    signal ap_enable_operation_187 : BOOLEAN;
    signal ap_predicate_op275_store_state6 : BOOLEAN;
    signal ap_enable_operation_275 : BOOLEAN;
    signal ap_predicate_op140_load_state4 : BOOLEAN;
    signal ap_enable_operation_140 : BOOLEAN;
    signal ap_predicate_op188_load_state5 : BOOLEAN;
    signal ap_enable_operation_188 : BOOLEAN;
    signal ap_predicate_op277_store_state6 : BOOLEAN;
    signal ap_enable_operation_277 : BOOLEAN;
    signal ap_predicate_op150_load_state4 : BOOLEAN;
    signal ap_enable_operation_150 : BOOLEAN;
    signal ap_predicate_op200_load_state5 : BOOLEAN;
    signal ap_enable_operation_200 : BOOLEAN;
    signal ap_predicate_op263_store_state6 : BOOLEAN;
    signal ap_enable_operation_263 : BOOLEAN;
    signal ap_predicate_op152_load_state4 : BOOLEAN;
    signal ap_enable_operation_152 : BOOLEAN;
    signal ap_predicate_op203_load_state5 : BOOLEAN;
    signal ap_enable_operation_203 : BOOLEAN;
    signal ap_predicate_op264_store_state6 : BOOLEAN;
    signal ap_enable_operation_264 : BOOLEAN;
    signal ap_predicate_op154_load_state4 : BOOLEAN;
    signal ap_enable_operation_154 : BOOLEAN;
    signal ap_predicate_op205_load_state5 : BOOLEAN;
    signal ap_enable_operation_205 : BOOLEAN;
    signal ap_predicate_op265_store_state6 : BOOLEAN;
    signal ap_enable_operation_265 : BOOLEAN;
    signal ap_predicate_op156_load_state4 : BOOLEAN;
    signal ap_enable_operation_156 : BOOLEAN;
    signal ap_predicate_op207_load_state5 : BOOLEAN;
    signal ap_enable_operation_207 : BOOLEAN;
    signal ap_predicate_op266_store_state6 : BOOLEAN;
    signal ap_enable_operation_266 : BOOLEAN;
    signal ap_predicate_op158_load_state4 : BOOLEAN;
    signal ap_enable_operation_158 : BOOLEAN;
    signal ap_predicate_op209_load_state5 : BOOLEAN;
    signal ap_enable_operation_209 : BOOLEAN;
    signal ap_predicate_op267_store_state6 : BOOLEAN;
    signal ap_enable_operation_267 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1527_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1527_p20 : STD_LOGIC_VECTOR (33 downto 0);

    component hls_LK_am_addmul_16ns_4ns_17ns_34_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component hls_LK_mul_mul_13s_13s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component hls_LK_mac_mulsub_13s_13s_32ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_LK_mac_mulsub_13s_13s_26s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component hls_LK_mac_muladd_13s_13s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_ComputeIntegrals_packed3_lines_buffer_10 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (38 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (38 downto 0) );
    end component;


    component hls_ComputeIntegrals_csIxix IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    packed3_lines_buffer_10_U : component hls_ComputeIntegrals_packed3_lines_buffer_10
    generic map (
        DataWidth => 39,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => packed3_lines_buffer_10_address0,
        ce0 => packed3_lines_buffer_10_ce0,
        we0 => packed3_lines_buffer_10_we0,
        d0 => packed3_lines_buffer_7_q0,
        q0 => packed3_lines_buffer_10_q0);

    packed3_lines_buffer_7_U : component hls_ComputeIntegrals_packed3_lines_buffer_10
    generic map (
        DataWidth => 39,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => packed3_lines_buffer_7_address0,
        ce0 => packed3_lines_buffer_7_ce0,
        we0 => packed3_lines_buffer_7_we0,
        d0 => packed3_lines_buffer_6_q0,
        q0 => packed3_lines_buffer_7_q0);

    packed3_lines_buffer_6_U : component hls_ComputeIntegrals_packed3_lines_buffer_10
    generic map (
        DataWidth => 39,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => packed3_lines_buffer_6_address0,
        ce0 => packed3_lines_buffer_6_ce0,
        we0 => packed3_lines_buffer_6_we0,
        d0 => packed3_lines_buffer_5_q0,
        q0 => packed3_lines_buffer_6_q0);

    packed3_lines_buffer_5_U : component hls_ComputeIntegrals_packed3_lines_buffer_10
    generic map (
        DataWidth => 39,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => packed3_lines_buffer_5_address0,
        ce0 => packed3_lines_buffer_5_ce0,
        we0 => packed3_lines_buffer_5_we0,
        d0 => packed3_lines_buffer_4_q0,
        q0 => packed3_lines_buffer_5_q0);

    packed3_lines_buffer_4_U : component hls_ComputeIntegrals_packed3_lines_buffer_10
    generic map (
        DataWidth => 39,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => packed3_lines_buffer_4_address0,
        ce0 => packed3_lines_buffer_4_ce0,
        we0 => packed3_lines_buffer_4_we0,
        d0 => packed3_lines_buffer_3_q0,
        q0 => packed3_lines_buffer_4_q0);

    packed3_lines_buffer_3_U : component hls_ComputeIntegrals_packed3_lines_buffer_10
    generic map (
        DataWidth => 39,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => packed3_lines_buffer_3_address0,
        ce0 => packed3_lines_buffer_3_ce0,
        we0 => packed3_lines_buffer_3_we0,
        d0 => packed3_lines_buffer_2_q0,
        q0 => packed3_lines_buffer_3_q0);

    packed3_lines_buffer_2_U : component hls_ComputeIntegrals_packed3_lines_buffer_10
    generic map (
        DataWidth => 39,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => packed3_lines_buffer_2_address0,
        ce0 => packed3_lines_buffer_2_ce0,
        we0 => packed3_lines_buffer_2_we0,
        d0 => packed3_lines_buffer_1_q0,
        q0 => packed3_lines_buffer_2_q0);

    packed3_lines_buffer_1_U : component hls_ComputeIntegrals_packed3_lines_buffer_10
    generic map (
        DataWidth => 39,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => packed3_lines_buffer_1_address0,
        ce0 => packed3_lines_buffer_1_ce0,
        we0 => packed3_lines_buffer_1_we0,
        d0 => packed3_lines_buffer_q0,
        q0 => packed3_lines_buffer_1_q0);

    packed3_lines_buffer_U : component hls_ComputeIntegrals_packed3_lines_buffer_10
    generic map (
        DataWidth => 39,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => packed3_lines_buffer_address0,
        ce0 => packed3_lines_buffer_ce0,
        we0 => packed3_lines_buffer_we0,
        d0 => packed3_lines_buffer_9_q0,
        q0 => packed3_lines_buffer_q0);

    packed3_lines_buffer_9_U : component hls_ComputeIntegrals_packed3_lines_buffer_10
    generic map (
        DataWidth => 39,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => packed3_lines_buffer_9_address0,
        ce0 => packed3_lines_buffer_9_ce0,
        we0 => packed3_lines_buffer_9_we0,
        d0 => packed3_lines_buffer_8_q0,
        q0 => packed3_lines_buffer_9_q0);

    packed3_lines_buffer_8_U : component hls_ComputeIntegrals_packed3_lines_buffer_10
    generic map (
        DataWidth => 39,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => packed3_lines_buffer_8_address0,
        ce0 => packed3_lines_buffer_8_ce0,
        we0 => packed3_lines_buffer_8_we0,
        d0 => packed3_lines_buffer_8_d0,
        q0 => packed3_lines_buffer_8_q0);

    csIxix_U : component hls_ComputeIntegrals_csIxix
    generic map (
        DataWidth => 32,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => csIxix_address0,
        ce0 => csIxix_ce0,
        q0 => csIxix_q0,
        address1 => csIxix_address1,
        ce1 => csIxix_ce1,
        we1 => csIxix_we1,
        d1 => grp_fu_1595_p3);

    csIxiy_U : component hls_ComputeIntegrals_csIxix
    generic map (
        DataWidth => 32,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => csIxiy_address0,
        ce0 => csIxiy_ce0,
        q0 => csIxiy_q0,
        address1 => csIxiy_address1,
        ce1 => csIxiy_ce1,
        we1 => csIxiy_we1,
        d1 => csIxiyR_fu_1321_p2);

    csIyiy_U : component hls_ComputeIntegrals_csIxix
    generic map (
        DataWidth => 32,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => csIyiy_address0,
        ce0 => csIyiy_ce0,
        q0 => csIyiy_q0,
        address1 => csIyiy_address1,
        ce1 => csIyiy_ce1,
        we1 => csIyiy_we1,
        d1 => csIyiyR_fu_1331_p2);

    csDix_U : component hls_ComputeIntegrals_csIxix
    generic map (
        DataWidth => 32,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => csDix_address0,
        ce0 => csDix_ce0,
        q0 => csDix_q0,
        address1 => csDix_address1,
        ce1 => csDix_ce1,
        we1 => csDix_we1,
        d1 => csDixR_fu_1341_p2);

    csDiy_U : component hls_ComputeIntegrals_csIxix
    generic map (
        DataWidth => 32,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => csDiy_address0,
        ce0 => csDiy_ce0,
        q0 => csDiy_q0,
        address1 => csDiy_address1,
        ce1 => csDiy_ce1,
        we1 => csDiy_we1,
        d1 => csDiyR_fu_1351_p2);

    cbIxix_U : component hls_ComputeIntegrals_csIxix
    generic map (
        DataWidth => 32,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cbIxix_address0,
        ce0 => cbIxix_ce0,
        q0 => cbIxix_q0,
        address1 => cbIxix_address1,
        ce1 => cbIxix_ce1,
        we1 => cbIxix_we1,
        d1 => grp_fu_1595_p3);

    cbIxiy_U : component hls_ComputeIntegrals_csIxix
    generic map (
        DataWidth => 32,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cbIxiy_address0,
        ce0 => cbIxiy_ce0,
        q0 => cbIxiy_q0,
        address1 => cbIxiy_address1,
        ce1 => cbIxiy_ce1,
        we1 => cbIxiy_we1,
        d1 => csIxiyR_fu_1321_p2);

    cbIyiy_U : component hls_ComputeIntegrals_csIxix
    generic map (
        DataWidth => 32,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cbIyiy_address0,
        ce0 => cbIyiy_ce0,
        q0 => cbIyiy_q0,
        address1 => cbIyiy_address1,
        ce1 => cbIyiy_ce1,
        we1 => cbIyiy_we1,
        d1 => csIyiyR_fu_1331_p2);

    cbDix_U : component hls_ComputeIntegrals_csIxix
    generic map (
        DataWidth => 32,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cbDix_address0,
        ce0 => cbDix_ce0,
        q0 => cbDix_q0,
        address1 => cbDix_address1,
        ce1 => cbDix_ce1,
        we1 => cbDix_we1,
        d1 => csDixR_fu_1341_p2);

    cbDiy_U : component hls_ComputeIntegrals_csIxix
    generic map (
        DataWidth => 32,
        AddressRange => 480,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cbDiy_address0,
        ce0 => cbDiy_ce0,
        q0 => cbDiy_q0,
        address1 => cbDiy_address1,
        ce1 => cbDiy_ce1,
        we1 => cbDiy_we1,
        d1 => csDiyR_fu_1351_p2);

    hls_LK_am_addmul_16ns_4ns_17ns_34_1_1_U53 : component hls_LK_am_addmul_16ns_4ns_17ns_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 4,
        din2_WIDTH => 17,
        dout_WIDTH => 34)
    port map (
        din0 => grp_fu_1527_p0,
        din1 => grp_fu_1527_p1,
        din2 => grp_fu_1527_p2,
        dout => grp_fu_1527_p3);

    hls_LK_mul_mul_13s_13s_26_1_1_U54 : component hls_LK_mul_mul_13s_13s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => bot_Iyy_V_fu_1535_p0,
        din1 => bot_Iyy_V_fu_1535_p1,
        dout => bot_Iyy_V_fu_1535_p2);

    hls_LK_mul_mul_13s_13s_26_1_1_U55 : component hls_LK_mul_mul_13s_13s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => bot_Ixy_V_fu_1541_p0,
        din1 => bot_Ixy_V_fu_1541_p1,
        dout => bot_Ixy_V_fu_1541_p2);

    hls_LK_mul_mul_13s_13s_26_1_1_U56 : component hls_LK_mul_mul_13s_13s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => bot_Itx_V_fu_1547_p0,
        din1 => bot_Itx_V_fu_1547_p1,
        dout => bot_Itx_V_fu_1547_p2);

    hls_LK_mul_mul_13s_13s_26_1_1_U57 : component hls_LK_mul_mul_13s_13s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 26)
    port map (
        din0 => bot_Ity_V_fu_1553_p0,
        din1 => bot_Ity_V_fu_1553_p1,
        dout => bot_Ity_V_fu_1553_p2);

    hls_LK_mac_mulsub_13s_13s_32ns_32_1_1_U58 : component hls_LK_mac_mulsub_13s_13s_32ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_1559_p0,
        din1 => grp_fu_1559_p1,
        din2 => cbIxix_q0,
        dout => grp_fu_1559_p3);

    hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U59 : component hls_LK_mac_mulsub_13s_13s_26s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1567_p0,
        din1 => grp_fu_1567_p1,
        din2 => bot_Iyy_V_reg_1806,
        dout => grp_fu_1567_p3);

    hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U60 : component hls_LK_mac_mulsub_13s_13s_26s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1574_p0,
        din1 => grp_fu_1574_p1,
        din2 => bot_Ixy_V_reg_1811,
        dout => grp_fu_1574_p3);

    hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U61 : component hls_LK_mac_mulsub_13s_13s_26s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1581_p0,
        din1 => grp_fu_1581_p1,
        din2 => bot_Itx_V_reg_1816,
        dout => grp_fu_1581_p3);

    hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U62 : component hls_LK_mac_mulsub_13s_13s_26s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        din0 => grp_fu_1588_p0,
        din1 => grp_fu_1588_p1,
        din2 => bot_Ity_V_reg_1821,
        dout => grp_fu_1588_p3);

    hls_LK_mac_muladd_13s_13s_32s_32_1_1_U63 : component hls_LK_mac_muladd_13s_13s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_1595_p0,
        din1 => grp_fu_1595_p1,
        din2 => tmp_106_i_reg_1895,
        dout => grp_fu_1595_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_p_01040_2_i_reg_898_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_0) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01040_2_i_reg_898 <= p_01040_1_i_reg_835;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01040_2_i_reg_898 <= b2_V_fu_1483_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01040_2_i_reg_898 <= ap_phi_reg_pp0_iter0_p_01040_2_i_reg_898;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_01048_2_i_reg_888_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_0) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01048_2_i_reg_888 <= p_01048_1_i_reg_823;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01048_2_i_reg_888 <= b1_V_fu_1479_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01048_2_i_reg_888 <= ap_phi_reg_pp0_iter0_p_01048_2_i_reg_888;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_01056_2_i_reg_878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_0) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01056_2_i_reg_878 <= p_01056_1_i_reg_811;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01056_2_i_reg_878 <= a22_V_fu_1475_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01056_2_i_reg_878 <= ap_phi_reg_pp0_iter0_p_01056_2_i_reg_878;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_01064_2_i_reg_868_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_0) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01064_2_i_reg_868 <= p_01064_1_i_reg_799;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01064_2_i_reg_868 <= a12_V_fu_1471_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01064_2_i_reg_868 <= ap_phi_reg_pp0_iter0_p_01064_2_i_reg_868;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_01072_2_i_reg_858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_0) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01072_2_i_reg_858 <= p_01072_1_i_reg_787;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01072_2_i_reg_858 <= a11_V_fu_1467_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_p_01072_2_i_reg_858 <= ap_phi_reg_pp0_iter0_p_01072_2_i_reg_858;
            end if; 
        end if;
    end process;

    col_i_reg_847_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                col_i_reg_847 <= col_reg_1953;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                col_i_reg_847 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_764_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                indvar_flatten_reg_764 <= indvar_flatten_next_reg_1668;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                indvar_flatten_reg_764 <= ap_const_lv33_0;
            end if; 
        end if;
    end process;

    nIdx_2_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                nIdx_2_fu_300 <= nIdx_1_fu_1128_p3;
            elsif ((not(((width_out_full_n = ap_const_logic_0) or (height_out_full_n = ap_const_logic_0) or (width_empty_n = ap_const_logic_0) or (height_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                nIdx_2_fu_300 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    row_i_reg_775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                row_i_reg_775 <= row_i_mid2_reg_1865;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                row_i_reg_775 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    zIdx_1_i_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                zIdx_1_i_fu_304 <= p_i_fu_1109_p3;
            elsif ((not(((width_out_full_n = ap_const_logic_0) or (height_out_full_n = ap_const_logic_0) or (width_empty_n = ap_const_logic_0) or (height_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                zIdx_1_i_fu_304 <= ap_const_lv32_FFFFFFF5;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                bot_Itx_V_reg_1816 <= bot_Itx_V_fu_1547_p2;
                bot_Ity_V_reg_1821 <= bot_Ity_V_fu_1553_p2;
                bot_Ixy_V_reg_1811 <= bot_Ixy_V_fu_1541_p2;
                bot_Iyy_V_reg_1806 <= bot_Iyy_V_fu_1535_p2;
                cbDix_addr_reg_1853 <= tmp_103_i_fu_1089_p1(9 - 1 downto 0);
                cbDiy_addr_reg_1859 <= tmp_103_i_fu_1089_p1(9 - 1 downto 0);
                cbIxix_addr_reg_1835 <= tmp_103_i_fu_1089_p1(9 - 1 downto 0);
                cbIxiy_addr_reg_1841 <= tmp_103_i_fu_1089_p1(9 - 1 downto 0);
                cbIyiy_addr_reg_1847 <= tmp_103_i_fu_1089_p1(9 - 1 downto 0);
                tmp_100_i_reg_1800 <= tmp_100_i_fu_1077_p1;
                tmp_103_i_reg_1826 <= tmp_103_i_fu_1089_p1;
                tmp_reg_1766 <= zIdx_1_i_fu_304(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                bound_reg_1651 <= grp_fu_1527_p3;
                    tmp_78_i_reg_1640(15 downto 0) <= tmp_78_i_fu_921_p1(15 downto 0);
                tmp_79_i_reg_1646 <= tmp_79_i_fu_927_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                cbDix_load_reg_1920 <= cbDix_q0;
                cbDiy_load_reg_1930 <= cbDiy_q0;
                cbIxiy_load_reg_1900 <= cbIxiy_q0;
                cbIyiy_load_reg_1910 <= cbIyiy_q0;
                csDixL_reg_1885 <= csDix_q0;
                csDiyL_reg_1890 <= csDiy_q0;
                csIxixL_reg_1870 <= csIxix_q0;
                csIxiyL_reg_1875 <= csIxiy_q0;
                csIyiyL_reg_1880 <= csIyiy_q0;
                tmp_106_i_reg_1895 <= grp_fu_1559_p3;
                tmp_109_i_reg_1905 <= grp_fu_1574_p3;
                tmp_112_i_reg_1915 <= grp_fu_1567_p3;
                tmp_115_i_reg_1925 <= grp_fu_1581_p3;
                tmp_118_i_reg_1935 <= grp_fu_1588_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_fu_950_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                col_i_mid2_reg_1673 <= col_i_mid2_fu_961_p3;
                row_reg_1681 <= row_fu_969_p2;
                tmp_89_i_reg_1698 <= tmp_89_i_fu_1003_p2;
                tmp_91_i_reg_1757 <= tmp_91_i_fu_1023_p2;
                ult1_reg_1688 <= ult1_fu_993_p2;
                ult2_reg_1693 <= ult2_fu_998_p2;
                ult_reg_1761 <= ult_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                col_reg_1953 <= col_fu_1283_p2;
                row_i_mid2_reg_1865 <= row_i_mid2_fu_1199_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_1664 <= exitcond_flatten_fu_950_p2;
                exitcond_flatten_reg_1664_pp0_iter1_reg <= exitcond_flatten_reg_1664;
                tmp_88_i_reg_1656 <= tmp_88_i_fu_945_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((width_out_full_n = ap_const_logic_0) or (height_out_full_n = ap_const_logic_0) or (width_empty_n = ap_const_logic_0) or (height_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                height_read_reg_1623 <= height_dout;
                width_read_reg_1632 <= width_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                indvar_flatten_next_reg_1668 <= indvar_flatten_next_fu_955_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (exitcond_flatten_reg_1664_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_01040_1_i_reg_835 <= p_01040_2_i_56_fu_1519_p3;
                p_01048_1_i_reg_823 <= p_01048_2_i_55_fu_1511_p3;
                p_01056_1_i_reg_811 <= p_01056_2_i_54_fu_1503_p3;
                p_01064_1_i_reg_799 <= p_01064_2_i_53_fu_1495_p3;
                p_01072_1_i_reg_787 <= p_01072_2_i_52_fu_1487_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_89_i_reg_1698 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_Val2_s_fu_308 <= packed3_lines_buffer_10_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_89_i_fu_1003_p2 = ap_const_lv1_1) and (exitcond_flatten_fu_950_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                packed3_lines_buffer_11_reg_1702 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
                packed3_lines_buffer_12_reg_1707 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
                packed3_lines_buffer_14_reg_1712 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
                packed3_lines_buffer_16_reg_1717 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
                packed3_lines_buffer_18_reg_1722 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
                packed3_lines_buffer_20_reg_1727 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
                packed3_lines_buffer_22_reg_1732 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
                packed3_lines_buffer_24_reg_1737 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
                packed3_lines_buffer_26_reg_1742 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
                packed3_lines_buffer_28_reg_1747 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                sum_Itx <= val_assign_6_fu_1433_p2;
                sum_Ity <= val_assign_7_fu_1455_p2;
                sum_Ixx <= val_assign_fu_1367_p2;
                sum_Ixy <= val_assign_4_fu_1389_p2;
                sum_Iyy <= val_assign_5_fu_1411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                tmp_130_i_reg_1940 <= tmp_130_i_fu_1266_p2;
                tmp_132_i_reg_1949 <= tmp_132_i_fu_1277_p2;
            end if;
        end if;
    end process;
    tmp_78_i_reg_1640(31 downto 16) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, height_empty_n, width_empty_n, height_out_full_n, width_out_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond_flatten_fu_950_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((width_out_full_n = ap_const_logic_0) or (height_out_full_n = ap_const_logic_0) or (width_empty_n = ap_const_logic_0) or (height_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_950_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_950_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    A11_img_V_blk_n_assign_proc : process(A11_img_V_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949)
    begin
        if (((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A11_img_V_blk_n <= A11_img_V_full_n;
        else 
            A11_img_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    A11_img_V_din <= 
        ap_const_lv34_0 when (tmp_130_i_reg_1940(0) = '1') else 
        ap_phi_reg_pp0_iter1_p_01072_2_i_reg_858;

    A11_img_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A11_img_V_write <= ap_const_logic_1;
        else 
            A11_img_V_write <= ap_const_logic_0;
        end if; 
    end process;


    A12_img_V_blk_n_assign_proc : process(A12_img_V_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949)
    begin
        if (((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A12_img_V_blk_n <= A12_img_V_full_n;
        else 
            A12_img_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    A12_img_V_din <= 
        ap_const_lv34_0 when (tmp_130_i_reg_1940(0) = '1') else 
        ap_phi_reg_pp0_iter1_p_01064_2_i_reg_868;

    A12_img_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A12_img_V_write <= ap_const_logic_1;
        else 
            A12_img_V_write <= ap_const_logic_0;
        end if; 
    end process;


    A22_img_V_blk_n_assign_proc : process(A22_img_V_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949)
    begin
        if (((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A22_img_V_blk_n <= A22_img_V_full_n;
        else 
            A22_img_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    A22_img_V_din <= 
        ap_const_lv34_0 when (tmp_130_i_reg_1940(0) = '1') else 
        ap_phi_reg_pp0_iter1_p_01056_2_i_reg_878;

    A22_img_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            A22_img_V_write <= ap_const_logic_1;
        else 
            A22_img_V_write <= ap_const_logic_0;
        end if; 
    end process;


    B1_img_V_blk_n_assign_proc : process(B1_img_V_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949)
    begin
        if (((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            B1_img_V_blk_n <= B1_img_V_full_n;
        else 
            B1_img_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    B1_img_V_din <= 
        ap_const_lv34_0 when (tmp_130_i_reg_1940(0) = '1') else 
        ap_phi_reg_pp0_iter1_p_01048_2_i_reg_888;

    B1_img_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            B1_img_V_write <= ap_const_logic_1;
        else 
            B1_img_V_write <= ap_const_logic_0;
        end if; 
    end process;


    B2_img_V_blk_n_assign_proc : process(B2_img_V_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949)
    begin
        if (((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            B2_img_V_blk_n <= B2_img_V_full_n;
        else 
            B2_img_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    B2_img_V_din <= 
        ap_const_lv34_0 when (tmp_130_i_reg_1940(0) = '1') else 
        ap_phi_reg_pp0_iter1_p_01040_2_i_reg_898;

    B2_img_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            B2_img_V_write <= ap_const_logic_1;
        else 
            B2_img_V_write <= ap_const_logic_0;
        end if; 
    end process;


    It_img_V_blk_n_assign_proc : process(It_img_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
        if (((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            It_img_V_blk_n <= It_img_V_empty_n;
        else 
            It_img_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    It_img_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_predicate_op124_read_state4, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op124_read_state4 = ap_const_boolean_1))) then 
            It_img_V_read <= ap_const_logic_1;
        else 
            It_img_V_read <= ap_const_logic_0;
        end if; 
    end process;


    Ix_img_V_blk_n_assign_proc : process(Ix_img_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
        if (((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Ix_img_V_blk_n <= Ix_img_V_empty_n;
        else 
            Ix_img_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Ix_img_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_predicate_op122_read_state4, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op122_read_state4 = ap_const_boolean_1))) then 
            Ix_img_V_read <= ap_const_logic_1;
        else 
            Ix_img_V_read <= ap_const_logic_0;
        end if; 
    end process;


    Iy_img_V_blk_n_assign_proc : process(Iy_img_V_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
        if (((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            Iy_img_V_blk_n <= Iy_img_V_empty_n;
        else 
            Iy_img_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Iy_img_V_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_predicate_op123_read_state4, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_predicate_op123_read_state4 = ap_const_boolean_1))) then 
            Iy_img_V_read <= ap_const_logic_1;
        else 
            Iy_img_V_read <= ap_const_logic_0;
        end if; 
    end process;

        a11_V_fu_1467_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(val_assign_fu_1367_p2),34));

        a12_V_fu_1471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(val_assign_4_fu_1389_p2),34));

        a22_V_fu_1475_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(val_assign_5_fu_1411_p2),34));

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone)
    begin
                ap_block_pp0 <= (((ap_ST_fsm_pp0_stage2 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage2_subdone)) or ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone)) or ((ap_ST_fsm_pp0_stage1 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage1_subdone)));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(Ix_img_V_empty_n, Iy_img_V_empty_n, It_img_V_empty_n, A11_img_V_full_n, A12_img_V_full_n, A22_img_V_full_n, B1_img_V_full_n, B2_img_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949, ap_predicate_op122_read_state4, ap_predicate_op123_read_state4, ap_predicate_op124_read_state4)
    begin
                ap_block_pp0_stage1_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = B2_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = B1_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A22_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A12_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A11_img_V_full_n)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = It_img_V_empty_n) and (ap_predicate_op124_read_state4 = ap_const_boolean_1)) or ((ap_const_logic_0 = Iy_img_V_empty_n) and (ap_predicate_op123_read_state4 = ap_const_boolean_1)) or ((ap_const_logic_0 = Ix_img_V_empty_n) and (ap_predicate_op122_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(Ix_img_V_empty_n, Iy_img_V_empty_n, It_img_V_empty_n, A11_img_V_full_n, A12_img_V_full_n, A22_img_V_full_n, B1_img_V_full_n, B2_img_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949, ap_predicate_op122_read_state4, ap_predicate_op123_read_state4, ap_predicate_op124_read_state4)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = B2_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = B1_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A22_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A12_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A11_img_V_full_n)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = It_img_V_empty_n) and (ap_predicate_op124_read_state4 = ap_const_boolean_1)) or ((ap_const_logic_0 = Iy_img_V_empty_n) and (ap_predicate_op123_read_state4 = ap_const_boolean_1)) or ((ap_const_logic_0 = Ix_img_V_empty_n) and (ap_predicate_op122_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(Ix_img_V_empty_n, Iy_img_V_empty_n, It_img_V_empty_n, A11_img_V_full_n, A12_img_V_full_n, A22_img_V_full_n, B1_img_V_full_n, B2_img_V_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, tmp_132_i_reg_1949, ap_predicate_op122_read_state4, ap_predicate_op123_read_state4, ap_predicate_op124_read_state4)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = B2_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = B1_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A22_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A12_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A11_img_V_full_n)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = It_img_V_empty_n) and (ap_predicate_op124_read_state4 = ap_const_boolean_1)) or ((ap_const_logic_0 = Iy_img_V_empty_n) and (ap_predicate_op123_read_state4 = ap_const_boolean_1)) or ((ap_const_logic_0 = Ix_img_V_empty_n) and (ap_predicate_op122_read_state4 = ap_const_boolean_1)))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, height_empty_n, width_empty_n, height_out_full_n, width_out_full_n)
    begin
                ap_block_state1 <= ((width_out_full_n = ap_const_logic_0) or (height_out_full_n = ap_const_logic_0) or (width_empty_n = ap_const_logic_0) or (height_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage1_iter0_assign_proc : process(Ix_img_V_empty_n, Iy_img_V_empty_n, It_img_V_empty_n, ap_predicate_op122_read_state4, ap_predicate_op123_read_state4, ap_predicate_op124_read_state4)
    begin
                ap_block_state4_pp0_stage1_iter0 <= (((ap_const_logic_0 = It_img_V_empty_n) and (ap_predicate_op124_read_state4 = ap_const_boolean_1)) or ((ap_const_logic_0 = Iy_img_V_empty_n) and (ap_predicate_op123_read_state4 = ap_const_boolean_1)) or ((ap_const_logic_0 = Ix_img_V_empty_n) and (ap_predicate_op122_read_state4 = ap_const_boolean_1)));
    end process;

        ap_block_state5_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage1_iter1_assign_proc : process(A11_img_V_full_n, A12_img_V_full_n, A22_img_V_full_n, B1_img_V_full_n, B2_img_V_full_n, tmp_132_i_reg_1949)
    begin
                ap_block_state7_pp0_stage1_iter1 <= (((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = B2_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = B1_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A22_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A12_img_V_full_n)) or ((tmp_132_i_reg_1949 = ap_const_lv1_1) and (ap_const_logic_0 = A11_img_V_full_n)));
    end process;


    ap_condition_pp0_exit_iter0_state3_assign_proc : process(exitcond_flatten_fu_950_p2)
    begin
        if ((exitcond_flatten_fu_950_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_132_assign_proc : process(ap_predicate_op132_load_state4)
    begin
                ap_enable_operation_132 <= (ap_predicate_op132_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_134_assign_proc : process(ap_predicate_op134_load_state4)
    begin
                ap_enable_operation_134 <= (ap_predicate_op134_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_136_assign_proc : process(ap_predicate_op136_load_state4)
    begin
                ap_enable_operation_136 <= (ap_predicate_op136_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_138_assign_proc : process(ap_predicate_op138_load_state4)
    begin
                ap_enable_operation_138 <= (ap_predicate_op138_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_140_assign_proc : process(ap_predicate_op140_load_state4)
    begin
                ap_enable_operation_140 <= (ap_predicate_op140_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_150_assign_proc : process(ap_predicate_op150_load_state4)
    begin
                ap_enable_operation_150 <= (ap_predicate_op150_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_152_assign_proc : process(ap_predicate_op152_load_state4)
    begin
                ap_enable_operation_152 <= (ap_predicate_op152_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_154_assign_proc : process(ap_predicate_op154_load_state4)
    begin
                ap_enable_operation_154 <= (ap_predicate_op154_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_156_assign_proc : process(ap_predicate_op156_load_state4)
    begin
                ap_enable_operation_156 <= (ap_predicate_op156_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_158_assign_proc : process(ap_predicate_op158_load_state4)
    begin
                ap_enable_operation_158 <= (ap_predicate_op158_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_184_assign_proc : process(ap_predicate_op184_load_state5)
    begin
                ap_enable_operation_184 <= (ap_predicate_op184_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_185_assign_proc : process(ap_predicate_op185_load_state5)
    begin
                ap_enable_operation_185 <= (ap_predicate_op185_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_186_assign_proc : process(ap_predicate_op186_load_state5)
    begin
                ap_enable_operation_186 <= (ap_predicate_op186_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_187_assign_proc : process(ap_predicate_op187_load_state5)
    begin
                ap_enable_operation_187 <= (ap_predicate_op187_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_188_assign_proc : process(ap_predicate_op188_load_state5)
    begin
                ap_enable_operation_188 <= (ap_predicate_op188_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_200_assign_proc : process(ap_predicate_op200_load_state5)
    begin
                ap_enable_operation_200 <= (ap_predicate_op200_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_203_assign_proc : process(ap_predicate_op203_load_state5)
    begin
                ap_enable_operation_203 <= (ap_predicate_op203_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_205_assign_proc : process(ap_predicate_op205_load_state5)
    begin
                ap_enable_operation_205 <= (ap_predicate_op205_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_207_assign_proc : process(ap_predicate_op207_load_state5)
    begin
                ap_enable_operation_207 <= (ap_predicate_op207_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_209_assign_proc : process(ap_predicate_op209_load_state5)
    begin
                ap_enable_operation_209 <= (ap_predicate_op209_load_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_263_assign_proc : process(ap_predicate_op263_store_state6)
    begin
                ap_enable_operation_263 <= (ap_predicate_op263_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_264_assign_proc : process(ap_predicate_op264_store_state6)
    begin
                ap_enable_operation_264 <= (ap_predicate_op264_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_265_assign_proc : process(ap_predicate_op265_store_state6)
    begin
                ap_enable_operation_265 <= (ap_predicate_op265_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_266_assign_proc : process(ap_predicate_op266_store_state6)
    begin
                ap_enable_operation_266 <= (ap_predicate_op266_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_267_assign_proc : process(ap_predicate_op267_store_state6)
    begin
                ap_enable_operation_267 <= (ap_predicate_op267_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_269_assign_proc : process(ap_predicate_op269_store_state6)
    begin
                ap_enable_operation_269 <= (ap_predicate_op269_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_271_assign_proc : process(ap_predicate_op271_store_state6)
    begin
                ap_enable_operation_271 <= (ap_predicate_op271_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_273_assign_proc : process(ap_predicate_op273_store_state6)
    begin
                ap_enable_operation_273 <= (ap_predicate_op273_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_275_assign_proc : process(ap_predicate_op275_store_state6)
    begin
                ap_enable_operation_275 <= (ap_predicate_op275_store_state6 = ap_const_boolean_1);
    end process;


    ap_enable_operation_277_assign_proc : process(ap_predicate_op277_store_state6)
    begin
                ap_enable_operation_277 <= (ap_predicate_op277_store_state6 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state4_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state4_pp0_iter0_stage1 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_enable_state5_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2)
    begin
                ap_enable_state5_pp0_iter0_stage2 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state6_pp0_iter1_stage0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0)
    begin
                ap_enable_state6_pp0_iter1_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_col_i_phi_fu_851_p4_assign_proc : process(exitcond_flatten_reg_1664, ap_enable_reg_pp0_iter1, col_i_reg_847, ap_CS_fsm_pp0_stage0, col_reg_1953, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_col_i_phi_fu_851_p4 <= col_reg_1953;
        else 
            ap_phi_mux_col_i_phi_fu_851_p4 <= col_i_reg_847;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_768_p4_assign_proc : process(exitcond_flatten_reg_1664, ap_enable_reg_pp0_iter1, indvar_flatten_reg_764, ap_CS_fsm_pp0_stage0, indvar_flatten_next_reg_1668, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_indvar_flatten_phi_fu_768_p4 <= indvar_flatten_next_reg_1668;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_768_p4 <= indvar_flatten_reg_764;
        end if; 
    end process;


    ap_phi_mux_row_i_phi_fu_779_p4_assign_proc : process(exitcond_flatten_reg_1664, ap_enable_reg_pp0_iter1, row_i_reg_775, ap_CS_fsm_pp0_stage0, row_i_mid2_reg_1865, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_row_i_phi_fu_779_p4 <= row_i_mid2_reg_1865;
        else 
            ap_phi_mux_row_i_phi_fu_779_p4 <= row_i_reg_775;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_01040_2_i_reg_898 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_01048_2_i_reg_888 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_01056_2_i_reg_878 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_01064_2_i_reg_868 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_01072_2_i_reg_858 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op122_read_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op122_read_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op123_read_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op123_read_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op124_read_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op124_read_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op132_load_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op132_load_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op134_load_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op134_load_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op136_load_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op136_load_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op138_load_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op138_load_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op140_load_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op140_load_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op150_load_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op150_load_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op152_load_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op152_load_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op154_load_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op154_load_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op156_load_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op156_load_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op158_load_state4_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op158_load_state4 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op184_load_state5_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op184_load_state5 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op185_load_state5_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op185_load_state5 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op186_load_state5_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op186_load_state5 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op187_load_state5_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op187_load_state5 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op188_load_state5_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op188_load_state5 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op200_load_state5_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op200_load_state5 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op203_load_state5_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op203_load_state5 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op205_load_state5_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op205_load_state5 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op207_load_state5_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op207_load_state5 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op209_load_state5_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op209_load_state5 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op263_store_state6_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op263_store_state6 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op264_store_state6_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op264_store_state6 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op265_store_state6_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op265_store_state6 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op266_store_state6_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op266_store_state6 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op267_store_state6_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op267_store_state6 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op269_store_state6_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op269_store_state6 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op271_store_state6_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op271_store_state6 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op273_store_state6_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op273_store_state6 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op275_store_state6_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op275_store_state6 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;


    ap_predicate_op277_store_state6_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757)
    begin
                ap_predicate_op277_store_state6 <= ((tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0));
    end process;

    ap_ready <= internal_ap_ready;
        b1_V_fu_1479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(val_assign_6_fu_1433_p2),34));

        b2_V_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(val_assign_7_fu_1455_p2),34));

    bot_Itx_V_fu_1547_p0 <= tmp_102_i_fu_1085_p1(13 - 1 downto 0);
    bot_Itx_V_fu_1547_p1 <= tmp_100_i_fu_1077_p1(13 - 1 downto 0);
    bot_Ity_V_fu_1553_p0 <= tmp_102_i_fu_1085_p1(13 - 1 downto 0);
    bot_Ity_V_fu_1553_p1 <= tmp_101_i_fu_1081_p1(13 - 1 downto 0);
    bot_Ixy_V_fu_1541_p0 <= tmp_101_i_fu_1081_p1(13 - 1 downto 0);
    bot_Ixy_V_fu_1541_p1 <= tmp_100_i_fu_1077_p1(13 - 1 downto 0);
    bot_Iyy_V_fu_1535_p0 <= tmp_101_i_fu_1081_p1(13 - 1 downto 0);
    bot_Iyy_V_fu_1535_p1 <= tmp_101_i_fu_1081_p1(13 - 1 downto 0);
    cbDix_address0 <= tmp_103_i_fu_1089_p1(9 - 1 downto 0);
    cbDix_address1 <= cbDix_addr_reg_1853;

    cbDix_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            cbDix_ce0 <= ap_const_logic_1;
        else 
            cbDix_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbDix_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cbDix_ce1 <= ap_const_logic_1;
        else 
            cbDix_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    cbDix_we1_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cbDix_we1 <= ap_const_logic_1;
        else 
            cbDix_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cbDiy_address0 <= tmp_103_i_fu_1089_p1(9 - 1 downto 0);
    cbDiy_address1 <= cbDiy_addr_reg_1859;

    cbDiy_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            cbDiy_ce0 <= ap_const_logic_1;
        else 
            cbDiy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbDiy_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cbDiy_ce1 <= ap_const_logic_1;
        else 
            cbDiy_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    cbDiy_we1_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cbDiy_we1 <= ap_const_logic_1;
        else 
            cbDiy_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cbIxix_address0 <= tmp_103_i_fu_1089_p1(9 - 1 downto 0);
    cbIxix_address1 <= cbIxix_addr_reg_1835;

    cbIxix_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            cbIxix_ce0 <= ap_const_logic_1;
        else 
            cbIxix_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbIxix_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cbIxix_ce1 <= ap_const_logic_1;
        else 
            cbIxix_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    cbIxix_we1_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cbIxix_we1 <= ap_const_logic_1;
        else 
            cbIxix_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cbIxiy_address0 <= tmp_103_i_fu_1089_p1(9 - 1 downto 0);
    cbIxiy_address1 <= cbIxiy_addr_reg_1841;

    cbIxiy_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            cbIxiy_ce0 <= ap_const_logic_1;
        else 
            cbIxiy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbIxiy_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cbIxiy_ce1 <= ap_const_logic_1;
        else 
            cbIxiy_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    cbIxiy_we1_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cbIxiy_we1 <= ap_const_logic_1;
        else 
            cbIxiy_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cbIyiy_address0 <= tmp_103_i_fu_1089_p1(9 - 1 downto 0);
    cbIyiy_address1 <= cbIyiy_addr_reg_1847;

    cbIyiy_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            cbIyiy_ce0 <= ap_const_logic_1;
        else 
            cbIyiy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cbIyiy_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cbIyiy_ce1 <= ap_const_logic_1;
        else 
            cbIyiy_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    cbIyiy_we1_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            cbIyiy_we1 <= ap_const_logic_1;
        else 
            cbIyiy_we1 <= ap_const_logic_0;
        end if; 
    end process;

    col_fu_1283_p2 <= std_logic_vector(unsigned(col_i_mid2_reg_1673) + unsigned(ap_const_lv16_1));
    col_i_mid2_fu_961_p3 <= 
        ap_phi_mux_col_i_phi_fu_851_p4 when (tmp_88_i_fu_945_p2(0) = '1') else 
        ap_const_lv16_0;
    csDixL1_i_fu_1306_p3 <= 
        ap_const_lv32_0 when (tmp_reg_1766(0) = '1') else 
        csDixL_reg_1885;
    csDixR_fu_1341_p2 <= std_logic_vector(signed(tmp_115_cast_i_fu_1338_p1) + signed(cbDix_load_reg_1920));
    csDix_address0 <= tmp_96_i_fu_1068_p1(9 - 1 downto 0);
    csDix_address1 <= tmp_103_i_reg_1826(9 - 1 downto 0);

    csDix_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            csDix_ce0 <= ap_const_logic_1;
        else 
            csDix_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    csDix_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            csDix_ce1 <= ap_const_logic_1;
        else 
            csDix_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    csDix_we1_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            csDix_we1 <= ap_const_logic_1;
        else 
            csDix_we1 <= ap_const_logic_0;
        end if; 
    end process;

    csDiyL1_i_fu_1312_p3 <= 
        ap_const_lv32_0 when (tmp_reg_1766(0) = '1') else 
        csDiyL_reg_1890;
    csDiyR_fu_1351_p2 <= std_logic_vector(signed(tmp_118_cast_i_fu_1348_p1) + signed(cbDiy_load_reg_1930));
    csDiy_address0 <= tmp_96_i_fu_1068_p1(9 - 1 downto 0);
    csDiy_address1 <= tmp_103_i_reg_1826(9 - 1 downto 0);

    csDiy_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            csDiy_ce0 <= ap_const_logic_1;
        else 
            csDiy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    csDiy_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            csDiy_ce1 <= ap_const_logic_1;
        else 
            csDiy_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    csDiy_we1_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            csDiy_we1 <= ap_const_logic_1;
        else 
            csDiy_we1 <= ap_const_logic_0;
        end if; 
    end process;

    csIxixL1_i_fu_1288_p3 <= 
        ap_const_lv32_0 when (tmp_reg_1766(0) = '1') else 
        csIxixL_reg_1870;
    csIxix_address0 <= tmp_96_i_fu_1068_p1(9 - 1 downto 0);
    csIxix_address1 <= tmp_103_i_reg_1826(9 - 1 downto 0);

    csIxix_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            csIxix_ce0 <= ap_const_logic_1;
        else 
            csIxix_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    csIxix_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            csIxix_ce1 <= ap_const_logic_1;
        else 
            csIxix_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    csIxix_we1_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            csIxix_we1 <= ap_const_logic_1;
        else 
            csIxix_we1 <= ap_const_logic_0;
        end if; 
    end process;

    csIxiyL1_i_fu_1294_p3 <= 
        ap_const_lv32_0 when (tmp_reg_1766(0) = '1') else 
        csIxiyL_reg_1875;
    csIxiyR_fu_1321_p2 <= std_logic_vector(signed(tmp_109_cast_i_fu_1318_p1) + signed(cbIxiy_load_reg_1900));
    csIxiy_address0 <= tmp_96_i_fu_1068_p1(9 - 1 downto 0);
    csIxiy_address1 <= tmp_103_i_reg_1826(9 - 1 downto 0);

    csIxiy_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            csIxiy_ce0 <= ap_const_logic_1;
        else 
            csIxiy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    csIxiy_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            csIxiy_ce1 <= ap_const_logic_1;
        else 
            csIxiy_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    csIxiy_we1_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            csIxiy_we1 <= ap_const_logic_1;
        else 
            csIxiy_we1 <= ap_const_logic_0;
        end if; 
    end process;

    csIyiyL1_i_fu_1300_p3 <= 
        ap_const_lv32_0 when (tmp_reg_1766(0) = '1') else 
        csIyiyL_reg_1880;
    csIyiyR_fu_1331_p2 <= std_logic_vector(signed(tmp_112_cast_i_fu_1328_p1) + signed(cbIyiy_load_reg_1910));
    csIyiy_address0 <= tmp_96_i_fu_1068_p1(9 - 1 downto 0);
    csIyiy_address1 <= tmp_103_i_reg_1826(9 - 1 downto 0);

    csIyiy_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            csIyiy_ce0 <= ap_const_logic_1;
        else 
            csIyiy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    csIyiy_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            csIyiy_ce1 <= ap_const_logic_1;
        else 
            csIyiy_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    csIyiy_we1_assign_proc : process(exitcond_flatten_reg_1664, tmp_91_i_reg_1757, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            csIyiy_we1 <= ap_const_logic_1;
        else 
            csIyiy_we1 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_flatten_fu_950_p2 <= "1" when (indvar_flatten_cast_fu_937_p1 = bound_reg_1651) else "0";
    grp_fu_1527_p0 <= grp_fu_1527_p00(16 - 1 downto 0);
    grp_fu_1527_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(height_read_reg_1623),17));
    grp_fu_1527_p1 <= ap_const_lv17_5(4 - 1 downto 0);
    grp_fu_1527_p2 <= grp_fu_1527_p20(17 - 1 downto 0);
    grp_fu_1527_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_i_fu_927_p2),34));
    grp_fu_1559_p0 <= tmp_97_i_fu_1232_p1(13 - 1 downto 0);
    grp_fu_1559_p1 <= tmp_97_i_fu_1232_p1(13 - 1 downto 0);
    grp_fu_1567_p0 <= tmp_98_i_fu_1236_p1(13 - 1 downto 0);
    grp_fu_1567_p1 <= tmp_98_i_fu_1236_p1(13 - 1 downto 0);
    grp_fu_1574_p0 <= tmp_98_i_fu_1236_p1(13 - 1 downto 0);
    grp_fu_1574_p1 <= tmp_97_i_fu_1232_p1(13 - 1 downto 0);
    grp_fu_1581_p0 <= tmp_99_i_fu_1240_p1(13 - 1 downto 0);
    grp_fu_1581_p1 <= tmp_97_i_fu_1232_p1(13 - 1 downto 0);
    grp_fu_1588_p0 <= tmp_99_i_fu_1240_p1(13 - 1 downto 0);
    grp_fu_1588_p1 <= tmp_98_i_fu_1236_p1(13 - 1 downto 0);
    grp_fu_1595_p0 <= tmp_100_i_reg_1800(13 - 1 downto 0);
    grp_fu_1595_p1 <= tmp_100_i_reg_1800(13 - 1 downto 0);

    height_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, height_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_blk_n <= height_empty_n;
        else 
            height_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    height_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, height_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_out_blk_n <= height_out_full_n;
        else 
            height_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_out_din <= height_dout;

    height_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, height_empty_n, width_empty_n, height_out_full_n, width_out_full_n)
    begin
        if ((not(((width_out_full_n = ap_const_logic_0) or (height_out_full_n = ap_const_logic_0) or (width_empty_n = ap_const_logic_0) or (height_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_out_write <= ap_const_logic_1;
        else 
            height_out_write <= ap_const_logic_0;
        end if; 
    end process;


    height_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, height_empty_n, width_empty_n, height_out_full_n, width_out_full_n)
    begin
        if ((not(((width_out_full_n = ap_const_logic_0) or (height_out_full_n = ap_const_logic_0) or (width_empty_n = ap_const_logic_0) or (height_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_read <= ap_const_logic_1;
        else 
            height_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_cast_fu_937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_indvar_flatten_phi_fu_768_p4),34));
    indvar_flatten_next_fu_955_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_768_p4) + unsigned(ap_const_lv33_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    nIdx_1_fu_1128_p3 <= 
        ap_const_lv32_0 when (tmp_125_i_fu_1123_p2(0) = '1') else 
        nIdx_fu_1117_p2;
    nIdx_fu_1117_p1 <= nIdx_2_fu_300;
    nIdx_fu_1117_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(nIdx_fu_1117_p1));
    p_01040_2_i_56_fu_1519_p3 <= 
        ap_const_lv34_0 when (tmp_130_i_reg_1940(0) = '1') else 
        ap_phi_reg_pp0_iter1_p_01040_2_i_reg_898;
    p_01048_2_i_55_fu_1511_p3 <= 
        ap_const_lv34_0 when (tmp_130_i_reg_1940(0) = '1') else 
        ap_phi_reg_pp0_iter1_p_01048_2_i_reg_888;
    p_01056_2_i_54_fu_1503_p3 <= 
        ap_const_lv34_0 when (tmp_130_i_reg_1940(0) = '1') else 
        ap_phi_reg_pp0_iter1_p_01056_2_i_reg_878;
    p_01064_2_i_53_fu_1495_p3 <= 
        ap_const_lv34_0 when (tmp_130_i_reg_1940(0) = '1') else 
        ap_phi_reg_pp0_iter1_p_01064_2_i_reg_868;
    p_01072_2_i_52_fu_1487_p3 <= 
        ap_const_lv34_0 when (tmp_130_i_reg_1940(0) = '1') else 
        ap_phi_reg_pp0_iter1_p_01072_2_i_reg_858;
    p_Result_s_fu_1045_p1 <= It_img_V_dout;
    p_Result_s_fu_1045_p2 <= Iy_img_V_dout;
    p_Result_s_fu_1045_p3 <= Ix_img_V_dout;
    p_i_fu_1109_p3 <= 
        ap_const_lv32_0 when (tmp_124_i_fu_1104_p2(0) = '1') else 
        zIdx_fu_1098_p2;

    packed3_lines_buffer_10_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, packed3_lines_buffer_11_reg_1702, ap_block_pp0_stage0, tmp_90_i_fu_1008_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                packed3_lines_buffer_10_address0 <= packed3_lines_buffer_11_reg_1702;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                packed3_lines_buffer_10_address0 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            else 
                packed3_lines_buffer_10_address0 <= "XXXXXXXXX";
            end if;
        else 
            packed3_lines_buffer_10_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    packed3_lines_buffer_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            packed3_lines_buffer_10_ce0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1664, tmp_89_i_reg_1698, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_89_i_reg_1698 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            packed3_lines_buffer_10_we0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, packed3_lines_buffer_24_reg_1737, ap_block_pp0_stage0, tmp_90_i_fu_1008_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                packed3_lines_buffer_1_address0 <= packed3_lines_buffer_24_reg_1737;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                packed3_lines_buffer_1_address0 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            else 
                packed3_lines_buffer_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            packed3_lines_buffer_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    packed3_lines_buffer_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            packed3_lines_buffer_1_ce0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1664, tmp_89_i_reg_1698, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_89_i_reg_1698 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            packed3_lines_buffer_1_we0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_2_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, packed3_lines_buffer_22_reg_1732, ap_block_pp0_stage0, tmp_90_i_fu_1008_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                packed3_lines_buffer_2_address0 <= packed3_lines_buffer_22_reg_1732;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                packed3_lines_buffer_2_address0 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            else 
                packed3_lines_buffer_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            packed3_lines_buffer_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    packed3_lines_buffer_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            packed3_lines_buffer_2_ce0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1664, tmp_89_i_reg_1698, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_89_i_reg_1698 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            packed3_lines_buffer_2_we0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_3_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, packed3_lines_buffer_20_reg_1727, ap_block_pp0_stage0, tmp_90_i_fu_1008_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                packed3_lines_buffer_3_address0 <= packed3_lines_buffer_20_reg_1727;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                packed3_lines_buffer_3_address0 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            else 
                packed3_lines_buffer_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            packed3_lines_buffer_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    packed3_lines_buffer_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            packed3_lines_buffer_3_ce0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1664, tmp_89_i_reg_1698, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_89_i_reg_1698 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            packed3_lines_buffer_3_we0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_4_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, packed3_lines_buffer_18_reg_1722, ap_block_pp0_stage0, tmp_90_i_fu_1008_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                packed3_lines_buffer_4_address0 <= packed3_lines_buffer_18_reg_1722;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                packed3_lines_buffer_4_address0 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            else 
                packed3_lines_buffer_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            packed3_lines_buffer_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    packed3_lines_buffer_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            packed3_lines_buffer_4_ce0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1664, tmp_89_i_reg_1698, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_89_i_reg_1698 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            packed3_lines_buffer_4_we0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_5_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, packed3_lines_buffer_16_reg_1717, ap_block_pp0_stage0, tmp_90_i_fu_1008_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                packed3_lines_buffer_5_address0 <= packed3_lines_buffer_16_reg_1717;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                packed3_lines_buffer_5_address0 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            else 
                packed3_lines_buffer_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            packed3_lines_buffer_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    packed3_lines_buffer_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            packed3_lines_buffer_5_ce0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1664, tmp_89_i_reg_1698, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_89_i_reg_1698 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            packed3_lines_buffer_5_we0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_6_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, packed3_lines_buffer_14_reg_1712, ap_block_pp0_stage0, tmp_90_i_fu_1008_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                packed3_lines_buffer_6_address0 <= packed3_lines_buffer_14_reg_1712;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                packed3_lines_buffer_6_address0 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            else 
                packed3_lines_buffer_6_address0 <= "XXXXXXXXX";
            end if;
        else 
            packed3_lines_buffer_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    packed3_lines_buffer_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            packed3_lines_buffer_6_ce0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1664, tmp_89_i_reg_1698, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_89_i_reg_1698 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            packed3_lines_buffer_6_we0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_7_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, packed3_lines_buffer_12_reg_1707, ap_block_pp0_stage0, tmp_90_i_fu_1008_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                packed3_lines_buffer_7_address0 <= packed3_lines_buffer_12_reg_1707;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                packed3_lines_buffer_7_address0 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            else 
                packed3_lines_buffer_7_address0 <= "XXXXXXXXX";
            end if;
        else 
            packed3_lines_buffer_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    packed3_lines_buffer_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            packed3_lines_buffer_7_ce0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1664, tmp_89_i_reg_1698, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_89_i_reg_1698 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            packed3_lines_buffer_7_we0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_8_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_90_i_fu_1008_p1, tmp_94_i_fu_1056_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                packed3_lines_buffer_8_address0 <= tmp_94_i_fu_1056_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                packed3_lines_buffer_8_address0 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            else 
                packed3_lines_buffer_8_address0 <= "XXXXXXXXX";
            end if;
        else 
            packed3_lines_buffer_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    packed3_lines_buffer_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            packed3_lines_buffer_8_ce0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    packed3_lines_buffer_8_d0 <= ((p_Result_s_fu_1045_p1 & p_Result_s_fu_1045_p2) & p_Result_s_fu_1045_p3);

    packed3_lines_buffer_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1664, tmp_91_i_reg_1757, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_91_i_reg_1757 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            packed3_lines_buffer_8_we0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_9_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, packed3_lines_buffer_28_reg_1747, ap_block_pp0_stage0, tmp_90_i_fu_1008_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                packed3_lines_buffer_9_address0 <= packed3_lines_buffer_28_reg_1747;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                packed3_lines_buffer_9_address0 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            else 
                packed3_lines_buffer_9_address0 <= "XXXXXXXXX";
            end if;
        else 
            packed3_lines_buffer_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    packed3_lines_buffer_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            packed3_lines_buffer_9_ce0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1664, tmp_89_i_reg_1698, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_89_i_reg_1698 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            packed3_lines_buffer_9_we0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, packed3_lines_buffer_26_reg_1742, ap_block_pp0_stage0, tmp_90_i_fu_1008_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                packed3_lines_buffer_address0 <= packed3_lines_buffer_26_reg_1742;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                packed3_lines_buffer_address0 <= tmp_90_i_fu_1008_p1(9 - 1 downto 0);
            else 
                packed3_lines_buffer_address0 <= "XXXXXXXXX";
            end if;
        else 
            packed3_lines_buffer_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    packed3_lines_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            packed3_lines_buffer_ce0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    packed3_lines_buffer_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_1664, tmp_89_i_reg_1698, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (tmp_89_i_reg_1698 = ap_const_lv1_1) and (exitcond_flatten_reg_1664 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            packed3_lines_buffer_we0 <= ap_const_logic_1;
        else 
            packed3_lines_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    rev1_fu_1164_p2 <= (ult1_reg_1688 xor ap_const_lv1_1);
    rev2_fu_1169_p2 <= (ult2_reg_1693 xor ap_const_lv1_1);
    rev_fu_1249_p2 <= (ult_reg_1761 xor ap_const_lv1_1);
    row_fu_969_p2 <= std_logic_vector(unsigned(ap_phi_mux_row_i_phi_fu_779_p4) + unsigned(ap_const_lv16_1));
    row_i_mid2_fu_1199_p3 <= 
        row_i_reg_775 when (tmp_88_i_reg_1656(0) = '1') else 
        row_reg_1681;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    t_der_V_1_fu_1222_p4 <= p_Val2_s_fu_308(38 downto 26);
    tmp1_fu_1254_p2 <= (tmp_85_i_mid2_fu_1174_p3 and tmp_126_i_fu_1244_p2);
    tmp2_fu_1260_p2 <= (tmp_84_i_mid2_fu_1157_p3 and rev_fu_1249_p2);
    tmp_100_i_fu_1077_p0 <= Ix_img_V_dout;
        tmp_100_i_fu_1077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_100_i_fu_1077_p0),26));

    tmp_101_i_fu_1081_p0 <= Iy_img_V_dout;
        tmp_101_i_fu_1081_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_101_i_fu_1081_p0),26));

    tmp_102_i_fu_1085_p0 <= It_img_V_dout;
        tmp_102_i_fu_1085_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_102_i_fu_1085_p0),26));

    tmp_103_i_fu_1089_p0 <= nIdx_2_fu_300;
        tmp_103_i_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_103_i_fu_1089_p0),64));

        tmp_109_cast_i_fu_1318_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_109_i_reg_1905),32));

        tmp_112_cast_i_fu_1328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_112_i_reg_1915),32));

        tmp_115_cast_i_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_115_i_reg_1925),32));

        tmp_118_cast_i_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_118_i_reg_1935),32));

    tmp_119_i_fu_1362_p2 <= std_logic_vector(unsigned(grp_fu_1595_p3) - unsigned(csIxixL1_i_fu_1288_p3));
    tmp_120_i_fu_1383_p2 <= std_logic_vector(unsigned(csIxiyR_fu_1321_p2) - unsigned(csIxiyL1_i_fu_1294_p3));
    tmp_121_i_fu_1405_p2 <= std_logic_vector(unsigned(csIyiyR_fu_1331_p2) - unsigned(csIyiyL1_i_fu_1300_p3));
    tmp_122_i_fu_1427_p2 <= std_logic_vector(unsigned(csDixR_fu_1341_p2) - unsigned(csDixL1_i_fu_1306_p3));
    tmp_123_i_fu_1449_p2 <= std_logic_vector(unsigned(csDiyR_fu_1351_p2) - unsigned(csDiyL1_i_fu_1312_p3));
    tmp_124_i_fu_1104_p2 <= "1" when (zIdx_fu_1098_p2 = tmp_78_i_reg_1640) else "0";
    tmp_125_i_fu_1123_p2 <= "1" when (nIdx_fu_1117_p2 = tmp_78_i_reg_1640) else "0";
    tmp_126_i_fu_1244_p2 <= "1" when (unsigned(col_i_mid2_reg_1673) < unsigned(ap_const_lv16_5)) else "0";
    tmp_130_i_fu_1266_p2 <= (tmp2_fu_1260_p2 and tmp1_fu_1254_p2);
    tmp_131_i_fu_1272_p2 <= "1" when (unsigned(col_i_mid2_reg_1673) > unsigned(ap_const_lv16_4)) else "0";
    tmp_132_i_fu_1277_p2 <= (tmp_86_i_mid2_fu_1192_p3 and tmp_131_i_fu_1272_p2);
    tmp_78_cast_i_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_read_reg_1632),17));
    tmp_78_i_fu_921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_read_reg_1632),32));
    tmp_79_i_fu_927_p2 <= std_logic_vector(unsigned(tmp_78_cast_i_fu_924_p1) + unsigned(ap_const_lv17_5));
    tmp_82_i_fu_980_p2 <= "1" when (unsigned(ap_phi_mux_row_i_phi_fu_779_p4) < unsigned(height_read_reg_1623)) else "0";
    tmp_82_i_mid1_fu_975_p2 <= "1" when (unsigned(row_fu_969_p2) < unsigned(height_read_reg_1623)) else "0";
    tmp_82_i_mid2_fu_985_p3 <= 
        tmp_82_i_fu_980_p2 when (tmp_88_i_fu_945_p2(0) = '1') else 
        tmp_82_i_mid1_fu_975_p2;
    tmp_84_i_fu_1151_p2 <= "1" when (unsigned(row_i_reg_775) < unsigned(ap_const_lv16_5)) else "0";
    tmp_84_i_mid1_fu_1146_p2 <= "1" when (unsigned(row_reg_1681) < unsigned(ap_const_lv16_5)) else "0";
    tmp_84_i_mid2_fu_1157_p3 <= 
        tmp_84_i_fu_1151_p2 when (tmp_88_i_reg_1656(0) = '1') else 
        tmp_84_i_mid1_fu_1146_p2;
    tmp_85_i_mid2_fu_1174_p3 <= 
        rev2_fu_1169_p2 when (tmp_88_i_reg_1656(0) = '1') else 
        rev1_fu_1164_p2;
    tmp_86_i_fu_1186_p2 <= "1" when (unsigned(row_i_reg_775) > unsigned(ap_const_lv16_4)) else "0";
    tmp_86_i_mid1_fu_1181_p2 <= "1" when (unsigned(row_reg_1681) > unsigned(ap_const_lv16_4)) else "0";
    tmp_86_i_mid2_fu_1192_p3 <= 
        tmp_86_i_fu_1186_p2 when (tmp_88_i_reg_1656(0) = '1') else 
        tmp_86_i_mid1_fu_1181_p2;
    tmp_87_cast_i_fu_941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_col_i_phi_fu_851_p4),17));
    tmp_88_i_fu_945_p2 <= "1" when (unsigned(tmp_87_cast_i_fu_941_p1) < unsigned(tmp_79_i_reg_1646)) else "0";
    tmp_89_i_fu_1003_p2 <= "1" when (unsigned(col_i_mid2_fu_961_p3) < unsigned(width_read_reg_1632)) else "0";
    tmp_90_i_fu_1008_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_i_mid2_fu_961_p3),64));
    tmp_91_i_fu_1023_p2 <= (tmp_89_i_fu_1003_p2 and tmp_82_i_mid2_fu_985_p3);
    tmp_94_i_fu_1056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_i_mid2_reg_1673),64));
    tmp_96_i_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zIdx_1_i_fu_304),64));
        tmp_97_i_fu_1232_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_der_V_1_fu_1208_p1),26));

        tmp_98_i_fu_1236_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_der_V_1_fu_1212_p4),26));

        tmp_99_i_fu_1240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(t_der_V_1_fu_1222_p4),26));

    ult1_fu_993_p2 <= "1" when (unsigned(row_fu_969_p2) < unsigned(height_read_reg_1623)) else "0";
    ult2_fu_998_p2 <= "1" when (unsigned(ap_phi_mux_row_i_phi_fu_779_p4) < unsigned(height_read_reg_1623)) else "0";
    ult_fu_1029_p2 <= "1" when (unsigned(col_i_mid2_fu_961_p3) < unsigned(width_read_reg_1632)) else "0";
    val_assign_4_fu_1389_p2 <= std_logic_vector(unsigned(tmp_120_i_fu_1383_p2) + unsigned(sum_Ixy));
    val_assign_5_fu_1411_p2 <= std_logic_vector(unsigned(tmp_121_i_fu_1405_p2) + unsigned(sum_Iyy));
    val_assign_6_fu_1433_p2 <= std_logic_vector(unsigned(tmp_122_i_fu_1427_p2) + unsigned(sum_Itx));
    val_assign_7_fu_1455_p2 <= std_logic_vector(unsigned(tmp_123_i_fu_1449_p2) + unsigned(sum_Ity));
    val_assign_fu_1367_p2 <= std_logic_vector(unsigned(tmp_119_i_fu_1362_p2) + unsigned(sum_Ixx));

    width_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, width_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_blk_n <= width_empty_n;
        else 
            width_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    width_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, width_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_out_blk_n <= width_out_full_n;
        else 
            width_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    width_out_din <= width_dout;

    width_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, height_empty_n, width_empty_n, height_out_full_n, width_out_full_n)
    begin
        if ((not(((width_out_full_n = ap_const_logic_0) or (height_out_full_n = ap_const_logic_0) or (width_empty_n = ap_const_logic_0) or (height_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_out_write <= ap_const_logic_1;
        else 
            width_out_write <= ap_const_logic_0;
        end if; 
    end process;


    width_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, height_empty_n, width_empty_n, height_out_full_n, width_out_full_n)
    begin
        if ((not(((width_out_full_n = ap_const_logic_0) or (height_out_full_n = ap_const_logic_0) or (width_empty_n = ap_const_logic_0) or (height_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_read <= ap_const_logic_1;
        else 
            width_read <= ap_const_logic_0;
        end if; 
    end process;

    x_der_V_1_fu_1208_p1 <= p_Val2_s_fu_308(13 - 1 downto 0);
    y_der_V_1_fu_1212_p4 <= p_Val2_s_fu_308(25 downto 13);
    zIdx_fu_1098_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(zIdx_1_i_fu_304));
end behav;
