
module zqynq_lab_1_design_axi_bram_ctrl_0_bram_0(clka,rsta,ena,wea,addra,dina,douta,clkb,rstb,enb,web,addrb,
                                                 dinb,doutb);

  input  clka;
  input  rsta;
  input  ena;
  input  [3:0] wea;
  input  [31:0] addra;
  input  [31:0] dina;
  output [31:0] douta;
  input  clkb;
  input  rstb;
  input  enb;
  input  [3:0] web;
  input  [31:0] addrb;
  input  [31:0] dinb;
  output [31:0] doutb;


endmodule

