{
  "module_name": "mt8195-afe-pcm.c",
  "hash_id": "867e6a489cc1bd7411162cc0ad84bfe35553fef53db07e6bd79677b58ded66b9",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt8195/mt8195-afe-pcm.c",
  "human_readable_source": "\n \n\n#include <linux/delay.h>\n#include <linux/dma-mapping.h>\n#include <linux/module.h>\n#include <linux/mfd/syscon.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/of_platform.h>\n#include <linux/of_reserved_mem.h>\n#include <linux/pm_runtime.h>\n#include <linux/reset.h>\n#include \"mt8195-afe-common.h\"\n#include \"mt8195-afe-clk.h\"\n#include \"mt8195-reg.h\"\n#include \"../common/mtk-afe-platform-driver.h\"\n#include \"../common/mtk-afe-fe-dai.h\"\n\n#define MT8195_MEMIF_BUFFER_BYTES_ALIGN  (0x40)\n#define MT8195_MEMIF_DL7_MAX_PERIOD_SIZE (0x3fff)\n\nstruct mtk_dai_memif_priv {\n\tunsigned int asys_timing_sel;\n};\n\nstatic const struct snd_pcm_hardware mt8195_afe_hardware = {\n\t.info = SNDRV_PCM_INFO_MMAP |\n\t\tSNDRV_PCM_INFO_INTERLEAVED |\n\t\tSNDRV_PCM_INFO_MMAP_VALID,\n\t.formats = SNDRV_PCM_FMTBIT_S16_LE |\n\t\t   SNDRV_PCM_FMTBIT_S24_LE |\n\t\t   SNDRV_PCM_FMTBIT_S32_LE,\n\t.period_bytes_min = 64,\n\t.period_bytes_max = 256 * 1024,\n\t.periods_min = 2,\n\t.periods_max = 256,\n\t.buffer_bytes_max = 256 * 2 * 1024,\n};\n\nstruct mt8195_afe_rate {\n\tunsigned int rate;\n\tunsigned int reg_value;\n};\n\nstatic const struct mt8195_afe_rate mt8195_afe_rates[] = {\n\t{ .rate = 8000, .reg_value = 0, },\n\t{ .rate = 12000, .reg_value = 1, },\n\t{ .rate = 16000, .reg_value = 2, },\n\t{ .rate = 24000, .reg_value = 3, },\n\t{ .rate = 32000, .reg_value = 4, },\n\t{ .rate = 48000, .reg_value = 5, },\n\t{ .rate = 96000, .reg_value = 6, },\n\t{ .rate = 192000, .reg_value = 7, },\n\t{ .rate = 384000, .reg_value = 8, },\n\t{ .rate = 7350, .reg_value = 16, },\n\t{ .rate = 11025, .reg_value = 17, },\n\t{ .rate = 14700, .reg_value = 18, },\n\t{ .rate = 22050, .reg_value = 19, },\n\t{ .rate = 29400, .reg_value = 20, },\n\t{ .rate = 44100, .reg_value = 21, },\n\t{ .rate = 88200, .reg_value = 22, },\n\t{ .rate = 176400, .reg_value = 23, },\n\t{ .rate = 352800, .reg_value = 24, },\n};\n\nint mt8195_afe_fs_timing(unsigned int rate)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(mt8195_afe_rates); i++)\n\t\tif (mt8195_afe_rates[i].rate == rate)\n\t\t\treturn mt8195_afe_rates[i].reg_value;\n\n\treturn -EINVAL;\n}\n\nstatic int mt8195_memif_fs(struct snd_pcm_substream *substream,\n\t\t\t   unsigned int rate)\n{\n\tstruct snd_soc_pcm_runtime *rtd = substream->private_data;\n\tstruct snd_soc_component *component =\n\t\t\tsnd_soc_rtdcom_lookup(rtd, AFE_PCM_NAME);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(component);\n\tint id = asoc_rtd_to_cpu(rtd, 0)->id;\n\tstruct mtk_base_afe_memif *memif = &afe->memif[id];\n\tint fs = mt8195_afe_fs_timing(rate);\n\n\tswitch (memif->data->id) {\n\tcase MT8195_AFE_MEMIF_DL10:\n\t\tfs = MT8195_ETDM_OUT3_1X_EN;\n\t\tbreak;\n\tcase MT8195_AFE_MEMIF_UL8:\n\t\tfs = MT8195_ETDM_IN1_NX_EN;\n\t\tbreak;\n\tcase MT8195_AFE_MEMIF_UL3:\n\t\tfs = MT8195_ETDM_IN2_NX_EN;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn fs;\n}\n\nstatic int mt8195_irq_fs(struct snd_pcm_substream *substream,\n\t\t\t unsigned int rate)\n{\n\tint fs = mt8195_memif_fs(substream, rate);\n\n\tswitch (fs) {\n\tcase MT8195_ETDM_IN1_NX_EN:\n\t\tfs = MT8195_ETDM_IN1_1X_EN;\n\t\tbreak;\n\tcase MT8195_ETDM_IN2_NX_EN:\n\t\tfs = MT8195_ETDM_IN2_1X_EN;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn fs;\n}\n\nenum {\n\tMT8195_AFE_CM0,\n\tMT8195_AFE_CM1,\n\tMT8195_AFE_CM2,\n\tMT8195_AFE_CM_NUM,\n};\n\nstruct mt8195_afe_channel_merge {\n\tint id;\n\tint reg;\n\tunsigned int sel_shift;\n\tunsigned int sel_maskbit;\n\tunsigned int sel_default;\n\tunsigned int ch_num_shift;\n\tunsigned int ch_num_maskbit;\n\tunsigned int en_shift;\n\tunsigned int en_maskbit;\n\tunsigned int update_cnt_shift;\n\tunsigned int update_cnt_maskbit;\n\tunsigned int update_cnt_default;\n};\n\nstatic const struct mt8195_afe_channel_merge\n\tmt8195_afe_cm[MT8195_AFE_CM_NUM] = {\n\t[MT8195_AFE_CM0] = {\n\t\t.id = MT8195_AFE_CM0,\n\t\t.reg = AFE_CM0_CON,\n\t\t.sel_shift = 30,\n\t\t.sel_maskbit = 0x1,\n\t\t.sel_default = 1,\n\t\t.ch_num_shift = 2,\n\t\t.ch_num_maskbit = 0x3f,\n\t\t.en_shift = 0,\n\t\t.en_maskbit = 0x1,\n\t\t.update_cnt_shift = 16,\n\t\t.update_cnt_maskbit = 0x1fff,\n\t\t.update_cnt_default = 0x3,\n\t},\n\t[MT8195_AFE_CM1] = {\n\t\t.id = MT8195_AFE_CM1,\n\t\t.reg = AFE_CM1_CON,\n\t\t.sel_shift = 30,\n\t\t.sel_maskbit = 0x1,\n\t\t.sel_default = 1,\n\t\t.ch_num_shift = 2,\n\t\t.ch_num_maskbit = 0x1f,\n\t\t.en_shift = 0,\n\t\t.en_maskbit = 0x1,\n\t\t.update_cnt_shift = 16,\n\t\t.update_cnt_maskbit = 0x1fff,\n\t\t.update_cnt_default = 0x3,\n\t},\n\t[MT8195_AFE_CM2] = {\n\t\t.id = MT8195_AFE_CM2,\n\t\t.reg = AFE_CM2_CON,\n\t\t.sel_shift = 30,\n\t\t.sel_maskbit = 0x1,\n\t\t.sel_default = 1,\n\t\t.ch_num_shift = 2,\n\t\t.ch_num_maskbit = 0x1f,\n\t\t.en_shift = 0,\n\t\t.en_maskbit = 0x1,\n\t\t.update_cnt_shift = 16,\n\t\t.update_cnt_maskbit = 0x1fff,\n\t\t.update_cnt_default = 0x3,\n\t},\n};\n\nstatic int mt8195_afe_memif_is_ul(int id)\n{\n\tif (id >= MT8195_AFE_MEMIF_UL_START && id < MT8195_AFE_MEMIF_END)\n\t\treturn 1;\n\telse\n\t\treturn 0;\n}\n\nstatic const struct mt8195_afe_channel_merge*\nmt8195_afe_found_cm(struct snd_soc_dai *dai)\n{\n\tstruct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);\n\tint id = -EINVAL;\n\n\tif (mt8195_afe_memif_is_ul(dai->id) == 0)\n\t\treturn NULL;\n\n\tswitch (dai->id) {\n\tcase MT8195_AFE_MEMIF_UL9:\n\t\tid = MT8195_AFE_CM0;\n\t\tbreak;\n\tcase MT8195_AFE_MEMIF_UL2:\n\t\tid = MT8195_AFE_CM1;\n\t\tbreak;\n\tcase MT8195_AFE_MEMIF_UL10:\n\t\tid = MT8195_AFE_CM2;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tif (id < 0) {\n\t\tdev_dbg(afe->dev, \"%s, memif %d cannot find CM!\\n\",\n\t\t\t__func__, dai->id);\n\t\treturn NULL;\n\t}\n\n\treturn &mt8195_afe_cm[id];\n}\n\nstatic int mt8195_afe_config_cm(struct mtk_base_afe *afe,\n\t\t\t\tconst struct mt8195_afe_channel_merge *cm,\n\t\t\t\tunsigned int channels)\n{\n\tif (!cm)\n\t\treturn -EINVAL;\n\n\tregmap_update_bits(afe->regmap,\n\t\t\t   cm->reg,\n\t\t\t   cm->sel_maskbit << cm->sel_shift,\n\t\t\t   cm->sel_default << cm->sel_shift);\n\n\tregmap_update_bits(afe->regmap,\n\t\t\t   cm->reg,\n\t\t\t   cm->ch_num_maskbit << cm->ch_num_shift,\n\t\t\t   (channels - 1) << cm->ch_num_shift);\n\n\tregmap_update_bits(afe->regmap,\n\t\t\t   cm->reg,\n\t\t\t   cm->update_cnt_maskbit << cm->update_cnt_shift,\n\t\t\t   cm->update_cnt_default << cm->update_cnt_shift);\n\n\treturn 0;\n}\n\nstatic int mt8195_afe_enable_cm(struct mtk_base_afe *afe,\n\t\t\t\tconst struct mt8195_afe_channel_merge *cm,\n\t\t\t\tbool enable)\n{\n\tif (!cm)\n\t\treturn -EINVAL;\n\n\tregmap_update_bits(afe->regmap,\n\t\t\t   cm->reg,\n\t\t\t   cm->en_maskbit << cm->en_shift,\n\t\t\t   enable << cm->en_shift);\n\n\treturn 0;\n}\n\nstatic int\nmt8195_afe_paired_memif_clk_prepare(struct snd_pcm_substream *substream,\n\t\t\t\t    struct snd_soc_dai *dai,\n\t\t\t\t    int enable)\n{\n\tstruct snd_soc_pcm_runtime *rtd = substream->private_data;\n\tstruct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);\n\tstruct mt8195_afe_private *afe_priv = afe->platform_priv;\n\tint id = asoc_rtd_to_cpu(rtd, 0)->id;\n\tint clk_id;\n\n\tif (id != MT8195_AFE_MEMIF_DL8 && id != MT8195_AFE_MEMIF_DL10)\n\t\treturn 0;\n\n\tif (enable) {\n\t\tclk_id = MT8195_CLK_AUD_MEMIF_DL10;\n\t\tmt8195_afe_prepare_clk(afe, afe_priv->clk[clk_id]);\n\t\tclk_id = MT8195_CLK_AUD_MEMIF_DL8;\n\t\tmt8195_afe_prepare_clk(afe, afe_priv->clk[clk_id]);\n\t} else {\n\t\tclk_id = MT8195_CLK_AUD_MEMIF_DL8;\n\t\tmt8195_afe_unprepare_clk(afe, afe_priv->clk[clk_id]);\n\t\tclk_id = MT8195_CLK_AUD_MEMIF_DL10;\n\t\tmt8195_afe_unprepare_clk(afe, afe_priv->clk[clk_id]);\n\t}\n\n\treturn 0;\n}\n\nstatic int\nmt8195_afe_paired_memif_clk_enable(struct snd_pcm_substream *substream,\n\t\t\t\t   struct snd_soc_dai *dai,\n\t\t\t\t   int enable)\n{\n\tstruct snd_soc_pcm_runtime *rtd = substream->private_data;\n\tstruct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);\n\tstruct mt8195_afe_private *afe_priv = afe->platform_priv;\n\tint id = asoc_rtd_to_cpu(rtd, 0)->id;\n\tint clk_id;\n\n\tif (id != MT8195_AFE_MEMIF_DL8 && id != MT8195_AFE_MEMIF_DL10)\n\t\treturn 0;\n\n\tif (enable) {\n\t\t \n\t\tclk_id = MT8195_CLK_AUD_MEMIF_DL10;\n\t\tmt8195_afe_enable_clk_atomic(afe, afe_priv->clk[clk_id]);\n\t\tudelay(1);\n\t\t \n\t\tclk_id = MT8195_CLK_AUD_MEMIF_DL8;\n\t\tmt8195_afe_enable_clk_atomic(afe, afe_priv->clk[clk_id]);\n\t} else {\n\t\t \n\t\tclk_id = MT8195_CLK_AUD_MEMIF_DL8;\n\t\tmt8195_afe_disable_clk_atomic(afe, afe_priv->clk[clk_id]);\n\t\t \n\t\tclk_id = MT8195_CLK_AUD_MEMIF_DL10;\n\t\tmt8195_afe_disable_clk_atomic(afe, afe_priv->clk[clk_id]);\n\t}\n\n\treturn 0;\n}\n\nstatic int mt8195_afe_fe_startup(struct snd_pcm_substream *substream,\n\t\t\t\t struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_pcm_runtime *rtd = substream->private_data;\n\tstruct snd_pcm_runtime *runtime = substream->runtime;\n\tstruct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);\n\tint id = asoc_rtd_to_cpu(rtd, 0)->id;\n\tint ret = 0;\n\n\tmt8195_afe_paired_memif_clk_prepare(substream, dai, 1);\n\n\tret = mtk_afe_fe_startup(substream, dai);\n\n\tsnd_pcm_hw_constraint_step(runtime, 0,\n\t\t\t\t   SNDRV_PCM_HW_PARAM_BUFFER_BYTES,\n\t\t\t\t   MT8195_MEMIF_BUFFER_BYTES_ALIGN);\n\n\tif (id != MT8195_AFE_MEMIF_DL7)\n\t\tgoto out;\n\n\tret = snd_pcm_hw_constraint_minmax(runtime,\n\t\t\t\t\t   SNDRV_PCM_HW_PARAM_PERIOD_SIZE,\n\t\t\t\t\t   1,\n\t\t\t\t\t   MT8195_MEMIF_DL7_MAX_PERIOD_SIZE);\n\tif (ret < 0)\n\t\tdev_dbg(afe->dev, \"hw_constraint_minmax failed\\n\");\nout:\n\treturn ret;\n}\n\nstatic void mt8195_afe_fe_shutdown(struct snd_pcm_substream *substream,\n\t\t\t\t   struct snd_soc_dai *dai)\n{\n\tmtk_afe_fe_shutdown(substream, dai);\n\tmt8195_afe_paired_memif_clk_prepare(substream, dai, 0);\n}\n\nstatic int mt8195_afe_fe_hw_params(struct snd_pcm_substream *substream,\n\t\t\t\t   struct snd_pcm_hw_params *params,\n\t\t\t\t   struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_pcm_runtime *rtd = substream->private_data;\n\tstruct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);\n\tint id = asoc_rtd_to_cpu(rtd, 0)->id;\n\tstruct mtk_base_afe_memif *memif = &afe->memif[id];\n\tconst struct mtk_base_memif_data *data = memif->data;\n\tconst struct mt8195_afe_channel_merge *cm = mt8195_afe_found_cm(dai);\n\tunsigned int ch_num = params_channels(params);\n\n\tmt8195_afe_config_cm(afe, cm, params_channels(params));\n\n\tif (data->ch_num_reg >= 0) {\n\t\tregmap_update_bits(afe->regmap, data->ch_num_reg,\n\t\t\t\t   data->ch_num_maskbit << data->ch_num_shift,\n\t\t\t\t   ch_num << data->ch_num_shift);\n\t}\n\n\treturn mtk_afe_fe_hw_params(substream, params, dai);\n}\n\nstatic int mt8195_afe_fe_hw_free(struct snd_pcm_substream *substream,\n\t\t\t\t struct snd_soc_dai *dai)\n{\n\treturn mtk_afe_fe_hw_free(substream, dai);\n}\n\nstatic int mt8195_afe_fe_prepare(struct snd_pcm_substream *substream,\n\t\t\t\t struct snd_soc_dai *dai)\n{\n\treturn mtk_afe_fe_prepare(substream, dai);\n}\n\nstatic int mt8195_afe_fe_trigger(struct snd_pcm_substream *substream, int cmd,\n\t\t\t\t struct snd_soc_dai *dai)\n{\n\tint ret = 0;\n\tstruct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);\n\tconst struct mt8195_afe_channel_merge *cm = mt8195_afe_found_cm(dai);\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\t\tmt8195_afe_enable_cm(afe, cm, true);\n\t\tbreak;\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\t\tmt8195_afe_enable_cm(afe, cm, false);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tret = mtk_afe_fe_trigger(substream, cmd, dai);\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\t\tmt8195_afe_paired_memif_clk_enable(substream, dai, 1);\n\t\tbreak;\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\t\tmt8195_afe_paired_memif_clk_enable(substream, dai, 0);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn ret;\n}\n\nstatic int mt8195_afe_fe_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops mt8195_afe_fe_dai_ops = {\n\t.startup\t= mt8195_afe_fe_startup,\n\t.shutdown\t= mt8195_afe_fe_shutdown,\n\t.hw_params\t= mt8195_afe_fe_hw_params,\n\t.hw_free\t= mt8195_afe_fe_hw_free,\n\t.prepare\t= mt8195_afe_fe_prepare,\n\t.trigger\t= mt8195_afe_fe_trigger,\n\t.set_fmt\t= mt8195_afe_fe_set_fmt,\n};\n\n#define MTK_PCM_RATES (SNDRV_PCM_RATE_8000_48000 |\\\n\t\t       SNDRV_PCM_RATE_88200 |\\\n\t\t       SNDRV_PCM_RATE_96000 |\\\n\t\t       SNDRV_PCM_RATE_176400 |\\\n\t\t       SNDRV_PCM_RATE_192000 |\\\n\t\t       SNDRV_PCM_RATE_352800 |\\\n\t\t       SNDRV_PCM_RATE_384000)\n\n#define MTK_PCM_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S24_LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S32_LE)\n\nstatic struct snd_soc_dai_driver mt8195_memif_dai_driver[] = {\n\t \n\t{\n\t\t.name = \"DL2\",\n\t\t.id = MT8195_AFE_MEMIF_DL2,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL2\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"DL3\",\n\t\t.id = MT8195_AFE_MEMIF_DL3,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL3\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"DL6\",\n\t\t.id = MT8195_AFE_MEMIF_DL6,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL6\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"DL7\",\n\t\t.id = MT8195_AFE_MEMIF_DL7,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL7\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"DL8\",\n\t\t.id = MT8195_AFE_MEMIF_DL8,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL8\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 24,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"DL10\",\n\t\t.id = MT8195_AFE_MEMIF_DL10,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL10\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"DL11\",\n\t\t.id = MT8195_AFE_MEMIF_DL11,\n\t\t.playback = {\n\t\t\t.stream_name = \"DL11\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 48,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"UL1\",\n\t\t.id = MT8195_AFE_MEMIF_UL1,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL1\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"UL2\",\n\t\t.id = MT8195_AFE_MEMIF_UL2,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL2\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"UL3\",\n\t\t.id = MT8195_AFE_MEMIF_UL3,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL3\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 16,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"UL4\",\n\t\t.id = MT8195_AFE_MEMIF_UL4,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL4\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"UL5\",\n\t\t.id = MT8195_AFE_MEMIF_UL5,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL5\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"UL6\",\n\t\t.id = MT8195_AFE_MEMIF_UL6,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL6\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 8,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"UL8\",\n\t\t.id = MT8195_AFE_MEMIF_UL8,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL8\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 24,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"UL9\",\n\t\t.id = MT8195_AFE_MEMIF_UL9,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL9\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 32,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n\t{\n\t\t.name = \"UL10\",\n\t\t.id = MT8195_AFE_MEMIF_UL10,\n\t\t.capture = {\n\t\t\t.stream_name = \"UL10\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 4,\n\t\t\t.rates = MTK_PCM_RATES,\n\t\t\t.formats = MTK_PCM_FORMATS,\n\t\t},\n\t\t.ops = &mt8195_afe_fe_dai_ops,\n\t},\n};\n\nstatic const struct snd_kcontrol_new o002_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I000 Switch\", AFE_CONN2, 0, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I012 Switch\", AFE_CONN2, 12, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I020 Switch\", AFE_CONN2, 20, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I022 Switch\", AFE_CONN2, 22, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I070 Switch\", AFE_CONN2_2, 6, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I072 Switch\", AFE_CONN2_2, 8, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I168 Switch\", AFE_CONN2_5, 8, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o003_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I001 Switch\", AFE_CONN3, 1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I013 Switch\", AFE_CONN3, 13, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I021 Switch\", AFE_CONN3, 21, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I023 Switch\", AFE_CONN3, 23, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I071 Switch\", AFE_CONN3_2, 7, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I073 Switch\", AFE_CONN3_2, 9, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I169 Switch\", AFE_CONN3_5, 9, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o004_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I000 Switch\", AFE_CONN4, 0, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I014 Switch\", AFE_CONN4, 14, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I024 Switch\", AFE_CONN4, 24, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I074 Switch\", AFE_CONN4_2, 10, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I170 Switch\", AFE_CONN4_5, 10, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o005_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I001 Switch\", AFE_CONN5, 1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I015 Switch\", AFE_CONN5, 15, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I025 Switch\", AFE_CONN5, 25, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I075 Switch\", AFE_CONN5_2, 11, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I171 Switch\", AFE_CONN5_5, 11, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o006_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I000 Switch\", AFE_CONN6, 0, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I016 Switch\", AFE_CONN6, 16, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I026 Switch\", AFE_CONN6, 26, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I076 Switch\", AFE_CONN6_2, 12, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o007_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I001 Switch\", AFE_CONN7, 1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I017 Switch\", AFE_CONN7, 17, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I027 Switch\", AFE_CONN7, 27, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I077 Switch\", AFE_CONN7_2, 13, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o008_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I018 Switch\", AFE_CONN8, 18, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I028 Switch\", AFE_CONN8, 28, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I078 Switch\", AFE_CONN8_2, 14, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o009_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I019 Switch\", AFE_CONN9, 19, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I029 Switch\", AFE_CONN9, 29, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I079 Switch\", AFE_CONN9_2, 15, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o010_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I022 Switch\", AFE_CONN10, 22, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I030 Switch\", AFE_CONN10, 30, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I046 Switch\", AFE_CONN10_1, 14, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I072 Switch\", AFE_CONN10_2, 8, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o011_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I023 Switch\", AFE_CONN11, 23, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I031 Switch\", AFE_CONN11, 31, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I047 Switch\", AFE_CONN11_1, 15, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I073 Switch\", AFE_CONN11_2, 9, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o012_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I024 Switch\", AFE_CONN12, 24, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I032 Switch\", AFE_CONN12_1, 0, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I048 Switch\", AFE_CONN12_1, 16, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I074 Switch\", AFE_CONN12_2, 10, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o013_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I025 Switch\", AFE_CONN13, 25, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I033 Switch\", AFE_CONN13_1, 1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I049 Switch\", AFE_CONN13_1, 17, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I075 Switch\", AFE_CONN13_2, 11, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o014_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I026 Switch\", AFE_CONN14, 26, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I034 Switch\", AFE_CONN14_1, 2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I050 Switch\", AFE_CONN14_1, 18, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I076 Switch\", AFE_CONN14_2, 12, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o015_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I027 Switch\", AFE_CONN15, 27, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I035 Switch\", AFE_CONN15_1, 3, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I051 Switch\", AFE_CONN15_1, 19, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I077 Switch\", AFE_CONN15_2, 13, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o016_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I028 Switch\", AFE_CONN16, 28, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I036 Switch\", AFE_CONN16_1, 4, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I052 Switch\", AFE_CONN16_1, 20, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I078 Switch\", AFE_CONN16_2, 14, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o017_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I029 Switch\", AFE_CONN17, 29, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I037 Switch\", AFE_CONN17_1, 5, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I053 Switch\", AFE_CONN17_1, 21, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I079 Switch\", AFE_CONN17_2, 15, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o018_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I038 Switch\", AFE_CONN18_1, 6, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I080 Switch\", AFE_CONN18_2, 16, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o019_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I039 Switch\", AFE_CONN19_1, 7, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I081 Switch\", AFE_CONN19_2, 17, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o020_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I040 Switch\", AFE_CONN20_1, 8, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I082 Switch\", AFE_CONN20_2, 18, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o021_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I041 Switch\", AFE_CONN21_1, 9, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I083 Switch\", AFE_CONN21_2, 19, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o022_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I042 Switch\", AFE_CONN22_1, 10, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I084 Switch\", AFE_CONN22_2, 20, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o023_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I043 Switch\", AFE_CONN23_1, 11, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I085 Switch\", AFE_CONN23_2, 21, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o024_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I044 Switch\", AFE_CONN24_1, 12, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I086 Switch\", AFE_CONN24_2, 22, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o025_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I045 Switch\", AFE_CONN25_1, 13, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I087 Switch\", AFE_CONN25_2, 23, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o026_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I046 Switch\", AFE_CONN26_1, 14, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I088 Switch\", AFE_CONN26_2, 24, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o027_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I047 Switch\", AFE_CONN27_1, 15, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I089 Switch\", AFE_CONN27_2, 25, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o028_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I048 Switch\", AFE_CONN28_1, 16, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I090 Switch\", AFE_CONN28_2, 26, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o029_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I049 Switch\", AFE_CONN29_1, 17, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I091 Switch\", AFE_CONN29_2, 27, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o030_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I050 Switch\", AFE_CONN30_1, 18, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I092 Switch\", AFE_CONN30_2, 28, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o031_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I051 Switch\", AFE_CONN31_1, 19, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I093 Switch\", AFE_CONN31_2, 29, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o032_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I052 Switch\", AFE_CONN32_1, 20, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I094 Switch\", AFE_CONN32_2, 30, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o033_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I053 Switch\", AFE_CONN33_1, 21, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I095 Switch\", AFE_CONN33_2, 31, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o034_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I000 Switch\", AFE_CONN34, 0, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I002 Switch\", AFE_CONN34, 2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I012 Switch\", AFE_CONN34, 12, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I020 Switch\", AFE_CONN34, 20, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I070 Switch\", AFE_CONN34_2, 6, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I072 Switch\", AFE_CONN34_2, 8, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I168 Switch\", AFE_CONN34_5, 8, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I170 Switch\", AFE_CONN34_5, 10, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o035_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I001 Switch\", AFE_CONN35, 1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I003 Switch\", AFE_CONN35, 3, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I013 Switch\", AFE_CONN35, 13, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I021 Switch\", AFE_CONN35, 21, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I071 Switch\", AFE_CONN35_2, 7, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I073 Switch\", AFE_CONN35_2, 9, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I137 Switch\", AFE_CONN35_4, 9, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I139 Switch\", AFE_CONN35_4, 11, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I168 Switch\", AFE_CONN35_5, 8, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I169 Switch\", AFE_CONN35_5, 9, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I170 Switch\", AFE_CONN35_5, 10, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I171 Switch\", AFE_CONN35_5, 11, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o036_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I000 Switch\", AFE_CONN36, 0, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I012 Switch\", AFE_CONN36, 12, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I020 Switch\", AFE_CONN36, 20, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I070 Switch\", AFE_CONN36_2, 6, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I168 Switch\", AFE_CONN36_5, 8, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o037_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I001 Switch\", AFE_CONN37, 1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I013 Switch\", AFE_CONN37, 13, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I021 Switch\", AFE_CONN37, 21, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I071 Switch\", AFE_CONN37_2, 7, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I169 Switch\", AFE_CONN37_5, 9, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o038_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I022 Switch\", AFE_CONN38, 22, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o039_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I023 Switch\", AFE_CONN39, 23, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o040_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I002 Switch\", AFE_CONN40, 2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I012 Switch\", AFE_CONN40, 12, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I022 Switch\", AFE_CONN40, 22, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I168 Switch\", AFE_CONN40_5, 8, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o041_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I003 Switch\", AFE_CONN41, 3, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I013 Switch\", AFE_CONN41, 13, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I023 Switch\", AFE_CONN41, 23, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I169 Switch\", AFE_CONN41_5, 9, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o042_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I014 Switch\", AFE_CONN42, 14, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I024 Switch\", AFE_CONN42, 24, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I170 Switch\", AFE_CONN42_5, 10, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o043_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I015 Switch\", AFE_CONN43, 15, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I025 Switch\", AFE_CONN43, 25, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I171 Switch\", AFE_CONN43_5, 11, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o044_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I016 Switch\", AFE_CONN44, 16, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I026 Switch\", AFE_CONN44, 26, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o045_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I017 Switch\", AFE_CONN45, 17, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I027 Switch\", AFE_CONN45, 27, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o046_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I018 Switch\", AFE_CONN46, 18, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I028 Switch\", AFE_CONN46, 28, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o047_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I019 Switch\", AFE_CONN47, 19, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I029 Switch\", AFE_CONN47, 29, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o182_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I024 Switch\", AFE_CONN182, 24, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new o183_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"I025 Switch\", AFE_CONN183, 25, 1, 0),\n};\n\nstatic const char * const dl8_dl11_data_sel_mux_text[] = {\n\t\"dl8\", \"dl11\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(dl8_dl11_data_sel_mux_enum,\n\tAFE_DAC_CON2, 0, dl8_dl11_data_sel_mux_text);\n\nstatic const struct snd_kcontrol_new dl8_dl11_data_sel_mux =\n\tSOC_DAPM_ENUM(\"DL8_DL11 Sink\", dl8_dl11_data_sel_mux_enum);\n\nstatic const struct snd_soc_dapm_widget mt8195_memif_widgets[] = {\n\t \n\tSND_SOC_DAPM_MIXER(\"I000\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I001\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"I020\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I021\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"I022\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I023\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I024\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I025\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I026\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I027\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I028\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I029\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I030\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I031\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I032\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I033\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I034\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I035\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I036\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I037\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I038\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I039\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I040\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I041\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I042\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I043\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I044\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I045\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"I046\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I047\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I048\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I049\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I050\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I051\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I052\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I053\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I054\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I055\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I056\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I057\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I058\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I059\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I060\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I061\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I062\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I063\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I064\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I065\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I066\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I067\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I068\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I069\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"I070\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"I071\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_MUX(\"DL8_DL11 Mux\",\n\t\t\t SND_SOC_NOPM, 0, 0, &dl8_dl11_data_sel_mux),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"O002\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o002_mix, ARRAY_SIZE(o002_mix)),\n\tSND_SOC_DAPM_MIXER(\"O003\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o003_mix, ARRAY_SIZE(o003_mix)),\n\tSND_SOC_DAPM_MIXER(\"O004\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o004_mix, ARRAY_SIZE(o004_mix)),\n\tSND_SOC_DAPM_MIXER(\"O005\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o005_mix, ARRAY_SIZE(o005_mix)),\n\tSND_SOC_DAPM_MIXER(\"O006\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o006_mix, ARRAY_SIZE(o006_mix)),\n\tSND_SOC_DAPM_MIXER(\"O007\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o007_mix, ARRAY_SIZE(o007_mix)),\n\tSND_SOC_DAPM_MIXER(\"O008\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o008_mix, ARRAY_SIZE(o008_mix)),\n\tSND_SOC_DAPM_MIXER(\"O009\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o009_mix, ARRAY_SIZE(o009_mix)),\n\tSND_SOC_DAPM_MIXER(\"O010\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o010_mix, ARRAY_SIZE(o010_mix)),\n\tSND_SOC_DAPM_MIXER(\"O011\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o011_mix, ARRAY_SIZE(o011_mix)),\n\tSND_SOC_DAPM_MIXER(\"O012\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o012_mix, ARRAY_SIZE(o012_mix)),\n\tSND_SOC_DAPM_MIXER(\"O013\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o013_mix, ARRAY_SIZE(o013_mix)),\n\tSND_SOC_DAPM_MIXER(\"O014\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o014_mix, ARRAY_SIZE(o014_mix)),\n\tSND_SOC_DAPM_MIXER(\"O015\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o015_mix, ARRAY_SIZE(o015_mix)),\n\tSND_SOC_DAPM_MIXER(\"O016\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o016_mix, ARRAY_SIZE(o016_mix)),\n\tSND_SOC_DAPM_MIXER(\"O017\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o017_mix, ARRAY_SIZE(o017_mix)),\n\tSND_SOC_DAPM_MIXER(\"O018\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o018_mix, ARRAY_SIZE(o018_mix)),\n\tSND_SOC_DAPM_MIXER(\"O019\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o019_mix, ARRAY_SIZE(o019_mix)),\n\tSND_SOC_DAPM_MIXER(\"O020\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o020_mix, ARRAY_SIZE(o020_mix)),\n\tSND_SOC_DAPM_MIXER(\"O021\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o021_mix, ARRAY_SIZE(o021_mix)),\n\tSND_SOC_DAPM_MIXER(\"O022\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o022_mix, ARRAY_SIZE(o022_mix)),\n\tSND_SOC_DAPM_MIXER(\"O023\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o023_mix, ARRAY_SIZE(o023_mix)),\n\tSND_SOC_DAPM_MIXER(\"O024\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o024_mix, ARRAY_SIZE(o024_mix)),\n\tSND_SOC_DAPM_MIXER(\"O025\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o025_mix, ARRAY_SIZE(o025_mix)),\n\tSND_SOC_DAPM_MIXER(\"O026\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o026_mix, ARRAY_SIZE(o026_mix)),\n\tSND_SOC_DAPM_MIXER(\"O027\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o027_mix, ARRAY_SIZE(o027_mix)),\n\tSND_SOC_DAPM_MIXER(\"O028\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o028_mix, ARRAY_SIZE(o028_mix)),\n\tSND_SOC_DAPM_MIXER(\"O029\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o029_mix, ARRAY_SIZE(o029_mix)),\n\tSND_SOC_DAPM_MIXER(\"O030\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o030_mix, ARRAY_SIZE(o030_mix)),\n\tSND_SOC_DAPM_MIXER(\"O031\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o031_mix, ARRAY_SIZE(o031_mix)),\n\tSND_SOC_DAPM_MIXER(\"O032\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o032_mix, ARRAY_SIZE(o032_mix)),\n\tSND_SOC_DAPM_MIXER(\"O033\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o033_mix, ARRAY_SIZE(o033_mix)),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"O034\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o034_mix, ARRAY_SIZE(o034_mix)),\n\tSND_SOC_DAPM_MIXER(\"O035\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o035_mix, ARRAY_SIZE(o035_mix)),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"O036\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o036_mix, ARRAY_SIZE(o036_mix)),\n\tSND_SOC_DAPM_MIXER(\"O037\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o037_mix, ARRAY_SIZE(o037_mix)),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"O038\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o038_mix, ARRAY_SIZE(o038_mix)),\n\tSND_SOC_DAPM_MIXER(\"O039\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o039_mix, ARRAY_SIZE(o039_mix)),\n\tSND_SOC_DAPM_MIXER(\"O182\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o182_mix, ARRAY_SIZE(o182_mix)),\n\tSND_SOC_DAPM_MIXER(\"O183\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o183_mix, ARRAY_SIZE(o183_mix)),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"O040\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o040_mix, ARRAY_SIZE(o040_mix)),\n\tSND_SOC_DAPM_MIXER(\"O041\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o041_mix, ARRAY_SIZE(o041_mix)),\n\tSND_SOC_DAPM_MIXER(\"O042\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o042_mix, ARRAY_SIZE(o042_mix)),\n\tSND_SOC_DAPM_MIXER(\"O043\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o043_mix, ARRAY_SIZE(o043_mix)),\n\tSND_SOC_DAPM_MIXER(\"O044\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o044_mix, ARRAY_SIZE(o044_mix)),\n\tSND_SOC_DAPM_MIXER(\"O045\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o045_mix, ARRAY_SIZE(o045_mix)),\n\tSND_SOC_DAPM_MIXER(\"O046\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o046_mix, ARRAY_SIZE(o046_mix)),\n\tSND_SOC_DAPM_MIXER(\"O047\", SND_SOC_NOPM, 0, 0,\n\t\t\t   o047_mix, ARRAY_SIZE(o047_mix)),\n};\n\nstatic const struct snd_soc_dapm_route mt8195_memif_routes[] = {\n\t{\"I000\", NULL, \"DL6\"},\n\t{\"I001\", NULL, \"DL6\"},\n\n\t{\"I020\", NULL, \"DL3\"},\n\t{\"I021\", NULL, \"DL3\"},\n\n\t{\"I022\", NULL, \"DL11\"},\n\t{\"I023\", NULL, \"DL11\"},\n\t{\"I024\", NULL, \"DL11\"},\n\t{\"I025\", NULL, \"DL11\"},\n\t{\"I026\", NULL, \"DL11\"},\n\t{\"I027\", NULL, \"DL11\"},\n\t{\"I028\", NULL, \"DL11\"},\n\t{\"I029\", NULL, \"DL11\"},\n\t{\"I030\", NULL, \"DL11\"},\n\t{\"I031\", NULL, \"DL11\"},\n\t{\"I032\", NULL, \"DL11\"},\n\t{\"I033\", NULL, \"DL11\"},\n\t{\"I034\", NULL, \"DL11\"},\n\t{\"I035\", NULL, \"DL11\"},\n\t{\"I036\", NULL, \"DL11\"},\n\t{\"I037\", NULL, \"DL11\"},\n\t{\"I038\", NULL, \"DL11\"},\n\t{\"I039\", NULL, \"DL11\"},\n\t{\"I040\", NULL, \"DL11\"},\n\t{\"I041\", NULL, \"DL11\"},\n\t{\"I042\", NULL, \"DL11\"},\n\t{\"I043\", NULL, \"DL11\"},\n\t{\"I044\", NULL, \"DL11\"},\n\t{\"I045\", NULL, \"DL11\"},\n\n\t{\"DL8_DL11 Mux\", \"dl8\", \"DL8\"},\n\t{\"DL8_DL11 Mux\", \"dl11\", \"DL11\"},\n\n\t{\"I046\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I047\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I048\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I049\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I050\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I051\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I052\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I053\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I054\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I055\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I056\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I057\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I058\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I059\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I060\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I061\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I062\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I063\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I064\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I065\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I066\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I067\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I068\", NULL, \"DL8_DL11 Mux\"},\n\t{\"I069\", NULL, \"DL8_DL11 Mux\"},\n\n\t{\"I070\", NULL, \"DL2\"},\n\t{\"I071\", NULL, \"DL2\"},\n\n\t{\"UL9\", NULL, \"O002\"},\n\t{\"UL9\", NULL, \"O003\"},\n\t{\"UL9\", NULL, \"O004\"},\n\t{\"UL9\", NULL, \"O005\"},\n\t{\"UL9\", NULL, \"O006\"},\n\t{\"UL9\", NULL, \"O007\"},\n\t{\"UL9\", NULL, \"O008\"},\n\t{\"UL9\", NULL, \"O009\"},\n\t{\"UL9\", NULL, \"O010\"},\n\t{\"UL9\", NULL, \"O011\"},\n\t{\"UL9\", NULL, \"O012\"},\n\t{\"UL9\", NULL, \"O013\"},\n\t{\"UL9\", NULL, \"O014\"},\n\t{\"UL9\", NULL, \"O015\"},\n\t{\"UL9\", NULL, \"O016\"},\n\t{\"UL9\", NULL, \"O017\"},\n\t{\"UL9\", NULL, \"O018\"},\n\t{\"UL9\", NULL, \"O019\"},\n\t{\"UL9\", NULL, \"O020\"},\n\t{\"UL9\", NULL, \"O021\"},\n\t{\"UL9\", NULL, \"O022\"},\n\t{\"UL9\", NULL, \"O023\"},\n\t{\"UL9\", NULL, \"O024\"},\n\t{\"UL9\", NULL, \"O025\"},\n\t{\"UL9\", NULL, \"O026\"},\n\t{\"UL9\", NULL, \"O027\"},\n\t{\"UL9\", NULL, \"O028\"},\n\t{\"UL9\", NULL, \"O029\"},\n\t{\"UL9\", NULL, \"O030\"},\n\t{\"UL9\", NULL, \"O031\"},\n\t{\"UL9\", NULL, \"O032\"},\n\t{\"UL9\", NULL, \"O033\"},\n\n\t{\"UL4\", NULL, \"O034\"},\n\t{\"UL4\", NULL, \"O035\"},\n\n\t{\"UL5\", NULL, \"O036\"},\n\t{\"UL5\", NULL, \"O037\"},\n\n\t{\"UL10\", NULL, \"O038\"},\n\t{\"UL10\", NULL, \"O039\"},\n\t{\"UL10\", NULL, \"O182\"},\n\t{\"UL10\", NULL, \"O183\"},\n\n\t{\"UL2\", NULL, \"O040\"},\n\t{\"UL2\", NULL, \"O041\"},\n\t{\"UL2\", NULL, \"O042\"},\n\t{\"UL2\", NULL, \"O043\"},\n\t{\"UL2\", NULL, \"O044\"},\n\t{\"UL2\", NULL, \"O045\"},\n\t{\"UL2\", NULL, \"O046\"},\n\t{\"UL2\", NULL, \"O047\"},\n\n\t{\"O004\", \"I000 Switch\", \"I000\"},\n\t{\"O005\", \"I001 Switch\", \"I001\"},\n\n\t{\"O006\", \"I000 Switch\", \"I000\"},\n\t{\"O007\", \"I001 Switch\", \"I001\"},\n\n\t{\"O010\", \"I022 Switch\", \"I022\"},\n\t{\"O011\", \"I023 Switch\", \"I023\"},\n\t{\"O012\", \"I024 Switch\", \"I024\"},\n\t{\"O013\", \"I025 Switch\", \"I025\"},\n\t{\"O014\", \"I026 Switch\", \"I026\"},\n\t{\"O015\", \"I027 Switch\", \"I027\"},\n\t{\"O016\", \"I028 Switch\", \"I028\"},\n\t{\"O017\", \"I029 Switch\", \"I029\"},\n\n\t{\"O010\", \"I046 Switch\", \"I046\"},\n\t{\"O011\", \"I047 Switch\", \"I047\"},\n\t{\"O012\", \"I048 Switch\", \"I048\"},\n\t{\"O013\", \"I049 Switch\", \"I049\"},\n\t{\"O014\", \"I050 Switch\", \"I050\"},\n\t{\"O015\", \"I051 Switch\", \"I051\"},\n\t{\"O016\", \"I052 Switch\", \"I052\"},\n\t{\"O017\", \"I053 Switch\", \"I053\"},\n\t{\"O002\", \"I022 Switch\", \"I022\"},\n\t{\"O003\", \"I023 Switch\", \"I023\"},\n\t{\"O004\", \"I024 Switch\", \"I024\"},\n\t{\"O005\", \"I025 Switch\", \"I025\"},\n\t{\"O006\", \"I026 Switch\", \"I026\"},\n\t{\"O007\", \"I027 Switch\", \"I027\"},\n\t{\"O008\", \"I028 Switch\", \"I028\"},\n\t{\"O009\", \"I029 Switch\", \"I029\"},\n\t{\"O010\", \"I030 Switch\", \"I030\"},\n\t{\"O011\", \"I031 Switch\", \"I031\"},\n\t{\"O012\", \"I032 Switch\", \"I032\"},\n\t{\"O013\", \"I033 Switch\", \"I033\"},\n\t{\"O014\", \"I034 Switch\", \"I034\"},\n\t{\"O015\", \"I035 Switch\", \"I035\"},\n\t{\"O016\", \"I036 Switch\", \"I036\"},\n\t{\"O017\", \"I037 Switch\", \"I037\"},\n\t{\"O018\", \"I038 Switch\", \"I038\"},\n\t{\"O019\", \"I039 Switch\", \"I039\"},\n\t{\"O020\", \"I040 Switch\", \"I040\"},\n\t{\"O021\", \"I041 Switch\", \"I041\"},\n\t{\"O022\", \"I042 Switch\", \"I042\"},\n\t{\"O023\", \"I043 Switch\", \"I043\"},\n\t{\"O024\", \"I044 Switch\", \"I044\"},\n\t{\"O025\", \"I045 Switch\", \"I045\"},\n\t{\"O026\", \"I046 Switch\", \"I046\"},\n\t{\"O027\", \"I047 Switch\", \"I047\"},\n\t{\"O028\", \"I048 Switch\", \"I048\"},\n\t{\"O029\", \"I049 Switch\", \"I049\"},\n\t{\"O030\", \"I050 Switch\", \"I050\"},\n\t{\"O031\", \"I051 Switch\", \"I051\"},\n\t{\"O032\", \"I052 Switch\", \"I052\"},\n\t{\"O033\", \"I053 Switch\", \"I053\"},\n\n\t{\"O002\", \"I000 Switch\", \"I000\"},\n\t{\"O003\", \"I001 Switch\", \"I001\"},\n\t{\"O002\", \"I020 Switch\", \"I020\"},\n\t{\"O003\", \"I021 Switch\", \"I021\"},\n\t{\"O002\", \"I070 Switch\", \"I070\"},\n\t{\"O003\", \"I071 Switch\", \"I071\"},\n\n\t{\"O034\", \"I000 Switch\", \"I000\"},\n\t{\"O035\", \"I001 Switch\", \"I001\"},\n\t{\"O034\", \"I002 Switch\", \"I002\"},\n\t{\"O035\", \"I003 Switch\", \"I003\"},\n\t{\"O034\", \"I012 Switch\", \"I012\"},\n\t{\"O035\", \"I013 Switch\", \"I013\"},\n\t{\"O034\", \"I020 Switch\", \"I020\"},\n\t{\"O035\", \"I021 Switch\", \"I021\"},\n\t{\"O034\", \"I070 Switch\", \"I070\"},\n\t{\"O035\", \"I071 Switch\", \"I071\"},\n\t{\"O034\", \"I072 Switch\", \"I072\"},\n\t{\"O035\", \"I073 Switch\", \"I073\"},\n\n\t{\"O036\", \"I000 Switch\", \"I000\"},\n\t{\"O037\", \"I001 Switch\", \"I001\"},\n\t{\"O036\", \"I012 Switch\", \"I012\"},\n\t{\"O037\", \"I013 Switch\", \"I013\"},\n\t{\"O036\", \"I020 Switch\", \"I020\"},\n\t{\"O037\", \"I021 Switch\", \"I021\"},\n\t{\"O036\", \"I070 Switch\", \"I070\"},\n\t{\"O037\", \"I071 Switch\", \"I071\"},\n\t{\"O036\", \"I168 Switch\", \"I168\"},\n\t{\"O037\", \"I169 Switch\", \"I169\"},\n\n\t{\"O038\", \"I022 Switch\", \"I022\"},\n\t{\"O039\", \"I023 Switch\", \"I023\"},\n\t{\"O182\", \"I024 Switch\", \"I024\"},\n\t{\"O183\", \"I025 Switch\", \"I025\"},\n\n\t{\"O040\", \"I022 Switch\", \"I022\"},\n\t{\"O041\", \"I023 Switch\", \"I023\"},\n\t{\"O042\", \"I024 Switch\", \"I024\"},\n\t{\"O043\", \"I025 Switch\", \"I025\"},\n\t{\"O044\", \"I026 Switch\", \"I026\"},\n\t{\"O045\", \"I027 Switch\", \"I027\"},\n\t{\"O046\", \"I028 Switch\", \"I028\"},\n\t{\"O047\", \"I029 Switch\", \"I029\"},\n\n\t{\"O040\", \"I002 Switch\", \"I002\"},\n\t{\"O041\", \"I003 Switch\", \"I003\"},\n\t{\"O002\", \"I012 Switch\", \"I012\"},\n\t{\"O003\", \"I013 Switch\", \"I013\"},\n\t{\"O004\", \"I014 Switch\", \"I014\"},\n\t{\"O005\", \"I015 Switch\", \"I015\"},\n\t{\"O006\", \"I016 Switch\", \"I016\"},\n\t{\"O007\", \"I017 Switch\", \"I017\"},\n\t{\"O008\", \"I018 Switch\", \"I018\"},\n\t{\"O009\", \"I019 Switch\", \"I019\"},\n\n\t{\"O040\", \"I012 Switch\", \"I012\"},\n\t{\"O041\", \"I013 Switch\", \"I013\"},\n\t{\"O042\", \"I014 Switch\", \"I014\"},\n\t{\"O043\", \"I015 Switch\", \"I015\"},\n\t{\"O044\", \"I016 Switch\", \"I016\"},\n\t{\"O045\", \"I017 Switch\", \"I017\"},\n\t{\"O046\", \"I018 Switch\", \"I018\"},\n\t{\"O047\", \"I019 Switch\", \"I019\"},\n\n\t{\"O002\", \"I072 Switch\", \"I072\"},\n\t{\"O003\", \"I073 Switch\", \"I073\"},\n\t{\"O004\", \"I074 Switch\", \"I074\"},\n\t{\"O005\", \"I075 Switch\", \"I075\"},\n\t{\"O006\", \"I076 Switch\", \"I076\"},\n\t{\"O007\", \"I077 Switch\", \"I077\"},\n\t{\"O008\", \"I078 Switch\", \"I078\"},\n\t{\"O009\", \"I079 Switch\", \"I079\"},\n\n\t{\"O010\", \"I072 Switch\", \"I072\"},\n\t{\"O011\", \"I073 Switch\", \"I073\"},\n\t{\"O012\", \"I074 Switch\", \"I074\"},\n\t{\"O013\", \"I075 Switch\", \"I075\"},\n\t{\"O014\", \"I076 Switch\", \"I076\"},\n\t{\"O015\", \"I077 Switch\", \"I077\"},\n\t{\"O016\", \"I078 Switch\", \"I078\"},\n\t{\"O017\", \"I079 Switch\", \"I079\"},\n\t{\"O018\", \"I080 Switch\", \"I080\"},\n\t{\"O019\", \"I081 Switch\", \"I081\"},\n\t{\"O020\", \"I082 Switch\", \"I082\"},\n\t{\"O021\", \"I083 Switch\", \"I083\"},\n\t{\"O022\", \"I084 Switch\", \"I084\"},\n\t{\"O023\", \"I085 Switch\", \"I085\"},\n\t{\"O024\", \"I086 Switch\", \"I086\"},\n\t{\"O025\", \"I087 Switch\", \"I087\"},\n\t{\"O026\", \"I088 Switch\", \"I088\"},\n\t{\"O027\", \"I089 Switch\", \"I089\"},\n\t{\"O028\", \"I090 Switch\", \"I090\"},\n\t{\"O029\", \"I091 Switch\", \"I091\"},\n\t{\"O030\", \"I092 Switch\", \"I092\"},\n\t{\"O031\", \"I093 Switch\", \"I093\"},\n\t{\"O032\", \"I094 Switch\", \"I094\"},\n\t{\"O033\", \"I095 Switch\", \"I095\"},\n\n\t{\"O002\", \"I168 Switch\", \"I168\"},\n\t{\"O003\", \"I169 Switch\", \"I169\"},\n\t{\"O004\", \"I170 Switch\", \"I170\"},\n\t{\"O005\", \"I171 Switch\", \"I171\"},\n\n\t{\"O034\", \"I168 Switch\", \"I168\"},\n\t{\"O035\", \"I168 Switch\", \"I168\"},\n\t{\"O035\", \"I169 Switch\", \"I169\"},\n\n\t{\"O034\", \"I170 Switch\", \"I170\"},\n\t{\"O035\", \"I170 Switch\", \"I170\"},\n\t{\"O035\", \"I171 Switch\", \"I171\"},\n\n\t{\"O040\", \"I168 Switch\", \"I168\"},\n\t{\"O041\", \"I169 Switch\", \"I169\"},\n\t{\"O042\", \"I170 Switch\", \"I170\"},\n\t{\"O043\", \"I171 Switch\", \"I171\"},\n};\n\nstatic const char * const mt8195_afe_1x_en_sel_text[] = {\n\t\"a1sys_a2sys\", \"a3sys\", \"a4sys\",\n};\n\nstatic const unsigned int mt8195_afe_1x_en_sel_values[] = {\n\t0, 1, 2,\n};\n\nstatic int mt8195_memif_1x_en_sel_put(struct snd_kcontrol *kcontrol,\n\t\t\t\t      struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_kcontrol_component(kcontrol);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(component);\n\tstruct mt8195_afe_private *afe_priv = afe->platform_priv;\n\tstruct mtk_dai_memif_priv *memif_priv;\n\tunsigned int dai_id = kcontrol->id.device;\n\tlong val = ucontrol->value.integer.value[0];\n\tint ret = 0;\n\n\tmemif_priv = afe_priv->dai_priv[dai_id];\n\n\tif (val == memif_priv->asys_timing_sel)\n\t\treturn 0;\n\n\tret = snd_soc_put_enum_double(kcontrol, ucontrol);\n\n\tmemif_priv->asys_timing_sel = val;\n\n\treturn ret;\n}\n\nstatic int mt8195_asys_irq_1x_en_sel_put(struct snd_kcontrol *kcontrol,\n\t\t\t\t\t struct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_kcontrol_component(kcontrol);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(component);\n\tstruct mt8195_afe_private *afe_priv = afe->platform_priv;\n\tunsigned int id = kcontrol->id.device;\n\tlong val = ucontrol->value.integer.value[0];\n\tint ret = 0;\n\n\tif (val == afe_priv->irq_priv[id].asys_timing_sel)\n\t\treturn 0;\n\n\tret = snd_soc_put_enum_double(kcontrol, ucontrol);\n\n\tafe_priv->irq_priv[id].asys_timing_sel = val;\n\n\treturn ret;\n}\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(dl2_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 18, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(dl3_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 20, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(dl6_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 22, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(dl7_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 24, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(dl8_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 26, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(dl10_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 28, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(dl11_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 30, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(ul1_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 0, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(ul2_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 2, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(ul3_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 4, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(ul4_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 6, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(ul5_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 8, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(ul6_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 10, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(ul8_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 12, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(ul9_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 14, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(ul10_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL1, 16, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq1_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 0, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq2_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 2, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq3_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 4, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq4_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 6, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq5_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 8, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq6_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 10, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq7_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 12, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq8_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 14, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq9_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 16, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq10_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 18, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq11_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 20, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq12_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 22, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq13_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 24, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq14_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 26, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq15_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 28, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\nstatic SOC_VALUE_ENUM_SINGLE_DECL(asys_irq16_1x_en_sel_enum,\n\t\t\tA3_A4_TIMING_SEL6, 30, 0x3,\n\t\t\tmt8195_afe_1x_en_sel_text,\n\t\t\tmt8195_afe_1x_en_sel_values);\n\nstatic const struct snd_kcontrol_new mt8195_memif_controls[] = {\n\tMT8195_SOC_ENUM_EXT(\"dl2_1x_en_sel\",\n\t\t\t    dl2_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_DL2),\n\tMT8195_SOC_ENUM_EXT(\"dl3_1x_en_sel\",\n\t\t\t    dl3_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_DL3),\n\tMT8195_SOC_ENUM_EXT(\"dl6_1x_en_sel\",\n\t\t\t    dl6_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_DL6),\n\tMT8195_SOC_ENUM_EXT(\"dl7_1x_en_sel\",\n\t\t\t    dl7_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_DL7),\n\tMT8195_SOC_ENUM_EXT(\"dl8_1x_en_sel\",\n\t\t\t    dl8_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_DL8),\n\tMT8195_SOC_ENUM_EXT(\"dl10_1x_en_sel\",\n\t\t\t    dl10_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_DL10),\n\tMT8195_SOC_ENUM_EXT(\"dl11_1x_en_sel\",\n\t\t\t    dl11_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_DL11),\n\tMT8195_SOC_ENUM_EXT(\"ul1_1x_en_sel\",\n\t\t\t    ul1_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_UL1),\n\tMT8195_SOC_ENUM_EXT(\"ul2_1x_en_sel\",\n\t\t\t    ul2_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_UL2),\n\tMT8195_SOC_ENUM_EXT(\"ul3_1x_en_sel\",\n\t\t\t    ul3_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_UL3),\n\tMT8195_SOC_ENUM_EXT(\"ul4_1x_en_sel\",\n\t\t\t    ul4_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_UL4),\n\tMT8195_SOC_ENUM_EXT(\"ul5_1x_en_sel\",\n\t\t\t    ul5_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_UL5),\n\tMT8195_SOC_ENUM_EXT(\"ul6_1x_en_sel\",\n\t\t\t    ul6_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_UL6),\n\tMT8195_SOC_ENUM_EXT(\"ul8_1x_en_sel\",\n\t\t\t    ul8_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_UL8),\n\tMT8195_SOC_ENUM_EXT(\"ul9_1x_en_sel\",\n\t\t\t    ul9_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_UL9),\n\tMT8195_SOC_ENUM_EXT(\"ul10_1x_en_sel\",\n\t\t\t    ul10_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_memif_1x_en_sel_put,\n\t\t\t    MT8195_AFE_MEMIF_UL10),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq1_1x_en_sel\",\n\t\t\t    asys_irq1_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_13),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq2_1x_en_sel\",\n\t\t\t    asys_irq2_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_14),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq3_1x_en_sel\",\n\t\t\t    asys_irq3_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_15),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq4_1x_en_sel\",\n\t\t\t    asys_irq4_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_16),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq5_1x_en_sel\",\n\t\t\t    asys_irq5_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_17),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq6_1x_en_sel\",\n\t\t\t    asys_irq6_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_18),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq7_1x_en_sel\",\n\t\t\t    asys_irq7_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_19),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq8_1x_en_sel\",\n\t\t\t    asys_irq8_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_20),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq9_1x_en_sel\",\n\t\t\t    asys_irq9_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_21),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq10_1x_en_sel\",\n\t\t\t    asys_irq10_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_22),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq11_1x_en_sel\",\n\t\t\t    asys_irq11_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_23),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq12_1x_en_sel\",\n\t\t\t    asys_irq12_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_24),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq13_1x_en_sel\",\n\t\t\t    asys_irq13_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_25),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq14_1x_en_sel\",\n\t\t\t    asys_irq14_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_26),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq15_1x_en_sel\",\n\t\t\t    asys_irq15_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_27),\n\tMT8195_SOC_ENUM_EXT(\"asys_irq16_1x_en_sel\",\n\t\t\t    asys_irq16_1x_en_sel_enum,\n\t\t\t    snd_soc_get_enum_double,\n\t\t\t    mt8195_asys_irq_1x_en_sel_put,\n\t\t\t    MT8195_AFE_IRQ_28),\n};\n\nstatic const struct snd_soc_component_driver mt8195_afe_pcm_dai_component = {\n\t.name = \"mt8195-afe-pcm-dai\",\n};\n\nstatic const struct mtk_base_memif_data memif_data[MT8195_AFE_MEMIF_NUM] = {\n\t[MT8195_AFE_MEMIF_DL2] = {\n\t\t.name = \"DL2\",\n\t\t.id = MT8195_AFE_MEMIF_DL2,\n\t\t.reg_ofs_base = AFE_DL2_BASE,\n\t\t.reg_ofs_cur = AFE_DL2_CUR,\n\t\t.reg_ofs_end = AFE_DL2_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON0,\n\t\t.fs_shift = 10,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = -1,\n\t\t.mono_shift = 0,\n\t\t.int_odd_flag_reg = -1,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 18,\n\t\t.hd_reg = AFE_DL2_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 18,\n\t\t.ch_num_reg = AFE_DL2_CON0,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0x1f,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 18,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 18,\n\t},\n\t[MT8195_AFE_MEMIF_DL3] = {\n\t\t.name = \"DL3\",\n\t\t.id = MT8195_AFE_MEMIF_DL3,\n\t\t.reg_ofs_base = AFE_DL3_BASE,\n\t\t.reg_ofs_cur = AFE_DL3_CUR,\n\t\t.reg_ofs_end = AFE_DL3_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON0,\n\t\t.fs_shift = 15,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = -1,\n\t\t.mono_shift = 0,\n\t\t.int_odd_flag_reg = -1,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 19,\n\t\t.hd_reg = AFE_DL3_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 19,\n\t\t.ch_num_reg = AFE_DL3_CON0,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0x1f,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 19,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 19,\n\t},\n\t[MT8195_AFE_MEMIF_DL6] = {\n\t\t.name = \"DL6\",\n\t\t.id = MT8195_AFE_MEMIF_DL6,\n\t\t.reg_ofs_base = AFE_DL6_BASE,\n\t\t.reg_ofs_cur = AFE_DL6_CUR,\n\t\t.reg_ofs_end = AFE_DL6_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON1,\n\t\t.fs_shift = 0,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = -1,\n\t\t.mono_shift = 0,\n\t\t.int_odd_flag_reg = -1,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 22,\n\t\t.hd_reg = AFE_DL6_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 22,\n\t\t.ch_num_reg = AFE_DL6_CON0,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0x1f,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 22,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 22,\n\t},\n\t[MT8195_AFE_MEMIF_DL7] = {\n\t\t.name = \"DL7\",\n\t\t.id = MT8195_AFE_MEMIF_DL7,\n\t\t.reg_ofs_base = AFE_DL7_BASE,\n\t\t.reg_ofs_cur = AFE_DL7_CUR,\n\t\t.reg_ofs_end = AFE_DL7_END,\n\t\t.fs_reg = -1,\n\t\t.fs_shift = 0,\n\t\t.fs_maskbit = 0,\n\t\t.mono_reg = -1,\n\t\t.mono_shift = 0,\n\t\t.int_odd_flag_reg = -1,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 23,\n\t\t.hd_reg = AFE_DL7_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 23,\n\t\t.ch_num_reg = AFE_DL7_CON0,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0x1f,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 23,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 23,\n\t},\n\t[MT8195_AFE_MEMIF_DL8] = {\n\t\t.name = \"DL8\",\n\t\t.id = MT8195_AFE_MEMIF_DL8,\n\t\t.reg_ofs_base = AFE_DL8_BASE,\n\t\t.reg_ofs_cur = AFE_DL8_CUR,\n\t\t.reg_ofs_end = AFE_DL8_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON1,\n\t\t.fs_shift = 10,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = -1,\n\t\t.mono_shift = 0,\n\t\t.int_odd_flag_reg = -1,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 24,\n\t\t.hd_reg = AFE_DL8_CON0,\n\t\t.hd_shift = 6,\n\t\t.agent_disable_reg = -1,\n\t\t.agent_disable_shift = 0,\n\t\t.ch_num_reg = AFE_DL8_CON0,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0x3f,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 24,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 24,\n\t},\n\t[MT8195_AFE_MEMIF_DL10] = {\n\t\t.name = \"DL10\",\n\t\t.id = MT8195_AFE_MEMIF_DL10,\n\t\t.reg_ofs_base = AFE_DL10_BASE,\n\t\t.reg_ofs_cur = AFE_DL10_CUR,\n\t\t.reg_ofs_end = AFE_DL10_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON1,\n\t\t.fs_shift = 20,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = -1,\n\t\t.mono_shift = 0,\n\t\t.int_odd_flag_reg = -1,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 26,\n\t\t.hd_reg = AFE_DL10_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = -1,\n\t\t.agent_disable_shift = 0,\n\t\t.ch_num_reg = AFE_DL10_CON0,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0x1f,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 26,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 26,\n\t},\n\t[MT8195_AFE_MEMIF_DL11] = {\n\t\t.name = \"DL11\",\n\t\t.id = MT8195_AFE_MEMIF_DL11,\n\t\t.reg_ofs_base = AFE_DL11_BASE,\n\t\t.reg_ofs_cur = AFE_DL11_CUR,\n\t\t.reg_ofs_end = AFE_DL11_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON1,\n\t\t.fs_shift = 25,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = -1,\n\t\t.mono_shift = 0,\n\t\t.int_odd_flag_reg = -1,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 27,\n\t\t.hd_reg = AFE_DL11_CON0,\n\t\t.hd_shift = 7,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 27,\n\t\t.ch_num_reg = AFE_DL11_CON0,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0x7f,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 27,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 27,\n\t},\n\t[MT8195_AFE_MEMIF_UL1] = {\n\t\t.name = \"UL1\",\n\t\t.id = MT8195_AFE_MEMIF_UL1,\n\t\t.reg_ofs_base = AFE_UL1_BASE,\n\t\t.reg_ofs_cur = AFE_UL1_CUR,\n\t\t.reg_ofs_end = AFE_UL1_END,\n\t\t.fs_reg = -1,\n\t\t.fs_shift = 0,\n\t\t.fs_maskbit = 0,\n\t\t.mono_reg = AFE_UL1_CON0,\n\t\t.mono_shift = 1,\n\t\t.int_odd_flag_reg = AFE_UL1_CON0,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 1,\n\t\t.hd_reg = AFE_UL1_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 0,\n\t\t.ch_num_reg = -1,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 0,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 0,\n\t},\n\t[MT8195_AFE_MEMIF_UL2] = {\n\t\t.name = \"UL2\",\n\t\t.id = MT8195_AFE_MEMIF_UL2,\n\t\t.reg_ofs_base = AFE_UL2_BASE,\n\t\t.reg_ofs_cur = AFE_UL2_CUR,\n\t\t.reg_ofs_end = AFE_UL2_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON2,\n\t\t.fs_shift = 5,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = AFE_UL2_CON0,\n\t\t.mono_shift = 1,\n\t\t.int_odd_flag_reg = AFE_UL2_CON0,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 2,\n\t\t.hd_reg = AFE_UL2_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 1,\n\t\t.ch_num_reg = -1,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 1,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 1,\n\t},\n\t[MT8195_AFE_MEMIF_UL3] = {\n\t\t.name = \"UL3\",\n\t\t.id = MT8195_AFE_MEMIF_UL3,\n\t\t.reg_ofs_base = AFE_UL3_BASE,\n\t\t.reg_ofs_cur = AFE_UL3_CUR,\n\t\t.reg_ofs_end = AFE_UL3_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON2,\n\t\t.fs_shift = 10,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = AFE_UL3_CON0,\n\t\t.mono_shift = 1,\n\t\t.int_odd_flag_reg = AFE_UL3_CON0,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 3,\n\t\t.hd_reg = AFE_UL3_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 2,\n\t\t.ch_num_reg = -1,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 2,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 2,\n\t},\n\t[MT8195_AFE_MEMIF_UL4] = {\n\t\t.name = \"UL4\",\n\t\t.id = MT8195_AFE_MEMIF_UL4,\n\t\t.reg_ofs_base = AFE_UL4_BASE,\n\t\t.reg_ofs_cur = AFE_UL4_CUR,\n\t\t.reg_ofs_end = AFE_UL4_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON2,\n\t\t.fs_shift = 15,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = AFE_UL4_CON0,\n\t\t.mono_shift = 1,\n\t\t.int_odd_flag_reg = AFE_UL4_CON0,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 4,\n\t\t.hd_reg = AFE_UL4_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 3,\n\t\t.ch_num_reg = -1,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 3,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 3,\n\t},\n\t[MT8195_AFE_MEMIF_UL5] = {\n\t\t.name = \"UL5\",\n\t\t.id = MT8195_AFE_MEMIF_UL5,\n\t\t.reg_ofs_base = AFE_UL5_BASE,\n\t\t.reg_ofs_cur = AFE_UL5_CUR,\n\t\t.reg_ofs_end = AFE_UL5_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON2,\n\t\t.fs_shift = 20,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = AFE_UL5_CON0,\n\t\t.mono_shift = 1,\n\t\t.int_odd_flag_reg = AFE_UL5_CON0,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 5,\n\t\t.hd_reg = AFE_UL5_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 4,\n\t\t.ch_num_reg = -1,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 4,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 4,\n\t},\n\t[MT8195_AFE_MEMIF_UL6] = {\n\t\t.name = \"UL6\",\n\t\t.id = MT8195_AFE_MEMIF_UL6,\n\t\t.reg_ofs_base = AFE_UL6_BASE,\n\t\t.reg_ofs_cur = AFE_UL6_CUR,\n\t\t.reg_ofs_end = AFE_UL6_END,\n\t\t.fs_reg = -1,\n\t\t.fs_shift = 0,\n\t\t.fs_maskbit = 0,\n\t\t.mono_reg = AFE_UL6_CON0,\n\t\t.mono_shift = 1,\n\t\t.int_odd_flag_reg = AFE_UL6_CON0,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 6,\n\t\t.hd_reg = AFE_UL6_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 5,\n\t\t.ch_num_reg = -1,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 5,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 5,\n\t},\n\t[MT8195_AFE_MEMIF_UL8] = {\n\t\t.name = \"UL8\",\n\t\t.id = MT8195_AFE_MEMIF_UL8,\n\t\t.reg_ofs_base = AFE_UL8_BASE,\n\t\t.reg_ofs_cur = AFE_UL8_CUR,\n\t\t.reg_ofs_end = AFE_UL8_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON3,\n\t\t.fs_shift = 5,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = AFE_UL8_CON0,\n\t\t.mono_shift = 1,\n\t\t.int_odd_flag_reg = AFE_UL8_CON0,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 8,\n\t\t.hd_reg = AFE_UL8_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 7,\n\t\t.ch_num_reg = -1,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 7,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 7,\n\t},\n\t[MT8195_AFE_MEMIF_UL9] = {\n\t\t.name = \"UL9\",\n\t\t.id = MT8195_AFE_MEMIF_UL9,\n\t\t.reg_ofs_base = AFE_UL9_BASE,\n\t\t.reg_ofs_cur = AFE_UL9_CUR,\n\t\t.reg_ofs_end = AFE_UL9_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON3,\n\t\t.fs_shift = 10,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = AFE_UL9_CON0,\n\t\t.mono_shift = 1,\n\t\t.int_odd_flag_reg = AFE_UL9_CON0,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 9,\n\t\t.hd_reg = AFE_UL9_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 8,\n\t\t.ch_num_reg = -1,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 8,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 8,\n\t},\n\t[MT8195_AFE_MEMIF_UL10] = {\n\t\t.name = \"UL10\",\n\t\t.id = MT8195_AFE_MEMIF_UL10,\n\t\t.reg_ofs_base = AFE_UL10_BASE,\n\t\t.reg_ofs_cur = AFE_UL10_CUR,\n\t\t.reg_ofs_end = AFE_UL10_END,\n\t\t.fs_reg = AFE_MEMIF_AGENT_FS_CON3,\n\t\t.fs_shift = 15,\n\t\t.fs_maskbit = 0x1f,\n\t\t.mono_reg = AFE_UL10_CON0,\n\t\t.mono_shift = 1,\n\t\t.int_odd_flag_reg = AFE_UL10_CON0,\n\t\t.int_odd_flag_shift = 0,\n\t\t.enable_reg = AFE_DAC_CON0,\n\t\t.enable_shift = 10,\n\t\t.hd_reg = AFE_UL10_CON0,\n\t\t.hd_shift = 5,\n\t\t.agent_disable_reg = AUDIO_TOP_CON5,\n\t\t.agent_disable_shift = 9,\n\t\t.ch_num_reg = -1,\n\t\t.ch_num_shift = 0,\n\t\t.ch_num_maskbit = 0,\n\t\t.msb_reg = AFE_NORMAL_BASE_ADR_MSB,\n\t\t.msb_shift = 9,\n\t\t.msb_end_reg = AFE_NORMAL_END_ADR_MSB,\n\t\t.msb_end_shift = 9,\n\t},\n};\n\nstatic const struct mtk_base_irq_data irq_data_array[MT8195_AFE_IRQ_NUM] = {\n\t[MT8195_AFE_IRQ_1] = {\n\t\t.id = MT8195_AFE_IRQ_1,\n\t\t.irq_cnt_reg = -1,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0,\n\t\t.irq_fs_reg = -1,\n\t\t.irq_fs_shift = 0,\n\t\t.irq_fs_maskbit = 0,\n\t\t.irq_en_reg = AFE_IRQ1_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = 0,\n\t\t.irq_status_shift = 16,\n\t},\n\t[MT8195_AFE_IRQ_2] = {\n\t\t.id = MT8195_AFE_IRQ_2,\n\t\t.irq_cnt_reg = -1,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0,\n\t\t.irq_fs_reg = -1,\n\t\t.irq_fs_shift = 0,\n\t\t.irq_fs_maskbit = 0,\n\t\t.irq_en_reg = AFE_IRQ2_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = 1,\n\t\t.irq_status_shift = 17,\n\t},\n\t[MT8195_AFE_IRQ_3] = {\n\t\t.id = MT8195_AFE_IRQ_3,\n\t\t.irq_cnt_reg = AFE_IRQ3_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = -1,\n\t\t.irq_fs_shift = 0,\n\t\t.irq_fs_maskbit = 0,\n\t\t.irq_en_reg = AFE_IRQ3_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = 2,\n\t\t.irq_status_shift = 18,\n\t},\n\t[MT8195_AFE_IRQ_8] = {\n\t\t.id = MT8195_AFE_IRQ_8,\n\t\t.irq_cnt_reg = -1,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0,\n\t\t.irq_fs_reg = -1,\n\t\t.irq_fs_shift = 0,\n\t\t.irq_fs_maskbit = 0,\n\t\t.irq_en_reg = AFE_IRQ8_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = 7,\n\t\t.irq_status_shift = 23,\n\t},\n\t[MT8195_AFE_IRQ_9] = {\n\t\t.id = MT8195_AFE_IRQ_9,\n\t\t.irq_cnt_reg = AFE_IRQ9_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = -1,\n\t\t.irq_fs_shift = 0,\n\t\t.irq_fs_maskbit = 0,\n\t\t.irq_en_reg = AFE_IRQ9_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = 8,\n\t\t.irq_status_shift = 24,\n\t},\n\t[MT8195_AFE_IRQ_10] = {\n\t\t.id = MT8195_AFE_IRQ_10,\n\t\t.irq_cnt_reg = -1,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0,\n\t\t.irq_fs_reg = -1,\n\t\t.irq_fs_shift = 0,\n\t\t.irq_fs_maskbit = 0,\n\t\t.irq_en_reg = AFE_IRQ10_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg = AFE_IRQ_MCU_CLR,\n\t\t.irq_clr_shift = 9,\n\t\t.irq_status_shift = 25,\n\t},\n\t[MT8195_AFE_IRQ_13] = {\n\t\t.id = MT8195_AFE_IRQ_13,\n\t\t.irq_cnt_reg = ASYS_IRQ1_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ1_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ1_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 0,\n\t\t.irq_status_shift = 0,\n\t},\n\t[MT8195_AFE_IRQ_14] = {\n\t\t.id = MT8195_AFE_IRQ_14,\n\t\t.irq_cnt_reg = ASYS_IRQ2_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ2_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ2_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 1,\n\t\t.irq_status_shift = 1,\n\t},\n\t[MT8195_AFE_IRQ_15] = {\n\t\t.id = MT8195_AFE_IRQ_15,\n\t\t.irq_cnt_reg = ASYS_IRQ3_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ3_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ3_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 2,\n\t\t.irq_status_shift = 2,\n\t},\n\t[MT8195_AFE_IRQ_16] = {\n\t\t.id = MT8195_AFE_IRQ_16,\n\t\t.irq_cnt_reg = ASYS_IRQ4_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ4_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ4_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 3,\n\t\t.irq_status_shift = 3,\n\t},\n\t[MT8195_AFE_IRQ_17] = {\n\t\t.id = MT8195_AFE_IRQ_17,\n\t\t.irq_cnt_reg = ASYS_IRQ5_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ5_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ5_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 4,\n\t\t.irq_status_shift = 4,\n\t},\n\t[MT8195_AFE_IRQ_18] = {\n\t\t.id = MT8195_AFE_IRQ_18,\n\t\t.irq_cnt_reg = ASYS_IRQ6_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ6_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ6_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 5,\n\t\t.irq_status_shift = 5,\n\t},\n\t[MT8195_AFE_IRQ_19] = {\n\t\t.id = MT8195_AFE_IRQ_19,\n\t\t.irq_cnt_reg = ASYS_IRQ7_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ7_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ7_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 6,\n\t\t.irq_status_shift = 6,\n\t},\n\t[MT8195_AFE_IRQ_20] = {\n\t\t.id = MT8195_AFE_IRQ_20,\n\t\t.irq_cnt_reg = ASYS_IRQ8_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ8_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ8_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 7,\n\t\t.irq_status_shift = 7,\n\t},\n\t[MT8195_AFE_IRQ_21] = {\n\t\t.id = MT8195_AFE_IRQ_21,\n\t\t.irq_cnt_reg = ASYS_IRQ9_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ9_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ9_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 8,\n\t\t.irq_status_shift = 8,\n\t},\n\t[MT8195_AFE_IRQ_22] = {\n\t\t.id = MT8195_AFE_IRQ_22,\n\t\t.irq_cnt_reg = ASYS_IRQ10_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ10_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ10_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 9,\n\t\t.irq_status_shift = 9,\n\t},\n\t[MT8195_AFE_IRQ_23] = {\n\t\t.id = MT8195_AFE_IRQ_23,\n\t\t.irq_cnt_reg = ASYS_IRQ11_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ11_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ11_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 10,\n\t\t.irq_status_shift = 10,\n\t},\n\t[MT8195_AFE_IRQ_24] = {\n\t\t.id = MT8195_AFE_IRQ_24,\n\t\t.irq_cnt_reg = ASYS_IRQ12_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ12_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ12_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 11,\n\t\t.irq_status_shift = 11,\n\t},\n\t[MT8195_AFE_IRQ_25] = {\n\t\t.id = MT8195_AFE_IRQ_25,\n\t\t.irq_cnt_reg = ASYS_IRQ13_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ13_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ13_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 12,\n\t\t.irq_status_shift = 12,\n\t},\n\t[MT8195_AFE_IRQ_26] = {\n\t\t.id = MT8195_AFE_IRQ_26,\n\t\t.irq_cnt_reg = ASYS_IRQ14_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ14_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ14_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 13,\n\t\t.irq_status_shift = 13,\n\t},\n\t[MT8195_AFE_IRQ_27] = {\n\t\t.id = MT8195_AFE_IRQ_27,\n\t\t.irq_cnt_reg = ASYS_IRQ15_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ15_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ15_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 14,\n\t\t.irq_status_shift = 14,\n\t},\n\t[MT8195_AFE_IRQ_28] = {\n\t\t.id = MT8195_AFE_IRQ_28,\n\t\t.irq_cnt_reg = ASYS_IRQ16_CON,\n\t\t.irq_cnt_shift = 0,\n\t\t.irq_cnt_maskbit = 0xffffff,\n\t\t.irq_fs_reg = ASYS_IRQ16_CON,\n\t\t.irq_fs_shift = 24,\n\t\t.irq_fs_maskbit = 0x1ffff,\n\t\t.irq_en_reg = ASYS_IRQ16_CON,\n\t\t.irq_en_shift = 31,\n\t\t.irq_clr_reg =  ASYS_IRQ_CLR,\n\t\t.irq_clr_shift = 15,\n\t\t.irq_status_shift = 15,\n\t},\n};\n\nstatic const int mt8195_afe_memif_const_irqs[MT8195_AFE_MEMIF_NUM] = {\n\t[MT8195_AFE_MEMIF_DL2] = MT8195_AFE_IRQ_13,\n\t[MT8195_AFE_MEMIF_DL3] = MT8195_AFE_IRQ_14,\n\t[MT8195_AFE_MEMIF_DL6] = MT8195_AFE_IRQ_15,\n\t[MT8195_AFE_MEMIF_DL7] = MT8195_AFE_IRQ_1,\n\t[MT8195_AFE_MEMIF_DL8] = MT8195_AFE_IRQ_16,\n\t[MT8195_AFE_MEMIF_DL10] = MT8195_AFE_IRQ_17,\n\t[MT8195_AFE_MEMIF_DL11] = MT8195_AFE_IRQ_18,\n\t[MT8195_AFE_MEMIF_UL1] = MT8195_AFE_IRQ_3,\n\t[MT8195_AFE_MEMIF_UL2] = MT8195_AFE_IRQ_19,\n\t[MT8195_AFE_MEMIF_UL3] = MT8195_AFE_IRQ_20,\n\t[MT8195_AFE_MEMIF_UL4] = MT8195_AFE_IRQ_21,\n\t[MT8195_AFE_MEMIF_UL5] = MT8195_AFE_IRQ_22,\n\t[MT8195_AFE_MEMIF_UL6] = MT8195_AFE_IRQ_9,\n\t[MT8195_AFE_MEMIF_UL8] = MT8195_AFE_IRQ_23,\n\t[MT8195_AFE_MEMIF_UL9] = MT8195_AFE_IRQ_24,\n\t[MT8195_AFE_MEMIF_UL10] = MT8195_AFE_IRQ_25,\n};\n\nstatic bool mt8195_is_volatile_reg(struct device *dev, unsigned int reg)\n{\n\t \n\t \n\tswitch (reg) {\n\tcase AUDIO_TOP_CON0:\n\tcase AUDIO_TOP_CON1:\n\tcase AUDIO_TOP_CON3:\n\tcase AUDIO_TOP_CON4:\n\tcase AUDIO_TOP_CON5:\n\tcase AUDIO_TOP_CON6:\n\tcase ASYS_IRQ_CLR:\n\tcase ASYS_IRQ_STATUS:\n\tcase ASYS_IRQ_MON1:\n\tcase ASYS_IRQ_MON2:\n\tcase AFE_IRQ_MCU_CLR:\n\tcase AFE_IRQ_STATUS:\n\tcase AFE_IRQ3_CON_MON:\n\tcase AFE_IRQ_MCU_MON2:\n\tcase ADSP_IRQ_STATUS:\n\tcase AUDIO_TOP_STA0:\n\tcase AUDIO_TOP_STA1:\n\tcase AFE_GAIN1_CUR:\n\tcase AFE_GAIN2_CUR:\n\tcase AFE_IEC_BURST_INFO:\n\tcase AFE_IEC_CHL_STAT0:\n\tcase AFE_IEC_CHL_STAT1:\n\tcase AFE_IEC_CHR_STAT0:\n\tcase AFE_IEC_CHR_STAT1:\n\tcase AFE_SPDIFIN_CHSTS1:\n\tcase AFE_SPDIFIN_CHSTS2:\n\tcase AFE_SPDIFIN_CHSTS3:\n\tcase AFE_SPDIFIN_CHSTS4:\n\tcase AFE_SPDIFIN_CHSTS5:\n\tcase AFE_SPDIFIN_CHSTS6:\n\tcase AFE_SPDIFIN_DEBUG1:\n\tcase AFE_SPDIFIN_DEBUG2:\n\tcase AFE_SPDIFIN_DEBUG3:\n\tcase AFE_SPDIFIN_DEBUG4:\n\tcase AFE_SPDIFIN_EC:\n\tcase AFE_SPDIFIN_CKLOCK_CFG:\n\tcase AFE_SPDIFIN_BR_DBG1:\n\tcase AFE_SPDIFIN_CKFBDIV:\n\tcase AFE_SPDIFIN_INT_EXT:\n\tcase AFE_SPDIFIN_INT_EXT2:\n\tcase SPDIFIN_FREQ_STATUS:\n\tcase SPDIFIN_USERCODE1:\n\tcase SPDIFIN_USERCODE2:\n\tcase SPDIFIN_USERCODE3:\n\tcase SPDIFIN_USERCODE4:\n\tcase SPDIFIN_USERCODE5:\n\tcase SPDIFIN_USERCODE6:\n\tcase SPDIFIN_USERCODE7:\n\tcase SPDIFIN_USERCODE8:\n\tcase SPDIFIN_USERCODE9:\n\tcase SPDIFIN_USERCODE10:\n\tcase SPDIFIN_USERCODE11:\n\tcase SPDIFIN_USERCODE12:\n\tcase AFE_LINEIN_APLL_TUNER_MON:\n\tcase AFE_EARC_APLL_TUNER_MON:\n\tcase AFE_CM0_MON:\n\tcase AFE_CM1_MON:\n\tcase AFE_CM2_MON:\n\tcase AFE_MPHONE_MULTI_DET_MON0:\n\tcase AFE_MPHONE_MULTI_DET_MON1:\n\tcase AFE_MPHONE_MULTI_DET_MON2:\n\tcase AFE_MPHONE_MULTI2_DET_MON0:\n\tcase AFE_MPHONE_MULTI2_DET_MON1:\n\tcase AFE_MPHONE_MULTI2_DET_MON2:\n\tcase AFE_ADDA_MTKAIF_MON0:\n\tcase AFE_ADDA_MTKAIF_MON1:\n\tcase AFE_AUD_PAD_TOP:\n\tcase AFE_ADDA6_MTKAIF_MON0:\n\tcase AFE_ADDA6_MTKAIF_MON1:\n\tcase AFE_ADDA6_SRC_DEBUG_MON0:\n\tcase AFE_ADDA6_UL_SRC_MON0:\n\tcase AFE_ADDA6_UL_SRC_MON1:\n\tcase AFE_ASRC11_NEW_CON8:\n\tcase AFE_ASRC11_NEW_CON9:\n\tcase AFE_ASRC12_NEW_CON8:\n\tcase AFE_ASRC12_NEW_CON9:\n\tcase AFE_LRCK_CNT:\n\tcase AFE_DAC_MON0:\n\tcase AFE_DL2_CUR:\n\tcase AFE_DL3_CUR:\n\tcase AFE_DL6_CUR:\n\tcase AFE_DL7_CUR:\n\tcase AFE_DL8_CUR:\n\tcase AFE_DL10_CUR:\n\tcase AFE_DL11_CUR:\n\tcase AFE_UL1_CUR:\n\tcase AFE_UL2_CUR:\n\tcase AFE_UL3_CUR:\n\tcase AFE_UL4_CUR:\n\tcase AFE_UL5_CUR:\n\tcase AFE_UL6_CUR:\n\tcase AFE_UL8_CUR:\n\tcase AFE_UL9_CUR:\n\tcase AFE_UL10_CUR:\n\tcase AFE_DL8_CHK_SUM1:\n\tcase AFE_DL8_CHK_SUM2:\n\tcase AFE_DL8_CHK_SUM3:\n\tcase AFE_DL8_CHK_SUM4:\n\tcase AFE_DL8_CHK_SUM5:\n\tcase AFE_DL8_CHK_SUM6:\n\tcase AFE_DL10_CHK_SUM1:\n\tcase AFE_DL10_CHK_SUM2:\n\tcase AFE_DL10_CHK_SUM3:\n\tcase AFE_DL10_CHK_SUM4:\n\tcase AFE_DL10_CHK_SUM5:\n\tcase AFE_DL10_CHK_SUM6:\n\tcase AFE_DL11_CHK_SUM1:\n\tcase AFE_DL11_CHK_SUM2:\n\tcase AFE_DL11_CHK_SUM3:\n\tcase AFE_DL11_CHK_SUM4:\n\tcase AFE_DL11_CHK_SUM5:\n\tcase AFE_DL11_CHK_SUM6:\n\tcase AFE_UL1_CHK_SUM1:\n\tcase AFE_UL1_CHK_SUM2:\n\tcase AFE_UL2_CHK_SUM1:\n\tcase AFE_UL2_CHK_SUM2:\n\tcase AFE_UL3_CHK_SUM1:\n\tcase AFE_UL3_CHK_SUM2:\n\tcase AFE_UL4_CHK_SUM1:\n\tcase AFE_UL4_CHK_SUM2:\n\tcase AFE_UL5_CHK_SUM1:\n\tcase AFE_UL5_CHK_SUM2:\n\tcase AFE_UL6_CHK_SUM1:\n\tcase AFE_UL6_CHK_SUM2:\n\tcase AFE_UL8_CHK_SUM1:\n\tcase AFE_UL8_CHK_SUM2:\n\tcase AFE_DL2_CHK_SUM1:\n\tcase AFE_DL2_CHK_SUM2:\n\tcase AFE_DL3_CHK_SUM1:\n\tcase AFE_DL3_CHK_SUM2:\n\tcase AFE_DL6_CHK_SUM1:\n\tcase AFE_DL6_CHK_SUM2:\n\tcase AFE_DL7_CHK_SUM1:\n\tcase AFE_DL7_CHK_SUM2:\n\tcase AFE_UL9_CHK_SUM1:\n\tcase AFE_UL9_CHK_SUM2:\n\tcase AFE_BUS_MON1:\n\tcase UL1_MOD2AGT_CNT_LAT:\n\tcase UL2_MOD2AGT_CNT_LAT:\n\tcase UL3_MOD2AGT_CNT_LAT:\n\tcase UL4_MOD2AGT_CNT_LAT:\n\tcase UL5_MOD2AGT_CNT_LAT:\n\tcase UL6_MOD2AGT_CNT_LAT:\n\tcase UL8_MOD2AGT_CNT_LAT:\n\tcase UL9_MOD2AGT_CNT_LAT:\n\tcase UL10_MOD2AGT_CNT_LAT:\n\tcase AFE_MEMIF_BUF_FULL_MON:\n\tcase AFE_MEMIF_BUF_MON1:\n\tcase AFE_MEMIF_BUF_MON3:\n\tcase AFE_MEMIF_BUF_MON4:\n\tcase AFE_MEMIF_BUF_MON5:\n\tcase AFE_MEMIF_BUF_MON6:\n\tcase AFE_MEMIF_BUF_MON7:\n\tcase AFE_MEMIF_BUF_MON8:\n\tcase AFE_MEMIF_BUF_MON9:\n\tcase AFE_MEMIF_BUF_MON10:\n\tcase DL2_AGENT2MODULE_CNT:\n\tcase DL3_AGENT2MODULE_CNT:\n\tcase DL6_AGENT2MODULE_CNT:\n\tcase DL7_AGENT2MODULE_CNT:\n\tcase DL8_AGENT2MODULE_CNT:\n\tcase DL10_AGENT2MODULE_CNT:\n\tcase DL11_AGENT2MODULE_CNT:\n\tcase UL1_MODULE2AGENT_CNT:\n\tcase UL2_MODULE2AGENT_CNT:\n\tcase UL3_MODULE2AGENT_CNT:\n\tcase UL4_MODULE2AGENT_CNT:\n\tcase UL5_MODULE2AGENT_CNT:\n\tcase UL6_MODULE2AGENT_CNT:\n\tcase UL8_MODULE2AGENT_CNT:\n\tcase UL9_MODULE2AGENT_CNT:\n\tcase UL10_MODULE2AGENT_CNT:\n\tcase AFE_DMIC0_SRC_DEBUG_MON0:\n\tcase AFE_DMIC0_UL_SRC_MON0:\n\tcase AFE_DMIC0_UL_SRC_MON1:\n\tcase AFE_DMIC1_SRC_DEBUG_MON0:\n\tcase AFE_DMIC1_UL_SRC_MON0:\n\tcase AFE_DMIC1_UL_SRC_MON1:\n\tcase AFE_DMIC2_SRC_DEBUG_MON0:\n\tcase AFE_DMIC2_UL_SRC_MON0:\n\tcase AFE_DMIC2_UL_SRC_MON1:\n\tcase AFE_DMIC3_SRC_DEBUG_MON0:\n\tcase AFE_DMIC3_UL_SRC_MON0:\n\tcase AFE_DMIC3_UL_SRC_MON1:\n\tcase DMIC_GAIN1_CUR:\n\tcase DMIC_GAIN2_CUR:\n\tcase DMIC_GAIN3_CUR:\n\tcase DMIC_GAIN4_CUR:\n\tcase ETDM_IN1_MONITOR:\n\tcase ETDM_IN2_MONITOR:\n\tcase ETDM_OUT1_MONITOR:\n\tcase ETDM_OUT2_MONITOR:\n\tcase ETDM_OUT3_MONITOR:\n\tcase AFE_ADDA_SRC_DEBUG_MON0:\n\tcase AFE_ADDA_SRC_DEBUG_MON1:\n\tcase AFE_ADDA_DL_SDM_FIFO_MON:\n\tcase AFE_ADDA_DL_SRC_LCH_MON:\n\tcase AFE_ADDA_DL_SRC_RCH_MON:\n\tcase AFE_ADDA_DL_SDM_OUT_MON:\n\tcase AFE_GASRC0_NEW_CON8:\n\tcase AFE_GASRC0_NEW_CON9:\n\tcase AFE_GASRC0_NEW_CON12:\n\tcase AFE_GASRC1_NEW_CON8:\n\tcase AFE_GASRC1_NEW_CON9:\n\tcase AFE_GASRC1_NEW_CON12:\n\tcase AFE_GASRC2_NEW_CON8:\n\tcase AFE_GASRC2_NEW_CON9:\n\tcase AFE_GASRC2_NEW_CON12:\n\tcase AFE_GASRC3_NEW_CON8:\n\tcase AFE_GASRC3_NEW_CON9:\n\tcase AFE_GASRC3_NEW_CON12:\n\tcase AFE_GASRC4_NEW_CON8:\n\tcase AFE_GASRC4_NEW_CON9:\n\tcase AFE_GASRC4_NEW_CON12:\n\tcase AFE_GASRC5_NEW_CON8:\n\tcase AFE_GASRC5_NEW_CON9:\n\tcase AFE_GASRC5_NEW_CON12:\n\tcase AFE_GASRC6_NEW_CON8:\n\tcase AFE_GASRC6_NEW_CON9:\n\tcase AFE_GASRC6_NEW_CON12:\n\tcase AFE_GASRC7_NEW_CON8:\n\tcase AFE_GASRC7_NEW_CON9:\n\tcase AFE_GASRC7_NEW_CON12:\n\tcase AFE_GASRC8_NEW_CON8:\n\tcase AFE_GASRC8_NEW_CON9:\n\tcase AFE_GASRC8_NEW_CON12:\n\tcase AFE_GASRC9_NEW_CON8:\n\tcase AFE_GASRC9_NEW_CON9:\n\tcase AFE_GASRC9_NEW_CON12:\n\tcase AFE_GASRC10_NEW_CON8:\n\tcase AFE_GASRC10_NEW_CON9:\n\tcase AFE_GASRC10_NEW_CON12:\n\tcase AFE_GASRC11_NEW_CON8:\n\tcase AFE_GASRC11_NEW_CON9:\n\tcase AFE_GASRC11_NEW_CON12:\n\tcase AFE_GASRC12_NEW_CON8:\n\tcase AFE_GASRC12_NEW_CON9:\n\tcase AFE_GASRC12_NEW_CON12:\n\tcase AFE_GASRC13_NEW_CON8:\n\tcase AFE_GASRC13_NEW_CON9:\n\tcase AFE_GASRC13_NEW_CON12:\n\tcase AFE_GASRC14_NEW_CON8:\n\tcase AFE_GASRC14_NEW_CON9:\n\tcase AFE_GASRC14_NEW_CON12:\n\tcase AFE_GASRC15_NEW_CON8:\n\tcase AFE_GASRC15_NEW_CON9:\n\tcase AFE_GASRC15_NEW_CON12:\n\tcase AFE_GASRC16_NEW_CON8:\n\tcase AFE_GASRC16_NEW_CON9:\n\tcase AFE_GASRC16_NEW_CON12:\n\tcase AFE_GASRC17_NEW_CON8:\n\tcase AFE_GASRC17_NEW_CON9:\n\tcase AFE_GASRC17_NEW_CON12:\n\tcase AFE_GASRC18_NEW_CON8:\n\tcase AFE_GASRC18_NEW_CON9:\n\tcase AFE_GASRC18_NEW_CON12:\n\tcase AFE_GASRC19_NEW_CON8:\n\tcase AFE_GASRC19_NEW_CON9:\n\tcase AFE_GASRC19_NEW_CON12:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t};\n}\n\nstatic const struct regmap_config mt8195_afe_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.volatile_reg = mt8195_is_volatile_reg,\n\t.max_register = AFE_MAX_REGISTER,\n\t.num_reg_defaults_raw = ((AFE_MAX_REGISTER / 4) + 1),\n\t.cache_type = REGCACHE_FLAT,\n};\n\n#define AFE_IRQ_CLR_BITS (0x387)\n#define ASYS_IRQ_CLR_BITS (0xffff)\n\nstatic irqreturn_t mt8195_afe_irq_handler(int irq_id, void *dev_id)\n{\n\tstruct mtk_base_afe *afe = dev_id;\n\tunsigned int val = 0;\n\tunsigned int asys_irq_clr_bits = 0;\n\tunsigned int afe_irq_clr_bits = 0;\n\tunsigned int irq_status_bits = 0;\n\tunsigned int irq_clr_bits = 0;\n\tunsigned int mcu_irq_mask = 0;\n\tint i = 0;\n\tint ret = 0;\n\n\tret = regmap_read(afe->regmap, AFE_IRQ_STATUS, &val);\n\tif (ret) {\n\t\tdev_info(afe->dev, \"%s irq status err\\n\", __func__);\n\t\tafe_irq_clr_bits = AFE_IRQ_CLR_BITS;\n\t\tasys_irq_clr_bits = ASYS_IRQ_CLR_BITS;\n\t\tgoto err_irq;\n\t}\n\n\tret = regmap_read(afe->regmap, AFE_IRQ_MASK, &mcu_irq_mask);\n\tif (ret) {\n\t\tdev_info(afe->dev, \"%s read irq mask err\\n\", __func__);\n\t\tafe_irq_clr_bits = AFE_IRQ_CLR_BITS;\n\t\tasys_irq_clr_bits = ASYS_IRQ_CLR_BITS;\n\t\tgoto err_irq;\n\t}\n\n\t \n\tval &= mcu_irq_mask;\n\n\tfor (i = 0; i < MT8195_AFE_MEMIF_NUM; i++) {\n\t\tstruct mtk_base_afe_memif *memif = &afe->memif[i];\n\t\tstruct mtk_base_irq_data const *irq_data;\n\n\t\tif (memif->irq_usage < 0)\n\t\t\tcontinue;\n\n\t\tirq_data = afe->irqs[memif->irq_usage].irq_data;\n\n\t\tirq_status_bits = BIT(irq_data->irq_status_shift);\n\t\tirq_clr_bits = BIT(irq_data->irq_clr_shift);\n\n\t\tif (!(val & irq_status_bits))\n\t\t\tcontinue;\n\n\t\tif (irq_data->irq_clr_reg == ASYS_IRQ_CLR)\n\t\t\tasys_irq_clr_bits |= irq_clr_bits;\n\t\telse\n\t\t\tafe_irq_clr_bits |= irq_clr_bits;\n\n\t\tsnd_pcm_period_elapsed(memif->substream);\n\t}\n\nerr_irq:\n\t \n\tif (asys_irq_clr_bits)\n\t\tregmap_write(afe->regmap, ASYS_IRQ_CLR, asys_irq_clr_bits);\n\tif (afe_irq_clr_bits)\n\t\tregmap_write(afe->regmap, AFE_IRQ_MCU_CLR, afe_irq_clr_bits);\n\n\treturn IRQ_HANDLED;\n}\n\nstatic int mt8195_afe_runtime_suspend(struct device *dev)\n{\n\tstruct mtk_base_afe *afe = dev_get_drvdata(dev);\n\tstruct mt8195_afe_private *afe_priv = afe->platform_priv;\n\n\tif (!afe->regmap || afe_priv->pm_runtime_bypass_reg_ctl)\n\t\tgoto skip_regmap;\n\n\tmt8195_afe_disable_main_clock(afe);\n\n\tregcache_cache_only(afe->regmap, true);\n\tregcache_mark_dirty(afe->regmap);\n\nskip_regmap:\n\tmt8195_afe_disable_reg_rw_clk(afe);\n\n\treturn 0;\n}\n\nstatic int mt8195_afe_runtime_resume(struct device *dev)\n{\n\tstruct mtk_base_afe *afe = dev_get_drvdata(dev);\n\tstruct mt8195_afe_private *afe_priv = afe->platform_priv;\n\n\tmt8195_afe_enable_reg_rw_clk(afe);\n\n\tif (!afe->regmap || afe_priv->pm_runtime_bypass_reg_ctl)\n\t\tgoto skip_regmap;\n\n\tregcache_cache_only(afe->regmap, false);\n\tregcache_sync(afe->regmap);\n\n\tmt8195_afe_enable_main_clock(afe);\nskip_regmap:\n\treturn 0;\n}\n\nstatic int mt8195_afe_component_probe(struct snd_soc_component *component)\n{\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(component);\n\tint ret = 0;\n\n\tsnd_soc_component_init_regmap(component, afe->regmap);\n\n\tret = mtk_afe_add_sub_dai_control(component);\n\n\treturn ret;\n}\n\nstatic const struct snd_soc_component_driver mt8195_afe_component = {\n\t.name = AFE_PCM_NAME,\n\t.pointer = mtk_afe_pcm_pointer,\n\t.pcm_construct = mtk_afe_pcm_new,\n\t.probe = mt8195_afe_component_probe,\n};\n\nstatic int init_memif_priv_data(struct mtk_base_afe *afe)\n{\n\tstruct mt8195_afe_private *afe_priv = afe->platform_priv;\n\tstruct mtk_dai_memif_priv *memif_priv;\n\tint i;\n\n\tfor (i = MT8195_AFE_MEMIF_START; i < MT8195_AFE_MEMIF_END; i++) {\n\t\tmemif_priv = devm_kzalloc(afe->dev,\n\t\t\t\t\t  sizeof(struct mtk_dai_memif_priv),\n\t\t\t\t\t  GFP_KERNEL);\n\t\tif (!memif_priv)\n\t\t\treturn -ENOMEM;\n\n\t\tafe_priv->dai_priv[i] = memif_priv;\n\t}\n\n\treturn 0;\n}\n\nstatic int mt8195_dai_memif_register(struct mtk_base_afe *afe)\n{\n\tstruct mtk_base_afe_dai *dai;\n\n\tdai = devm_kzalloc(afe->dev, sizeof(*dai), GFP_KERNEL);\n\tif (!dai)\n\t\treturn -ENOMEM;\n\n\tlist_add(&dai->list, &afe->sub_dais);\n\n\tdai->dai_drivers = mt8195_memif_dai_driver;\n\tdai->num_dai_drivers = ARRAY_SIZE(mt8195_memif_dai_driver);\n\n\tdai->dapm_widgets = mt8195_memif_widgets;\n\tdai->num_dapm_widgets = ARRAY_SIZE(mt8195_memif_widgets);\n\tdai->dapm_routes = mt8195_memif_routes;\n\tdai->num_dapm_routes = ARRAY_SIZE(mt8195_memif_routes);\n\tdai->controls = mt8195_memif_controls;\n\tdai->num_controls = ARRAY_SIZE(mt8195_memif_controls);\n\n\treturn init_memif_priv_data(afe);\n}\n\ntypedef int (*dai_register_cb)(struct mtk_base_afe *);\nstatic const dai_register_cb dai_register_cbs[] = {\n\tmt8195_dai_adda_register,\n\tmt8195_dai_etdm_register,\n\tmt8195_dai_pcm_register,\n\tmt8195_dai_memif_register,\n};\n\nstatic const struct reg_sequence mt8195_afe_reg_defaults[] = {\n\t{ AFE_IRQ_MASK, 0x387ffff },\n\t{ AFE_IRQ3_CON, BIT(30) },\n\t{ AFE_IRQ9_CON, BIT(30) },\n\t{ ETDM_IN1_CON4, 0x12000100 },\n\t{ ETDM_IN2_CON4, 0x12000100 },\n};\n\nstatic const struct reg_sequence mt8195_cg_patch[] = {\n\t{ AUDIO_TOP_CON0, 0xfffffffb },\n\t{ AUDIO_TOP_CON1, 0xfffffff8 },\n};\n\nstatic int mt8195_afe_pcm_dev_probe(struct platform_device *pdev)\n{\n\tstruct mtk_base_afe *afe;\n\tstruct mt8195_afe_private *afe_priv;\n\tstruct device *dev = &pdev->dev;\n\tstruct reset_control *rstc;\n\tint i, irq_id, ret;\n\tstruct snd_soc_component *component;\n\n\tret = of_reserved_mem_device_init(dev);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"failed to assign memory region\\n\");\n\n\tret = dma_set_mask_and_coherent(dev, DMA_BIT_MASK(33));\n\tif (ret)\n\t\treturn ret;\n\n\tafe = devm_kzalloc(dev, sizeof(*afe), GFP_KERNEL);\n\tif (!afe)\n\t\treturn -ENOMEM;\n\n\tafe->platform_priv = devm_kzalloc(dev, sizeof(*afe_priv),\n\t\t\t\t\t  GFP_KERNEL);\n\tif (!afe->platform_priv)\n\t\treturn -ENOMEM;\n\n\tafe_priv = afe->platform_priv;\n\tafe->dev = &pdev->dev;\n\n\tafe->base_addr = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(afe->base_addr))\n\t\treturn PTR_ERR(afe->base_addr);\n\n\t \n\tret = mt8195_afe_init_clock(afe);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"init clock error\\n\");\n\n\t \n\trstc = devm_reset_control_get_exclusive(dev, \"audiosys\");\n\tif (IS_ERR(rstc))\n\t\treturn dev_err_probe(dev, PTR_ERR(rstc), \"could not get audiosys reset\\n\");\n\n\tret = reset_control_reset(rstc);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"failed to trigger audio reset\\n\");\n\n\tspin_lock_init(&afe_priv->afe_ctrl_lock);\n\n\tmutex_init(&afe->irq_alloc_lock);\n\n\t \n\tafe->irqs_size = MT8195_AFE_IRQ_NUM;\n\tafe->irqs = devm_kcalloc(dev, afe->irqs_size, sizeof(*afe->irqs),\n\t\t\t\t GFP_KERNEL);\n\tif (!afe->irqs)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < afe->irqs_size; i++)\n\t\tafe->irqs[i].irq_data = &irq_data_array[i];\n\n\t \n\tafe->memif_size = MT8195_AFE_MEMIF_NUM;\n\tafe->memif = devm_kcalloc(dev, afe->memif_size, sizeof(*afe->memif),\n\t\t\t\t  GFP_KERNEL);\n\tif (!afe->memif)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < afe->memif_size; i++) {\n\t\tafe->memif[i].data = &memif_data[i];\n\t\tafe->memif[i].irq_usage = mt8195_afe_memif_const_irqs[i];\n\t\tafe->memif[i].const_irq = 1;\n\t\tafe->irqs[afe->memif[i].irq_usage].irq_occupyed = true;\n\t}\n\n\t \n\tirq_id = platform_get_irq(pdev, 0);\n\tif (irq_id < 0)\n\t\treturn -ENXIO;\n\n\tret = devm_request_irq(dev, irq_id, mt8195_afe_irq_handler,\n\t\t\t       IRQF_TRIGGER_NONE, \"asys-isr\", (void *)afe);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"could not request_irq for asys-isr\\n\");\n\n\t \n\tINIT_LIST_HEAD(&afe->sub_dais);\n\n\tfor (i = 0; i < ARRAY_SIZE(dai_register_cbs); i++) {\n\t\tret = dai_register_cbs[i](afe);\n\t\tif (ret)\n\t\t\treturn dev_err_probe(dev, ret, \"dai cb%i register fail\\n\", i);\n\t}\n\n\t \n\tret = mtk_afe_combine_sub_dai(afe);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"mtk_afe_combine_sub_dai fail\\n\");\n\n\tafe->mtk_afe_hardware = &mt8195_afe_hardware;\n\tafe->memif_fs = mt8195_memif_fs;\n\tafe->irq_fs = mt8195_irq_fs;\n\n\tafe->runtime_resume = mt8195_afe_runtime_resume;\n\tafe->runtime_suspend = mt8195_afe_runtime_suspend;\n\n\tplatform_set_drvdata(pdev, afe);\n\n\tafe_priv->topckgen = syscon_regmap_lookup_by_phandle(dev->of_node, \"mediatek,topckgen\");\n\tif (IS_ERR(afe_priv->topckgen))\n\t\tdev_dbg(afe->dev, \"Cannot find topckgen controller: %ld\\n\",\n\t\t\tPTR_ERR(afe_priv->topckgen));\n\n\t \n\tafe_priv->pm_runtime_bypass_reg_ctl = true;\n\n\tret = devm_pm_runtime_enable(dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = pm_runtime_resume_and_get(dev);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"Failed to resume device\\n\");\n\n\tafe->regmap = devm_regmap_init_mmio(&pdev->dev, afe->base_addr,\n\t\t\t\t\t    &mt8195_afe_regmap_config);\n\tif (IS_ERR(afe->regmap)) {\n\t\tret = PTR_ERR(afe->regmap);\n\t\tgoto err_pm_put;\n\t}\n\n\tret = regmap_register_patch(afe->regmap, mt8195_cg_patch,\n\t\t\t\t    ARRAY_SIZE(mt8195_cg_patch));\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to apply cg patch\\n\");\n\t\tgoto err_pm_put;\n\t}\n\n\t \n\tret = devm_snd_soc_register_component(dev, &mt8195_afe_component,\n\t\t\t\t\t      NULL, 0);\n\tif (ret) {\n\t\tdev_warn(dev, \"err_platform\\n\");\n\t\tgoto err_pm_put;\n\t}\n\n\tcomponent = devm_kzalloc(dev, sizeof(*component), GFP_KERNEL);\n\tif (!component) {\n\t\tret = -ENOMEM;\n\t\tgoto err_pm_put;\n\t}\n\n\tret = snd_soc_component_initialize(component,\n\t\t\t\t\t   &mt8195_afe_pcm_dai_component,\n\t\t\t\t\t   dev);\n\tif (ret)\n\t\tgoto err_pm_put;\n\n#ifdef CONFIG_DEBUG_FS\n\tcomponent->debugfs_prefix = \"pcm\";\n#endif\n\n\tret = snd_soc_add_component(component,\n\t\t\t\t    afe->dai_drivers,\n\t\t\t\t    afe->num_dai_drivers);\n\tif (ret) {\n\t\tdev_warn(dev, \"err_dai_component\\n\");\n\t\tgoto err_pm_put;\n\t}\n\n\tret = regmap_multi_reg_write(afe->regmap, mt8195_afe_reg_defaults,\n\t\t\t\t     ARRAY_SIZE(mt8195_afe_reg_defaults));\n\tif (ret)\n\t\tgoto err_pm_put;\n\n\tret = pm_runtime_put_sync(dev);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret, \"Failed to suspend device\\n\");\n\n\tafe_priv->pm_runtime_bypass_reg_ctl = false;\n\n\tregcache_cache_only(afe->regmap, true);\n\tregcache_mark_dirty(afe->regmap);\n\n\treturn 0;\n\nerr_pm_put:\n\tpm_runtime_put_sync(dev);\n\n\treturn ret;\n}\n\nstatic void mt8195_afe_pcm_dev_remove(struct platform_device *pdev)\n{\n\tsnd_soc_unregister_component(&pdev->dev);\n\n\tpm_runtime_disable(&pdev->dev);\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\tmt8195_afe_runtime_suspend(&pdev->dev);\n}\n\nstatic const struct of_device_id mt8195_afe_pcm_dt_match[] = {\n\t{.compatible = \"mediatek,mt8195-audio\", },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, mt8195_afe_pcm_dt_match);\n\nstatic const struct dev_pm_ops mt8195_afe_pm_ops = {\n\tSET_RUNTIME_PM_OPS(mt8195_afe_runtime_suspend,\n\t\t\t   mt8195_afe_runtime_resume, NULL)\n};\n\nstatic struct platform_driver mt8195_afe_pcm_driver = {\n\t.driver = {\n\t\t   .name = \"mt8195-audio\",\n\t\t   .of_match_table = mt8195_afe_pcm_dt_match,\n\t\t   .pm = &mt8195_afe_pm_ops,\n\t},\n\t.probe = mt8195_afe_pcm_dev_probe,\n\t.remove_new = mt8195_afe_pcm_dev_remove,\n};\n\nmodule_platform_driver(mt8195_afe_pcm_driver);\n\nMODULE_DESCRIPTION(\"Mediatek ALSA SoC AFE platform driver for 8195\");\nMODULE_AUTHOR(\"Bicycle Tsai <bicycle.tsai@mediatek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}