// Seed: 2070871876
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  genvar id_6;
  wire id_7;
  assign id_6 = id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd54
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  input wire id_4;
  input logic [7:0] id_3;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_4,
      id_4,
      id_2
  );
  output wire id_2;
  output wire id_1;
  initial assume ("" || (id_3) || id_3[id_5]);
endmodule
