static inline unsigned long F_1 ( unsigned int V_1 )\r\n{\r\nunsigned long V_2 , V_3 ;\r\nunsigned long V_4 ;\r\nV_2 = ( V_1 / V_5 ) ^ V_6 ;\r\nV_3 = ( V_1 + V_7 ) % V_5 ;\r\nV_4 = ( V_2 << V_8 ) + ( V_3 * V_9 ) ;\r\nV_4 = ( V_4 & 0xffffUL ) | ( ( V_4 & ~ 0xffffUL ) << 16 ) ;\r\nV_4 += V_10 ;\r\nreturn V_4 ;\r\n}\r\nstatic void F_2 ( void )\r\n{\r\nunsigned long rand ;\r\nif ( ! F_3 ( & rand ) ) {\r\nF_4 ( rand ) ;\r\nrand *= 0xc345c6b72fd16123UL ;\r\n}\r\nV_7 = rand % V_5 ;\r\nV_6 = ( rand / V_5 )\r\n& ( V_11 - 1 ) ;\r\n}\r\nvoid T_1 F_5 ( void )\r\n{\r\nT_2 * V_12 ;\r\nV_12 = & V_13 [ F_6 ( V_10 ) ] ;\r\nF_7 ( & V_14 , V_12 , ( V_15 * ) V_16 ) ;\r\nF_2 () ;\r\nF_8 () ;\r\n}\r\nvoid F_8 ( void )\r\n{\r\nunsigned int V_1 , V_2 ;\r\nunsigned long V_4 ;\r\nV_15 V_17 , * V_18 ;\r\nT_3 V_19 , * V_20 ;\r\nT_4 V_21 , * V_22 ;\r\nint V_23 ;\r\nvoid * V_24 ;\r\nT_5 V_25 ;\r\nif ( F_9 ( F_10 ( V_26 ) ) )\r\nreturn;\r\nV_1 = F_11 () ;\r\nV_4 = F_1 ( V_1 ) ;\r\nV_2 = V_1 / V_5 ;\r\nV_24 = F_12 ( V_27 [ V_2 ] ) ;\r\nif ( F_9 ( V_24 ) )\r\ngoto V_28;\r\nF_13 ( & V_29 ) ;\r\nV_24 = F_12 ( V_27 [ V_2 ] ) ;\r\nif ( V_24 )\r\ngoto V_30;\r\nV_25 = V_31 ;\r\nV_18 = & V_16 [ F_14 ( V_4 ) ] ;\r\nV_17 = * V_18 ;\r\nif ( ! F_15 ( V_17 ) ) {\r\nV_20 = ( T_3 * ) F_16 ( V_32 ) ;\r\nV_17 = F_17 ( F_18 ( V_20 ) | ( V_33 & V_25 ) ) ;\r\nF_19 ( & V_14 , F_18 ( V_20 ) >> V_8 ) ;\r\nfor ( V_23 = 0 ; V_23 < V_34 ; V_23 ++ )\r\nF_20 ( & V_18 [ V_23 ] , V_17 ) ;\r\n}\r\nV_20 = F_21 ( & V_17 , V_4 ) ;\r\nV_19 = * V_20 ;\r\nif ( ! F_22 ( V_19 ) ) {\r\nV_22 = ( T_4 * ) F_16 ( V_32 ) ;\r\nV_19 = F_23 ( F_18 ( V_22 ) | ( V_33 & V_25 ) ) ;\r\nF_24 ( & V_14 , F_18 ( V_22 ) >> V_8 ) ;\r\nfor ( V_23 = 0 ; V_23 < V_35 ; V_23 ++ )\r\nF_25 ( & V_20 [ V_23 ] , V_19 ) ;\r\n}\r\nV_22 = F_26 ( & V_19 , V_4 ) ;\r\nV_24 = ( void * ) F_16 ( V_36 ) ;\r\nV_21 = F_27 ( F_18 ( V_24 ) | ( V_37 & V_25 ) ) ;\r\nfor ( V_23 = 0 ; V_23 < V_38 ; V_23 ++ )\r\nF_28 ( & V_22 [ V_23 * V_39 ] , V_21 ) ;\r\nF_12 ( V_27 [ V_2 ] ) = V_24 ;\r\nV_30:\r\nF_29 ( & V_29 ) ;\r\nV_28:\r\nF_30 ( V_26 , V_4 ) ;\r\nF_30 ( V_40 , ( unsigned long ) V_24\r\n+ ( V_4 & ~ V_41 ) ) ;\r\n}
