##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for PWM_Clock
		4.3::Critical Path Report for PWM_Clock_TFT
		4.4::Critical Path Report for TFT_SPI_IntClock
		4.5::Critical Path Report for UART_LOG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.2::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
		5.3::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.4::Critical Path Report for (PWM_Clock_TFT:R vs. PWM_Clock_TFT:R)
		5.5::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK          | Frequency: 78.19 MHz  | Target: 72.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO              | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK       | N/A                   | Target: 72.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 72.00 MHz  | 
Clock: PWM_Clock          | Frequency: 63.92 MHz  | Target: 8.00 MHz   | 
Clock: PWM_Clock_TFT      | Frequency: 62.72 MHz  | Target: 5.14 MHz   | 
Clock: TFT_SPI_IntClock   | Frequency: 69.10 MHz  | Target: 72.00 MHz  | 
Clock: UART_LOG_IntClock  | Frequency: 33.81 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          UART_LOG_IntClock  13888.9          1100        N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock          PWM_Clock          125000           109356      N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock_TFT      PWM_Clock_TFT      194444           178500      N/A              N/A         N/A              N/A         N/A              N/A         
TFT_SPI_IntClock   TFT_SPI_IntClock   13888.9          -582        N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock  UART_LOG_IntClock  1.08333e+006     1053756     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase     
---------------  ------------  -------------------  
RGB_B(0)_PAD     23243         PWM_Clock:R          
RGB_G(0)_PAD     22855         PWM_Clock:R          
RGB_R(0)_PAD     24882         PWM_Clock:R          
SEVEN_A(0)_PAD   24585         CyBUS_CLK:R          
SEVEN_B(0)_PAD   23443         CyBUS_CLK:R          
SEVEN_C(0)_PAD   23621         CyBUS_CLK:R          
SEVEN_D(0)_PAD   23984         CyBUS_CLK:R          
SEVEN_DP(0)_PAD  24530         CyBUS_CLK:R          
SEVEN_E(0)_PAD   23363         CyBUS_CLK:R          
SEVEN_F(0)_PAD   23795         CyBUS_CLK:R          
SEVEN_G(0)_PAD   24800         CyBUS_CLK:R          
TFT_LED(0)_PAD   23773         PWM_Clock_TFT:R      
TFT_SCL(0)_PAD   24562         TFT_SPI_IntClock:R   
TFT_SDA(0)_PAD   23034         TFT_SPI_IntClock:R   
UART_TX(0)_PAD   33339         UART_LOG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 78.19 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1100p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                         synccell        1020   1020   1100  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell11     2629   3649   1100  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell11     3350   6999   1100  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2320   9319   1100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 63.92 MHz | Target: 8.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109356p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2784   6284  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11414  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11414  109356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PWM_Clock_TFT
*******************************************
Clock: PWM_Clock_TFT
Frequency: 62.72 MHz | Target: 5.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 178500p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -4230
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             190214

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3084   6584  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11714  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11714  178500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell12      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for TFT_SPI_IntClock
**********************************************
Clock: TFT_SPI_IntClock
Frequency: 69.10 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : -582p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13971
-------------------------------------   ----- 
End-of-path arrival time (ps)           13971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580   -582  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_5          macrocell5      2608   6188   -582  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q               macrocell5      3350   9538   -582  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6           statusicell2    4433  13971   -582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 33.81 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1053756p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23387
-------------------------------------   ----- 
End-of-path arrival time (ps)           23387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell3    190    190  1053756  RISE       1
\UART_LOG:BUART:counter_load_not\/main_2           macrocell7     10997  11187  1053756  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell7      3350  14537  1053756  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   8850  23387  1053756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1100p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                         synccell        1020   1020   1100  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell11     2629   3649   1100  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell11     3350   6999   1100  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2320   9319   1100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (TFT_SPI_IntClock:R vs. TFT_SPI_IntClock:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : -582p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13971
-------------------------------------   ----- 
End-of-path arrival time (ps)           13971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580   -582  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_5          macrocell5      2608   6188   -582  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q               macrocell5      3350   9538   -582  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6           statusicell2    4433  13971   -582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1


5.3::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109356p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2784   6284  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11414  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11414  109356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (PWM_Clock_TFT:R vs. PWM_Clock_TFT:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 178500p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -4230
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             190214

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3084   6584  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11714  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11714  178500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell12      0      0  RISE       1


5.5::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1053756p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23387
-------------------------------------   ----- 
End-of-path arrival time (ps)           23387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell3    190    190  1053756  RISE       1
\UART_LOG:BUART:counter_load_not\/main_2           macrocell7     10997  11187  1053756  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell7      3350  14537  1053756  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   8850  23387  1053756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \TFT_SPI:BSPIM:RxStsReg\/clock
Path slack     : -582p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13971
-------------------------------------   ----- 
End-of-path arrival time (ps)           13971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580   -582  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/main_5          macrocell5      2608   6188   -582  RISE       1
\TFT_SPI:BSPIM:rx_status_6\/q               macrocell5      3350   9538   -582  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/status_6           statusicell2    4433  13971   -582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : -164p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   11039

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11202
-------------------------------------   ----- 
End-of-path arrival time (ps)           11202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2   count7cell      1940   1940   -164  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_2  macrocell2      3113   5053   -164  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell2      3350   8403   -164  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2799  11202   -164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1100p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10419

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                         synccell        1020   1020   1100  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_2         macrocell11     2629   3649   1100  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell11     3350   6999   1100  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2320   9319   1100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : 2178p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11211
-------------------------------------   ----- 
End-of-path arrival time (ps)           11211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2   count7cell     1940   1940   -164  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/main_2  macrocell2     3113   5053   -164  RISE       1
\TFT_SPI:BSPIM:load_rx_data\/q       macrocell2     3350   8403   -164  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_3    statusicell1   2808  11211   2178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:BitCounter\/enable
Capture Clock  : \TFT_SPI:BSPIM:BitCounter\/clock
Path slack     : 2314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    9829

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell22   1250   1250   2314  RISE       1
\TFT_SPI:BSPIM:BitCounter\/enable  count7cell    6265   7515   2314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \TFT_SPI:BSPIM:TxStsReg\/clock
Path slack     : 2408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   13389

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10981
-------------------------------------   ----- 
End-of-path arrival time (ps)           10981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q           macrocell17    1250   1250   2408  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/main_1  macrocell3     4068   5318   2408  RISE       1
\TFT_SPI:BSPIM:tx_status_0\/q       macrocell3     3350   8668   2408  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/status_0   statusicell1   2313  10981   2408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_3179/main_4
Capture Clock  : Net_3179/clock_0
Path slack     : 2703p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360   2703  RISE       1
Net_3179/main_4                    macrocell15     2316   7676   2703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_2\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 2711p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7668
-------------------------------------   ---- 
End-of-path arrival time (ps)           7668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580   2711  RISE       1
\TFT_SPI:BSPIM:state_2\/main_8              macrocell16     4088   7668   2711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_1\/main_8
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 2711p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7668
-------------------------------------   ---- 
End-of-path arrival time (ps)           7668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580   2711  RISE       1
\TFT_SPI:BSPIM:state_1\/main_8              macrocell17     4088   7668   2711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \TFT_SPI:BSPIM:state_0\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 2711p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7668
-------------------------------------   ---- 
End-of-path arrival time (ps)           7668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580   2711  RISE       1
\TFT_SPI:BSPIM:state_0\/main_3              macrocell18     4088   7668   2711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2766p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5113
-------------------------------------   ---- 
End-of-path arrival time (ps)           5113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q            macrocell18     1250   1250   2732  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   3863   5113   2766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 2894p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q            macrocell17     1250   1250   2408  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3735   4985   2894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \TFT_SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 3229p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    7879

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q            macrocell16     1250   1250   2756  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   3400   4650   3229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:sR8:Dp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 4499p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5880
-------------------------------------   ---- 
End-of-path arrival time (ps)           5880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q          macrocell17   1250   1250   2408  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_1  macrocell22   4630   5880   4499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : Net_1333/main_1
Capture Clock  : Net_1333/clock_0
Path slack     : 4513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell17   1250   1250   2408  RISE       1
Net_1333/main_1            macrocell19   4616   5866   4513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1333/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : Net_3180/main_1
Capture Clock  : Net_3180/clock_0
Path slack     : 4513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell17   1250   1250   2408  RISE       1
Net_3180/main_1            macrocell23   4616   5866   4513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3180/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : Net_1333/main_2
Capture Clock  : Net_1333/clock_0
Path slack     : 4529p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell18   1250   1250   2732  RISE       1
Net_1333/main_2            macrocell19   4600   5850   4529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1333/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : Net_3180/main_2
Capture Clock  : Net_3180/clock_0
Path slack     : 4529p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell18   1250   1250   2732  RISE       1
Net_3180/main_2            macrocell23   4600   5850   4529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3180/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_2\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940   -164  RISE       1
\TFT_SPI:BSPIM:state_2\/main_5      macrocell16   3865   5805   4574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:state_1\/main_5
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940   -164  RISE       1
\TFT_SPI:BSPIM:state_1\/main_5      macrocell17   3865   5805   4574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 4678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q          macrocell18   1250   1250   2732  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_2  macrocell22   4451   5701   4678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 4683p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q          macrocell16   1250   1250   2756  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_0  macrocell22   4446   5696   4683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : Net_1333/main_0
Capture Clock  : Net_1333/clock_0
Path slack     : 4700p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell16   1250   1250   2756  RISE       1
Net_1333/main_0            macrocell19   4429   5679   4700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1333/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : Net_3180/main_0
Capture Clock  : Net_3180/clock_0
Path slack     : 4700p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell16   1250   1250   2756  RISE       1
Net_3180/main_0            macrocell23   4429   5679   4700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3180/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 4732p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                  synccell      1020   1020   1100  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell30   4627   5647   4732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 4732p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5647
-------------------------------------   ---- 
End-of-path arrival time (ps)           5647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                 synccell      1020   1020   1100  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell33   4627   5647   4732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 4743p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                  synccell      1020   1020   1100  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell38   4616   5636   4743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_2\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4774p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940    145  RISE       1
\TFT_SPI:BSPIM:state_2\/main_4      macrocell16   3665   5605   4774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:state_1\/main_4
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4774p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940    145  RISE       1
\TFT_SPI:BSPIM:state_1\/main_4      macrocell17   3665   5605   4774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_2\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940    151  RISE       1
\TFT_SPI:BSPIM:state_2\/main_7      macrocell16   3664   5604   4775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:state_1\/main_7
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940    151  RISE       1
\TFT_SPI:BSPIM:state_1\/main_7      macrocell17   3664   5604   4775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_2\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940    315  RISE       1
\TFT_SPI:BSPIM:state_2\/main_3      macrocell16   3487   5427   4952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:state_1\/main_3
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4952p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5427
-------------------------------------   ---- 
End-of-path arrival time (ps)           5427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940    315  RISE       1
\TFT_SPI:BSPIM:state_1\/main_3      macrocell17   3487   5427   4952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_2\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 4966p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940    332  RISE       1
\TFT_SPI:BSPIM:state_2\/main_6      macrocell16   3473   5413   4966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:state_1\/main_6
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 4966p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940    332  RISE       1
\TFT_SPI:BSPIM:state_1\/main_6      macrocell17   3473   5413   4966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : Net_3179/main_2
Capture Clock  : Net_3179/clock_0
Path slack     : 5061p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q  macrocell17   1250   1250   2408  RISE       1
Net_3179/main_2            macrocell15   4068   5318   5061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_1
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5075p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q         macrocell17   1250   1250   2408  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_1  macrocell20   4053   5303   5075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5075p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q        macrocell17   1250   1250   2408  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_1  macrocell21   4053   5303   5075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:load_cond\/main_5
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5320p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940   -164  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_5    macrocell20   3119   5059   5320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_5
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5320p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940   -164  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_5     macrocell21   3119   5059   5320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_2
Path End       : Net_3179/main_7
Capture Clock  : Net_3179/clock_0
Path slack     : 5326p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_2  count7cell    1940   1940   -164  RISE       1
Net_3179/main_7                     macrocell15   3113   5053   5326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3180/q
Path End       : Net_3180/main_3
Capture Clock  : Net_3180/clock_0
Path slack     : 5346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3180/clock_0                                           macrocell23         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3180/q       macrocell23   1250   1250   5346  RISE       1
Net_3180/main_3  macrocell23   3783   5033   5346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3180/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : Net_3179/main_3
Capture Clock  : Net_3179/clock_0
Path slack     : 5385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q  macrocell18   1250   1250   2732  RISE       1
Net_3179/main_3            macrocell15   3744   4994   5385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : Net_3179/main_1
Capture Clock  : Net_3179/clock_0
Path slack     : 5409p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q  macrocell16   1250   1250   2756  RISE       1
Net_3179/main_1            macrocell15   3720   4970   5409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_0
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5420p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q         macrocell16   1250   1250   2756  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_0  macrocell20   3709   4959   5420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5420p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q        macrocell16   1250   1250   2756  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_0  macrocell21   3709   4959   5420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_2
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5423p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q         macrocell18   1250   1250   2732  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_2  macrocell20   3705   4955   5423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5423p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q        macrocell18   1250   1250   2732  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_2  macrocell21   3705   4955   5423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 5426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell21   1250   1250   5426  RISE       1
\TFT_SPI:BSPIM:state_2\/main_9  macrocell16   3703   4953   5426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_9
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 5426p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q      macrocell21   1250   1250   5426  RISE       1
\TFT_SPI:BSPIM:state_1\/main_9  macrocell17   3703   4953   5426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:load_cond\/main_7
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5621p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940    151  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_7    macrocell20   2818   4758   5621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_7
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5621p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4758
-------------------------------------   ---- 
End-of-path arrival time (ps)           4758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940    151  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_7     macrocell21   2818   4758   5621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : Net_3179/main_6
Capture Clock  : Net_3179/clock_0
Path slack     : 5634p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940    145  RISE       1
Net_3179/main_6                     macrocell15   2805   4745   5634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_0
Path End       : Net_3179/main_9
Capture Clock  : Net_3179/clock_0
Path slack     : 5640p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_0  count7cell    1940   1940    151  RISE       1
Net_3179/main_9                     macrocell15   2799   4739   5640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3179/q
Path End       : Net_3179/main_0
Capture Clock  : Net_3179/clock_0
Path slack     : 5647p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3179/q       macrocell15   1250   1250   5647  RISE       1
Net_3179/main_0  macrocell15   3482   4732   5647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:load_cond\/main_4
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940    145  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_4    macrocell20   2779   4719   5660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_3
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_4
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5660p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_3  count7cell    1940   1940    145  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_4     macrocell21   2779   4719   5660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 5802p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4577
-------------------------------------   ---- 
End-of-path arrival time (ps)           4577
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out              synccell      1020   1020   1100  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell39   3557   4577   5802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : Net_3179/main_5
Capture Clock  : Net_3179/clock_0
Path slack     : 5804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940    315  RISE       1
Net_3179/main_5                     macrocell15   2635   4575   5804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:load_cond\/main_3
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940    315  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_3    macrocell20   2619   4559   5820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_4
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_4  count7cell    1940   1940    315  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_3     macrocell21   2619   4559   5820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : Net_3179/main_8
Capture Clock  : Net_3179/clock_0
Path slack     : 5822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940    332  RISE       1
Net_3179/main_8                     macrocell15   2617   4557   5822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:load_cond\/main_6
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 5831p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940    332  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_6    macrocell20   2608   4548   5831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:BitCounter\/count_1
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_6
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 5831p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:BitCounter\/count_1  count7cell    1940   1940    332  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_6     macrocell21   2608   4548   5831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:cnt_enable\/q
Path End       : \TFT_SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \TFT_SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 5943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:cnt_enable\/q       macrocell22   1250   1250   2314  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/main_3  macrocell22   3186   4436   5943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:cnt_enable\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6162p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell17   1250   1250   2408  RISE       1
\TFT_SPI:BSPIM:state_2\/main_1  macrocell16   2967   4217   6162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6162p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell17   1250   1250   2408  RISE       1
\TFT_SPI:BSPIM:state_1\/main_1  macrocell17   2967   4217   6162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_1\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_1
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 6162p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_1\/q       macrocell17   1250   1250   2408  RISE       1
\TFT_SPI:BSPIM:state_0\/main_1  macrocell18   2967   4217   6162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6176p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell18   1250   1250   2732  RISE       1
\TFT_SPI:BSPIM:state_2\/main_2  macrocell16   2953   4203   6176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6176p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell18   1250   1250   2732  RISE       1
\TFT_SPI:BSPIM:state_1\/main_2  macrocell17   2953   4203   6176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_0\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_2
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 6176p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_0\/q       macrocell18   1250   1250   2732  RISE       1
\TFT_SPI:BSPIM:state_0\/main_2  macrocell18   2953   4203   6176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : Net_3179/main_10
Capture Clock  : Net_3179/clock_0
Path slack     : 6317p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q  macrocell21   1250   1250   5426  RISE       1
Net_3179/main_10            macrocell15   2812   4062   6317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3179/clock_0                                           macrocell15         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:ld_ident\/q
Path End       : \TFT_SPI:BSPIM:ld_ident\/main_8
Capture Clock  : \TFT_SPI:BSPIM:ld_ident\/clock_0
Path slack     : 6327p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:ld_ident\/q       macrocell21   1250   1250   5426  RISE       1
\TFT_SPI:BSPIM:ld_ident\/main_8  macrocell21   2802   4052   6327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:ld_ident\/clock_0                           macrocell21         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_2\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_2\/clock_0
Path slack     : 6509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell16   1250   1250   2756  RISE       1
\TFT_SPI:BSPIM:state_2\/main_0  macrocell16   2620   3870   6509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_1\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_1\/clock_0
Path slack     : 6509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell16   1250   1250   2756  RISE       1
\TFT_SPI:BSPIM:state_1\/main_0  macrocell17   2620   3870   6509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_1\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:state_2\/q
Path End       : \TFT_SPI:BSPIM:state_0\/main_0
Capture Clock  : \TFT_SPI:BSPIM:state_0\/clock_0
Path slack     : 6509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:state_2\/q       macrocell16   1250   1250   2756  RISE       1
\TFT_SPI:BSPIM:state_0\/main_0  macrocell18   2620   3870   6509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:state_0\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 6718p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                  synccell      1020   1020   1100  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell36   2641   3661   6718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : UART_RX(0)_SYNC/out
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 6718p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. UART_LOG_IntClock:R#2)   13889
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
UART_RX(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
UART_RX(0)_SYNC/out                  synccell      1020   1020   1100  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell37   2641   3661   6718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1333/q
Path End       : Net_1333/main_3
Capture Clock  : Net_1333/clock_0
Path slack     : 6823p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1333/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1333/q       macrocell19   1250   1250   6823  RISE       1
Net_1333/main_3  macrocell19   2306   3556   6823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1333/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_SPI:BSPIM:load_cond\/q
Path End       : \TFT_SPI:BSPIM:load_cond\/main_8
Capture Clock  : \TFT_SPI:BSPIM:load_cond\/clock_0
Path slack     : 6845p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (TFT_SPI_IntClock:R#1 vs. TFT_SPI_IntClock:R#2)   13889
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\TFT_SPI:BSPIM:load_cond\/q       macrocell20   1250   1250   6845  RISE       1
\TFT_SPI:BSPIM:load_cond\/main_8  macrocell20   2284   3534   6845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TFT_SPI:BSPIM:load_cond\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109356p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2784   6284  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11414  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11414  109356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell8       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109536p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11234
-------------------------------------   ----- 
End-of-path arrival time (ps)           11234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  109536  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  109536  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  109536  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2604   6104  109536  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  11234  109536  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11234  109536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell10      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 109538p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -4230
------------------------------------------------   ------ 
End-of-path required time (ps)                     120770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11232
-------------------------------------   ----- 
End-of-path arrival time (ps)           11232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109538  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109538  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109538  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2602   6102  109538  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell5   5130  11232  109538  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell6      0  11232  109538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112656p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2784   6284  112656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112675p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  109356  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2765   6265  112675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell8       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112835p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  109536  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  109536  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  109536  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2605   6105  112835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell10      0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112836p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  109536  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  109536  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  109536  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2604   6104  112836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 112837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6103
-------------------------------------   ---- 
End-of-path arrival time (ps)           6103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109538  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109538  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109538  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell6   2603   6103  112837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 112838p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell5    760    760  109538  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell6      0    760  109538  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell6   2740   3500  109538  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell5   2602   6102  112838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 113213p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q         macrocell44      1250   1250  110479  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   4477   5727  113213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell10      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 113779p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q         macrocell44     1250   1250  110479  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   3911   5161  113779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114624p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q         macrocell42     1250   1250  111430  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3066   4316  114624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell8       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114730p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q         macrocell42     1250   1250  111430  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   2960   4210  114730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 114776p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  111476  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell5   2914   4164  114776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 114777p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -6060
------------------------------------------------   ------ 
End-of-path required time (ps)                     118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell40         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  111476  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell6   2913   4163  114777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_429/main_1
Capture Clock  : Net_429/clock_0
Path slack     : 115418p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell9       0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  115418  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  115418  RISE       1
\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  115418  RISE       1
Net_429/main_1                                macrocell45      2322   6072  115418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_429/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_403/main_1
Capture Clock  : Net_403/clock_0
Path slack     : 115438p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell5   1520   1520  115438  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell6      0   1520  115438  RISE       1
\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell6   2230   3750  115438  RISE       1
Net_403/main_1                               macrocell41     2302   6052  115438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_481/main_1
Capture Clock  : Net_481/clock_0
Path slack     : 115438p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  115438  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  115438  RISE       1
\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  115438  RISE       1
Net_481/main_1                                 macrocell43     2302   6052  115438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:runmode_enable\/q
Path End       : Net_429/main_0
Capture Clock  : Net_429/clock_0
Path slack     : 116770p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:runmode_enable\/q  macrocell44   1250   1250  110479  RISE       1
Net_429/main_0                          macrocell45   3470   4720  116770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_429/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:runmode_enable\/q
Path End       : Net_481/main_0
Capture Clock  : Net_481/clock_0
Path slack     : 117182p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:runmode_enable\/q  macrocell42   1250   1250  111430  RISE       1
Net_481/main_0                           macrocell43   3058   4308  117182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_481/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:runmode_enable\/q
Path End       : Net_403/main_0
Capture Clock  : Net_403/clock_0
Path slack     : 117343p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:runmode_enable\/q  macrocell40   1250   1250  111476  RISE       1
Net_403/main_0                         macrocell41   2897   4147  117343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_403/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_green:PWMUDB:runmode_enable\/clock_0
Path slack     : 117940p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  117940  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/main_0      macrocell42    2340   3550  117940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_green:PWMUDB:runmode_enable\/clock_0              macrocell42         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_red:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_red:PWMUDB:runmode_enable\/clock_0
Path slack     : 117953p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/clock                 controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  117953  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/main_0      macrocell40    2327   3537  117953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_red:PWMUDB:runmode_enable\/clock_0                macrocell40         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \RGB_PWM_blue:PWMUDB:runmode_enable\/main_0
Capture Clock  : \RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0
Path slack     : 117966p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   125000
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  117966  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/main_0      macrocell44    2314   3524  117966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\RGB_PWM_blue:PWMUDB:runmode_enable\/clock_0               macrocell44         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 178500p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -4230
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             190214

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11714
-------------------------------------   ----- 
End-of-path arrival time (ps)           11714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3084   6584  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11714  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11714  178500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TFT_BackLight:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \TFT_BackLight:PWMUDB:genblk8:stsreg\/clock
Path slack     : 181683p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             193944

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12262
-------------------------------------   ----- 
End-of-path arrival time (ps)           12262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  178500  RISE       1
\TFT_BackLight:PWMUDB:status_2\/main_1          macrocell14      3099   6599  181683  RISE       1
\TFT_BackLight:PWMUDB:status_2\/q               macrocell14      3350   9949  181683  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2313  12262  181683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/clock                statusicell5        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 181800p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             188384

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6584
-------------------------------------   ---- 
End-of-path arrival time (ps)           6584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3084   6584  181800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 181960p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             188384

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  178500  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell12   2924   6424  181960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:runmode_enable\/q
Path End       : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 184032p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             188384

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:runmode_enable\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:runmode_enable\/q         macrocell46      1250   1250  180856  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell12   3102   4352  184032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:runmode_enable\/q
Path End       : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 184156p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -6060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             188384

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:runmode_enable\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:runmode_enable\/q         macrocell46      1250   1250  180856  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   2979   4229  184156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \TFT_BackLight:PWMUDB:prevCompare1\/main_0
Capture Clock  : \TFT_BackLight:PWMUDB:prevCompare1\/clock_0
Path slack     : 184584p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             190934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  184584  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  184584  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  184584  RISE       1
\TFT_BackLight:PWMUDB:prevCompare1\/main_0     macrocell47      2600   6350  184584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:prevCompare1\/clock_0                macrocell47         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3181/main_1
Capture Clock  : Net_3181/clock_0
Path slack     : 184584p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             190934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  184584  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  184584  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  184584  RISE       1
Net_3181/main_1                                macrocell49      2600   6350  184584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3181/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \TFT_BackLight:PWMUDB:status_0\/main_1
Capture Clock  : \TFT_BackLight:PWMUDB:status_0\/clock_0
Path slack     : 184593p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             190934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  184584  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  184584  RISE       1
\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  184584  RISE       1
\TFT_BackLight:PWMUDB:status_0\/main_1         macrocell48      2591   6341  184593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:status_0\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:runmode_enable\/q
Path End       : Net_3181/main_0
Capture Clock  : Net_3181/clock_0
Path slack     : 186593p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             190934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:runmode_enable\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:runmode_enable\/q  macrocell46   1250   1250  180856  RISE       1
Net_3181/main_0                          macrocell49   3092   4342  186593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3181/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \TFT_BackLight:PWMUDB:runmode_enable\/main_0
Capture Clock  : \TFT_BackLight:PWMUDB:runmode_enable\/clock_0
Path slack     : 187376p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             190934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:genblk1:ctrlreg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  187376  RISE       1
\TFT_BackLight:PWMUDB:runmode_enable\/main_0      macrocell46    2349   3559  187376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:runmode_enable\/clock_0              macrocell46         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:prevCompare1\/q
Path End       : \TFT_BackLight:PWMUDB:status_0\/main_0
Capture Clock  : \TFT_BackLight:PWMUDB:status_0\/clock_0
Path slack     : 187387p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             190934

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:prevCompare1\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:prevCompare1\/q   macrocell47   1250   1250  187387  RISE       1
\TFT_BackLight:PWMUDB:status_0\/main_0  macrocell48   2297   3547  187387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:status_0\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TFT_BackLight:PWMUDB:status_0\/q
Path End       : \TFT_BackLight:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \TFT_BackLight:PWMUDB:genblk8:stsreg\/clock
Path slack     : 190371p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (PWM_Clock_TFT:R#1 vs. PWM_Clock_TFT:R#2)   194444
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             193944

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:status_0\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\TFT_BackLight:PWMUDB:status_0\/q               macrocell48    1250   1250  190371  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2323   3573  190371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TFT_BackLight:PWMUDB:genblk8:stsreg\/clock                statusicell5        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1053756p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23387
-------------------------------------   ----- 
End-of-path arrival time (ps)           23387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell3    190    190  1053756  RISE       1
\UART_LOG:BUART:counter_load_not\/main_2           macrocell7     10997  11187  1053756  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell7      3350  14537  1053756  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   8850  23387  1053756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1064934p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17899
-------------------------------------   ----- 
End-of-path arrival time (ps)           17899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1064934  RISE       1
\UART_LOG:BUART:tx_status_0\/main_3                 macrocell8      8645  12225  1064934  RISE       1
\UART_LOG:BUART:tx_status_0\/q                      macrocell8      3350  15575  1064934  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0                 statusicell3    2324  17899  1064934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1065646p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17187
-------------------------------------   ----- 
End-of-path arrival time (ps)           17187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1065646  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell12     3636   7216  1065646  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell12     3350  10566  1065646  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell4    6621  17187  1065646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066062p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11261
-------------------------------------   ----- 
End-of-path arrival time (ps)           11261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1053756  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2  11071  11261  1066062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066773p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10550
-------------------------------------   ----- 
End-of-path arrival time (ps)           10550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell25     1250   1250  1059598  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   9300  10550  1066773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1067037p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12787
-------------------------------------   ----- 
End-of-path arrival time (ps)           12787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1064934  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell26     9207  12787  1067037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067645p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q            macrocell33   1250   1250  1067645  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_3  macrocell10   3472   4722  1067645  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell10   3350   8072  1067645  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2256  10328  1067645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1067822p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12001
-------------------------------------   ----- 
End-of-path arrival time (ps)           12001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1053756  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell25    11811  12001  1067822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1068621p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11202
-------------------------------------   ----- 
End-of-path arrival time (ps)           11202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1053756  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell28    11012  11202  1068621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1068701p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11122
-------------------------------------   ----- 
End-of-path arrival time (ps)           11122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1068701  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell24    10932  11122  1068701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068713p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell26     1250   1250  1059842  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   7360   8610  1068713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1068725p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11099
-------------------------------------   ----- 
End-of-path arrival time (ps)           11099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell25   1250   1250  1059598  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell24   9849  11099  1068725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1069735p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1053756  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell26     9898  10088  1069735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1069791p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10032
-------------------------------------   ----- 
End-of-path arrival time (ps)           10032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1068701  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell25     9842  10032  1069791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1070345p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9479
-------------------------------------   ---- 
End-of-path arrival time (ps)           9479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell28   1250   1250  1070345  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell24   8229   9479  1070345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070416p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6907
-------------------------------------   ---- 
End-of-path arrival time (ps)           6907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell29     1250   1250  1067649  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   5657   6907  1070416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell30     1250   1250  1067656  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   5650   6900  1070423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1070751p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9072
-------------------------------------   ---- 
End-of-path arrival time (ps)           9072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell27   1250   1250  1056591  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell28   7822   9072  1070751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1070759p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9064
-------------------------------------   ---- 
End-of-path arrival time (ps)           9064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell27   1250   1250  1056591  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell25   7814   9064  1070759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1071051p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8772
-------------------------------------   ---- 
End-of-path arrival time (ps)           8772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell36   1250   1250  1069442  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8  macrocell30   7522   8772  1071051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1071208p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell26   1250   1250  1059842  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell24   7365   8615  1071208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1071312p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8511
-------------------------------------   ---- 
End-of-path arrival time (ps)           8511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell28   1250   1250  1070345  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell27   7261   8511  1071312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1071597p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8227
-------------------------------------   ---- 
End-of-path arrival time (ps)           8227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell36   1250   1250  1069442  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell38   6977   8227  1071597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1071717p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8106
-------------------------------------   ---- 
End-of-path arrival time (ps)           8106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell25   1250   1250  1059598  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell27   6856   8106  1071717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1071890p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell27   1250   1250  1056591  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell24   6684   7934  1071890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1072785p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1053756  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell27     6848   7038  1072785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072870p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell34     1250   1250  1072870  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   3203   4453  1072870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1073112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1068701  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell27     6521   6711  1073112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073143p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  1073143  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell24     2310   6680  1073143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073145p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072870  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2   macrocell30   5428   6678  1073145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073145p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072870  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell32   5428   6678  1073145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073145p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072870  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2   macrocell33   5428   6678  1073145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073154p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell34   1250   1250  1072870  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell31   5420   6670  1073154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073154p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1072870  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell38   5420   6670  1073154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1073333p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell26   1250   1250  1059842  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell27   5240   6490  1073333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073380p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell25   1250   1250  1059598  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell26   5193   6443  1073380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1073576p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell27   1250   1250  1056591  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell26   4998   6248  1073576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074088p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5735
-------------------------------------   ---- 
End-of-path arrival time (ps)           5735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell28   1250   1250  1070345  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell26   4485   5735  1074088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074095p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell36   1250   1250  1069442  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2  macrocell36   4478   5728  1074095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q      macrocell37   1250   1250  1070330  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell30   4421   5671  1074153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074164p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell37   1250   1250  1070330  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell38   4410   5660  1074164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1074282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell38    1250   1250  1074282  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell4   7302   8552  1074282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074302p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074302  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell34   3581   5521  1074302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074304p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074304  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell34   3579   5519  1074304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074304p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074304  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0        macrocell36   3579   5519  1074304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074304p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074304  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0        macrocell37   3579   5519  1074304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074306p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074306  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell34   3577   5517  1074306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell34         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074306p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074306  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell36   3577   5517  1074306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074306p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5517
-------------------------------------   ---- 
End-of-path arrival time (ps)           5517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074306  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell37   3577   5517  1074306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074578p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell33   1250   1250  1067645  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell30   3996   5246  1074578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074578p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell33   1250   1250  1067645  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell32   3996   5246  1074578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074578p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell33   1250   1250  1067645  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell33   3996   5246  1074578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074582p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1067649  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0    macrocell30   3992   5242  1074582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074582p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1067649  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell32   3992   5242  1074582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074582p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1067649  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0    macrocell33   3992   5242  1074582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074588p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell30   1250   1250  1067656  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1  macrocell30   3985   5235  1074588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074588p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell30   1250   1250  1067656  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell32   3985   5235  1074588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074588p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell30   1250   1250  1067656  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1  macrocell33   3985   5235  1074588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074707p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell26   1250   1250  1059842  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell28   3866   5116  1074707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074840p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell25   1250   1250  1059598  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell25   3734   4984  1074840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074843p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell25   1250   1250  1059598  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell28   3730   4980  1074843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074872p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell26   1250   1250  1059842  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell25   3701   4951  1074872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075037p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell31     1250   1250  1069364  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   3917   5167  1075037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell33   1250   1250  1067645  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell31   3472   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell33   1250   1250  1067645  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell35   3472   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell35         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell33   1250   1250  1067645  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell38   3472   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075105p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1067649  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell31   3468   4718  1075105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075105p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell29   1250   1250  1067649  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell35   3468   4718  1075105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell35         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075105p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1067649  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0   macrocell38   3468   4718  1075105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell30   1250   1250  1067656  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell31   3461   4711  1075112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell30   1250   1250  1067656  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell35   3461   4711  1075112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell35         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell30   1250   1250  1067656  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1  macrocell38   3461   4711  1075112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075156p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5         macrocell30   2727   4667  1075156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075156p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell32   2727   4667  1075156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075156p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5         macrocell33   2727   4667  1075156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell30   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell32   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell33   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075178p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075176  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell31   2706   4646  1075178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075180  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell30   2703   4643  1075180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075180  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell32   2703   4643  1075180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075180p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075180  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell33   2703   4643  1075180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075191p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075180  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell31   2692   4632  1075191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075156  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell31   2689   4629  1075194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075674p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell39   1250   1250  1075674  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8  macrocell33   2899   4149  1075674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075778p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell26   1250   1250  1059842  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell26   2795   4045  1075778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075868p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell32   1250   1250  1068425  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3  macrocell30   2706   3956  1075868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075868p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell32   1250   1250  1068425  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell32   2706   3956  1075868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075868p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell32   1250   1250  1068425  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3  macrocell33   2706   3956  1075868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell32   1250   1250  1068425  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell31   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell32   1250   1250  1068425  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell35   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell35         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell32   1250   1250  1068425  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell38   2693   3943  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075934p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell28   1250   1250  1070345  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell25   2639   3889  1075934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell24   1250   1250  1075945  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell24   2628   3878  1075945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell37   1250   1250  1070330  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell36   2611   3861  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075963p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell37   1250   1250  1070330  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2  macrocell37   2611   3861  1075963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076290p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell27   1250   1250  1056591  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell27   2284   3534  1076290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

