sin.v,verilog,xil_defaultlib,../../../../dds.srcs/sources_1/ip/sin/sim/sin.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
