<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1431808706">
  <File Type="RDS-DCP" Name="main.dcp"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/synth_1/constrs_in.xml"/>
  <File Type="RDS-UTIL-PB" Name="main_utilization_synth.pb"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/synth_1/sources.xml"/>
  <File Type="RDS-PROPCONSTRS" Name="main_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="main.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/synth_1/synth_1.psg"/>
  <File Type="RDS-RDS" Name="main.vds"/>
  <File Type="RDS-UTIL" Name="main_utilization_synth.rpt"/>
  <File Type="VDS-TIMINGSUMMARY" Name="main_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="main_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/vhdl/main.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado/fpga-edu/fpga-edu.srcs/sources_1/imports/vhdl/main.vhd"/>
        <Attr Name="ImportTime" Val="1431792334"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../SDK/controller_application/Debug/controller_application.elf">
      <FileInfo>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="ScopedToRef" Val="controller"/>
        <Attr Name="ScopedToCell" Val="U0/microblaze_I"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="main"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constr-nexys-4">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constr-nexys-4/imports/constraints/Nexys4_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado/fpga-edu/fpga-edu.srcs/constrs_1/imports/constraints/Nexys4_Master.xdc"/>
        <Attr Name="ImportTime" Val="1378293982"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="controller"/>
</GenRun>
