
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.64
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 00:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv ibex_pkg.sv ibex_tracer_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv spi_host_reg_pkg.sv spi_host_cmd_pkg.sv spi_device_reg_pkg.sv spi_device_pkg.sv top_pkg.sv tlul_pkg.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_core.sv ibex_counter.sv ibex_cs_registers.sv ibex_csr.sv ibex_decoder.sv ibex_dummy_instr.sv ibex_ex_block.sv ibex_prefetch_buffer.sv ibex_fetch_fifo.sv ibex_icache.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_lockstep.sv ibex_multdiv_fast.sv ibex_register_file_ff.sv ibex_top.sv ibex_wb_stage.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_2p.sv prim_ram_2p_adv.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv spi_host.sv spi_host_reg_top.sv spi_host_byte_merge.sv spi_host_byte_select.sv spi_host_command_queue.sv spi_host_core.sv spi_host_data_fifos.sv spi_host_fsm.sv spi_host_shift_register.sv spi_host_window.sv spid_readbuffer.sv spid_readsram.sv spid_status.sv spid_upload.sv spid_fifo2sram_adapter.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_rsp_intg_chk.sv tlul_socket_1n.sv tlul_sram_byte.sv wav_cgc_rl.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv ibex_pkg.sv ibex_tracer_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv spi_host_reg_pkg.sv spi_host_cmd_pkg.sv spi_device_reg_pkg.sv spi_device_pkg.sv top_pkg.sv tlul_pkg.sv ibex_alu.sv ibex_branch_predict.sv ibex_compressed_decoder.sv ibex_controller.sv ibex_core.sv ibex_counter.sv ibex_cs_registers.sv ibex_csr.sv ibex_decoder.sv ibex_dummy_instr.sv ibex_ex_block.sv ibex_prefetch_buffer.sv ibex_fetch_fifo.sv ibex_icache.sv ibex_id_stage.sv ibex_if_stage.sv ibex_load_store_unit.sv ibex_lockstep.sv ibex_multdiv_fast.sv ibex_register_file_ff.sv ibex_top.sv ibex_wb_stage.sv prim_alert_sender.sv prim_arbiter_fixed.sv prim_arbiter_ppc.sv prim_buf.sv prim_clock_buf.sv prim_clock_gating.sv prim_clock_inv.sv prim_clock_mux2.sv prim_count.sv prim_diff_decode.sv prim_edge_detector.sv prim_edn_req.sv prim_esc_receiver.sv prim_fifo_async.sv prim_fifo_async_sram_adapter.sv prim_fifo_sync.sv prim_flop.sv prim_flop_2sync.sv prim_flop_en.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_generic_flop_en.sv prim_generic_ram_1p.sv prim_generic_ram_2p.sv prim_intr_hw.sv prim_lc_sync.sv prim_lfsr.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_ram_1p.sv prim_ram_2p.sv prim_ram_2p_adv.sv prim_ram_2p_async_adv.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_28_22_dec.sv prim_secded_28_22_enc.sv prim_secded_72_64_dec.sv prim_secded_72_64_enc.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_slicer.sv prim_sparse_fsm_flop.sv prim_sram_arbiter.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv spi_host.sv spi_host_reg_top.sv spi_host_byte_merge.sv spi_host_byte_select.sv spi_host_command_queue.sv spi_host_core.sv spi_host_data_fifos.sv spi_host_fsm.sv spi_host_shift_register.sv spi_host_window.sv spid_readbuffer.sv spid_readsram.sv spid_status.sv spid_upload.sv spid_fifo2sram_adapter.sv tlul_adapter_host.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_cmd_intg_gen.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_rsp_intg_chk.sv tlul_socket_1n.sv tlul_sram_byte.sv wav_cgc_rl.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 00:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:44: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:52: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:83: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:110: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:127: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:143: parameter 'PWR_FLASH_REQ_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:147: parameter 'PWR_FLASH_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:158: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:163: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:164: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_pkg.sv'
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:333: parameter 'ADDR_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:334: parameter 'BUS_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:335: parameter 'BUS_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:336: parameter 'BUS_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:337: parameter 'IC_SIZE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:338: parameter 'IC_NUM_WAYS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:339: parameter 'IC_LINE_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:340: parameter 'IC_LINE_BYTES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:341: parameter 'IC_LINE_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:342: parameter 'IC_NUM_LINES' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:343: parameter 'IC_LINE_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:344: parameter 'IC_LINE_BEATS_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:345: parameter 'IC_INDEX_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:346: parameter 'IC_INDEX_HI' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:347: parameter 'IC_TAG_SIZE' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:348: parameter 'IC_OUTPUT_BEATS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:351: parameter 'PMP_MAX_REGIONS' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:352: parameter 'PMP_CFG_W' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:355: parameter 'PMP_I' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:356: parameter 'PMP_I2' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:357: parameter 'PMP_D' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:550: parameter 'CSR_OFF_PMP_CFG' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:551: parameter 'CSR_OFF_PMP_ADDR' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:554: parameter 'CSR_MSTATUS_MIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:555: parameter 'CSR_MSTATUS_MPIE_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:556: parameter 'CSR_MSTATUS_MPP_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:557: parameter 'CSR_MSTATUS_MPP_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:558: parameter 'CSR_MSTATUS_MPRV_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:559: parameter 'CSR_MSTATUS_TW_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:562: parameter 'CSR_MISA_MXL' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:565: parameter 'CSR_MSIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:566: parameter 'CSR_MTIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:567: parameter 'CSR_MEIX_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:568: parameter 'CSR_MFIX_BIT_LOW' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:569: parameter 'CSR_MFIX_BIT_HIGH' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:572: parameter 'CSR_MSECCFG_MML_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:573: parameter 'CSR_MSECCFG_MMWP_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:574: parameter 'CSR_MSECCFG_RLB_BIT' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:595: parameter 'LfsrWidth' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:598: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_pkg.sv:599: parameter 'RndCnstLfsrPermDefault' declared inside package 'ibex_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_tracer_pkg.sv'
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:9: parameter 'OPCODE_C0' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:10: parameter 'OPCODE_C1' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:11: parameter 'OPCODE_C2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:14: parameter 'INSN_LUI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:15: parameter 'INSN_AUIPC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:16: parameter 'INSN_JAL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:17: parameter 'INSN_JALR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:20: parameter 'INSN_BEQ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:21: parameter 'INSN_BNE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:22: parameter 'INSN_BLT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:23: parameter 'INSN_BGE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:24: parameter 'INSN_BLTU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:25: parameter 'INSN_BGEU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:26: parameter 'INSN_BALL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:29: parameter 'INSN_ADDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:30: parameter 'INSN_SLTI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:31: parameter 'INSN_SLTIU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:32: parameter 'INSN_XORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:33: parameter 'INSN_ORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:34: parameter 'INSN_ANDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:35: parameter 'INSN_SLLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:36: parameter 'INSN_SRLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:37: parameter 'INSN_SRAI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:40: parameter 'INSN_ADD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:41: parameter 'INSN_SUB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:42: parameter 'INSN_SLL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:43: parameter 'INSN_SLT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:44: parameter 'INSN_SLTU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:45: parameter 'INSN_XOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:46: parameter 'INSN_SRL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:47: parameter 'INSN_SRA' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:48: parameter 'INSN_OR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:49: parameter 'INSN_AND' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:52: parameter 'INSN_CSRRW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:53: parameter 'INSN_CSRRS' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:54: parameter 'INSN_CSRRC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:55: parameter 'INSN_CSRRWI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:56: parameter 'INSN_CSRRSI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:57: parameter 'INSN_CSRRCI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:58: parameter 'INSN_ECALL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:59: parameter 'INSN_EBREAK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:60: parameter 'INSN_MRET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:61: parameter 'INSN_DRET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:62: parameter 'INSN_WFI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:65: parameter 'INSN_DIV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:66: parameter 'INSN_DIVU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:67: parameter 'INSN_REM' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:68: parameter 'INSN_REMU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:69: parameter 'INSN_PMUL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:70: parameter 'INSN_PMUH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:71: parameter 'INSN_PMULHSU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:72: parameter 'INSN_PMULHU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:76: parameter 'INSN_SLOI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:77: parameter 'INSN_SROI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:78: parameter 'INSN_RORI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:79: parameter 'INSN_CLZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:80: parameter 'INSN_CTZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:81: parameter 'INSN_PCNT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:82: parameter 'INSN_SEXTB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:83: parameter 'INSN_SEXTH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:85: parameter 'INSN_ZEXTB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:87: parameter 'INSN_ZEXTH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:89: parameter 'INSN_SLO' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:90: parameter 'INSN_SRO' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:91: parameter 'INSN_ROL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:92: parameter 'INSN_ROR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:93: parameter 'INSN_MIN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:94: parameter 'INSN_MAX' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:95: parameter 'INSN_MINU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:96: parameter 'INSN_MAXU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:97: parameter 'INSN_XNOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:98: parameter 'INSN_ORN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:99: parameter 'INSN_ANDN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:100: parameter 'INSN_PACK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:101: parameter 'INSN_PACKU' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:102: parameter 'INSN_PACKH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:105: parameter 'INSN_SBCLRI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:106: parameter 'INSN_SBSETI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:107: parameter 'INSN_SBINVI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:108: parameter 'INSN_SBEXTI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:110: parameter 'INSN_SBCLR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:111: parameter 'INSN_SBSET' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:112: parameter 'INSN_SBINV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:113: parameter 'INSN_SBEXT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:117: parameter 'INSN_GREVI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:119: parameter 'INSN_REV_P' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:121: parameter 'INSN_REV2_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:123: parameter 'INSN_REV_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:125: parameter 'INSN_REV4_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:127: parameter 'INSN_REV2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:129: parameter 'INSN_REV_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:131: parameter 'INSN_REV8_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:133: parameter 'INSN_REV4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:135: parameter 'INSN_REV2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:137: parameter 'INSN_REV_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:139: parameter 'INSN_REV16' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:141: parameter 'INSN_REV8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:143: parameter 'INSN_REV4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:145: parameter 'INSN_REV2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:147: parameter 'INSN_REV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:150: parameter 'INSN_GORCI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:152: parameter 'INSN_ORC_P' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:154: parameter 'INSN_ORC2_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:156: parameter 'INSN_ORC_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:158: parameter 'INSN_ORC4_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:160: parameter 'INSN_ORC2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:162: parameter 'INSN_ORC_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:164: parameter 'INSN_ORC8_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:166: parameter 'INSN_ORC4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:168: parameter 'INSN_ORC2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:170: parameter 'INSN_ORC_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:172: parameter 'INSN_ORC16' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:174: parameter 'INSN_ORC8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:176: parameter 'INSN_ORC4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:178: parameter 'INSN_ORC2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:180: parameter 'INSN_ORC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:183: parameter 'INSN_SHFLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:185: parameter 'INSN_ZIP_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:187: parameter 'INSN_ZIP2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:189: parameter 'INSN_ZIP_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:191: parameter 'INSN_ZIP4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:193: parameter 'INSN_ZIP2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:195: parameter 'INSN_ZIP_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:197: parameter 'INSN_ZIP8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:199: parameter 'INSN_ZIP4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:201: parameter 'INSN_ZIP2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:203: parameter 'INSN_ZIP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:206: parameter 'INSN_UNSHFLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:208: parameter 'INSN_UNZIP_N' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:210: parameter 'INSN_UNZIP2_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:212: parameter 'INSN_UNZIP_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:214: parameter 'INSN_UNZIP4_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:216: parameter 'INSN_UNZIP2_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:218: parameter 'INSN_UNZIP_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:220: parameter 'INSN_UNZIP8' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:222: parameter 'INSN_UNZIP4' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:224: parameter 'INSN_UNZIP2' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:226: parameter 'INSN_UNZIP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:229: parameter 'INSN_GREV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:230: parameter 'INSN_GORC' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:231: parameter 'INSN_SHFL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:232: parameter 'INSN_UNSHFL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:235: parameter 'INSN_BDEP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:236: parameter 'INSN_BEXT' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:239: parameter 'INSN_FSRI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:241: parameter 'INSN_CMIX' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:242: parameter 'INSN_CMOV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:243: parameter 'INSN_FSL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:244: parameter 'INSN_FSR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:247: parameter 'INSN_BFP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:250: parameter 'INSN_CLMUL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:251: parameter 'INSN_CLMULR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:252: parameter 'INSN_CLMULH' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:255: parameter 'INSN_CRC32_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:256: parameter 'INSN_CRC32_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:257: parameter 'INSN_CRC32_W' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:258: parameter 'INSN_CRC32C_B' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:259: parameter 'INSN_CRC32C_H' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:260: parameter 'INSN_CRC32C_W' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:263: parameter 'INSN_LOAD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:264: parameter 'INSN_STORE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:267: parameter 'INSN_FENCE' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:268: parameter 'INSN_FENCEI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:272: parameter 'INSN_CADDI4SPN' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:273: parameter 'INSN_CLW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:274: parameter 'INSN_CSW' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:277: parameter 'INSN_CADDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:278: parameter 'INSN_CJAL' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:279: parameter 'INSN_CJ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:280: parameter 'INSN_CLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:281: parameter 'INSN_CLUI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:282: parameter 'INSN_CBEQZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:283: parameter 'INSN_CBNEZ' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:284: parameter 'INSN_CSRLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:285: parameter 'INSN_CSRAI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:286: parameter 'INSN_CANDI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:287: parameter 'INSN_CSUB' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:288: parameter 'INSN_CXOR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:289: parameter 'INSN_COR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:290: parameter 'INSN_CAND' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:293: parameter 'INSN_CSLLI' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:294: parameter 'INSN_CLWSP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:295: parameter 'INSN_SWSP' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:296: parameter 'INSN_CMV' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:297: parameter 'INSN_CADD' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:298: parameter 'INSN_CEBREAK' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:299: parameter 'INSN_CJR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ibex_tracer_pkg.sv:300: parameter 'INSN_CJALR' declared inside package 'ibex_tracer_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:10: parameter 'ByteOrder' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:11: parameter 'NumCS' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:12: parameter 'TxDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:13: parameter 'RxDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:14: parameter 'CmdDepth' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:15: parameter 'NumAlerts' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:18: parameter 'BlockAw' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:303: parameter 'SPI_HOST_INTR_STATE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:304: parameter 'SPI_HOST_INTR_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:305: parameter 'SPI_HOST_INTR_TEST_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:306: parameter 'SPI_HOST_ALERT_TEST_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:307: parameter 'SPI_HOST_CONTROL_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:308: parameter 'SPI_HOST_STATUS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:309: parameter 'SPI_HOST_CONFIGOPTS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:310: parameter 'SPI_HOST_CSID_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:311: parameter 'SPI_HOST_COMMAND_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:312: parameter 'SPI_HOST_ERROR_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:313: parameter 'SPI_HOST_ERROR_STATUS_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:314: parameter 'SPI_HOST_EVENT_ENABLE_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:317: parameter 'SPI_HOST_INTR_TEST_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:318: parameter 'SPI_HOST_INTR_TEST_ERROR_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:319: parameter 'SPI_HOST_INTR_TEST_SPI_EVENT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:320: parameter 'SPI_HOST_ALERT_TEST_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:321: parameter 'SPI_HOST_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:322: parameter 'SPI_HOST_COMMAND_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:323: parameter 'SPI_HOST_COMMAND_LEN_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:324: parameter 'SPI_HOST_COMMAND_CSAAT_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:325: parameter 'SPI_HOST_COMMAND_SPEED_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:326: parameter 'SPI_HOST_COMMAND_DIRECTION_RESVAL' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:329: parameter 'SPI_HOST_RXDATA_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:330: parameter 'SPI_HOST_RXDATA_SIZE' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:331: parameter 'SPI_HOST_TXDATA_OFFSET' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:332: parameter 'SPI_HOST_TXDATA_SIZE' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_reg_pkg.sv:351: parameter 'SPI_HOST_PERMIT' declared inside package 'spi_host_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_cmd_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_host_cmd_pkg.sv:10: parameter 'CSW' declared inside package 'spi_host_cmd_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_host_cmd_pkg.sv:11: parameter 'CmdSize' declared inside package 'spi_host_cmd_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_device_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:10: parameter 'SramDepth' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:11: parameter 'NumCmdInfo' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:12: parameter 'NumLocality' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:13: parameter 'NumAlerts' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:16: parameter 'BlockAw' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:697: parameter 'SPI_DEVICE_INTR_STATE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:698: parameter 'SPI_DEVICE_INTR_ENABLE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:699: parameter 'SPI_DEVICE_INTR_TEST_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:700: parameter 'SPI_DEVICE_ALERT_TEST_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:701: parameter 'SPI_DEVICE_CONTROL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:702: parameter 'SPI_DEVICE_CFG_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:703: parameter 'SPI_DEVICE_FIFO_LEVEL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:704: parameter 'SPI_DEVICE_ASYNC_FIFO_LEVEL_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:705: parameter 'SPI_DEVICE_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:706: parameter 'SPI_DEVICE_RXF_PTR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:707: parameter 'SPI_DEVICE_TXF_PTR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:708: parameter 'SPI_DEVICE_RXF_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:709: parameter 'SPI_DEVICE_TXF_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:710: parameter 'SPI_DEVICE_INTERCEPT_EN_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:711: parameter 'SPI_DEVICE_LAST_READ_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:712: parameter 'SPI_DEVICE_FLASH_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:713: parameter 'SPI_DEVICE_JEDEC_CC_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:714: parameter 'SPI_DEVICE_JEDEC_ID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:715: parameter 'SPI_DEVICE_READ_THRESHOLD_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:716: parameter 'SPI_DEVICE_MAILBOX_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:717: parameter 'SPI_DEVICE_UPLOAD_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:718: parameter 'SPI_DEVICE_UPLOAD_CMDFIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:719: parameter 'SPI_DEVICE_UPLOAD_ADDRFIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:720: parameter 'SPI_DEVICE_CMD_FILTER_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:721: parameter 'SPI_DEVICE_CMD_FILTER_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:722: parameter 'SPI_DEVICE_CMD_FILTER_2_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:723: parameter 'SPI_DEVICE_CMD_FILTER_3_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:724: parameter 'SPI_DEVICE_CMD_FILTER_4_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:725: parameter 'SPI_DEVICE_CMD_FILTER_5_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:726: parameter 'SPI_DEVICE_CMD_FILTER_6_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:727: parameter 'SPI_DEVICE_CMD_FILTER_7_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:728: parameter 'SPI_DEVICE_ADDR_SWAP_MASK_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:729: parameter 'SPI_DEVICE_ADDR_SWAP_DATA_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:730: parameter 'SPI_DEVICE_PAYLOAD_SWAP_MASK_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:731: parameter 'SPI_DEVICE_PAYLOAD_SWAP_DATA_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:732: parameter 'SPI_DEVICE_CMD_INFO_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:733: parameter 'SPI_DEVICE_CMD_INFO_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:734: parameter 'SPI_DEVICE_CMD_INFO_2_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:735: parameter 'SPI_DEVICE_CMD_INFO_3_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:736: parameter 'SPI_DEVICE_CMD_INFO_4_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:737: parameter 'SPI_DEVICE_CMD_INFO_5_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:738: parameter 'SPI_DEVICE_CMD_INFO_6_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:739: parameter 'SPI_DEVICE_CMD_INFO_7_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:740: parameter 'SPI_DEVICE_CMD_INFO_8_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:741: parameter 'SPI_DEVICE_CMD_INFO_9_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:742: parameter 'SPI_DEVICE_CMD_INFO_10_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:743: parameter 'SPI_DEVICE_CMD_INFO_11_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:744: parameter 'SPI_DEVICE_CMD_INFO_12_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:745: parameter 'SPI_DEVICE_CMD_INFO_13_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:746: parameter 'SPI_DEVICE_CMD_INFO_14_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:747: parameter 'SPI_DEVICE_CMD_INFO_15_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:748: parameter 'SPI_DEVICE_CMD_INFO_16_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:749: parameter 'SPI_DEVICE_CMD_INFO_17_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:750: parameter 'SPI_DEVICE_CMD_INFO_18_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:751: parameter 'SPI_DEVICE_CMD_INFO_19_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:752: parameter 'SPI_DEVICE_CMD_INFO_20_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:753: parameter 'SPI_DEVICE_CMD_INFO_21_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:754: parameter 'SPI_DEVICE_CMD_INFO_22_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:755: parameter 'SPI_DEVICE_CMD_INFO_23_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:756: parameter 'SPI_DEVICE_CMD_INFO_EN4B_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:757: parameter 'SPI_DEVICE_CMD_INFO_EX4B_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:758: parameter 'SPI_DEVICE_TPM_CAP_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:759: parameter 'SPI_DEVICE_TPM_CFG_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:760: parameter 'SPI_DEVICE_TPM_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:761: parameter 'SPI_DEVICE_TPM_ACCESS_0_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:762: parameter 'SPI_DEVICE_TPM_ACCESS_1_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:763: parameter 'SPI_DEVICE_TPM_STS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:764: parameter 'SPI_DEVICE_TPM_INTF_CAPABILITY_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:765: parameter 'SPI_DEVICE_TPM_INT_ENABLE_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:766: parameter 'SPI_DEVICE_TPM_INT_VECTOR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:767: parameter 'SPI_DEVICE_TPM_INT_STATUS_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:768: parameter 'SPI_DEVICE_TPM_DID_VID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:769: parameter 'SPI_DEVICE_TPM_RID_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:770: parameter 'SPI_DEVICE_TPM_CMD_ADDR_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:771: parameter 'SPI_DEVICE_TPM_READ_FIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:772: parameter 'SPI_DEVICE_TPM_WRITE_FIFO_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:775: parameter 'SPI_DEVICE_INTR_TEST_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:776: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_FULL_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:777: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:778: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_TX_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:779: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_ERROR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:780: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_RX_OVERFLOW_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:781: parameter 'SPI_DEVICE_INTR_TEST_GENERIC_TX_UNDERFLOW_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:782: parameter 'SPI_DEVICE_INTR_TEST_UPLOAD_CMDFIFO_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:783: parameter 'SPI_DEVICE_INTR_TEST_UPLOAD_PAYLOAD_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:784: parameter 'SPI_DEVICE_INTR_TEST_READBUF_WATERMARK_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:785: parameter 'SPI_DEVICE_INTR_TEST_READBUF_FLIP_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:786: parameter 'SPI_DEVICE_INTR_TEST_TPM_HEADER_NOT_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:787: parameter 'SPI_DEVICE_ALERT_TEST_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:788: parameter 'SPI_DEVICE_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:789: parameter 'SPI_DEVICE_ASYNC_FIFO_LEVEL_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:790: parameter 'SPI_DEVICE_STATUS_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:791: parameter 'SPI_DEVICE_STATUS_RXF_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:792: parameter 'SPI_DEVICE_STATUS_TXF_EMPTY_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:793: parameter 'SPI_DEVICE_STATUS_ABORT_DONE_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:794: parameter 'SPI_DEVICE_STATUS_CSB_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:795: parameter 'SPI_DEVICE_LAST_READ_ADDR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:796: parameter 'SPI_DEVICE_FLASH_STATUS_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:797: parameter 'SPI_DEVICE_UPLOAD_CMDFIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:798: parameter 'SPI_DEVICE_UPLOAD_ADDRFIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:799: parameter 'SPI_DEVICE_TPM_CMD_ADDR_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:800: parameter 'SPI_DEVICE_TPM_READ_FIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:801: parameter 'SPI_DEVICE_TPM_WRITE_FIFO_RESVAL' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:804: parameter 'SPI_DEVICE_BUFFER_OFFSET' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:805: parameter 'SPI_DEVICE_BUFFER_SIZE' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_reg_pkg.sv:888: parameter 'SPI_DEVICE_PERMIT' declared inside package 'spi_device_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_device_pkg.sv'
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:38: parameter 'PASSTHROUGH_REQ_DEFAULT' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:49: parameter 'PASSTHROUGH_RSP_DEFAULT' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:172: parameter 'CmdInfoInput' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:240: parameter 'NumReadCmdInfo' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:248: parameter 'CmdInfoIdxW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:371: parameter 'SramDw' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:372: parameter 'SramStrbW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:375: parameter 'SramMsgDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:377: parameter 'SramMailboxDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:382: parameter 'SramSfdpDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:383: parameter 'SramPayloadDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:384: parameter 'SramCmdFifoDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:385: parameter 'SramAddrFifoDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:386: parameter 'SramTotalDepth' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:396: parameter 'SramAw' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:439: parameter 'SramReadBufferIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:440: parameter 'SramReadBufferSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:442: parameter 'SramMailboxIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:443: parameter 'SramMailboxSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:445: parameter 'SramSfdpIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:446: parameter 'SramSfdpSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:448: parameter 'SramPayloadIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:449: parameter 'SramPayloadSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:451: parameter 'SramCmdFifoIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:452: parameter 'SramCmdFifoSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:454: parameter 'SramAddrFifoIdx' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:455: parameter 'SramAddrFifoSize' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:458: parameter 'BitLength' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] spi_device_pkg.sv:459: parameter 'BitCntW' declared inside package 'spi_device_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_alu.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_branch_predict.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_compressed_decoder.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_controller.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_counter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_cs_registers.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_csr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_decoder.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_dummy_instr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_ex_block.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_prefetch_buffer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_fetch_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_icache.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_id_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_if_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_load_store_unit.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_lockstep.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_multdiv_fast.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_register_file_ff.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ibex_wb_stage.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_fixed.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_clock_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_clock_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_gating.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edge_detector.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_edn_req.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_receiver.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async_sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop.sv'
VERIFIC-WARNING [VERI-1199] prim_flop.sv:30: parameter 'Impl' becomes localparam in 'prim_flop' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_en.sv'
VERIFIC-WARNING [VERI-1199] prim_flop_en.sv:30: parameter 'Impl' becomes localparam in 'prim_flop_en' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_inv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_clock_mux2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_en.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_ram_2p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lc_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_lfsr.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi4_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer_fifo.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pulse_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p.sv'
VERIFIC-WARNING [VERI-1199] prim_ram_2p.sv:41: parameter 'Impl' becomes localparam in 'prim_ram_2p' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_async_adv.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_reg_cdc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sec_anchor_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_28_22_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_72_64_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_slicer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sparse_fsm_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sram_arbiter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_sync_reqack.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_byte_merge.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_byte_select.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_command_queue.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_data_fifos.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_fsm.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_shift_register.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spi_host_window.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_readbuffer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_readsram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_status.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_upload.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'spid_fifo2sram_adapter.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_host.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_sram_byte.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wav_cgc_rl.sv'

yosys> synth_rs -top spi_host -tech genesis -goal area -de -verilog synthesized.v

3. Executing synth_rs pass: v0.4.65

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top spi_host

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] spi_host_command_queue.sv:52: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] spi_host_data_fifos.sv:90: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] spi_host_data_fifos.sv:112: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] spi_host.sv:10: compiling module 'spi_host'
VERIFIC-INFO [VERI-1018] spi_host_reg_top.sv:8: compiling module 'spi_host_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:38: compiling module 'tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101101,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:9: compiling module 'tlul_err_resp'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=6)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01001)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
VERIFIC-INFO [VERI-1018] spi_host_command_queue.sv:8: compiling module 'spi_host_command_queue'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] spi_host_window.sv:8: compiling module 'spi_host_window'
VERIFIC-INFO [VERI-1018] spi_host_data_fifos.sv:8: compiling module 'spi_host_data_fifos(SwapBytes=1'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] spi_host_core.sv:8: compiling module 'spi_host_core'
VERIFIC-INFO [VERI-1018] spi_host_byte_merge.sv:8: compiling module 'spi_host_byte_merge'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:42: compiling module 'prim_packer_fifo(InW=8,OutW=32)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:105: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] spi_host_byte_select.sv:7: compiling module 'spi_host_byte_select'
VERIFIC-INFO [VERI-1018] prim_packer_fifo.sv:42: compiling module 'prim_packer_fifo(InW=36,OutW=9)'
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:142: expression size 32 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] prim_packer_fifo.sv:146: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] spi_host_shift_register.sv:8: compiling module 'spi_host_shift_register'
VERIFIC-INFO [VERI-1018] spi_host_fsm.sv:8: compiling module 'spi_host_fsm'
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:187: expression size 32 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:405: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] spi_host_fsm.sv:435: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_flop_en.sv:16: compiling module 'prim_flop_en'
VERIFIC-INFO [VERI-1018] prim_generic_flop_en.sv:6: compiling module 'prim_generic_flop_en(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
Importing module spi_host.
Importing module prim_alert_sender.
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module spi_host_command_queue.
Importing module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
Importing module spi_host_core.
Importing module spi_host_byte_merge.
Importing module prim_packer_fifo(InW=8,OutW=32).
Importing module spi_host_byte_select.
Importing module prim_packer_fifo(InW=36,OutW=9).
Importing module spi_host_data_fifos(SwapBytes=1'b0).
Importing module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
Importing module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
Importing module spi_host_fsm.
Importing module prim_flop_en.
Importing module prim_generic_flop_en(ResetValue=1'b0).
Importing module spi_host_reg_top.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b010).
Importing module prim_subreg_ext(DW=32'b01001).
Importing module spi_host_shift_register.
Importing module spi_host_window.
Importing module tlul_adapter_reg(RegAw=6).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Importing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).

3.4.1. Analyzing design hierarchy..
Top module:  \spi_host
Used module:     \prim_intr_hw
Used module:     \spi_host_core
Used module:         \spi_host_fsm
Used module:             \prim_flop_en
Used module:                 \prim_generic_flop_en(ResetValue=1'b0)
Used module:         \spi_host_shift_register
Used module:         \spi_host_byte_select
Used module:             \prim_packer_fifo(InW=36,OutW=9)
Used module:         \spi_host_byte_merge
Used module:             \prim_packer_fifo(InW=8,OutW=32)
Used module:     \spi_host_data_fifos(SwapBytes=1'b0)
Used module:         \prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)
Used module:     \spi_host_window
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:     \spi_host_command_queue
Used module:         \prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \spi_host_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01001)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec

3.4.2. Analyzing design hierarchy..
Top module:  \spi_host
Used module:     \prim_intr_hw
Used module:     \spi_host_core
Used module:         \spi_host_fsm
Used module:             \prim_flop_en
Used module:                 \prim_generic_flop_en(ResetValue=1'b0)
Used module:         \spi_host_shift_register
Used module:         \spi_host_byte_select
Used module:             \prim_packer_fifo(InW=36,OutW=9)
Used module:         \spi_host_byte_merge
Used module:             \prim_packer_fifo(InW=8,OutW=32)
Used module:     \spi_host_data_fifos(SwapBytes=1'b0)
Used module:         \prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000)
Used module:         \prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000)
Used module:     \spi_host_window
Used module:         \tlul_adapter_reg(RegAw=6)
Used module:             \tlul_err
Used module:     \spi_host_command_queue
Used module:         \prim_fifo_sync(Width=32'b0101110,Depth=32'b0100)
Used module:     \prim_alert_sender
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \spi_host_reg_top
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:         \prim_subreg_ext(DW=32'b010)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg_ext(DW=32'b01001)
Used module:         \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0)
Used module:         \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111)
Used module:         \tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~11 debug messages>
Optimizing module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~7 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=6).
<suppressed ~11 debug messages>
Optimizing module spi_host_window.
Optimizing module spi_host_shift_register.
<suppressed ~8 debug messages>
Optimizing module prim_subreg_ext(DW=32'b01001).
Optimizing module prim_subreg_ext(DW=32'b010).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module spi_host_reg_top.
<suppressed ~2 debug messages>
Optimizing module prim_generic_flop_en(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_flop_en.
Optimizing module spi_host_fsm.
<suppressed ~37 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
<suppressed ~3 debug messages>
Optimizing module spi_host_data_fifos(SwapBytes=1'b0).
<suppressed ~10 debug messages>
Optimizing module prim_packer_fifo(InW=36,OutW=9).
<suppressed ~9 debug messages>
Optimizing module spi_host_byte_select.
Optimizing module prim_packer_fifo(InW=8,OutW=32).
<suppressed ~6 debug messages>
Optimizing module spi_host_byte_merge.
<suppressed ~1 debug messages>
Optimizing module spi_host_core.
Optimizing module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
<suppressed ~3 debug messages>
Optimizing module spi_host_command_queue.
<suppressed ~2 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender.
<suppressed ~7 debug messages>
Optimizing module spi_host.
<suppressed ~7 debug messages>

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_alert_sender.
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_fifo_sync(Width=32'b0100000,Depth=32'b01000000).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b0100100,Depth=32'b01001000).
Deleting now unused module prim_fifo_sync(Width=32'b0101110,Depth=32'b0100).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_flop_en.
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_flop_en(ResetValue=1'b0).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_packer_fifo(InW=36,OutW=9).
Deleting now unused module prim_packer_fifo(InW=8,OutW=32).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b0).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01111111).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b010).
Deleting now unused module prim_subreg_ext(DW=32'b01001).
Deleting now unused module spi_host_byte_merge.
Deleting now unused module spi_host_byte_select.
Deleting now unused module spi_host_command_queue.
Deleting now unused module spi_host_core.
Deleting now unused module spi_host_data_fifos(SwapBytes=1'b0).
Deleting now unused module spi_host_fsm.
Deleting now unused module spi_host_reg_top.
Deleting now unused module spi_host_shift_register.
Deleting now unused module spi_host_window.
Deleting now unused module tlul_adapter_reg(RegAw=6).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_socket_1n(N=32'b011,DReqPass=3'b111,DRspPass=3'b111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=12'b0,DRspDepth=12'b0).
<suppressed ~109 debug messages>

yosys> demuxmap

3.8. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.9. Executing TRIBUF pass.

yosys> deminout

3.10. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~28 debug messages>

yosys> opt_clean

3.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 278 unused cells and 9650 unused wires.
<suppressed ~1403 debug messages>

yosys> check

3.13. Executing CHECK pass (checking for obvious problems).
Checking module spi_host...
Found and reported 0 problems.

yosys> opt_expr

3.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~53 debug messages>

yosys> opt_merge -nomux

3.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~234 debug messages>
Removed a total of 78 cells.

yosys> opt_muxtree

3.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_accessinval.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_accessinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_cmdbusy.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_cmdbusy.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_cmdinval.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_cmdinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_csidinval.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_csidinval.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_overflow.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_overflow.wr_en -> 1'1
      Replacing known input bits on port B of cell $flatten\u_reg.\u_error_status_underflow.$verific$i17$prim_subreg.sv:72$6114: \u_reg.u_error_status_underflow.wr_en -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~156 debug messages>

yosys> opt_reduce

3.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_25$spi_host_reg_top.sv:131$4847: { $flatten\u_reg.$verific$n1009$3719 $flatten\u_reg.$verific$n1010$3720 }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_281$spi_host_reg_top.sv:1818$6035: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1977$3827 $flatten\u_reg.$verific$n1986$3836 $flatten\u_reg.$verific$n1989$3839 $flatten\u_reg.$verific$n1992$3842 $flatten\u_reg.$verific$n1995$3845 $flatten\u_reg.$verific$n2001$3851 $flatten\u_reg.$verific$n2004$3854 $flatten\u_reg.$verific$n2007$3857 $flatten\u_reg.$verific$n2009$3859 }
    New ctrl vector for $pmux cell $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625: { $flatten\u_spi_core.\u_fsm.$verific$n726$3277 $flatten\u_spi_core.\u_fsm.$verific$n1006$3303 $auto$opt_reduce.cc:134:opt_pmux$10447 }
  Optimizing cells in module \spi_host.
Performed a total of 3 changes.

yosys> opt_merge

3.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_share

3.19. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.20. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$idle_q_reg$spi_host.sv:586$1832 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$1951 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2286 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3094 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\intr_hw_spi_event.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$1952 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\intr_hw_error.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_tx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$1953 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_window.\u_adapter_rx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$sd_i_q_reg$spi_host_shift_register.sv:109$6349 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_valid_q_reg$spi_host_shift_register.sv:109$6351 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$gen_unpack_mode.ptr_q_reg$prim_packer_fifo.sv:128$2798 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2792 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2793 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_select.\u_packer.$verific$clr_q_reg$prim_packer_fifo.sv:87$2794 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2650 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2651 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.\u_packer.$verific$clr_q_reg$prim_packer_fifo.sv:87$2652 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_merge.$verific$last_q_reg$spi_host_byte_merge.sv:47$2564 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.\u_sck_flop.\gen_generic.u_impl_generic.$verific$q_o_reg[0]$prim_generic_flop_en.sv:22$3706 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$wait_cntr_q_reg$spi_host_fsm.sv:448$3642 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3664 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3665 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3494 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csntrail_q_reg$spi_host_fsm.sv:175$3497 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csnlead_q_reg$spi_host_fsm.sv:175$3496 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csnidle_q_reg$spi_host_fsm.sv:175$3495 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3491 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csb_q_reg[0]$spi_host_fsm.sv:503$3685 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$csaat_q_reg$spi_host_fsm.sv:175$3499 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3492 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3493 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3501 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3500 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$clkdiv_q_reg$spi_host_fsm.sv:175$3498 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$clk_cntr_q_reg$spi_host_fsm.sv:319$3558 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_starting_cpha1_reg$spi_host_fsm.sv:345$3585 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_ending_cpha1_reg$spi_host_fsm.sv:345$3586 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$bit_shifting_cpha1_reg$spi_host_fsm.sv:345$3587 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_txstall.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$2040 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$2041 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$2043 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$2042 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxstall.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_ready.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_byteorder.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$2040 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_status_active.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$2041 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$9664 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$9666 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$9686 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$9663 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$9665 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:113$8294 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:113$8295 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2070 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$2087 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_error.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$2042 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$1950 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$1954 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_status_accessinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$spi_host_reg_top.sv:66$3993 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3181 ($aldff) from module spi_host.
Changing const-value async load to async reset on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3188 ($aldff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_status_cmdqd.$verific$q_reg$prim_subreg.sv:72$6153 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_status_rxqd.$verific$q_reg$prim_subreg.sv:72$6191 ($adff) from module spi_host.

yosys> opt_clean

3.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 9 unused cells and 122 unused wires.
<suppressed ~10 debug messages>

yosys> opt_expr

3.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_muxtree

3.23. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

yosys> opt_reduce

3.24. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.26. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.27. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($adff) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_configopts_clkdiv_0.$verific$q_reg$prim_subreg.sv:72$6134 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_cpha_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_cpol_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csnidle_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csnlead_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_configopts_csntrail_0.$verific$q_reg$prim_subreg.sv:72$6172 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_configopts_fullcyc_0.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_output_en.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 1 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 2 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 3 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 4 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 5 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 1-bit at position 6 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_control_rx_watermark.$verific$q_reg$prim_subreg.sv:72$6231 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_spien.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_sw_rst.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_control_tx_watermark.$verific$q_reg$prim_subreg.sv:72$6210 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 9 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 10 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 11 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 12 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 13 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 14 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 15 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 16 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 17 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 18 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 19 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 20 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 21 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 22 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 23 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 24 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 25 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 26 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 27 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 28 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 29 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 30 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 0-bit at position 31 on $flatten\u_reg.\u_csid.$verific$q_reg$prim_subreg.sv:72$6250 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_reg.\u_error_enable_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6098 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_idle.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_ready.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_rxfull.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_rxwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_txempty.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_event_enable_txwm.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_error.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6077 ($dlatch) from module spi_host.

yosys> opt_clean

3.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~77 debug messages>

yosys> opt_muxtree

3.30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_cmd_queue.\cmd_fifo.$verific$mux_47$prim_fifo_sync.sv:102$2290.
    dead port 2/2 on $mux $flatten\u_cmd_queue.\cmd_fifo.$verific$mux_47$prim_fifo_sync.sv:102$2290.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_145$spi_host_fsm.sv:187$3511.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_145$spi_host_fsm.sv:187$3511.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_147$spi_host_fsm.sv:187$3513.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_147$spi_host_fsm.sv:187$3513.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_270$spi_host_fsm.sv:389$3600.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_270$spi_host_fsm.sv:389$3600.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_273$spi_host_fsm.sv:396$3602.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_273$spi_host_fsm.sv:396$3602.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_274$spi_host_fsm.sv:396$3603.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_274$spi_host_fsm.sv:396$3603.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_284$spi_host_fsm.sv:405$3611.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_284$spi_host_fsm.sv:405$3611.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_304$spi_host_fsm.sv:436$3629.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_304$spi_host_fsm.sv:436$3629.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_305$spi_host_fsm.sv:436$3630.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_305$spi_host_fsm.sv:436$3630.
    dead port 1/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_377$spi_host_fsm.sv:531$3689.
    dead port 2/2 on $mux $flatten\u_spi_core.\u_fsm.$verific$mux_377$spi_host_fsm.sv:531$3689.
    dead port 1/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
    dead port 2/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
    dead port 3/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
    dead port 4/4 on $pmux $flatten\u_spi_core.\u_fsm.$verific$select_300$spi_host_fsm.sv:431$3625.
Removed 24 multiplexer ports.
<suppressed ~118 debug messages>

yosys> opt_reduce

3.31. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_281$spi_host_reg_top.sv:1818$6035: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n1986$3836 $flatten\u_reg.$verific$n1989$3839 $flatten\u_reg.$verific$n2001$3851 $flatten\u_reg.$verific$n2004$3854 $flatten\u_reg.$verific$n2009$3859 }
  Optimizing cells in module \spi_host.
Performed a total of 1 changes.

yosys> opt_merge

3.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_share

3.33. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\intr_hw_spi_event.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$2107 ($adff) from module spi_host.

yosys> opt_clean

3.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 79 unused cells and 145 unused wires.
<suppressed ~107 debug messages>

yosys> opt_expr

3.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~8 debug messages>

yosys> opt_muxtree

3.37. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~105 debug messages>

yosys> opt_reduce

3.38. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.40. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.41. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3664 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3665 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3494 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3491 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3492 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3493 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3501 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3500 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (removing D path).
Handling D = Q on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($adff) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2293 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_error_status_csidinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$bit_cntr_q_reg$spi_host_fsm.sv:448$3640 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_spi_core.\u_fsm.$verific$byte_cntr_q_reg$spi_host_fsm.sv:448$3641 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$bit_shifting_cpha1_reg$spi_host_fsm.sv:345$3587 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_rd_en_q_reg$spi_host_fsm.sv:175$3500 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$cmd_speed_q_reg$spi_host_fsm.sv:175$3502 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cmd_wr_en_q_reg$spi_host_fsm.sv:175$3501 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cpha_q_reg$spi_host_fsm.sv:175$3493 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$cpol_q_reg$spi_host_fsm.sv:175$3492 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$csid_q_reg[0]$spi_host_fsm.sv:175$3491 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$full_cyc_q_reg$spi_host_fsm.sv:175$3494 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q2_reg$spi_host_fsm.sv:468$3665 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$sample_en_q_reg$spi_host_fsm.sv:468$3664 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_fsm.$verific$state_q_reg$spi_host_fsm.sv:319$3557 ($dlatch) from module spi_host.

yosys> opt_clean

3.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 8 unused cells and 12 unused wires.
<suppressed ~10 debug messages>

yosys> opt_expr

3.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~47 debug messages>
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.44. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.44.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking spi_host.u_reg.u_socket.dev_select_outstanding as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking spi_host.u_spi_core.u_shift_reg.rx_buf_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking spi_host.u_spi_core.u_shift_reg.sd_i_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking spi_host.u_spi_core.u_shift_reg.sr_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking spi_host.u_window.u_adapter_tx.rdata as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.44.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.44.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.44.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 6 unused cells and 37 unused wires.
<suppressed ~19 debug messages>

yosys> fsm_opt

3.44.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.44.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.44.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.44.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

yosys> opt_muxtree

3.47. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~94 debug messages>

yosys> opt_reduce

3.48. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
  Optimizing cells in module \spi_host.
Performed a total of 1 changes.

yosys> opt_merge

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.50. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.51. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($adff) from module spi_host (D = { 2'00 \u_window.u_adapter_tx.rd_req }, Q = \u_window.u_adapter_tx.rspop).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_window.u_adapter_tx.reqsz).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_window.u_adapter_tx.reqid).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n181$6853, Q = \u_window.u_adapter_tx.rdata).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n74$6833, Q = \u_window.u_adapter_tx.outstanding).
Adding EN signal on $flatten\u_window.\u_adapter_tx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_tx.$verific$n247$6835, Q = \u_window.u_adapter_tx.error).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($adff) from module spi_host (D = { 2'00 \u_window.u_adapter_rx.rd_req }, Q = \u_window.u_adapter_rx.rspop).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_window.u_adapter_rx.reqsz).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_window.u_adapter_rx.reqid).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n181$6853, Q = \u_window.u_adapter_rx.rdata).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n74$6833, Q = \u_window.u_adapter_rx.outstanding).
Adding EN signal on $flatten\u_window.\u_adapter_rx.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($adff) from module spi_host (D = $flatten\u_window.\u_adapter_rx.$verific$n247$6835, Q = \u_window.u_adapter_rx.error).
Handling D = Q on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($adff) from module spi_host (removing D path).
Adding EN signal on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_valid_q_reg$spi_host_shift_register.sv:109$6351 ($adff) from module spi_host (D = 1'0, Q = \u_spi_core.u_shift_reg.rx_buf_valid_q).
Handling D = Q on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($adff) from module spi_host (removing D path).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$gen_unpack_mode.ptr_q_reg$prim_packer_fifo.sv:128$2798 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.gen_unpack_mode.ptr_d, Q = \u_spi_core.u_select.u_packer.gen_unpack_mode.ptr_q).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2792 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.depth_d, Q = \u_spi_core.u_select.u_packer.depth_q).
Adding EN signal on $flatten\u_spi_core.\u_select.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2793 ($adff) from module spi_host (D = \u_spi_core.u_select.u_packer.data_d, Q = \u_spi_core.u_select.u_packer.data_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.\u_packer.$verific$depth_q_reg$prim_packer_fifo.sv:87$2650 ($adff) from module spi_host (D = \u_spi_core.u_merge.u_packer.depth_d, Q = \u_spi_core.u_merge.u_packer.depth_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.\u_packer.$verific$data_q_reg$prim_packer_fifo.sv:87$2651 ($adff) from module spi_host (D = \u_spi_core.u_merge.u_packer.data_d, Q = \u_spi_core.u_merge.u_packer.data_q).
Adding EN signal on $flatten\u_spi_core.\u_merge.$verific$last_q_reg$spi_host_byte_merge.sv:47$2564 ($adff) from module spi_host (D = \u_spi_core.u_merge.last_d, Q = \u_spi_core.u_merge.last_q).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$9664 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_reg.u_socket.err_resp.err_source).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$9666 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_reg.u_socket.err_resp.err_size).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$9663 ($adff) from module spi_host (D = $flatten\u_reg.\u_socket.\err_resp.$verific$n45$9627, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$9665 ($adff) from module spi_host (D = \tl_i.a_opcode, Q = \u_reg.u_socket.err_resp.err_opcode).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:113$8294 ($adff) from module spi_host (D = $flatten\u_reg.\u_socket.$verific$n206$7911, Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:113$8295 ($adff) from module spi_host (D = \u_reg.reg_steer, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$6895 ($adff) from module spi_host (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$6894 ($adff) from module spi_host (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$6893 ($adff) from module spi_host (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$6903 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n181$6853, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$6883 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n74$6833, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$6904 ($adff) from module spi_host (D = $flatten\u_reg.\u_reg_if.$verific$n247$6835, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_spi_event.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = \intr_hw_spi_event.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_spi_event.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_error.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = \intr_hw_error.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_error.q).
Adding EN signal on $flatten\u_reg.\u_error_status_underflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_underflow.q).
Adding EN signal on $flatten\u_reg.\u_error_status_overflow.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_overflow.q).
Adding EN signal on $flatten\u_reg.\u_error_status_cmdinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_cmdinval.q).
Adding EN signal on $flatten\u_reg.\u_error_status_cmdbusy.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_cmdbusy.q).
Adding EN signal on $flatten\u_reg.\u_error_status_accessinval.$verific$q_reg[0]$prim_subreg.sv:72$6115 ($adff) from module spi_host (D = 1'1, Q = \u_reg.u_error_status_accessinval.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$spi_host_reg_top.sv:66$3993 ($adff) from module spi_host (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3181 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_tx_fifo.$verific$n132$3138, Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_data_fifos.\u_tx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3188 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_tx_fifo.$verific$n219$3144, Q = \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3087 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_rx_fifo.$verific$n125$3044, Q = \u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_data_fifos.\u_rx_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3094 ($adff) from module spi_host (D = $flatten\u_data_fifos.\u_rx_fifo.$verific$n203$3050, Q = \u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_cmd_queue.\cmd_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2286 ($adff) from module spi_host (D = $flatten\u_cmd_queue.\cmd_fifo.$verific$n73$2243, Q = \u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_wptr).
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 8 on $flatten\u_spi_core.\u_shift_reg.$verific$rx_buf_q_reg$spi_host_shift_register.sv:109$6352 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10495 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10495 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10485 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_status_active.$verific$q_reg[0]$prim_subreg.sv:72$6060 ($adff) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 7 on $flatten\u_spi_core.\u_shift_reg.$verific$sr_q_reg$spi_host_shift_register.sv:109$6350 ($dlatch) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10464 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10456 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10456 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10448 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10448 ($adffe) from module spi_host.

yosys> opt_clean

3.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 38 unused cells and 39 unused wires.
<suppressed ~40 debug messages>

yosys> opt_expr

3.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~22 debug messages>

yosys> opt_muxtree

3.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

yosys> opt_reduce

3.55. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.56. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.57. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.58. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10480 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$9686 ($adff) from module spi_host.
Setting constant 1-bit at position 0 on $flatten\u_spi_core.\u_fsm.$verific$csb_q_reg[0]$spi_host_fsm.sv:503$3685 ($adff) from module spi_host.

yosys> opt_clean

3.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 6 unused cells and 17 unused wires.
<suppressed ~11 debug messages>

yosys> opt_expr

3.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~8 debug messages>

yosys> opt_muxtree

3.61. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

yosys> opt_reduce

3.62. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.63. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.64. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.65. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10474 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10474 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10474 ($adffe) from module spi_host.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$10477 ($adffe) from module spi_host.

yosys> opt_clean

3.66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 11 unused cells and 19 unused wires.
<suppressed ~19 debug messages>

yosys> opt_expr

3.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~7 debug messages>

yosys> opt_muxtree

3.68. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

yosys> opt_reduce

3.69. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.71. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.72. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$10513 ($adffe) from module spi_host (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$10513 ($dlatch) from module spi_host.

yosys> opt_clean

3.73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 6 unused cells and 8 unused wires.
<suppressed ~8 debug messages>

yosys> opt_expr

3.74. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1 debug messages>
MAX OPT ITERATION = 4

yosys> wreduce -keepdc

3.75. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell spi_host.$verific$equal_103$spi_host.sv:363$1418 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$verific$equal_104$spi_host.sv:363$1419 ($eq).
Removed top 3 bits (of 4) from port B of cell spi_host.$verific$equal_105$spi_host.sv:363$1420 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$verific$equal_107$spi_host.sv:363$1422 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$verific$equal_108$spi_host.sv:363$1423 ($eq).
Removed top 5 bits (of 6) from port B of cell spi_host.$verific$and_149$spi_host.sv:549$1796 ($and).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820 ($add).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$equal_28$prim_packer_fifo.sv:134$2804 ($eq).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_41$prim_packer_fifo.sv:142$2817 ($mux).
Removed top 1 bits (of 4) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_45$prim_packer_fifo.sv:146$2822 ($mux).
Removed top 27 bits (of 36) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$shift_right_26$prim_packer_fifo.sv:133$2802 ($shr).
Removed top 1 bits (of 4) from port A of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
Removed top 3 bits (of 4) from port B of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$6863 ($eq).
Removed top 8 bits (of 9) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289 ($sub).
Removed top 1 bits (of 2) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$equal_82$tlul_socket_1n.sv:159$8349 ($eq).
Removed top 1 bits (of 2) from port B of cell spi_host.$flatten\u_reg.\u_socket.$verific$equal_38$tlul_socket_1n.sv:128$8313 ($eq).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_reg.\u_socket.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:75$10437 ($eq).
Removed top 3 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_34$spi_host_reg_top.sv:1595$5878 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_36$spi_host_reg_top.sv:1596$5879 ($eq).
Removed top 2 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_38$spi_host_reg_top.sv:1597$5880 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_40$spi_host_reg_top.sv:1598$5881 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_42$spi_host_reg_top.sv:1599$5882 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_44$spi_host_reg_top.sv:1600$5883 ($eq).
Removed top 1 bits (of 4) from port B of cell spi_host.$flatten\u_reg.$verific$equal_46$spi_host_reg_top.sv:1601$5884 ($eq).
Removed top 31 bits (of 32) from port A of cell spi_host.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7512 ($shl).
Removed top 28 bits (of 32) from port Y of cell spi_host.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$7512 ($shl).
Removed top 6 bits (of 7) from port B of cell spi_host.$flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090 ($add).
Removed top 7 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184 ($add).
Removed top 7 bits (of 8) from port B of cell spi_host.$flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176 ($add).
Removed top 2 bits (of 3) from port B of cell spi_host.$flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281 ($add).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_40$prim_packer_fifo.sv:142$2816 ($mux).
Removed top 1 bits (of 4) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_44$prim_packer_fifo.sv:146$2821 ($mux).
Removed top 1 bits (of 4) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820 ($add).
Removed top 29 bits (of 32) from mux cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$mux_39$prim_packer_fifo.sv:142$2815 ($mux).
Removed top 1 bits (of 4) from port Y of cell spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
Removed top 3 bits (of 4) from wire spi_host.$flatten\u_reg.$verific$n1562$3864.
Removed top 2 bits (of 4) from wire spi_host.$flatten\u_reg.$verific$n1615$3866.
Removed top 1 bits (of 4) from wire spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$n253$2774.
Removed top 29 bits (of 32) from wire spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$n258$2775.
Removed top 1 bits (of 4) from wire spi_host.$flatten\u_spi_core.\u_select.\u_packer.$verific$n366$2779.
Removed top 2 bits (of 3) from wire spi_host.fifo_win_d2h[0][d_opcode].
Removed top 2 bits (of 3) from wire spi_host.fifo_win_d2h[1][d_opcode].

yosys> peepopt

3.76. Executing PEEPOPT pass (run peephole optimizers).
shiftmul pattern in spi_host: shift=$flatten\u_spi_core.\u_select.\u_packer.$verific$shift_right_26$prim_packer_fifo.sv:133$2802, mul=$flatten\u_spi_core.\u_select.\u_packer.$verific$mult_25$prim_packer_fifo.sv:133$2801

yosys> opt_clean

3.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 1 unused cells and 13 unused wires.
<suppressed ~3 debug messages>

yosys> demuxmap

3.78. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> stat

3.79. Printing statistics.

=== spi_host ===

   Number of wires:               2889
   Number of wire bits:          13962
   Number of public wires:        2637
   Number of public wire bits:   13282
   Number of memories:               2
   Number of memory bits:         4640
   Number of processes:              0
   Number of cells:                499
     $add                            5
     $adff                          23
     $adffe                         38
     $and                           92
     $bmux                          17
     $eq                            36
     $le                             4
     $logic_not                      6
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           80
     $ne                             3
     $not                           68
     $or                            54
     $pmux                           2
     $reduce_and                     4
     $reduce_bool                    7
     $reduce_or                     16
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $sub                            2
     $xor                            6


yosys> wreduce t:$mul

3.80. Executing WREDUCE pass (reducing word size of cells).

yosys> rs_dsp_macc

3.81. Executing RS_DSP_MACC pass.

yosys> techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=11 -D DSP_B_MINWIDTH=10 -D DSP_NAME=$__RS_MUL20X18

3.82. Executing TECHMAP pass (map to technology primitives).

3.82.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.82.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/mul2dsp.v -D DSP_A_MAXWIDTH=10 -D DSP_B_MAXWIDTH=9 -D DSP_A_MINWIDTH=4 -D DSP_B_MINWIDTH=4 -D DSP_NAME=$__RS_MUL10X9

3.83. Executing TECHMAP pass (map to technology primitives).

3.83.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/rapidsilicon/genesis/dsp_map.v -D USE_DSP_CFG_PARAMS=0

3.84. Executing TECHMAP pass (map to technology primitives).

3.84.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

3.84.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> rs_dsp_simd

3.85. Executing RS_DSP_SIMD pass.

yosys> techmap -map +/rapidsilicon/genesis/dsp_final_map.v

3.86. Executing TECHMAP pass (map to technology primitives).

3.86.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

3.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

yosys> rs_dsp_io_regs

3.87. Executing RS_DSP_IO_REGS pass.

yosys> alumacc

3.88. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module spi_host:
  creating $macc model for $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176 ($add).
  creating $macc model for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289 ($sub).
  creating $macc model for $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820 ($add).
  creating $macc model for $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814 ($sub).
  creating $alu model for $macc $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814.
  creating $alu model for $macc $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289.
  creating $alu model for $macc $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184.
  creating $alu model for $macc $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176.
  creating $alu model for $macc $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090.
  creating $alu model for $macc $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281.
  creating $alu model for $flatten\u_reg.$verific$LessThan_18$spi_host_reg_top.sv:123$4838 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_19$spi_host_reg_top.sv:123$4839 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_21$spi_host_reg_top.sv:126$4841 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_22$spi_host_reg_top.sv:126$4842 ($le): new $alu
  creating $alu cell for $flatten\u_reg.$verific$LessThan_22$spi_host_reg_top.sv:126$4842: $auto$alumacc.cc:485:replace_alu$10530
  creating $alu cell for $flatten\u_reg.$verific$LessThan_21$spi_host_reg_top.sv:126$4841: $auto$alumacc.cc:485:replace_alu$10543
  creating $alu cell for $flatten\u_reg.$verific$LessThan_19$spi_host_reg_top.sv:123$4839: $auto$alumacc.cc:485:replace_alu$10552
  creating $alu cell for $flatten\u_reg.$verific$LessThan_18$spi_host_reg_top.sv:123$4838: $auto$alumacc.cc:485:replace_alu$10565
  creating $alu cell for $flatten\u_cmd_queue.\cmd_fifo.$verific$add_31$prim_fifo_sync.sv:87$2281: $auto$alumacc.cc:485:replace_alu$10574
  creating $alu cell for $flatten\u_data_fifos.\u_rx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3090: $auto$alumacc.cc:485:replace_alu$10577
  creating $alu cell for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_31$prim_fifo_sync.sv:87$3176: $auto$alumacc.cc:485:replace_alu$10580
  creating $alu cell for $flatten\u_data_fifos.\u_tx_fifo.$verific$add_45$prim_fifo_sync.sv:101$3184: $auto$alumacc.cc:485:replace_alu$10583
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$sub_14$tlul_socket_1n.sv:112$8289: $auto$alumacc.cc:485:replace_alu$10586
  creating $alu cell for $flatten\u_spi_core.\u_select.\u_packer.$verific$add_43$prim_packer_fifo.sv:145$2820: $auto$alumacc.cc:485:replace_alu$10589
  creating $alu cell for $flatten\u_spi_core.\u_select.\u_packer.$verific$sub_38$prim_packer_fifo.sv:141$2814: $auto$alumacc.cc:485:replace_alu$10592
  created 11 $alu and 0 $macc cells.

yosys> opt_expr

3.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~60 debug messages>

yosys> opt_reduce

3.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.94. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.95. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> stat

3.98. Printing statistics.

=== spi_host ===

   Number of wires:               2927
   Number of wire bits:          14128
   Number of public wires:        2637
   Number of public wire bits:   13282
   Number of memories:               2
   Number of memory bits:         4640
   Number of processes:              0
   Number of cells:                515
     $adff                          23
     $adffe                         38
     $alu                           11
     $and                           92
     $bmux                          17
     $eq                            36
     $logic_not                      6
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           80
     $ne                             3
     $not                           74
     $or                            56
     $pmux                           2
     $reduce_and                     8
     $reduce_bool                    7
     $reduce_or                     20
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> memory -nomap

3.99. Executing MEMORY pass.

yosys> opt_mem

3.99.1. Executing OPT_MEM pass (optimize memories).
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 0
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 1
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 2
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 3
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 4
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 5
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 6
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 7
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 8
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 9
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 10
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 11
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 12
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 13
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 14
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 15
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 16
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 17
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 18
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 19
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 20
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 21
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 22
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 23
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 24
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 25
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 26
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 27
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 28
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 29
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 30
spi_host.u_data_fifos.u_rx_fifo.gen_normal_fifo.storage: removing const-x lane 31
Performed a total of 2 transformations.

yosys> opt_mem_priority

3.99.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.99.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing spi_host.u_data_fifos.u_tx_fifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.99.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.99.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage'[0] in module `\spi_host': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port address `\u_data_fifos.u_tx_fifo.gen_normal_fifo.storage'[0] in module `\spi_host': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.99.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> memory_share

3.99.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.99.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.99.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> memory_collect

3.99.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.100. Printing statistics.

=== spi_host ===

   Number of wires:               2927
   Number of wire bits:          14128
   Number of public wires:        2637
   Number of public wire bits:   13282
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                512
     $adff                          23
     $adffe                         38
     $alu                           11
     $and                           92
     $bmux                          17
     $eq                            36
     $logic_not                      6
     $mem_v2                         1
     $mux                           80
     $ne                             3
     $not                           74
     $or                            56
     $pmux                           2
     $reduce_and                     8
     $reduce_bool                    7
     $reduce_or                     20
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> muxpack

3.101. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting spi_host.$flatten\u_reg.\u_socket.$verific$i68$tlul_socket_1n.sv:148$8339 ... spi_host.$flatten\u_reg.\u_socket.$verific$i74$tlul_socket_1n.sv:148$8343 to a pmux with 3 cases.
Converting spi_host.$flatten\u_reg.\u_socket.$verific$mux_81$tlul_socket_1n.sv:159$8348 ... spi_host.$flatten\u_reg.\u_socket.$verific$mux_87$tlul_socket_1n.sv:159$8354 to a pmux with 3 cases.
Converted 6 (p)mux cells into 2 pmux cells.
<suppressed ~67 debug messages>

yosys> opt_clean

3.102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> memory_bram -rules +/rapidsilicon/genesis/brams.txt

3.103. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing spi_host.u_data_fifos.u_tx_fifo.gen_normal_fifo.storage:
  Properties: ports=2 bits=2592 rports=1 wports=1 dbits=36 abits=7 words=72
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=952 dwaste=0 bwaste=34272 waste=34272 efficiency=7
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) accepted.
    Mapping to bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Bram port C1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__RS_FACTOR_BRAM36_TDP failed.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=1976 dwaste=0 bwaste=35568 waste=35568 efficiency=3
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) accepted.
    Mapping to bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Bram port C1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__RS_FACTOR_BRAM36_TDP failed.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=4024 dwaste=0 bwaste=36216 waste=36216 efficiency=1
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) accepted.
    Mapping to bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Bram port C1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__RS_FACTOR_BRAM36_TDP failed.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=8120 dwaste=0 bwaste=32480 waste=32480 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16312 dwaste=0 bwaste=32624 waste=32624 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32696 dwaste=0 bwaste=32696 waste=32696 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=952 dwaste=0 bwaste=34272 waste=34272 efficiency=7
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) accepted.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP failed.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=1976 dwaste=0 bwaste=35568 waste=35568 efficiency=3
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) accepted.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP failed.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=4024 dwaste=0 bwaste=36216 waste=36216 efficiency=1
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) accepted.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__RS_FACTOR_BRAM36_SDP failed.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=8120 dwaste=0 bwaste=32480 waste=32480 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16312 dwaste=0 bwaste=32624 waste=32624 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32696 dwaste=0 bwaste=32696 waste=32696 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  No acceptable bram resources found.

yosys> techmap -map +/rapidsilicon/genesis/brams_map.v

3.104. Executing TECHMAP pass (map to technology primitives).

3.104.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:236: Warning: Range [2:0] select out of bounds on signal `\DOP': Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.104.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

yosys> pmuxtree

3.105. Executing PMUXTREE pass.

yosys> muxpack

3.106. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~73 debug messages>

yosys> memory_map

3.107. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \u_data_fifos.u_tx_fifo.gen_normal_fifo.storage in module \spi_host:
  created 72 $dff cells and 0 static cells of width 36.
  read interface: 0 $dff and 127 $mux cells.
  write interface: 72 write mux blocks.

yosys> stat

3.108. Printing statistics.

=== spi_host ===

   Number of wires:               3605
   Number of wire bits:          31509
   Number of public wires:        2709
   Number of public wire bits:   15874
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                986
     $adff                          23
     $adffe                         38
     $alu                           11
     $and                          264
     $bmux                          17
     $dff                           72
     $eq                            50
     $logic_not                      6
     $mux                          287
     $ne                             3
     $not                           78
     $or                            59
     $reduce_and                     8
     $reduce_bool                    7
     $reduce_or                     25
     $reduce_xor                    30
     $shl                            1
     $shr                            1
     $xor                            6


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.109. Executing TECHMAP pass (map to technology primitives).

3.109.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.109.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.109.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:820334db2782a6d4eca8ac031bc043baf65aac9a$paramod$dfddc7c82323d693c6c75cfa2a8cfad766de8e62\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~4254 debug messages>

yosys> stat

3.110. Printing statistics.

=== spi_host ===

   Number of wires:               4459
   Number of wire bits:          50336
   Number of public wires:        2709
   Number of public wire bits:   15874
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13114
     $_AND_                        480
     $_DFFE_PN0P_                  234
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     19
     $_DFF_PN1_                      8
     $_DFF_P_                     2592
     $_MUX_                       8279
     $_NOT_                        207
     $_OR_                         360
     $_XOR_                        934


yosys> opt_expr

3.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1334 debug messages>

yosys> opt_merge -nomux

3.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~1998 debug messages>
Removed a total of 666 cells.

yosys> opt_muxtree

3.113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.116. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.117. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 8926 unused cells and 932 unused wires.
<suppressed ~8935 debug messages>

yosys> opt_expr

3.119. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~20 debug messages>

yosys> opt_muxtree

3.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.123. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.124. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~1555 debug messages>

yosys> techmap -map +/techmap.v

3.128. Executing TECHMAP pass (map to technology primitives).

3.128.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.128.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.134. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.135. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 123 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> abc -dff

3.137. Executing ABC pass (technology mapping using ABC).

3.137.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  340 cells in clk=\clk_i, en=\u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=\u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  71 cells in clk=\clk_i, en=\u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  136 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$10492, arst=!\rst_ni, srst={ }
  63 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10500, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  60 cells in clk=\clk_i, en=\u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  158 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10466, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10469, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10472, arst=!\rst_ni, srst={ }
  179 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  26 cells in clk=\clk_i, en=\u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10453, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=\u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$10461, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=\u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  739 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.137.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 26 wires to a netlist network with 13 inputs and 12 outputs.

3.137.2.1. Executing ABC.

3.137.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 340 gates and 637 wires to a netlist network with 297 inputs and 16 outputs.

3.137.3.1. Executing ABC.

3.137.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 17 wires to a netlist network with 2 inputs and 3 outputs.

3.137.4.1. Executing ABC.

3.137.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 46 gates and 47 wires to a netlist network with 1 inputs and 2 outputs.

3.137.5.1. Executing ABC.

3.137.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 71 gates and 82 wires to a netlist network with 11 inputs and 31 outputs.

3.137.6.1. Executing ABC.

3.137.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$10492, asynchronously reset by !\rst_ni
Extracted 136 gates and 178 wires to a netlist network with 42 inputs and 36 outputs.

3.137.7.1. Executing ABC.

3.137.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 63 gates and 83 wires to a netlist network with 19 inputs and 11 outputs.

3.137.8.1. Executing ABC.

3.137.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 19 wires to a netlist network with 7 inputs and 7 outputs.

3.137.9.1. Executing ABC.

3.137.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10500, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.137.10.1. Executing ABC.

3.137.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 24 wires to a netlist network with 11 inputs and 5 outputs.

3.137.11.1. Executing ABC.

3.137.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 4 inputs and 4 outputs.

3.137.12.1. Executing ABC.

3.137.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 3 inputs and 2 outputs.

3.137.13.1. Executing ABC.

3.137.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 6 inputs and 2 outputs.

3.137.14.1. Executing ABC.

3.137.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 8 inputs and 7 outputs.

3.137.15.1. Executing ABC.

3.137.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 60 gates and 80 wires to a netlist network with 19 inputs and 20 outputs.

3.137.16.1. Executing ABC.

3.137.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.137.17.1. Executing ABC.

3.137.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 158 gates and 227 wires to a netlist network with 68 inputs and 28 outputs.

3.137.18.1. Executing ABC.

3.137.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10466, asynchronously reset by !\rst_ni
Extracted 19 gates and 27 wires to a netlist network with 7 inputs and 2 outputs.

3.137.19.1. Executing ABC.

3.137.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10469, asynchronously reset by !\rst_ni
Extracted 21 gates and 25 wires to a netlist network with 3 inputs and 3 outputs.

3.137.20.1. Executing ABC.

3.137.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10472, asynchronously reset by !\rst_ni
Extracted 18 gates and 32 wires to a netlist network with 13 inputs and 5 outputs.

3.137.21.1. Executing ABC.

3.137.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 179 gates and 199 wires to a netlist network with 18 inputs and 20 outputs.

3.137.22.1. Executing ABC.

3.137.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 26 gates and 48 wires to a netlist network with 22 inputs and 17 outputs.

3.137.23.1. Executing ABC.

3.137.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10453, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.137.24.1. Executing ABC.

3.137.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 84 gates and 129 wires to a netlist network with 43 inputs and 20 outputs.

3.137.25.1. Executing ABC.

3.137.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$10461, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.137.26.1. Executing ABC.

3.137.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 46 gates and 69 wires to a netlist network with 23 inputs and 22 outputs.

3.137.27.1. Executing ABC.

3.137.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 739 gates and 763 wires to a netlist network with 24 inputs and 284 outputs.

3.137.28.1. Executing ABC.

yosys> abc -dff

3.138. Executing ABC pass (technology mapping using ABC).

3.138.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$29177$auto$opt_dff.cc:194:make_patterns_logic$10461, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$29077$auto$opt_dff.cc:194:make_patterns_logic$10453, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$28106$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en=$abc$28144$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$28117$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$abc$28879$auto$opt_dff.cc:194:make_patterns_logic$10472, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$28863$auto$opt_dff.cc:194:make_patterns_logic$10469, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$28841$auto$opt_dff.cc:194:make_patterns_logic$10466, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$28471$u_reg.intg_err, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_i, en=$abc$28698$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_i, en=$abc$29084$u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$28435$u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$28424$u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$28414$u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$28409$u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$28402$u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$28389$intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$28382$auto$opt_dff.cc:194:make_patterns_logic$10500, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$28371$intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=$abc$29032$u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  516 cells in clk=\clk_i, en=$abc$27433$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=$abc$29184$u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  34 cells in clk=\clk_i, en=$abc$28335$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  120 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$28209$auto$opt_dff.cc:219:make_patterns_logic$10492, arst=!\rst_ni, srst={ }
  812 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.138.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.138.2.1. Executing ABC.

3.138.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29177$auto$opt_dff.cc:194:make_patterns_logic$10461, asynchronously reset by !\rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 7 outputs.

3.138.3.1. Executing ABC.

3.138.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29077$auto$opt_dff.cc:194:make_patterns_logic$10453, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.138.4.1. Executing ABC.

3.138.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28106$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 12 wires to a netlist network with 2 inputs and 3 outputs.

3.138.5.1. Executing ABC.

3.138.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28144$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 50 gates and 56 wires to a netlist network with 6 inputs and 29 outputs.

3.138.6.1. Executing ABC.

3.138.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28117$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 4 outputs.

3.138.7.1. Executing ABC.

3.138.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28879$auto$opt_dff.cc:194:make_patterns_logic$10472, asynchronously reset by !\rst_ni
Extracted 31 gates and 60 wires to a netlist network with 29 inputs and 4 outputs.

3.138.8.1. Executing ABC.

3.138.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28863$auto$opt_dff.cc:194:make_patterns_logic$10469, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 3 outputs.

3.138.9.1. Executing ABC.

3.138.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28841$auto$opt_dff.cc:194:make_patterns_logic$10466, asynchronously reset by !\rst_ni
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 5 outputs.

3.138.10.1. Executing ABC.

3.138.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28471$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.138.11.1. Executing ABC.

3.138.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28698$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 126 gates and 191 wires to a netlist network with 65 inputs and 29 outputs.

3.138.12.1. Executing ABC.

3.138.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29084$u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 88 gates and 132 wires to a netlist network with 44 inputs and 21 outputs.

3.138.13.1. Executing ABC.

3.138.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28435$u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 16 gates and 23 wires to a netlist network with 6 inputs and 7 outputs.

3.138.14.1. Executing ABC.

3.138.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28424$u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 8 inputs and 7 outputs.

3.138.15.1. Executing ABC.

3.138.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28414$u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 2 outputs.

3.138.16.1. Executing ABC.

3.138.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28409$u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 12 gates and 25 wires to a netlist network with 12 inputs and 7 outputs.

3.138.17.1. Executing ABC.

3.138.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28402$u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 19 gates and 37 wires to a netlist network with 17 inputs and 13 outputs.

3.138.18.1. Executing ABC.

3.138.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28389$intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.138.19.1. Executing ABC.

3.138.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28382$auto$opt_dff.cc:194:make_patterns_logic$10500, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.138.20.1. Executing ABC.

3.138.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28371$intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 9 outputs.

3.138.21.1. Executing ABC.

3.138.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29032$u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 37 gates and 71 wires to a netlist network with 34 inputs and 23 outputs.

3.138.22.1. Executing ABC.

3.138.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$27433$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 516 gates and 815 wires to a netlist network with 299 inputs and 29 outputs.

3.138.23.1. Executing ABC.

3.138.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30211$abc$29184$u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 30 gates and 51 wires to a netlist network with 21 inputs and 17 outputs.

3.138.24.1. Executing ABC.

3.138.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28335$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 34 gates and 50 wires to a netlist network with 16 inputs and 10 outputs.

3.138.25.1. Executing ABC.

3.138.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 120 gates and 140 wires to a netlist network with 19 inputs and 18 outputs.

3.138.26.1. Executing ABC.

3.138.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28209$auto$opt_dff.cc:219:make_patterns_logic$10492, asynchronously reset by !\rst_ni
Extracted 125 gates and 167 wires to a netlist network with 42 inputs and 36 outputs.

3.138.27.1. Executing ABC.

3.138.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 812 gates and 837 wires to a netlist network with 25 inputs and 288 outputs.

3.138.28.1. Executing ABC.

yosys> abc -dff

3.139. Executing ABC pass (technology mapping using ABC).

3.139.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$30211$abc$29177$auto$opt_dff.cc:194:make_patterns_logic$10461, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$30222$abc$29077$auto$opt_dff.cc:194:make_patterns_logic$10453, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$30229$abc$28106$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  58 cells in clk=\clk_i, en=$abc$30240$abc$28144$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_i, en=$abc$31698$abc$28209$auto$opt_dff.cc:219:make_patterns_logic$10492, arst=!\rst_ni, srst={ }
  59 cells in clk=\clk_i, en=$abc$30320$abc$28879$auto$opt_dff.cc:194:make_patterns_logic$10472, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$30360$abc$28863$auto$opt_dff.cc:194:make_patterns_logic$10469, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$30395$abc$28471$u_reg.intg_err, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$30295$abc$28117$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  68 cells in clk=\clk_i, en=$abc$30754$abc$29084$u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$30841$abc$28435$u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$30858$abc$28424$u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$30869$abc$28414$u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$30879$abc$28409$u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  22 cells in clk=\clk_i, en=$abc$30894$abc$28402$u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$30916$abc$28389$intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$30926$abc$28382$auto$opt_dff.cc:194:make_patterns_logic$10500, arst=!\rst_ni, srst={ }
  116 cells in clk=\clk_i, en=$abc$30621$abc$28698$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$30376$abc$28841$auto$opt_dff.cc:194:make_patterns_logic$10466, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$30933$abc$28371$intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  41 cells in clk=\clk_i, en=$abc$30947$abc$29032$u_reg.u_socket.err_resp.tl_h_i.a_valid, arst=!\rst_ni, srst={ }
  472 cells in clk=\clk_i, en=$abc$30999$abc$27433$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$31550$abc$28335$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  112 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=$abc$30211$abc$29184$u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  806 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.139.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.139.2.1. Executing ABC.

3.139.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30211$abc$29177$auto$opt_dff.cc:194:make_patterns_logic$10461, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.139.3.1. Executing ABC.

3.139.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30222$abc$29077$auto$opt_dff.cc:194:make_patterns_logic$10453, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.139.4.1. Executing ABC.

3.139.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30229$abc$28106$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 12 wires to a netlist network with 2 inputs and 3 outputs.

3.139.5.1. Executing ABC.

3.139.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30240$abc$28144$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 58 gates and 71 wires to a netlist network with 13 inputs and 31 outputs.

3.139.6.1. Executing ABC.

3.139.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31698$abc$28209$auto$opt_dff.cc:219:make_patterns_logic$10492, asynchronously reset by !\rst_ni
Extracted 126 gates and 168 wires to a netlist network with 42 inputs and 36 outputs.

3.139.7.1. Executing ABC.

3.139.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30320$abc$28879$auto$opt_dff.cc:194:make_patterns_logic$10472, asynchronously reset by !\rst_ni
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 4 outputs.

3.139.8.1. Executing ABC.

3.139.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30360$abc$28863$auto$opt_dff.cc:194:make_patterns_logic$10469, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 3 outputs.

3.139.9.1. Executing ABC.

3.139.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30395$abc$28471$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.139.10.1. Executing ABC.

3.139.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30295$abc$28117$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 4 outputs.

3.139.11.1. Executing ABC.

3.139.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30754$abc$29084$u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 68 gates and 106 wires to a netlist network with 38 inputs and 20 outputs.

3.139.12.1. Executing ABC.

3.139.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30841$abc$28435$u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 6 inputs and 5 outputs.

3.139.13.1. Executing ABC.

3.139.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30858$abc$28424$u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 6 outputs.

3.139.14.1. Executing ABC.

3.139.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30869$abc$28414$u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 2 outputs.

3.139.15.1. Executing ABC.

3.139.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30879$abc$28409$u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 13 gates and 27 wires to a netlist network with 13 inputs and 7 outputs.

3.139.16.1. Executing ABC.

3.139.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30894$abc$28402$u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 22 gates and 41 wires to a netlist network with 18 inputs and 13 outputs.

3.139.17.1. Executing ABC.

3.139.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30916$abc$28389$intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.139.18.1. Executing ABC.

3.139.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30926$abc$28382$auto$opt_dff.cc:194:make_patterns_logic$10500, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.139.19.1. Executing ABC.

3.139.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30621$abc$28698$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 116 gates and 177 wires to a netlist network with 61 inputs and 29 outputs.

3.139.20.1. Executing ABC.

3.139.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30376$abc$28841$auto$opt_dff.cc:194:make_patterns_logic$10466, asynchronously reset by !\rst_ni
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 5 outputs.

3.139.21.1. Executing ABC.

3.139.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30933$abc$28371$intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 9 outputs.

3.139.22.1. Executing ABC.

3.139.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30947$abc$29032$u_reg.u_socket.err_resp.tl_h_i.a_valid, asynchronously reset by !\rst_ni
Extracted 41 gates and 79 wires to a netlist network with 38 inputs and 24 outputs.

3.139.23.1. Executing ABC.

3.139.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30999$abc$27433$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 472 gates and 765 wires to a netlist network with 293 inputs and 43 outputs.

3.139.24.1. Executing ABC.

3.139.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$31550$abc$28335$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 27 gates and 42 wires to a netlist network with 15 inputs and 8 outputs.

3.139.25.1. Executing ABC.

3.139.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 112 gates and 132 wires to a netlist network with 19 inputs and 18 outputs.

3.139.26.1. Executing ABC.

3.139.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30211$abc$29184$u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 33 gates and 60 wires to a netlist network with 27 inputs and 19 outputs.

3.139.27.1. Executing ABC.

3.139.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 806 gates and 833 wires to a netlist network with 27 inputs and 288 outputs.

3.139.28.1. Executing ABC.

yosys> abc -dff

3.140. Executing ABC pass (technology mapping using ABC).

3.140.1. Summary of detected clock domains:
  12 cells in clk={ }, en={ }, arst={ }, srst={ }
  9 cells in clk=\clk_i, en=$abc$32795$abc$30211$abc$29177$auto$opt_dff.cc:194:make_patterns_logic$10461, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$32805$abc$30222$abc$29077$auto$opt_dff.cc:194:make_patterns_logic$10453, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$32812$abc$30229$abc$28106$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  68 cells in clk=\clk_i, en=$abc$32823$abc$30240$abc$28144$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  98 cells in clk=\clk_i, en=$abc$33004$abc$30320$abc$28879$auto$opt_dff.cc:194:make_patterns_logic$10472, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$33080$abc$30395$abc$28471$u_reg.intg_err, arst=!\rst_ni, srst={ }
  24 cells in clk=\clk_i, en=$abc$33310$abc$30295$abc$28117$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$33414$abc$30841$abc$28435$u_reg.u_error_status_accessinval.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$33429$abc$30858$abc$28424$u_reg.u_error_status_cmdbusy.wr_en, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$33439$abc$30869$abc$28414$u_reg.u_error_status_cmdinval.wr_en, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$33449$abc$30879$abc$28409$u_reg.u_error_status_overflow.wr_en, arst=!\rst_ni, srst={ }
  20 cells in clk=\clk_i, en=$abc$33464$abc$30894$abc$28402$u_reg.u_error_status_underflow.wr_en, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$33486$abc$30916$abc$28389$intr_hw_error.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$33064$abc$30360$abc$28863$auto$opt_dff.cc:194:make_patterns_logic$10469, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$33496$abc$30926$abc$28382$auto$opt_dff.cc:194:make_patterns_logic$10500, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$32878$abc$31698$abc$28209$auto$opt_dff.cc:219:make_patterns_logic$10492, arst=!\rst_ni, srst={ }
  128 cells in clk=\clk_i, en=$abc$33503$abc$30621$abc$28698$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$33636$abc$30376$abc$28841$auto$opt_dff.cc:194:make_patterns_logic$10466, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$33655$abc$30933$abc$28371$intr_hw_spi_event.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=1'0, arst=!\rst_ni, srst={ }
  61 cells in clk=\clk_i, en=$abc$33335$abc$30754$abc$29084$u_window.u_adapter_tx.a_ack, arst=!\rst_ni, srst={ }
  446 cells in clk=\clk_i, en=$abc$33720$abc$30999$abc$27433$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$abc$34212$abc$31550$abc$28335$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  107 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$abc$34355$abc$30211$abc$29184$u_window.u_adapter_rx.a_ack, arst=!\rst_ni, srst={ }
  789 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.140.2. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
No matching clock domain found. Not extracting any FF cells.
Extracted 12 gates and 25 wires to a netlist network with 13 inputs and 12 outputs.

3.140.2.1. Executing ABC.

3.140.3. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32795$abc$30211$abc$29177$auto$opt_dff.cc:194:make_patterns_logic$10461, asynchronously reset by !\rst_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.140.3.1. Executing ABC.

3.140.4. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32805$abc$30222$abc$29077$auto$opt_dff.cc:194:make_patterns_logic$10453, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.140.4.1. Executing ABC.

3.140.5. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32812$abc$30229$abc$28106$u_cmd_queue.cmd_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 12 wires to a netlist network with 2 inputs and 3 outputs.

3.140.5.1. Executing ABC.

3.140.6. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32823$abc$30240$abc$28144$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 68 gates and 79 wires to a netlist network with 11 inputs and 37 outputs.

3.140.6.1. Executing ABC.

3.140.7. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33004$abc$30320$abc$28879$auto$opt_dff.cc:194:make_patterns_logic$10472, asynchronously reset by !\rst_ni
Extracted 98 gates and 177 wires to a netlist network with 79 inputs and 4 outputs.

3.140.7.1. Executing ABC.

3.140.8. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33080$abc$30395$abc$28471$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.140.8.1. Executing ABC.

3.140.9. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33310$abc$30295$abc$28117$u_data_fifos.u_rx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 24 gates and 26 wires to a netlist network with 2 inputs and 4 outputs.

3.140.9.1. Executing ABC.

3.140.10. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33414$abc$30841$abc$28435$u_reg.u_error_status_accessinval.wr_en, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 6 inputs and 5 outputs.

3.140.10.1. Executing ABC.

3.140.11. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33429$abc$30858$abc$28424$u_reg.u_error_status_cmdbusy.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 6 outputs.

3.140.11.1. Executing ABC.

3.140.12. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33439$abc$30869$abc$28414$u_reg.u_error_status_cmdinval.wr_en, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 6 inputs and 2 outputs.

3.140.12.1. Executing ABC.

3.140.13. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33449$abc$30879$abc$28409$u_reg.u_error_status_overflow.wr_en, asynchronously reset by !\rst_ni
Extracted 13 gates and 27 wires to a netlist network with 13 inputs and 7 outputs.

3.140.13.1. Executing ABC.

3.140.14. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33464$abc$30894$abc$28402$u_reg.u_error_status_underflow.wr_en, asynchronously reset by !\rst_ni
Extracted 20 gates and 39 wires to a netlist network with 18 inputs and 13 outputs.

3.140.14.1. Executing ABC.

3.140.15. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33486$abc$30916$abc$28389$intr_hw_error.new_event, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 2 outputs.

3.140.15.1. Executing ABC.

3.140.16. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33064$abc$30360$abc$28863$auto$opt_dff.cc:194:make_patterns_logic$10469, asynchronously reset by !\rst_ni
Extracted 15 gates and 18 wires to a netlist network with 3 inputs and 3 outputs.

3.140.16.1. Executing ABC.

3.140.17. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33496$abc$30926$abc$28382$auto$opt_dff.cc:194:make_patterns_logic$10500, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 3 outputs.

3.140.17.1. Executing ABC.

3.140.18. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$32878$abc$31698$abc$28209$auto$opt_dff.cc:219:make_patterns_logic$10492, asynchronously reset by !\rst_ni
Extracted 125 gates and 167 wires to a netlist network with 42 inputs and 36 outputs.

3.140.18.1. Executing ABC.

3.140.19. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33503$abc$30621$abc$28698$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 128 gates and 196 wires to a netlist network with 68 inputs and 32 outputs.

3.140.19.1. Executing ABC.

3.140.20. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33636$abc$30376$abc$28841$auto$opt_dff.cc:194:make_patterns_logic$10466, asynchronously reset by !\rst_ni
Extracted 17 gates and 22 wires to a netlist network with 5 inputs and 5 outputs.

3.140.20.1. Executing ABC.

3.140.21. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33655$abc$30933$abc$28371$intr_hw_spi_event.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 9 outputs.

3.140.21.1. Executing ABC.

3.140.22. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by 1'0, asynchronously reset by !\rst_ni
Extracted 15 gates and 30 wires to a netlist network with 15 inputs and 11 outputs.

3.140.22.1. Executing ABC.

3.140.23. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33335$abc$30754$abc$29084$u_window.u_adapter_tx.a_ack, asynchronously reset by !\rst_ni
Extracted 61 gates and 96 wires to a netlist network with 35 inputs and 20 outputs.

3.140.23.1. Executing ABC.

3.140.24. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$33720$abc$30999$abc$27433$u_data_fifos.u_tx_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 446 gates and 734 wires to a netlist network with 288 inputs and 73 outputs.

3.140.24.1. Executing ABC.

3.140.25. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34212$abc$31550$abc$28335$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 36 gates and 60 wires to a netlist network with 24 inputs and 18 outputs.

3.140.25.1. Executing ABC.

3.140.26. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 107 gates and 124 wires to a netlist network with 16 inputs and 13 outputs.

3.140.26.1. Executing ABC.

3.140.27. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$34355$abc$30211$abc$29184$u_window.u_adapter_rx.a_ack, asynchronously reset by !\rst_ni
Extracted 36 gates and 66 wires to a netlist network with 30 inputs and 19 outputs.

3.140.27.1. Executing ABC.

3.140.28. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 789 gates and 821 wires to a netlist network with 32 inputs and 288 outputs.

3.140.28.1. Executing ABC.

yosys> opt_ffinv

3.141. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.142. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~12 debug messages>

yosys> opt_merge -nomux

3.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

yosys> opt_muxtree

3.144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.145. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.146. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.147. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$36824$auto$blifparse.cc:381:parse_blif$36924 in front of them:
        $abc$36824$auto$blifparse.cc:381:parse_blif$36922
        $abc$36824$auto$blifparse.cc:381:parse_blif$36923


yosys> opt_dff -nosdff -sat

3.148. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$36216$auto$blifparse.cc:362:parse_blif$36227 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37000 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo010).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$36999 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo009).
Handling never-active EN on $abc$36216$auto$blifparse.cc:362:parse_blif$36226 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$36216$auto$blifparse.cc:362:parse_blif$36225 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$36216$auto$blifparse.cc:362:parse_blif$36224 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$36998 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo008).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$36997 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo007).
Handling never-active EN on $abc$36216$auto$blifparse.cc:362:parse_blif$36223 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$36216$auto$blifparse.cc:362:parse_blif$36222 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$36216$auto$blifparse.cc:362:parse_blif$36221 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$36996 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo006).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$36995 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo005).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37002 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo012).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$36994 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo004).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$36993 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo003).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37001 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo011).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$36992 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo002).
Handling never-active EN on $abc$36216$auto$blifparse.cc:362:parse_blif$36220 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$36991 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo001).
Adding EN signal on $abc$35398$auto$blifparse.cc:362:parse_blif$35403 ($_DFFE_PN0P_) from module spi_host (D = $abc$35398$abc$32823$abc$31825$new_n1343_, Q = $abc$35398$lo4).
Handling never-active EN on $abc$36216$auto$blifparse.cc:362:parse_blif$36219 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$36990 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo000).
Handling never-active EN on $abc$36216$auto$blifparse.cc:362:parse_blif$36218 ($_DFFE_PN0P_) from module spi_host (removing D path).
Handling never-active EN on $abc$36216$auto$blifparse.cc:362:parse_blif$36217 ($_DFFE_PN0P_) from module spi_host (removing D path).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37277 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo287).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37276 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo286).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37275 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo285).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37274 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo284).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37273 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo283).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37272 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo282).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37271 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo281).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37270 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo280).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37269 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo279).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37268 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo278).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37267 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo277).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37266 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo276).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37265 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo275).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37264 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo274).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37263 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo273).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37262 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo272).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37261 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo271).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37260 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo270).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37259 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo269).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37258 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo268).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37257 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo267).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37256 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo266).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37255 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo265).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37254 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo264).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37253 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo263).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37252 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo262).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37251 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo261).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37250 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo260).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37249 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo259).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37248 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo258).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37247 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo257).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37246 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo256).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37245 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo255).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37244 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo254).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37243 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo253).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37242 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo252).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37241 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo251).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37240 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo250).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37239 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo249).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37238 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo248).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37237 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo247).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37236 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo246).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37235 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo245).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37234 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo244).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37233 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo243).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37232 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo242).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37231 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo241).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37230 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo240).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37229 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo239).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37228 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo238).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37227 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo237).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37226 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo236).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37225 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo235).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37224 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo234).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37223 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo233).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37222 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo232).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37221 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo231).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37220 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo230).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37219 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo229).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37218 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo228).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37217 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo227).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37216 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo226).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37215 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo225).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37214 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo224).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37213 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo223).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37212 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo222).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37211 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo221).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37210 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo220).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37209 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo219).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37208 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo218).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37207 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo217).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37206 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo216).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37205 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo215).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37204 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo214).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37203 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo213).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37202 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo212).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37201 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo211).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37200 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo210).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37199 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo209).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37198 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo208).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37197 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo207).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37196 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo206).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37195 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo205).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37194 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo204).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37193 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo203).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37192 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo202).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37191 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo201).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37190 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo200).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37189 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo199).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37188 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo198).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37187 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo197).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37186 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo196).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37185 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo195).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37184 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo194).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37183 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo193).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37182 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo192).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37181 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo191).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37180 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo190).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37179 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo189).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37178 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo188).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37177 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo187).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37176 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo186).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37175 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo185).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37174 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo184).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37173 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo183).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37172 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo182).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37171 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo181).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37170 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo180).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37169 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo179).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37168 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo178).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37167 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo177).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37166 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo176).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37165 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo175).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37164 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo174).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37163 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo173).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37162 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo172).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37161 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo171).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37160 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo170).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37159 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo169).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37158 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo168).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37157 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo167).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37156 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo166).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37155 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo165).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37154 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo164).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37153 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo163).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37152 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo162).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37151 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo161).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37150 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo160).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37149 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo159).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37148 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo158).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37147 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo157).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37146 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo156).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37145 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo155).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37144 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo154).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37143 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo153).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37142 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo152).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37141 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo151).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37140 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo150).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37139 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo149).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37138 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo148).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37137 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo147).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37136 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo146).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37135 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo145).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37134 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo144).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37133 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo143).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37132 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo142).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37131 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo141).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37130 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo140).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37129 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo139).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37128 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo138).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37127 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo137).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37126 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo136).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37125 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo135).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37124 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo134).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37123 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo133).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37122 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo132).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37121 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo131).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37120 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo130).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37119 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo129).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37118 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo128).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37117 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo127).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37116 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo126).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37115 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo125).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37114 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo124).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37113 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo123).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37112 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo122).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37111 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo121).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37110 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo120).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37109 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo119).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37108 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo118).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37107 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo117).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37106 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo116).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37105 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo115).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37104 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo114).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37103 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo113).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37102 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo112).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37101 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo111).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37100 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo110).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37099 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo109).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37098 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo108).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37097 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo107).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37096 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo106).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37095 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo105).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37094 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo104).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37093 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo103).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37092 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo102).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37091 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo101).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37090 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo100).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37089 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo099).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37088 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo098).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37087 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo097).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37086 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo096).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37085 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo095).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37084 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo094).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37083 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo093).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37082 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo092).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37081 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo091).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37080 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo090).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37079 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo089).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37078 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo088).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37077 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo087).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37076 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo086).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37075 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo085).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37074 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo084).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37073 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo083).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37072 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo082).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37071 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo081).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37070 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo080).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37069 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo079).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37068 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo078).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37067 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo077).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37066 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo076).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37065 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo075).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37064 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo074).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37063 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo073).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37062 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo072).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37061 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo071).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37060 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo070).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37059 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo069).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37058 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo068).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37057 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo067).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37056 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo066).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37055 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo065).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37054 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo064).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37053 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo063).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37052 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo062).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37051 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo061).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37050 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo060).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37049 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo059).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37048 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo058).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37047 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo057).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37046 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo056).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37045 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo055).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37044 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo054).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37043 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo053).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37042 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo052).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37041 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo051).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37040 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo050).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37039 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo049).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37038 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo048).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37037 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo047).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37036 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo046).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37035 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo045).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37034 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo044).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37033 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo043).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37032 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo042).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37031 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo041).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37030 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo040).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37029 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo039).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37028 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo038).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37027 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo037).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37026 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo036).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37025 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo035).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37024 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo034).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37023 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo033).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37022 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo032).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37021 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo031).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37020 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo030).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37019 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo029).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37018 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo028).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37017 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo027).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37016 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo026).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37015 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo025).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37014 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo024).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37013 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo023).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37012 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo022).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37011 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo021).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37010 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo020).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37009 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo019).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37008 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo018).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37007 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo017).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37006 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[0], Q = $abc$36989$lo016).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37005 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[3], Q = $abc$36989$lo015).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37004 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[2], Q = $abc$36989$lo014).
Adding EN signal on $abc$36989$auto$blifparse.cc:362:parse_blif$37003 ($_DFF_P_) from module spi_host (D = $abc$36989$tl_i.a_mask[1], Q = $abc$36989$lo013).
Setting constant 0-bit at position 0 on $abc$36216$auto$blifparse.cc:362:parse_blif$36217 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$36216$auto$blifparse.cc:362:parse_blif$36220 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$36216$auto$blifparse.cc:362:parse_blif$36218 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$36216$auto$blifparse.cc:362:parse_blif$36219 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$36216$auto$blifparse.cc:362:parse_blif$36221 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$36216$auto$blifparse.cc:362:parse_blif$36222 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$36216$auto$blifparse.cc:362:parse_blif$36223 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$36216$auto$blifparse.cc:362:parse_blif$36224 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$36216$auto$blifparse.cc:362:parse_blif$36225 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$36216$auto$blifparse.cc:362:parse_blif$36226 ($_DLATCH_N_) from module spi_host.
Setting constant 0-bit at position 0 on $abc$36216$auto$blifparse.cc:362:parse_blif$36227 ($_DLATCH_N_) from module spi_host.

yosys> opt_clean

3.149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 291 unused cells and 12874 unused wires.
<suppressed ~524 debug messages>

yosys> opt_expr

3.150. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.152. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.154. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.155. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_muxtree

3.158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.161. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.162. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.163. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..

yosys> opt_expr

3.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 3

yosys> bmuxmap

3.165. Executing BMUXMAP pass.

yosys> demuxmap

3.166. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_pUUrJ8/abc_tmp_1.scr

3.167. Executing ABC pass (technology mapping using ABC).

3.167.1. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Extracted 1579 gates and 2104 wires to a netlist network with 523 inputs and 225 outputs.

3.167.1.1. Executing ABC.
DE:   #PIs = 523  #Luts =   531  Max Lvl =  21  Avg Lvl =  10.62  [   0.12 sec. at Pass 0]
DE:   #PIs = 523  #Luts =   439  Max Lvl =  14  Avg Lvl =   7.26  [   3.36 sec. at Pass 1]
DE:   #PIs = 523  #Luts =   434  Max Lvl =  14  Avg Lvl =   7.57  [   1.43 sec. at Pass 2]
DE:   #PIs = 523  #Luts =   428  Max Lvl =  15  Avg Lvl =   8.29  [   2.45 sec. at Pass 3]
DE:   #PIs = 523  #Luts =   425  Max Lvl =  15  Avg Lvl =   7.92  [   2.43 sec. at Pass 4]
DE:   #PIs = 523  #Luts =   425  Max Lvl =  15  Avg Lvl =   7.92  [   2.53 sec. at Pass 5]
DE:   #PIs = 523  #Luts =   425  Max Lvl =  15  Avg Lvl =   7.92  [   2.44 sec. at Pass 6]
DE:   #PIs = 523  #Luts =   424  Max Lvl =  18  Avg Lvl =   9.53  [   2.22 sec. at Pass 7]
DE:   #PIs = 523  #Luts =   424  Max Lvl =  15  Avg Lvl =   7.88  [   2.17 sec. at Pass 8]
DE:   #PIs = 523  #Luts =   424  Max Lvl =  15  Avg Lvl =   7.88  [   1.85 sec. at Pass 9]
DE:   #PIs = 523  #Luts =   423  Max Lvl =  13  Avg Lvl =   7.07  [   0.69 sec. at Pass 10]
DE:   #PIs = 523  #Luts =   423  Max Lvl =  13  Avg Lvl =   7.07  [   1.09 sec. at Pass 11]
DE:   #PIs = 523  #Luts =   423  Max Lvl =  13  Avg Lvl =   7.07  [   0.83 sec. at Pass 12]
DE:   #PIs = 523  #Luts =   423  Max Lvl =  13  Avg Lvl =   7.07  [   1.85 sec. at Pass 13]
DE:   #PIs = 523  #Luts =   418  Max Lvl =  15  Avg Lvl =   8.19  [   3.77 sec. at Pass 14]
DE:   #PIs = 523  #Luts =   418  Max Lvl =  15  Avg Lvl =   8.19  [   2.39 sec. at Pass 15]
DE:   #PIs = 523  #Luts =   418  Max Lvl =  15  Avg Lvl =   8.19  [   2.82 sec. at Pass 16]
DE:   #PIs = 523  #Luts =   418  Max Lvl =  15  Avg Lvl =   8.19  [   2.18 sec. at Pass 17]
DE:   #PIs = 523  #Luts =   418  Max Lvl =  15  Avg Lvl =   8.19  [   3.11 sec. at Pass 18]
DE:   #PIs = 523  #Luts =   418  Max Lvl =  15  Avg Lvl =   8.19  [   0.58 sec. at Pass 19]

yosys> opt_expr

3.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.170. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

yosys> opt_reduce

3.171. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.173. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.174. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.175. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2113 unused wires.
<suppressed ~42 debug messages>

yosys> opt_expr

3.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.177. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 2 inverters.

yosys> stat

3.178. Printing statistics.

=== spi_host ===

   Number of wires:               3056
   Number of wire bits:          16028
   Number of public wires:        2428
   Number of public wire bits:   15400
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                832
     $_DFFE_PN0P_                  105
     $_DFFE_PN_                    288
     $_DFF_PN0_                     19
     $_DFF_PN1_                      2
     $lut                          417
     $mux                            1


yosys> shregmap -minlen 8 -maxlen 20

3.179. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.180. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.181. Printing statistics.

=== spi_host ===

   Number of wires:               3056
   Number of wire bits:          16028
   Number of public wires:        2428
   Number of public wire bits:   15400
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                832
     $_DFFE_PN0P_                  105
     $_DFFE_PP0N_                  288
     $_DFF_PN0_                     19
     $_DFF_PN1_                      2
     $lut                          417
     $mux                            1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.182. Executing TECHMAP pass (map to technology primitives).

3.182.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.182.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/davit/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.182.3. Continuing TECHMAP pass.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1544 debug messages>

yosys> opt_expr -mux_undef

3.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~10435 debug messages>

yosys> simplemap

3.184. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge

3.186. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
<suppressed ~6606 debug messages>
Removed a total of 2202 cells.

yosys> opt_dff -nodffe -nosdff

3.187. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.188. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 1 unused cells and 3576 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
<suppressed ~199 debug messages>

yosys> opt_merge -nomux

3.190. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.191. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.192. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.194. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.195. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.196. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.197. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_pUUrJ8/abc_tmp_2.scr

3.198. Executing ABC pass (technology mapping using ABC).

3.198.1. Extracting gate netlist of module `\spi_host' to `<abc-temp-dir>/input.blif'..
Extracted 1719 gates and 2243 wires to a netlist network with 522 inputs and 223 outputs.

3.198.1.1. Executing ABC.
DE:   #PIs = 522  #Luts =   419  Max Lvl =  17  Avg Lvl =   8.86  [   0.15 sec. at Pass 0]
DE:   #PIs = 522  #Luts =   419  Max Lvl =  17  Avg Lvl =   8.86  [   2.65 sec. at Pass 1]
DE:   #PIs = 522  #Luts =   415  Max Lvl =  16  Avg Lvl =   7.63  [   0.98 sec. at Pass 2]
DE:   #PIs = 522  #Luts =   415  Max Lvl =  16  Avg Lvl =   7.63  [   1.08 sec. at Pass 3]
DE:   #PIs = 522  #Luts =   415  Max Lvl =  16  Avg Lvl =   7.63  [   1.01 sec. at Pass 4]
DE:   #PIs = 522  #Luts =   415  Max Lvl =  15  Avg Lvl =   7.50  [   1.29 sec. at Pass 5]
DE:   #PIs = 522  #Luts =   414  Max Lvl =  17  Avg Lvl =   8.76  [   1.48 sec. at Pass 6]
DE:   #PIs = 522  #Luts =   414  Max Lvl =  17  Avg Lvl =   8.76  [   1.66 sec. at Pass 7]
DE:   #PIs = 522  #Luts =   414  Max Lvl =  17  Avg Lvl =   8.76  [   1.47 sec. at Pass 8]
DE:   #PIs = 522  #Luts =   414  Max Lvl =  16  Avg Lvl =   8.77  [   3.34 sec. at Pass 9]
DE:   #PIs = 522  #Luts =   414  Max Lvl =  16  Avg Lvl =   8.77  [   2.08 sec. at Pass 10]
DE:   #PIs = 522  #Luts =   414  Max Lvl =  16  Avg Lvl =   8.77  [   3.41 sec. at Pass 11]
DE:   #PIs = 522  #Luts =   414  Max Lvl =  16  Avg Lvl =   8.77  [   2.13 sec. at Pass 12]
DE:   #PIs = 522  #Luts =   411  Max Lvl =  15  Avg Lvl =   7.73  [   3.65 sec. at Pass 13]
DE:   #PIs = 522  #Luts =   411  Max Lvl =  15  Avg Lvl =   7.73  [   2.08 sec. at Pass 14]
DE:   #PIs = 522  #Luts =   411  Max Lvl =  15  Avg Lvl =   7.73  [   2.08 sec. at Pass 15]
DE:   #PIs = 522  #Luts =   411  Max Lvl =  15  Avg Lvl =   7.73  [   4.09 sec. at Pass 16]
DE:   #PIs = 522  #Luts =   410  Max Lvl =  16  Avg Lvl =   8.45  [   4.25 sec. at Pass 17]
DE:   #PIs = 522  #Luts =   410  Max Lvl =  16  Avg Lvl =   8.45  [   2.21 sec. at Pass 18]
DE:   #PIs = 522  #Luts =   410  Max Lvl =  16  Avg Lvl =   8.45  [   3.02 sec. at Pass 19]
DE:   #PIs = 522  #Luts =   410  Max Lvl =  16  Avg Lvl =   8.45  [   2.77 sec. at Pass 20]
DE:   #PIs = 522  #Luts =   410  Max Lvl =  16  Avg Lvl =   8.45  [   5.22 sec. at Pass 21]
DE:   #PIs = 522  #Luts =   410  Max Lvl =  16  Avg Lvl =   8.45  [   0.49 sec. at Pass 22]

yosys> opt_expr

3.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.

yosys> opt_merge -nomux

3.200. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \spi_host..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.202. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \spi_host.
Performed a total of 0 changes.

yosys> opt_merge

3.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\spi_host'.
Removed a total of 0 cells.

yosys> opt_share

3.204. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.205. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.206. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 1850 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_host.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.208. Executing HIERARCHY pass (managing design hierarchy).

3.208.1. Analyzing design hierarchy..
Top module:  \spi_host

3.208.2. Analyzing design hierarchy..
Top module:  \spi_host
Removed 0 unused modules.

yosys> stat

3.209. Printing statistics.

=== spi_host ===

   Number of wires:               3047
   Number of wire bits:          16019
   Number of public wires:        2428
   Number of public wire bits:   15400
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                824
     $lut                          410
     dffsre                        414


yosys> opt_clean -purge

3.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spi_host..
Removed 0 unused cells and 2326 unused wires.
<suppressed ~2326 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.211. Executing Verilog backend.
Dumping module `\spi_host'.

Warnings: 644 unique messages, 644 total
End of script. Logfile hash: 883751128c, CPU: user 12.05s system 0.44s, MEM: 76.64 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 96% 6x abc (328 sec), 0% 46x opt_expr (2 sec), ...
real 138.45
user 315.86
sys 23.28
