ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.uart_irq_handler,"ax",%progbits
  21              		.align	2
  22              		.global	uart_irq_handler
  23              		.thumb
  24              		.thumb_func
  25              		.type	uart_irq_handler, %function
  26              	uart_irq_handler:
  27              	.LFB467:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** #include "project.h"
   2:main_cm4.c    **** 
   3:main_cm4.c    **** void uart_irq_handler()
   4:main_cm4.c    **** {    
  29              		.loc 1 4 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 82B0     		sub	sp, sp, #8
  38              		.cfi_def_cfa_offset 16
  39              	.LVL0:
  40              	.LBB24:
  41              	.LBB25:
  42              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \file cy_scb_uart.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \version 2.10
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Provides UART API declarations of the SCB driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * disclaimers, and limitations in the end user license agreement accompanying
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 2


  12:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Driver API for UART
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * UART - Universal Synchronous/Asynchronous Receiver/Transmitter,
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * commonly referred to as RS-232.
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Three different UART-like serial interface protocols are supported:
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * UART - the standard mode with an optional UART Hardware flow control.
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * SmartCard - the transfer is similar to the UART transfer,
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   but a NACK (negative acknowledgment) may be sent from the
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   receiver to the transmitter. Both transmitter and receiver drive the same
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   line, although never at the same time.
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * IrDA - the Infra-red Data Association protocol adds a modulation
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   scheme to the UART signaling. At the transmitter, bits are modulated.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   At the receiver, bits are demodulated. The modulation scheme uses the
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   Return-to-Zero-Inverted (RZI) format. Bit value "0" is signaled by a
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   short "1" pulse on the line and bit value "1" is signaled by holding
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   the line to "0".
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_configuration Configuration Considerations
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The UART driver configuration can be divided to number of sequential
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * steps listed below:
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_config
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_pins
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_clock
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_data_rate
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_intr
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * \ref group_scb_uart_enable
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \note
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * UART driver is built on top of the SCB hardware block. The SCB5 instance is
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * used as an example for all code snippets. Modify the code to match your
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * design.
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_config Configure UART
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * To set up the UART slave driver, provide the configuration parameters in the
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref cy_stc_scb_uart_config_t structure. For example: provide uartMode,
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * oversample, dataWidth, enableMsbFirst, parity, and stopBits. The other
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * parameters are optional for operation. To initialize the driver,
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * call \ref Cy_SCB_UART_Init function providing a pointer to the filled
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref cy_stc_scb_uart_config_t structure and allocated \ref cy_stc_scb_uart_context_t.
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_CFG
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_pins Assign and Configure Pins
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Only dedicated SCB pins can be used for UART operation. The HSIOM
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * register must be configured to connect the block to the pins. Also the UART output
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * pins must be configured in Strong Drive mode and UART input pins in
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Digital High-Z:
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_CFG_PINS
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 3


  69:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \note
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The SCB stops driving pins when it is disabled or enters low power mode (except
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Alternate Active or Sleep). To keep the pins' states, they should be reconfigured or
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * be frozen.
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_clock Assign Clock Divider
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The clock source must be connected to the SCB block to oversample input and
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * output signals. You must use one of the 8-bit or 16-bit dividers <em><b>(the
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * source clock of this divider must be Clk_Peri)</b></em>. Use the \ref group_sysclk
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * driver API to do that.
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_CFG_ASSIGN_CLOCK
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_data_rate Configure Baud Rate
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * To get the UART to operate with the desired baud rate, the source clock frequency
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * and the oversample must be configured. Use the \ref group_sysclk driver API
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * to configure source clock frequency. Set the <em><b>oversample parameter
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * in configuration structure</b></em> to define the number of the SCB clocks
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * within one UART bit-time.
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_CFG_DATA_RATE
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Refer to the technical reference manual (TRM) section UART sub-section
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Clocking and Oversampling to get information about how to configure the UART to run with
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * desired baud rate.
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_intr Configure Interrupt
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The interrupt is optional for the UART operation. To configure interrupt
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the \ref Cy_SCB_UART_Interrupt function must be called in the interrupt
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * handler for the selected SCB instance. Also, this interrupt must be enabled
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * in the NVIC.
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_INTR_A
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_INTR_B
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_enable Enable UART
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Finally, enable the UART operation calling \ref Cy_SCB_UART_Enable.
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_ENABLE
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_use_cases Common Use Cases
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The UART API is divided into two categories: \ref group_scb_spi_low_level_functions
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * and \ref group_scb_spi_high_level_functions. \n
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * <em>Do not mix <b>High-Level</b> and <b>Low-Level</b> API because a Low-Level
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * API can adversely affect the operation of a High-Level API.</em>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_ll Low-Level API
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The \ref group_scb_uart_low_level_functions API allows
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * interacting directly with the hardware and do not use interrupt.
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * These functions do not require context for operation, thus NULL can be
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * passed in \ref Cy_SCB_UART_Init and \ref Cy_SCB_UART_Disable instead of
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * a pointer to the context structure.
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * To write data into the TX FIFO, use one of the provided functions:
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_Put, \ref Cy_SCB_UART_PutArray,
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_PutArrayBlocking or \ref Cy_SCB_UART_PutString.
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   Note that putting data into the TX FIFO starts data transfer.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 4


 126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * To read data from the RX FIFO, use one of the provided functions:
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_Get, \ref Cy_SCB_UART_GetArray or
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_GetArrayBlocking.
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * The statuses can be polled using: \ref Cy_SCB_UART_GetRxFifoStatus and
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_GetTxFifoStatus.
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <em>The statuses are <b>W1C (Write 1 to Clear)</b> and after a status
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   is set, it must be cleared.</em> Note that there are statuses evaluated as level.
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   These statuses remain set until an event is true. Therefore, after the clear
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   operation, the status is cleared but then it is restored (if event is still
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   true).
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   For example: the TX FIFO empty interrupt source can be cleared when the
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   TX FIFO is not empty. Put at least two data elements (one goes to the
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   shifter and next to FIFO) before clearing this status. \n
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   Also, following functions can be used for polling as well
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_IsTxComplete, \ref Cy_SCB_UART_GetNumInRxFifo and
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_UART_GetNumInTxFifo.
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_TRANSMIT_DATA_LL
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \subsection group_scb_uart_hl High-Level API
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The \ref group_scb_uart_high_level_functions API uses an interrupt to
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * execute transfer. Call \ref Cy_SCB_UART_Transmit to start transmission.
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Call \ref Cy_SCB_UART_Receive to start receive operation. After the
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * operation is started the \ref Cy_SCB_UART_Interrupt handles the data
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * transfer until its completion.
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Therefore \ref Cy_SCB_UART_Interrupt must be called inside the
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * interrupt handler to make the High-Level API work. To monitor status
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * of transmit operation, use \ref Cy_SCB_UART_GetTransmitStatus and
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref Cy_SCB_UART_GetReceiveStatus to monitor receive status appropriately.
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Alternatively use \ref Cy_SCB_UART_RegisterCallback to register callback
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * function to be notified about \ref group_scb_uart_macros_callback_events.
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * <b>Receive Operation</b>
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_RECEIVE_DATA_HL
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * <b>Transmit Operation</b>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\uart_snippets.c UART_TRANSMIT_DATA_HL
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * There is also capability to insert a receive ring buffer that operates between
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the RX FIFO and the user buffer. The received data is copied into the ring
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * buffer from the RX FIFO. This process runs in the background after the ring
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * buffer operation is started by \ref Cy_SCB_UART_StartRingBuffer.
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * When \ref Cy_SCB_UART_Receive is called, it first reads data from the ring
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * buffer and then sets up an interrupt to receive more data if the required
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * amount has not yet been read.
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_dma_trig DMA Trigger
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The SCB provides TX and RX output trigger signals that can be routed to the
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * DMA controller inputs. These signals are assigned based on the data availability
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * in the TX and RX FIFOs appropriately.
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * The RX trigger signal remains active until the number of data
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   elements in the RX FIFO is greater than the value of RX FIFO level. Use
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   function \ref Cy_SCB_SetRxFifoLevel or set configuration structure
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 5


 183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   rxFifoTriggerLevel parameter to configure RX FIFO level value. \n
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <em>For example, the RX FIFO has 8 data elements and the RX FIFO level is 0.
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   The RX trigger signal remains active until DMA does not read all data from
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   the RX FIFO.</em>
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * The TX trigger signal remains active until the number of data elements
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   in the TX FIFO is less than the value of TX FIFO level. Use function
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref Cy_SCB_SetTxFifoLevel or set configuration structure txFifoTriggerLevel
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   parameter to configure TX FIFO level value. \n
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <em>For example, the TX FIFO has 0 data elements (empty) and the TX FIFO level
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   is 7. The TX trigger signal remains active until DMA does not load TX FIFO
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   with 7 data elements (note that after the first TX load operation, the data 
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   element goes to the shift register and TX FIFO remains empty).</em>
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * To route SCB TX or RX trigger signals to DMA controller use \ref group_trigmux
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * driver API.
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \note
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * To properly handle DMA level request signal activation and de-activation from the SCB
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * peripheral block the DMA Descriptor typically must be configured to re-trigger
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * after 16 Clk_Slow cycles.
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_lp Low Power Support
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The UART driver provides the callback functions to handle power mode
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * transition. The callback \ref Cy_SCB_UART_DeepSleepCallback must be called
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * during execution of \ref Cy_SysPm_DeepSleep; \ref Cy_SCB_UART_HibernateCallback
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * must be called during execution of \ref Cy_SysPm_Hibernate. To trigger the
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * callback execution, the callback must be registered before calling the
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * power mode transition function. Refer to \ref group_syspm driver for more
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * information about power mode transitions and callback registration.
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The UART is disabled during Deep Sleep and Hibernate and stops driving 
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the output pins. The state of the UART output pins TX and RTS is High-Z, 
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * which can cause unexpected behavior of the UART receiver due to possible
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * glitches on these lines. These pins must be set to the inactive state before 
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * entering Deep Sleep or Hibernate mode. To do that, configure the UART  
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * pins output to drive the inactive state and High-Speed Input Output 
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Multiplexer (HSIOM) to control output by GPIO (use \ref group_gpio 
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * driver API). The pins configuration must be restored after exiting Deep Sleep 
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * mode to return the UART control of the pins (after exiting Hibernate mode, 
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the system init code does the same). 
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Note that the UART must be enabled to drive the pins during configuration 
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * change not to cause glitches on the lines. Copy either or both 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref Cy_SCB_UART_DeepSleepCallback and \ref Cy_SCB_UART_HibernateCallback as 
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * appropriate, and make the changes described above inside the function.
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Alternately, external pull-up or pull-down resistors can be connected 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * to the appropriate UART lines to keep them inactive during Deep-Sleep or 
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Hibernate.
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_more_information More Information
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * For more information on the SCB peripheral, refer to the technical reference
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * manual (TRM).
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_MISRA MISRA-C Compliance
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * <table class="doxtable">
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 6


 240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <th>MISRA Rule</th>
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <th>Rule Class (Required/Advisory)</th>
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <th>Rule Description</th>
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <th>Description of Deviation(s)</th>
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>11.4</td>
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>A</td>
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>A cast should not be performed between a pointer to object type and
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         a different pointer to object type.</td>
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         * The pointer to the buffer memory is void to allow handling different
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         different data types: uint8_t (4-8 bits) or uint16_t (9-16 bits).
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         The cast operation is safe because the configuration is verified
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         before operation is performed.
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         * The functions \ref Cy_SCB_UART_DeepSleepCallback and
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         \ref Cy_SCB_UART_HibernateCallback are callback of
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         \ref cy_en_syspm_status_t type. The cast operation safety in these
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         functions becomes the user's responsibility because pointers are
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         initialized when callback is registered in SysPm driver.</td>
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>14.2</td>
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>R</td>
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>All non-null statements shall either: a) have at least one side-effect
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         however executed, or b) cause control flow to change.</td>
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>The unused function parameters are cast to void. This statement
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         has no side-effect and is used to suppress a compiler warning.</td>
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>14.7</td>
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>R</td>
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>A function shall have a single point of exit at the end of the
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         function.</td>
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>The functions can return from several points. This is done to improve
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         code clarity when returning error status code if input parameters
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         validation fails.</td>
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * </table>
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \section group_scb_uart_changelog Changelog
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * <table class="doxtable">
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>2.10</td>
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>None.</td>
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>SCB I2C driver updated.</td>
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td rowspan="5">2.0</td>
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Added parameters validation for public API.</td>
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td></td>
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Replaced variables that have limited range of values with enumerated
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         types.</td>
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td></td>
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 7


 297:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Added missing "cy_cb_" to the callback function type names.</td>
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td></td>
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Added function \ref Cy_SCB_UART_SendBreakBlocking for break condition
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         generation.</td>
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td></td>
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Fixed low power callbacks \ref Cy_SCB_UART_DeepSleepCallback and
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         \ref Cy_SCB_UART_HibernateCallback to prevent the device from entering
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         low power mode when RX FIFO is not empty.</td>
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>The callbacks allowed entering device into low power mode when RX FIFO
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         had data.</td>
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   <tr>
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>1.0</td>
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td>Initial version.</td>
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *     <td></td>
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   </tr>
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * </table>
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros Macros
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_functions Functions
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_general_functions General
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_high_level_functions High-Level
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_low_level_functions Low-Level
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_interrupt_functions Interrupt
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_low_power_functions Low Power Callbacks
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \}
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_data_structures Data Structures
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_enums Enumerated Types
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #if !defined(CY_SCB_UART_H)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_H
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #include "cy_scb_common.h"
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #if defined(__cplusplus)
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** extern "C" {
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #endif
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /***************************************
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *          Enumerated Types
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ***************************************/
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_enums
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART status codes */
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef enum
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 8


 354:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Operation completed successfully */
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_SUCCESS = 0U,
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** One or more of input parameters are invalid */
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_BAD_PARAM = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_UART_ID | 1U),
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * The UART is busy processing a transmit operation.
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Call \ref Cy_SCB_UART_Receive function again once that operation
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * is completed or aborted.
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_RECEIVE_BUSY = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_UART_ID | 2U),
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * The UART is busy processing a receive operation.
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Call \ref Cy_SCB_UART_Transmit function again once that operation
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * is completed or aborted.
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_TRANSMIT_BUSY = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_UART_ID | 3U)
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_en_scb_uart_status_t;
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART Mode */
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef enum
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STANDARD  = 0U, /**< Configures the SCB for Standard UART operation */
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_SMARTCARD = 1U, /**< Configures the SCB for SmartCard operation */
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_IRDA      = 2U, /**< Configures the SCB for IrDA operation */
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_en_scb_uart_mode_t;
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART Stop Bits */
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef enum
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_1   = 2U,  /**< UART looks for 1 Stop Bit    */
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_1_5 = 3U,  /**< UART looks for 1.5 Stop Bits */
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_2   = 4U,  /**< UART looks for 2 Stop Bits   */
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_2_5 = 5U,  /**< UART looks for 2.5 Stop Bits */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_3   = 6U,  /**< UART looks for 3 Stop Bits   */
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_3_5 = 7U,  /**< UART looks for 3.5 Stop Bits */
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_STOP_BITS_4   = 8U,  /**< UART looks for 4 Stop Bits   */
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_en_scb_uart_stop_bits_t;
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART Parity */
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef enum
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_PARITY_NONE = 0U,    /**< UART has no parity check   */
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_PARITY_EVEN = 2U,    /**< UART has even parity check */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_PARITY_ODD  = 3U,    /**< UART has odd parity check  */
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_en_scb_uart_parity_t;
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART Polarity */
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef enum
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_ACTIVE_LOW  = 0U,   /**< Signal is active low */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_SCB_UART_ACTIVE_HIGH = 1U,   /**< Signal is active high */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_en_scb_uart_polarity_t;
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_enums */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 9


 411:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /***************************************
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *       Type Definitions
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ***************************************/
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_data_structures
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Provides the typedef for the callback function called in the
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref Cy_SCB_UART_Interrupt to notify the user about occurrences of
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref group_scb_uart_macros_callback_events.
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef void (* cy_cb_scb_uart_handle_events_t)(uint32_t event);
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART configuration structure */
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef struct stc_scb_uart_config
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Specifies the UART's mode of operation */
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_en_scb_uart_mode_t    uartMode;
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Oversample factor for UART.
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * * The UART baud rate is the SCB Clock frequency / oversample
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     *  (valid range is 8-16).
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * * For IrDA, the oversample is always 16, unless
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * \ref irdaEnableLowPowerReceiver is enabled. Then the oversample is
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * reduced to the \ref group_scb_uart_macros_irda_lp_ovs set.
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    oversample;
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** The width of UART data (valid range is 5 to 9) */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    dataWidth;
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the hardware to shift out data element MSB first; otherwise,
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * LSB first
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        enableMsbFirst;
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Specifies the number of stop bits in the UART transaction, in half-bit
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * increments
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_en_scb_uart_stop_bits_t    stopBits;
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Configures the UART parity */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_en_scb_uart_parity_t    parity;
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables a digital 3-tap median filter to be applied to the input
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * of the RX FIFO to filter glitches on the line (for IrDA, this parameter
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * is ignored)
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 10


 468:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        enableInputFilter;
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the hardware to drop data in the RX FIFO when a parity error is
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * detected
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        dropOnParityError;
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the hardware to drop data in the RX FIFO when a frame error is
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * detected
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        dropOnFrameError;
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the UART operation in Multi-Processor mode which requires
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * dataWidth to be 9 bits (the 9th bit is used to indicate address byte)
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        enableMutliProcessorMode;
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * If Multi Processor mode is enabled, this is the address of the RX
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * FIFO. If the address matches, data is accepted into the FIFO. If
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * it does not match, the data is ignored.
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    receiverAddress;
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * This is the address mask for the Multi Processor address. 1 indicates
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * that the incoming address must match the corresponding bit in the slave
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * address. A 0 in the mask indicates that the incoming address does
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * not need to match.
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    receiverAddressMask;
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the hardware to accept the matching address in the RX FIFO.
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * This is useful when the device supports more than one address.
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        acceptAddrInFifo;
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Inverts the IrDA RX input */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        irdaInvertRx;
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the low-power receive for IrDA mode.
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Note that the transmission must be disabled if this mode is enabled.
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        irdaEnableLowPowerReceiver;
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables retransmission of the frame placed in the TX FIFO when
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * NACK is received in SmartCard mode (for Standard and IrDA , this parameter
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * is ignored)
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        smartCardRetryOnNack;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 11


 525:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Enables the usage of the CTS input signal for the transmitter. The
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * transmitter waits for CTS to be active before sending data
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     bool        enableCts;
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Sets the CTS Polarity */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_en_scb_uart_polarity_t    ctsPolarity;
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * When the RX FIFO has fewer entries than rtsRxFifoLevel, the
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * RTS signal is active (note to disable RTS, set this field to zero)
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    rtsRxFifoLevel;
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Sets the RTS Polarity */
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_en_scb_uart_polarity_t    rtsPolarity;
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** Specifies the number of bits to detect a break condition */
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    breakWidth;
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * When there are more entries in the RX FIFO than this level
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * the RX trigger output goes high. This output can be connected
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * to a DMA channel through a trigger mux.
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Also, it controls the \ref CY_SCB_UART_RX_TRIGGER interrupt source.
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    rxFifoTriggerLevel;
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * The bits set in this mask allow the event to cause an interrupt
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * (See \ref group_scb_uart_macros_rx_fifo_status for the set of constants)
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    rxFifoIntEnableMask;
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * When there are fewer entries in the TX FIFO then this level
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * the TX trigger output goes high. This output can be connected
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * to a DMA channel through a trigger mux.
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Also, it controls \ref CY_SCB_UART_TX_TRIGGER interrupt source.
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    txFifoTriggerLevel;
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * Bits set in this mask allows the event to cause an interrupt
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * (See \ref group_scb_uart_macros_tx_fifo_status for the set of constants)
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t    txFifoIntEnableMask;
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_stc_scb_uart_config_t;
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** UART context structure.
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * All fields for the context structure are internal. Firmware never reads or
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * writes these values. Firmware allocates the structure and provides the
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * address of the structure to the driver in function calls. Firmware must
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * ensure that the defined instance of this structure remains in scope
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * while the drive is in use.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 12


 582:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** typedef struct cy_stc_scb_uart_context
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** \cond INTERNAL */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile txStatus;         /**< The transmit status */
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile rxStatus;         /**< The receive status */
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     void     *rxRingBuf;                /**< The pointer to the ring buffer */
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t  rxRingBufSize;            /**< The ring buffer size */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile rxRingBufHead;    /**< The ring buffer head index */
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile rxRingBufTail;    /**< The ring buffer tail index */
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     void     *rxBuf;                    /**< The pointer to the receive buffer */
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t  rxBufSize;                /**< The receive buffer size */
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile rxBufIdx;         /**< The current location in the receive buffer */
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     void     *txBuf;                    /**< The pointer to the transmit buffer */
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t  txBufSize;                /**< The transmit buffer size */
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t volatile txLeftToTransmit; /**< The number of data elements left to be transmitted */
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** The pointer to an event callback that is called when any of
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     * \ref group_scb_uart_macros_callback_events occurs
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     */
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     cy_cb_scb_uart_handle_events_t cbEvents;
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #if !defined(NDEBUG)
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     uint32_t initKey;               /**< Tracks the context initialization */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #endif /* !(NDEBUG) */
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     /** \endcond */
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** } cy_stc_scb_uart_context_t;
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_data_structures */
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /***************************************
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *        Function Prototypes
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ***************************************/
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_general_functions
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** cy_en_scb_uart_status_t Cy_SCB_UART_Init(CySCB_Type *base, cy_stc_scb_uart_config_t const *config,
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                          cy_stc_scb_uart_context_t *context);
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void Cy_SCB_UART_DeInit (CySCB_Type *base);
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_Enable(CySCB_Type *base);
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void Cy_SCB_UART_Disable(CySCB_Type *base, cy_stc_scb_uart_context_t *context);
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_EnableCts      (CySCB_Type *base);
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_DisableCts     (CySCB_Type *base);
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_SetRtsFifoLevel(CySCB_Type *base, uint32_t level);
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetRtsFifoLevel(CySCB_Type const *base);
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_EnableSkipStart (CySCB_Type *base);
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_DisableSkipStart(CySCB_Type *base);
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_general_functions */
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 13


 639:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_high_level_functions
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void     Cy_SCB_UART_StartRingBuffer   (CySCB_Type *base, void *buffer, uint32_t size,
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                         cy_stc_scb_uart_context_t *context);
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void     Cy_SCB_UART_StopRingBuffer    (CySCB_Type *base, cy_stc_scb_uart_context_t *context);
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** uint32_t Cy_SCB_UART_GetNumInRingBuffer(CySCB_Type const *base, cy_stc_scb_uart_context_t const *co
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void     Cy_SCB_UART_ClearRingBuffer   (CySCB_Type const *base, cy_stc_scb_uart_context_t *context)
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** cy_en_scb_uart_status_t Cy_SCB_UART_Receive(CySCB_Type *base, void *buffer, uint32_t size,
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                             cy_stc_scb_uart_context_t *context);
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void     Cy_SCB_UART_AbortReceive    (CySCB_Type *base, cy_stc_scb_uart_context_t *context);
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** uint32_t Cy_SCB_UART_GetReceiveStatus(CySCB_Type const *base, cy_stc_scb_uart_context_t const *cont
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** uint32_t Cy_SCB_UART_GetNumReceived  (CySCB_Type const *base, cy_stc_scb_uart_context_t const *cont
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** cy_en_scb_uart_status_t Cy_SCB_UART_Transmit(CySCB_Type *base, void *buffer, uint32_t size,
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                              cy_stc_scb_uart_context_t *context);
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void     Cy_SCB_UART_AbortTransmit       (CySCB_Type *base, cy_stc_scb_uart_context_t *context);
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** uint32_t Cy_SCB_UART_GetTransmitStatus   (CySCB_Type const *base, cy_stc_scb_uart_context_t const *
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** uint32_t Cy_SCB_UART_GetNumLeftToTransmit(CySCB_Type const *base, cy_stc_scb_uart_context_t const *
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_high_level_functions */
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_low_level_functions
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_Put             (CySCB_Type *base, uint32_t data);
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_PutArray        (CySCB_Type *base, void *buffer, uint32_t size
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_PutArrayBlocking(CySCB_Type *base, void *buffer, uint32_t size
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_PutString       (CySCB_Type *base, char_t const string[]);
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void Cy_SCB_UART_SendBreakBlocking(CySCB_Type *base, uint32_t breakWidth);
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_Get             (CySCB_Type const *base);
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetArray        (CySCB_Type const *base, void *buffer, uint32_
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_GetArrayBlocking(CySCB_Type const *base, void *buffer, uint32_
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetTxFifoStatus  (CySCB_Type const *base);
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_ClearTxFifoStatus(CySCB_Type *base, uint32_t clearMask);
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetRxFifoStatus  (CySCB_Type const *base);
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_ClearRxFifoStatus(CySCB_Type *base, uint32_t clearMask);
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetNumInTxFifo   (CySCB_Type const *base);
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE bool     Cy_SCB_UART_IsTxComplete     (CySCB_Type const *base);
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetNumInRxFifo   (CySCB_Type const *base);
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_ClearRxFifo      (CySCB_Type *base);
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void     Cy_SCB_UART_ClearTxFifo      (CySCB_Type *base);
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_low_level_functions */
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_interrupt_functions
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** void Cy_SCB_UART_Interrupt(CySCB_Type *base, cy_stc_scb_uart_context_t *context);
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 14


 696:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_RegisterCallback(CySCB_Type const *base, cy_cb_scb_uart_handle_eve
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                   cy_stc_scb_uart_context_t *context);
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_interrupt_functions */
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_low_power_functions
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** cy_en_syspm_status_t Cy_SCB_UART_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams);
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** cy_en_syspm_status_t Cy_SCB_UART_HibernateCallback(cy_stc_syspm_callback_params_t *callbackParams);
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_low_power_functions */
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /***************************************
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *            API Constants
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ***************************************/
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_macros
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_irda_lp_ovs UART IRDA Low Power Oversample factors
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS16      (1UL)   /**< IrDA in low-power mode oversampled by 16   */
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS32      (2UL)   /**< IrDA in low-power mode oversampled by 32   */
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS48      (3UL)   /**< IrDA in low-power mode oversampled by 48   */
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS96      (4UL)   /**< IrDA in low-power mode oversampled by 96   */
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS192     (5UL)   /**< IrDA in low-power mode oversampled by 192  */
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS768     (6UL)   /**< IrDA in low-power mode oversampled by 768  */
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IRDA_LP_OVS1536    (7UL)   /**< IrDA in low-power mode oversampled by 1536 */
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_irda_lp_ovs */
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_rx_fifo_status UART Receive FIFO status.
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The number of entries in the RX FIFO is more than the RX FIFO trigger level
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * value
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_TRIGGER         (SCB_INTR_RX_TRIGGER_Msk)
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The RX FIFO is not empty, there is data to read */
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_NOT_EMPTY       (SCB_INTR_RX_NOT_EMPTY_Msk)
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The RX FIFO is full, there is no more space for additional data, and
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * any additional data will be dropped
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_FULL            (SCB_INTR_RX_FULL_Msk)
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The RX FIFO was full and there was an attempt to write to it.
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * That additional data was dropped.
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 15


 753:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_OVERFLOW        (SCB_INTR_RX_OVERFLOW_Msk)
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** An attempt to read from an empty RX FIFO */
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_UNDERFLOW       (SCB_INTR_RX_UNDERFLOW_Msk)
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The RX FIFO detected a frame error, either a stop or stop-bit error */
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_ERR_FRAME       (SCB_INTR_RX_FRAME_ERROR_Msk)
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The RX FIFO detected a parity error */
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_ERR_PARITY      (SCB_INTR_RX_PARITY_ERROR_Msk)
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The RX FIFO detected a break transmission from the transmitter */
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_BREAK_DETECT    (SCB_INTR_RX_BREAK_DETECT_Msk)
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_rx_fifo_status */
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_tx_fifo_status UART TX FIFO Statuses
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The number of entries in the TX FIFO is less than the TX FIFO trigger level
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * value
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_TRIGGER     (SCB_INTR_TX_TRIGGER_Msk)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The TX FIFO is not full, there is a space for more data */
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_NOT_FULL    (SCB_INTR_TX_NOT_FULL_Msk)
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The TX FIFO is empty, note there may still be data in the shift register.*/
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_EMPTY       (SCB_INTR_TX_EMPTY_Msk)
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** An attempt to write to the full TX FIFO */
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_OVERFLOW    (SCB_INTR_TX_OVERFLOW_Msk)
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** An attempt to read from an empty transmitter FIFO (hardware reads). */
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_UNDERFLOW (SCB_INTR_TX_UNDERFLOW_Msk)
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** All data has been transmitted out of the FIFO, including shifter */
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_DONE        (SCB_INTR_TX_UART_DONE_Msk)
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** SmartCard only: the transmitter received a NACK */
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_NACK        (SCB_INTR_TX_UART_NACK_Msk)
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** SmartCard only: the transmitter lost arbitration */
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_ARB_LOST    (SCB_INTR_TX_UART_ARB_LOST_Msk)
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_tx_fifo_status */
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_receive_status UART Receive Statuses
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The receive operation started by \ref Cy_SCB_UART_Receive is in progress */
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_ACTIVE         (0x01UL)
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The hardware RX FIFO was full and there was an attempt to write to it.
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * That additional data was dropped.
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 16


 810:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_OVERFLOW       (SCB_INTR_RX_OVERFLOW_Msk)
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The receive hardware detected a frame error, either a start or
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * stop bit error
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_ERR_FRAME      (SCB_INTR_RX_FRAME_ERROR_Msk)
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The receive hardware detected a parity error */
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_ERR_PARITY     (SCB_INTR_RX_PARITY_ERROR_Msk)
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The receive hardware detected a break transmission from transmitter */
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_BREAK_DETECT   (SCB_INTR_RX_BREAK_DETECT_Msk)
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_receive_status */
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_transmit_status UART Transmit Status
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The transmit operation started by \ref Cy_SCB_UART_Transmit is in progress */
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_ACTIVE    (0x01UL)
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * All data elements specified by \ref Cy_SCB_UART_Transmit have been loaded
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * into the TX FIFO
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_IN_FIFO   (0x02UL)
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** SmartCard only: the transmitter received a NACK */
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_NACK      (SCB_INTR_TX_UART_NACK_Msk)
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** SmartCard only: the transmitter lost arbitration */
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_ARB_LOST  (SCB_INTR_TX_UART_ARB_LOST_Msk)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_transmit_status */
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \defgroup group_scb_uart_macros_callback_events UART Callback Events
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Only single event is notified by the callback.
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * All data elements specified by \ref Cy_SCB_UART_Transmit have been loaded
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * into the TX FIFO
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_IN_FIFO_EVENT (0x01UL)
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The transmit operation started by \ref Cy_SCB_UART_Transmit is complete */
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_DONE_EVENT    (0x02UL)
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** The receive operation started by \ref Cy_SCB_UART_Receive is complete */
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_DONE_EVENT     (0x04UL)
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The ring buffer is full, there is no more space for additional data.
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Additional data is stored in the RX FIFO until it becomes full, at which
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * point data is dropped.
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RB_FULL_EVENT          (0x08UL)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 17


 867:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * An error was detected during the receive operation. This includes overflow,
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * frame error, or parity error. Check \ref Cy_SCB_UART_GetReceiveStatus to
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * determine the source of the error.
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_ERR_EVENT      (0x10UL)
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * An error was detected during the transmit operation. This includes a NACK
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * or lost arbitration. Check \ref Cy_SCB_UART_GetTransmitStatus to determine
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the source of the error
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_ERR_EVENT     (0x20UL)
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros_callback_events */
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** Data returned by the hardware when an empty RX FIFO is read */
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_NO_DATA         (0xFFFFFFFFUL)
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /***************************************
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *         Internal Constants
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ***************************************/
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \cond INTERNAL */
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_INTR_MASK    (CY_SCB_UART_TX_TRIGGER  | CY_SCB_UART_TX_NOT_FULL  | CY_SCB_UA
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                      CY_SCB_UART_TX_OVERFLOW | CY_SCB_UART_TX_UNDERFLOW | CY_SCB_UA
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                      CY_SCB_UART_TX_NACK     | CY_SCB_UART_TX_ARB_LOST)
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_INTR_MASK    (CY_SCB_UART_RX_TRIGGER    | CY_SCB_UART_RX_NOT_EMPTY | CY_SCB_
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                      CY_SCB_UART_RX_OVERFLOW   | CY_SCB_UART_RX_UNDERFLOW | CY_SCB_
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                      CY_SCB_UART_RX_ERR_PARITY | CY_SCB_UART_RX_BREAK_DETECT)
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TX_INTR        (CY_SCB_TX_INTR_LEVEL | CY_SCB_TX_INTR_UART_NACK | CY_SCB_TX_INT
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RX_INTR        (CY_SCB_RX_INTR_LEVEL | CY_SCB_RX_INTR_OVERFLOW | CY_SCB_RX_INTR
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                     CY_SCB_RX_INTR_UART_PARITY_ERROR | CY_SCB_RX_INTR_UART_BREAK_DE
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_RECEIVE_ERR    (CY_SCB_RX_INTR_OVERFLOW | CY_SCB_RX_INTR_UART_FRAME_ERROR | \
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                     CY_SCB_RX_INTR_UART_PARITY_ERROR)
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_TRANSMIT_ERR   (CY_SCB_TX_INTR_UART_NACK | CY_SCB_TX_INTR_UART_ARB_LOST)
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_INIT_KEY       (0x00ABCDEFUL)
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_MODE_VALID(mode)     ( (CY_SCB_UART_STANDARD  == (mode)) || \
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                               (CY_SCB_UART_SMARTCARD == (mode)) || \
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                               (CY_SCB_UART_IRDA      == (mode)) )
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_STOP_BITS_VALID(stopBits)    ( (CY_SCB_UART_STOP_BITS_1   == (stopBits)) || 
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_1_5 == (stopBits)) || 
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_2   == (stopBits)) || 
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_2_5 == (stopBits)) || 
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_3   == (stopBits)) || 
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_3_5 == (stopBits)) || 
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_STOP_BITS_4   == (stopBits)) )
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 18


 924:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_PARITY_VALID(parity)         ( (CY_SCB_UART_PARITY_NONE == (parity)) || \
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_PARITY_EVEN == (parity)) || \
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_PARITY_ODD  == (parity)) )
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_POLARITY_VALID(polarity)     ( (CY_SCB_UART_ACTIVE_LOW  == (polarity)) || \
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_ACTIVE_HIGH == (polarity)) )
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_IRDA_LP_OVS_VALID(ovs)       ( (CY_SCB_UART_IRDA_LP_OVS16   == (ovs)) || \
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS32   == (ovs)) || \
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS48   == (ovs)) || \
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS96   == (ovs)) || \
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS192  == (ovs)) || \
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS768  == (ovs)) || \
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                       (CY_SCB_UART_IRDA_LP_OVS1536 == (ovs)) )
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_ADDRESS_VALID(addr)          ((addr) <= 0xFFUL)
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_ADDRESS_MASK_VALID(mask)     ((mask) <= 0xFFUL)
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_DATA_WIDTH_VALID(width)      ( ((width) >= 5UL) && ((width) <= 9UL) )
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_OVERSAMPLE_VALID(ovs, mode, lpRx)    ( ((CY_SCB_UART_STANDARD  == (mode)) ||
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                               (((ovs) >= 8UL) && ((ovs) <= 16UL)) :
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                               ((lpRx) ? CY_SCB_UART_IS_IRDA_LP_OVS_
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_RX_BREAK_WIDTH_VALID(base, width)    ( ((width) >= (_FLD2VAL(SCB_RX_CTRL_DAT
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                               ((width) <= 16UL) )
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_TX_BREAK_WIDTH_VALID(width)          ( ((width) >= 4UL) && ((width) <= 16UL)
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** #define CY_SCB_UART_IS_MUTLI_PROC_VALID(mp, mode, width, parity)    ( (mp) ? ((CY_SCB_UART_STANDARD
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****                                                                               (CY_SCB_UART_PARITY_N
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \endcond */
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_macros */
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /***************************************
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *    In-line Function Implementation
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ***************************************/
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_general_functions
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_Enable
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Enables the SCB block for the UART operation.
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_Enable(CySCB_Type *base)
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     base->CTRL |= SCB_CTRL_ENABLED_Msk;
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 19


 981:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_EnableCts
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Enables the Clear to Send (CTS) input for the UART. The UART will not transmit
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * data while this signal is inactive.
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_EnableCts(CySCB_Type *base)
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     base->UART_FLOW_CTRL |= SCB_UART_FLOW_CTRL_CTS_ENABLED_Msk;
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_DisableCts
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Disables the Clear to Send (CTS) input for the UART.
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * See \ref Cy_SCB_UART_EnableCts for the details.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_DisableCts(CySCB_Type *base)
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     base->UART_FLOW_CTRL &= (uint32_t) ~SCB_UART_FLOW_CTRL_CTS_ENABLED_Msk;
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_SetRtsFifoLevel
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Sets a level for the Ready To Send (RTS) signal activation.
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * When the number of data elements in the receive FIFO is below this level,
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * then the RTS output is active. Otherwise, the RTS signal is inactive.
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * To disable the RTS signal generation, set this level to zero.
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param level
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The level in the RX FIFO for RTS signal activation.
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_SetRtsFifoLevel(CySCB_Type *base, uint32_t level)
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L2(CY_SCB_IS_TRIGGER_LEVEL_VALID(base, level));
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     base->UART_FLOW_CTRL = _CLR_SET_FLD32U(base->UART_FLOW_CTRL, SCB_UART_FLOW_CTRL_TRIGGER_LEVEL, 
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 20


1038:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_GetRtsFifoLevel
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Returns the level in the RX FIFO for the RTS signal activation.
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The level in the RX FIFO for RTS signal activation.
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetRtsFifoLevel(CySCB_Type const *base)
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return _FLD2VAL(SCB_UART_FLOW_CTRL_TRIGGER_LEVEL, base->UART_FLOW_CTRL);
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_EnableSkipStart
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Enables the skip start-bit functionality.
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The UART hardware does not synchronize to a start but synchronizes to
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * the first rising edge. To create a rising edge, the first data bit must
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * be a 1. This feature is useful when the Start edge is used to wake the
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * device through a GPIO interrupt.
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \note
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The skip start-bit feature is applied whenever the UART is disabled due
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * to entrance into Deep Sleep or after calling \ref Cy_SCB_UART_Disable.
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_EnableSkipStart(CySCB_Type *base)
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     base->UART_RX_CTRL |= SCB_UART_RX_CTRL_SKIP_START_Msk;
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_DisableSkipStart
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Disable the skip start-bit functionality.
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * See \ref Cy_SCB_UART_EnableSkipStart for the details.
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_DisableSkipStart(CySCB_Type *base)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 21


1095:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     base->UART_RX_CTRL &= (uint32_t) ~SCB_UART_RX_CTRL_SKIP_START_Msk;
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /** \} group_scb_uart_general_functions */
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /**
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \addtogroup group_scb_uart_low_level_functions
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \{
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** */
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_Get
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Reads a single data element from the UART RX FIFO.
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function does not check whether the RX FIFO has data before reading it.
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * If the RX FIFO is empty, the function returns \ref CY_SCB_UART_RX_NO_DATA.
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Data from the RX FIFO.
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The data element size is defined by the configured data width.
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_Get(CySCB_Type const *base)
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return Cy_SCB_ReadRxFifo(base);
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_GetArray
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Reads an array of data out of the UART RX FIFO.
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function does not block. It returns how many data elements were read
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * from the RX FIFO.
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param buffer
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the location to place the data read from the RX FIFO.
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The item size is defined by the data type, which depends on the configured
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * data width.
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param size
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements to read from the RX FIFO.
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements read from the RX FIFO.
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetArray(CySCB_Type const *base, void *buffer, uint32_t size)
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 22


1152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L1(CY_SCB_IS_BUFFER_VALID(buffer, size));
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return Cy_SCB_ReadArray(base, buffer, size);
  43              		.loc 2 1154 0
  44 0004 094C     		ldr	r4, .L3
  45 0006 0422     		movs	r2, #4
  46 0008 0DEB0201 		add	r1, sp, r2
  47 000c 2046     		mov	r0, r4
  48 000e FFF7FEFF 		bl	Cy_SCB_ReadArray
  49              	.LVL1:
  50              	.LBE25:
  51              	.LBE24:
  52              	.LBB26:
  53              	.LBB27:
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_GetArrayBlocking
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Reads an array of data out of the UART RX FIFO.
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function blocks until the number of data elements specified by the
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * size has been read from the RX FIFO.
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param buffer
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the location to place the data read from the RX FIFO.
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The item size is defined by the data type, which depends on the configured
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * data width.
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param size
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements to read from the RX FIFO.
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_GetArrayBlocking(CySCB_Type const *base, void *buffer, uint32_t si
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L1(CY_SCB_IS_BUFFER_VALID(buffer, size));
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     Cy_SCB_ReadArrayBlocking(base, buffer, size);
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_GetRxFifoStatus
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Returns the current status of the RX FIFO.
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Clears the active statuses to let the SCB hardware update them.
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \ref group_scb_uart_macros_rx_fifo_status
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 23


1198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetRxFifoStatus(CySCB_Type const *base)
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return (Cy_SCB_GetRxInterruptStatus(base) & CY_SCB_UART_RX_INTR_MASK);
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_ClearRxFifoStatus
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Clears the selected statuses of the RX FIFO.
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param clearMask
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The mask whose statuses to clear.
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * See \ref group_scb_uart_macros_rx_fifo_status for the set of constants.
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \note
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * This status is also used for interrupt generation, so clearing it also
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   clears the interrupt sources.
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * * Level-sensitive statuses such as \ref CY_SCB_UART_RX_TRIGGER,
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   \ref CY_SCB_UART_RX_NOT_EMPTY and \ref CY_SCB_UART_RX_FULL are set high again after
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *   being cleared if the condition remains true.
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_ClearRxFifoStatus(CySCB_Type *base, uint32_t clearMask)
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L2(CY_SCB_IS_INTR_VALID(clearMask, CY_SCB_UART_RX_INTR_MASK));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     Cy_SCB_ClearRxInterrupt(base, clearMask);
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_GetNumInRxFifo
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Returns the number of data elements in the UART RX FIFO.
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements in the RX FIFO.
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The size of date element defined by the configured data width.
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_GetNumInRxFifo(CySCB_Type const *base)
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return Cy_SCB_GetNumInRxFifo(base);
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 24


1255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_ClearRxFifo
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Clears all data out of the UART RX FIFO.
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \sideeffect
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Any data currently in the shifter is cleared and lost.
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE void Cy_SCB_UART_ClearRxFifo(CySCB_Type *base)
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     Cy_SCB_ClearRxFifo(base);
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_Put
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Places a single data element in the UART TX FIFO.
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function does not block and returns how many data elements were placed
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * in the TX FIFO.
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param data
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Data to put in the TX FIFO.
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The item size is defined by the data type, which depends on the configured
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * data width.
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements placed in the TX FIFO: 0 or 1.
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_Put(CySCB_Type *base, uint32_t data)
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return Cy_SCB_Write(base, data);
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** }
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** /*******************************************************************************
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Function Name: Cy_SCB_UART_PutArray
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** ****************************************************************************//**
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * Places an array of data in the UART TX FIFO.
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * This function does not block. It returns how many data elements were
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * placed in the TX FIFO.
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param base
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to the UART SCB instance.
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param buffer
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The pointer to data to place in the TX FIFO.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 25


1312:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The item size is defined by the data type, which depends on the configured
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * TX data width.
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \param size
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements to TX.
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * \return
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** * The number of data elements placed in the TX FIFO.
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** *******************************************************************************/
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** __STATIC_INLINE uint32_t Cy_SCB_UART_PutArray(CySCB_Type *base, void *buffer, uint32_t size)
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** {
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     CY_ASSERT_L1(CY_SCB_IS_BUFFER_VALID(buffer, size));
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h **** 
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_uart.h ****     return Cy_SCB_WriteArray(base, buffer, size);
  54              		.loc 2 1326 0
  55 0012 0422     		movs	r2, #4
  56 0014 0DEB0201 		add	r1, sp, r2
  57 0018 2046     		mov	r0, r4
  58 001a FFF7FEFF 		bl	Cy_SCB_WriteArray
  59              	.LVL2:
  60              	.LBE27:
  61              	.LBE26:
  62              	.LBB28:
  63              	.LBB29:
  64              	.LBB30:
  65              		.file 3 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_common.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \file cy_scb_common.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \version 2.10
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Provides common API declarations of the SCB driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb Serial Communication Block (SCB)
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_common Common
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_ezi2c  EZI2C (SCB)
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_i2c    I2C (SCB)
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_spi    SPI (SCB)
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_uart   UART (SCB)
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \} */
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \addtogroup group_scb_common
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Common API for the Serial Communication Block.
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 26


  31:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * This is the common API that provides an interface to the SCB hardware.
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The I2C, SPI, and UART drivers use this common API.
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Most users will use individual drivers and do not need to use the common
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * API for the SCB. However, you can use the common SCB API to implement
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * a custom driver based on the SCB hardware.
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \section group_scb_common_configuration Configuration Considerations
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * This is not a driver and it does not require configuration.
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \section group_scb_common_more_information More Information
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Refer to the SCB chapter of the technical reference manual (TRM).
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \section group_scb_common_MISRA MISRA-C Compliance
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * <table class="doxtable">
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   <tr>
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <th>MISRA rule</th>
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <th>Rule Class (Required/Advisory)</th>
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <th>Rule Description</th>
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <th>Description of Deviation(s)</th>
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   </tr>
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   <tr>
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td>11.4</td>
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td>A</td>
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td>A cast should not be performed between a pointer to object type and
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *         a different pointer to object type.</td>
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td>The pointer to the buffer memory is void to allow handling of
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *         different data types: uint8_t (4-8 bits) or uint16_t (9-16 bits).
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *         The cast operation is safe because the configuration is verified
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *         before operation is performed.
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *         </td>
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   </tr>
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * </table>
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \section group_scb_common_changelog Changelog
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * <table class="doxtable">
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   <tr>
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td>2.10</td>
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td>None.</td>
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td>SCB I2C driver updated.</td>
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   </tr>
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   <tr>
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td rowspan="2"> 2.0</td>
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td>Added parameters validation for public API.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td></td>
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   </tr>
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   <tr>
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td>Fixed functions which return interrupt status to return only defined
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *         set of interrupt statuses.</td>
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td></td>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   </tr>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   <tr>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td>1.0</td>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td>Initial version.</td>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     <td></td>
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 27


  88:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *   </tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * </table>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_common_macros Macros
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_common_functions Functions
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_common_data_structures Data Structures
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #if !defined(CY_SCB_COMMON_H)
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_COMMON_H
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #include <stdint.h>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #include <stddef.h>
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #include <stdbool.h>
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #include "cy_device_headers.h"
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #include "syslib/cy_syslib.h"
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #include "syspm/cy_syspm.h"
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #ifndef CY_IP_MXSCB
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     #error "The SCB driver is not supported on this device"
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #endif
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #if defined(__cplusplus)
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** extern "C" {
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #endif
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /***************************************
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *        Function Prototypes
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ***************************************/
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \addtogroup group_scb_common_functions
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_ReadRxFifo    (CySCB_Type const *base);
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetRxFifoLevel(CySCB_Type *base, uint32_t level);
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetNumInRxFifo(CySCB_Type const *base);
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetRxSrValid  (CySCB_Type const *base);
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_ClearRxFifo   (CySCB_Type *base);
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_WriteTxFifo   (CySCB_Type *base, uint32_t data);
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetTxFifoLevel(CySCB_Type *base, uint32_t level);
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetNumInTxFifo(CySCB_Type const *base);
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetTxSrValid  (CySCB_Type const *base);
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE bool     Cy_SCB_IsTxComplete  (CySCB_Type const *base);
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_ClearTxFifo   (CySCB_Type *base);
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetByteMode(CySCB_Type *base, bool byteMode);
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetInterruptCause(CySCB_Type const *base);
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetRxInterruptStatus(CySCB_Type const *base);
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetRxInterruptMask  (CySCB_Type *base, uint32_t interruptMask);
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetRxInterruptMask  (CySCB_Type const *base);
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetRxInterruptStatusMasked(CySCB_Type const *base);
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 28


 145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_ClearRxInterrupt    (CySCB_Type *base, uint32_t interruptMask);
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetRxInterrupt      (CySCB_Type *base, uint32_t interruptMask);
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetTxInterruptStatus(CySCB_Type const *base);
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetTxInterruptMask  (CySCB_Type *base, uint32_t interruptMask);
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetTxInterruptMask  (CySCB_Type const *base);
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetTxInterruptStatusMasked(CySCB_Type const *base);
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_ClearTxInterrupt    (CySCB_Type *base, uint32_t interruptMask);
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetTxInterrupt      (CySCB_Type *base, uint32_t interruptMask);
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetMasterInterruptStatus(CySCB_Type const *base);
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetMasterInterruptMask  (CySCB_Type *base, uint32_t interruptMask);
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetMasterInterruptMask  (CySCB_Type const *base);
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetMasterInterruptStatusMasked(CySCB_Type const *base);
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_ClearMasterInterrupt    (CySCB_Type *base, uint32_t interruptMask);
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetMasterInterrupt      (CySCB_Type *base, uint32_t interruptMask);
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetSlaveInterruptStatus(CySCB_Type const *base);
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetSlaveInterruptMask  (CySCB_Type *base, uint32_t interruptMask);
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetSlaveInterruptMask  (CySCB_Type const *base);
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetSlaveInterruptStatusMasked(CySCB_Type const *base);
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_ClearSlaveInterrupt    (CySCB_Type *base, uint32_t interruptMask);
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetSlaveInterrupt      (CySCB_Type *base, uint32_t interruptMask);
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetI2CInterruptStatus(CySCB_Type const *base);
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetI2CInterruptMask  (CySCB_Type *base, uint32_t interruptMask);
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetI2CInterruptMask  (CySCB_Type const *base);
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetI2CInterruptStatusMasked(CySCB_Type const *base);
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_ClearI2CInterrupt    (CySCB_Type *base, uint32_t interruptMask);
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetSpiInterruptStatus(CySCB_Type const *base);
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_SetSpiInterruptMask  (CySCB_Type *base, uint32_t interruptMask);
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetSpiInterruptMask  (CySCB_Type const *base);
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetSpiInterruptStatusMasked(CySCB_Type const *base);
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_ClearSpiInterrupt    (CySCB_Type *base, uint32_t interruptMask);
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /***************************************
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *     Internal Function Prototypes
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ***************************************/
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \cond INTERNAL */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** void     Cy_SCB_ReadArrayNoCheck  (CySCB_Type const *base, void *buffer, uint32_t size);
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** uint32_t Cy_SCB_ReadArray         (CySCB_Type const *base, void *buffer, uint32_t size);
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** void     Cy_SCB_ReadArrayBlocking (CySCB_Type const *base, void *buffer, uint32_t size);
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** uint32_t Cy_SCB_Write             (CySCB_Type *base, uint32_t data);
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** void     Cy_SCB_WriteArrayNoCheck (CySCB_Type *base, void *buffer, uint32_t size);
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** uint32_t Cy_SCB_WriteArray        (CySCB_Type *base, void *buffer, uint32_t size);
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** void     Cy_SCB_WriteArrayBlocking(CySCB_Type *base, void *buffer, uint32_t size);
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** void     Cy_SCB_WriteString       (CySCB_Type *base, char_t const string[]);
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** void     Cy_SCB_WriteDefaultArrayNoCheck(CySCB_Type *base, uint32_t txData, uint32_t size);
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** uint32_t Cy_SCB_WriteDefaultArray (CySCB_Type *base, uint32_t txData, uint32_t size);
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetFifoSize (CySCB_Type const *base);
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void     Cy_SCB_FwBlockReset(CySCB_Type *base);
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE bool     Cy_SCB_IsRxDataWidthByte(CySCB_Type const *base);
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE bool     Cy_SCB_IsTxDataWidthByte(CySCB_Type const *base);
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 29


 202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetRxFifoLevel   (CySCB_Type const *base);
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \endcond */
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \} group_scb_common_functions */
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /***************************************
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *            API Constants
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ***************************************/
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \addtogroup group_scb_common_macros
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** Driver major version */
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_DRV_VERSION_MAJOR    (2)
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** Driver minor version */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_DRV_VERSION_MINOR    (10)
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** SCB driver identifier */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_ID           CY_PDL_DRV_ID(0x2AU)
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** Position for SCB driver sub mode */
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SUB_MODE_Pos (13UL)
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** EZI2C mode identifier */
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_EZI2C_ID     (0x0UL << CY_SCB_SUB_MODE_Pos)
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** EZI2C mode identifier */
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_ID       (0x1UL << CY_SCB_SUB_MODE_Pos)
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** EZI2C mode identifier */
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SPI_ID       (0x2UL << CY_SCB_SUB_MODE_Pos)
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** EZI2C mode identifier */
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_UART_ID      (0x3UL << CY_SCB_SUB_MODE_Pos)
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_common_macros_intr_cause SCB Interrupt Causes
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** Interrupt from Master interrupt sources */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_MASTER_INTR SCB_INTR_CAUSE_M_Msk
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** Interrupt from Slave interrupt sources  */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR  SCB_INTR_CAUSE_S_Msk
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** Interrupt from TX interrupt sources */
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_TX_INTR     SCB_INTR_CAUSE_TX_Msk
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** Interrupt from RX interrupt sources */
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_RX_INTR     SCB_INTR_CAUSE_RX_Msk
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** Interrupt from I2C externally clocked interrupt sources */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_INTR    SCB_INTR_CAUSE_I2C_EC_Msk
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 30


 259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** Interrupt from SPI externally clocked interrupt sources */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SPI_INTR    SCB_INTR_CAUSE_SPI_EC_Msk
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \} group_scb_common_macros_intr_cause */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_common_macros_tx_intr TX Interrupt Statuses
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The number of data elements in the TX FIFO is less than the value
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * of the TX FIFO level
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_TX_INTR_LEVEL           SCB_INTR_TX_TRIGGER_Msk
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The TX FIFO is not full */
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_TX_INTR_NOT_FULL        SCB_INTR_TX_NOT_FULL_Msk
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The TX FIFO is empty */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_TX_INTR_EMPTY           SCB_INTR_TX_EMPTY_Msk
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** An attempt to write to a full TX FIFO */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_TX_INTR_OVERFLOW        SCB_INTR_TX_OVERFLOW_Msk
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** An attempt to read from an empty TX FIFO */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_TX_INTR_UNDERFLOW       SCB_INTR_TX_UNDERFLOW_Msk
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The UART transfer is complete: all data elements from the TX FIFO are sent
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_TX_INTR_UART_DONE       SCB_INTR_TX_UART_DONE_Msk
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** SmartCard only: UART received a NACK */
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_TX_INTR_UART_NACK       SCB_INTR_TX_UART_NACK_Msk
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * SmartCard only: the value on the TX line of the UART does not match the
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * value on the RX line
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_TX_INTR_UART_ARB_LOST   SCB_INTR_TX_UART_ARB_LOST_Msk
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \} group_scb_common_macros_tx_intr */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_common_macros_rx_intr RX Interrupt Statuses
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The number of data elements in the RX FIFO is greater than the value of the
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * RX FIFO level
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_RX_INTR_LEVEL             SCB_INTR_RX_TRIGGER_Msk
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The RX FIFO is not empty */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_RX_INTR_NOT_EMPTY         SCB_INTR_RX_NOT_EMPTY_Msk
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The RX FIFO is full */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_RX_INTR_FULL              SCB_INTR_RX_FULL_Msk
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** An attempt to write to a full RX FIFO */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 31


 316:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_RX_INTR_OVERFLOW          SCB_INTR_RX_OVERFLOW_Msk
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** An attempt to read from an empty RX FIFO */
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_RX_INTR_UNDERFLOW         SCB_INTR_RX_UNDERFLOW_Msk
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** A UART framing error detected */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_RX_INTR_UART_FRAME_ERROR  SCB_INTR_RX_FRAME_ERROR_Msk
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** A UART parity error detected  */
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_RX_INTR_UART_PARITY_ERROR SCB_INTR_RX_PARITY_ERROR_Msk
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** A UART break detected */
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_RX_INTR_UART_BREAK_DETECT SCB_INTR_RX_BREAK_DETECT_Msk
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \} group_scb_common_macros_rx_intr */
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_common_macros_slave_intr Slave Interrupt Statuses
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * I2C slave lost arbitration: the value driven on the SDA line is not the same
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * as the value observed on the SDA line
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR_I2C_ARB_LOST      SCB_INTR_S_I2C_ARB_LOST_Msk
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The I2C slave received a NAK */
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR_I2C_NACK          SCB_INTR_S_I2C_NACK_Msk
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The I2C slave received  an ACK */
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR_I2C_ACK           SCB_INTR_S_I2C_ACK_Msk
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * A Stop or Repeated Start event for a write transfer intended for this slave
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * was detected.
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR_I2C_WRITE_STOP    SCB_INTR_S_I2C_WRITE_STOP_Msk
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** A Stop or Repeated Start event intended for this slave was detected */
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR_I2C_STOP          SCB_INTR_S_I2C_STOP_Msk
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The I2C slave received a Start condition */
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR_I2C_START         SCB_INTR_S_I2C_START_Msk
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The I2C slave received the matching address */
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR_I2C_ADDR_MATCH    SCB_INTR_S_I2C_ADDR_MATCH_Msk
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The I2C Slave received the general call address */
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR_I2C_GENERAL_ADDR  SCB_INTR_S_I2C_GENERAL_Msk
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The I2C slave bus error (detection of unexpected Start or Stop condition) */
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR_I2C_BUS_ERROR     SCB_INTR_S_I2C_BUS_ERROR_Msk
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The SPI slave select line is deselected at an expected time during an
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * SPI transfer.
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR_SPI_BUS_ERROR     SCB_INTR_S_SPI_BUS_ERROR_Msk
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 32


 373:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \} group_scb_common_macros_slave_intr */
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_common_macros_master_intr Master Interrupt Statuses
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The I2C master lost arbitration */
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_MASTER_INTR_I2C_ARB_LOST    SCB_INTR_M_I2C_ARB_LOST_Msk
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The I2C master received a NACK */
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_MASTER_INTR_I2C_NACK        SCB_INTR_M_I2C_NACK_Msk
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The I2C master received an ACK */
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_MASTER_INTR_I2C_ACK         SCB_INTR_M_I2C_ACK_Msk
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The I2C master generated a Stop */
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_MASTER_INTR_I2C_STOP        SCB_INTR_M_I2C_STOP_Msk
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** The I2C master bus error (detection of unexpected START or STOP condition)
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_MASTER_INTR_I2C_BUS_ERROR   SCB_INTR_M_I2C_BUS_ERROR_Msk
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The SPI master transfer is complete: all data elements transferred from the
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * TX FIFO and TX shift register.
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_MASTER_INTR_SPI_DONE        SCB_INTR_M_SPI_DONE_Msk
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \} group_scb_common_macros_master_intr */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_common_macros_i2c_intr I2C Interrupt Statuses
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Wake up request: the I2C slave received the matching address.
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Note that this interrupt source triggers in active mode.
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_INTR_WAKEUP     SCB_INTR_I2C_EC_WAKE_UP_Msk
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \} group_scb_common_macros_i2c_intr */
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \defgroup group_scb_common_macros_SpiIntrStatuses SPI Interrupt Statuses
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Wake up request: the SPI slave detects an active edge of the slave select
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * signal. Note that this interrupt source triggers in active mode.
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SPI_INTR_WAKEUP     SCB_INTR_SPI_EC_WAKE_UP_Msk
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \} group_scb_common_macros_SpiIntrStatuses */
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /***************************************
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *         Internal Constants
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ***************************************/
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \cond INTERNAL */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 33


 430:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* Default registers values */
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_CTRL_DEF_VAL         (_VAL2FLD(SCB_CTRL_OVS, 15UL) | \
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_CTRL_MODE, 3UL))
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_CTRL_DEF_VAL     (_VAL2FLD(SCB_I2C_CTRL_HIGH_PHASE_OVS, 8UL)        | \
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CTRL_HIGH_PHASE_OVS, 8UL)        | \
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CTRL_M_READY_DATA_ACK, 1UL)      | \
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CTRL_M_NOT_READY_DATA_NACK, 1UL) | \
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CTRL_S_GENERAL_IGNORE, 1UL)      | \
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CTRL_S_READY_ADDR_ACK, 1UL)      | \
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CTRL_S_READY_DATA_ACK, 1UL)      | \
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CTRL_S_NOT_READY_ADDR_NACK, 1UL) | \
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CTRL_S_NOT_READY_DATA_NACK, 1UL))
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_CFG_DEF_VAL      (_VAL2FLD(SCB_I2C_CFG_SDA_IN_FILT_TRIM, 3UL)   | \
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CFG_SDA_IN_FILT_SEL, 1UL)    | \
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CFG_SCL_IN_FILT_SEL, 1UL)    | \
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CFG_SDA_OUT_FILT0_TRIM, 2UL) | \
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CFG_SDA_OUT_FILT1_TRIM, 2UL) | \
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_I2C_CFG_SDA_OUT_FILT2_TRIM, 2UL))
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SPI_CTRL_DEF_VAL     _VAL2FLD(SCB_SPI_CTRL_MODE, 3UL)
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_UART_CTRL_DEF_VAL    _VAL2FLD(SCB_UART_CTRL_MODE, 3UL)
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_UART_RX_CTRL_DEF_VAL (_VAL2FLD(SCB_UART_RX_CTRL_STOP_BITS, 2UL) | \
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_UART_RX_CTRL_BREAK_WIDTH, 10UL))
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_UART_TX_CTRL_DEF_VAL _VAL2FLD(SCB_UART_TX_CTRL_STOP_BITS, 2UL)
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_RX_CTRL_DEF_VAL      (_VAL2FLD(SCB_RX_CTRL_DATA_WIDTH, 7UL) | \
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_RX_CTRL_MSB_FIRST,  1UL))
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_TX_CTRL_DEF_VAL      (_VAL2FLD(SCB_TX_CTRL_DATA_WIDTH, 7UL) | \
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      _VAL2FLD(SCB_TX_CTRL_MSB_FIRST,  1UL))
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* SCB CTRL modes */
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_CTRL_MODE_I2C   (0UL)
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_CTRL_MODE_SPI   (1UL)
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_CTRL_MODE_UART  (2UL)
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* The position and mask to set the I2C mode */
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_CTRL_MODE_Pos    SCB_I2C_CTRL_SLAVE_MODE_Pos
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_CTRL_MODE_Msk    (SCB_I2C_CTRL_SLAVE_MODE_Msk | \
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                      SCB_I2C_CTRL_MASTER_MODE_Msk)
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* Cypress ID #282226:
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * SCB_I2C_CFG_SDA_IN_FILT_TRIM[1]: SCB clock enable (1), clock disable (0).
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_CFG_CLK_ENABLE_Msk  (_VAL2FLD(SCB_I2C_CFG_SDA_IN_FILT_TRIM, 2UL))
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* I2C has fixed data width */
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_DATA_WIDTH   (7UL)
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* RX and TX control register values */
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_RX_CTRL      (_VAL2FLD(SCB_RX_CTRL_DATA_WIDTH, CY_SCB_I2C_DATA_WIDTH) | \
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  SCB_RX_CTRL_MSB_FIRST_Msk)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 34


 487:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_TX_CTRL      (_VAL2FLD(SCB_TX_CTRL_DATA_WIDTH, CY_SCB_I2C_DATA_WIDTH) | \
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  SCB_TX_CTRL_MSB_FIRST_Msk | SCB_TX_CTRL_OPEN_DRAIN_Msk)
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* The position and mask to make an address byte */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_ADDRESS_Pos  (1UL)
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_ADDRESS_Msk  (0xFEUL)
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* SPI slave select polarity */
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SPI_CTRL_SSEL_POLARITY_Pos   SCB_SPI_CTRL_SSEL_POLARITY0_Pos
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SPI_CTRL_SSEL_POLARITY_Msk   (SCB_SPI_CTRL_SSEL_POLARITY0_Msk | \
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                              SCB_SPI_CTRL_SSEL_POLARITY1_Msk | \
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                              SCB_SPI_CTRL_SSEL_POLARITY2_Msk | \
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                              SCB_SPI_CTRL_SSEL_POLARITY3_Msk)
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* SPI clock modes: CPHA and CPOL */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SPI_CTRL_CLK_MODE_Pos    SCB_SPI_CTRL_CPHA_Pos
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SPI_CTRL_CLK_MODE_Msk    (SCB_SPI_CTRL_CPHA_Msk | SCB_SPI_CTRL_CPOL_Msk)
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* UART parity and parity enable combination */
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_UART_RX_CTRL_SET_PARITY_Msk      (SCB_UART_RX_CTRL_PARITY_ENABLED_Msk | \
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                                  SCB_UART_RX_CTRL_PARITY_Msk)
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_UART_RX_CTRL_SET_PARITY_Pos      SCB_UART_RX_CTRL_PARITY_Pos
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_UART_TX_CTRL_SET_PARITY_Msk      (SCB_UART_TX_CTRL_PARITY_ENABLED_Msk | \
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                                  SCB_UART_TX_CTRL_PARITY_Msk)
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_UART_TX_CTRL_SET_PARITY_Pos      SCB_UART_TX_CTRL_PARITY_Pos
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* Max number of bits for byte mode */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_BYTE_WIDTH   (8UL)
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* Single unit to wait */
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_WAIT_1_UNIT  (1U)
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* Clear interrupt sources */
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_CLEAR_ALL_INTR_SRC   (0UL)
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* Hardware FIFO size */
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_FIFO_SIZE(base)    (SCB_GET_EZ_DATA_NR(base) / 2UL)
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /* Provides a list of allowed sources */
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_TX_INTR_MASK     (CY_SCB_TX_INTR_LEVEL     | CY_SCB_TX_INTR_NOT_FULL  | CY_SCB_TX_IN
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  CY_SCB_TX_INTR_OVERFLOW  | CY_SCB_TX_INTR_UNDERFLOW | CY_SCB_TX_IN
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  CY_SCB_TX_INTR_UART_NACK | CY_SCB_TX_INTR_UART_ARB_LOST)
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_RX_INTR_MASK     (CY_SCB_RX_INTR_LEVEL             | CY_SCB_RX_INTR_NOT_EMPTY | CY_S
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  CY_SCB_RX_INTR_OVERFLOW          | CY_SCB_RX_INTR_UNDERFLOW       
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  CY_SCB_RX_INTR_UART_FRAME_ERROR  | CY_SCB_RX_INTR_UART_PARITY_ERRO
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  CY_SCB_RX_INTR_UART_BREAK_DETECT)
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SLAVE_INTR_MASK  (CY_SCB_SLAVE_INTR_I2C_ARB_LOST   | CY_SCB_SLAVE_INTR_I2C_NACK | CY
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  CY_SCB_SLAVE_INTR_I2C_WRITE_STOP | CY_SCB_SLAVE_INTR_I2C_STOP | CY
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  CY_SCB_SLAVE_INTR_I2C_ADDR_MATCH | CY_SCB_SLAVE_INTR_I2C_GENERAL_A
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  CY_SCB_SLAVE_INTR_I2C_BUS_ERROR  | CY_SCB_SLAVE_INTR_SPI_BUS_ERROR
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_MASTER_INTR_MASK (CY_SCB_MASTER_INTR_I2C_ARB_LOST  | CY_SCB_MASTER_INTR_I2C_NACK | \
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  CY_SCB_MASTER_INTR_I2C_ACK       | CY_SCB_MASTER_INTR_I2C_STOP | \
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 35


 544:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****                                  CY_SCB_MASTER_INTR_I2C_BUS_ERROR | CY_SCB_MASTER_INTR_SPI_DONE)
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_I2C_INTR_MASK    CY_SCB_I2C_INTR_WAKEUP
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_SPI_INTR_MASK    CY_SCB_SPI_INTR_WAKEUP
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_IS_INTR_VALID(intr, mask)            ( 0UL == ((intr) & ((uint32_t) ~(mask))) )
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_IS_TRIGGER_LEVEL_VALID(base, level)  ((level) < Cy_SCB_GetFifoSize(base))
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_IS_I2C_ADDR_VALID(addr)              ( (0U == ((addr) & 0x80U)) )
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_IS_BUFFER_VALID(buffer, size)        ( (NULL != (buffer)) && ((size) > 0UL) )
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** #define CY_SCB_IS_I2C_BUFFER_VALID(buffer, size)    ( (0UL == (size)) ? true : (NULL != (buffer)) )
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \endcond */
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /** \} group_scb_common_macros */
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /***************************************
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Inline Function Implementation
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ***************************************/
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /**
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \addtogroup group_scb_common_functions
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \{
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** */
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_ReadRxFifo
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Reads a data element directly out of the RX FIFO.
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * This function does not check whether the RX FIFO has data before reading it.
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \return
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Data from RX FIFO.
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_ReadRxFifo(CySCB_Type const *base)
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     return (base->RX_FIFO_RD);
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_SetRxFifoLevel
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Sets the RX FIFO level. When there are more data elements in the RX FIFO than
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * this level, the RX FIFO level interrupt is triggered.
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param level
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * When there are more data elements in the FIFO than this level, the RX level
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 36


 601:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * interrupt is triggered.
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void Cy_SCB_SetRxFifoLevel(CySCB_Type *base, uint32_t level)
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     CY_ASSERT_L2(CY_SCB_IS_TRIGGER_LEVEL_VALID(base, level));
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     base->RX_FIFO_CTRL = _CLR_SET_FLD32U(base->RX_FIFO_CTRL, SCB_RX_FIFO_CTRL_TRIGGER_LEVEL, level)
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_GetNumInRxFifo
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Returns the number of data elements currently in the RX FIFO.
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \return
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The number or data elements in RX FIFO.
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetNumInRxFifo(CySCB_Type const *base)
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     return _FLD2VAL(SCB_RX_FIFO_STATUS_USED, base->RX_FIFO_STATUS);
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_GetRxSrValid
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Returns the status of the RX FIFO Shift Register valid bit.
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \return
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * 1 - RX shift register valid; 0 - RX shift register not valid.
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetRxSrValid(CySCB_Type const *base)
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     return _FLD2VAL(SCB_RX_FIFO_STATUS_SR_VALID, base->RX_FIFO_STATUS);
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_ClearRxFifo
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Clears the RX FIFO and shifter.
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 37


 658:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \note
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * If there is partial data in the shifter, it is cleared and lost.
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void Cy_SCB_ClearRxFifo(CySCB_Type* base)
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     base->RX_FIFO_CTRL |= (uint32_t)  SCB_RX_FIFO_CTRL_CLEAR_Msk;
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     base->RX_FIFO_CTRL &= (uint32_t) ~SCB_RX_FIFO_CTRL_CLEAR_Msk;
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     (void) base->RX_FIFO_CTRL;
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_WriteTxFifo
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Writes data directly into the TX FIFO.
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * This function does not check whether the TX FIFO is not full before writing
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * into it.
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param data
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Data to write to the TX FIFO.
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void Cy_SCB_WriteTxFifo(CySCB_Type* base, uint32_t data)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     base->TX_FIFO_WR = data;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_SetTxFifoLevel
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Sets the TX FIFO level. When there are fewer data elements in the TX FIFO than
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * this level, the TX FIFO level interrupt is triggered.
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param level
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * When there are fewer data elements in the FIFO than this level, the TX level
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * interrupt is triggered.
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void Cy_SCB_SetTxFifoLevel(CySCB_Type *base, uint32_t level)
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     CY_ASSERT_L2(CY_SCB_IS_TRIGGER_LEVEL_VALID(base, level));
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     base->TX_FIFO_CTRL = _CLR_SET_FLD32U(base->TX_FIFO_CTRL, SCB_TX_FIFO_CTRL_TRIGGER_LEVEL, level)
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 38


 715:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_GetNumInTxFifo
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Returns the number of data elements currently in the TX FIFO.
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \return
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The number or data elements in the TX FIFO.
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetNumInTxFifo(CySCB_Type const *base)
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     return _FLD2VAL(SCB_TX_FIFO_STATUS_USED, base->TX_FIFO_STATUS);
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_GetTxSrValid
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Returns the status of the TX FIFO Shift Register valid bit.
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \return
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * 1 - TX shift register valid; 0 - TX shift register not valid.
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetTxSrValid(CySCB_Type const *base)
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     return _FLD2VAL(SCB_TX_FIFO_STATUS_SR_VALID, base->TX_FIFO_STATUS);
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_IsTxComplete
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Checks whether the TX FIFO and Shifter are empty and there is no more data to send.
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Pointer to SPI the SCB instance.
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \return
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * If true, transmission complete. If false, transmission is not complete.
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE bool Cy_SCB_IsTxComplete(CySCB_Type const *base)
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****      return (0UL == (Cy_SCB_GetNumInTxFifo(base) + Cy_SCB_GetTxSrValid(base)));
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 39


 772:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_ClearTxFifo
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Clears the TX FIFO.
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \note
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The TX FIFO clear operation also clears the shift register. Thus the shifter
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * could be cleared in the middle of a data element transfer. Thia results in
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * "ones" being sent on the bus for the remainder of the transfer.
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void Cy_SCB_ClearTxFifo(CySCB_Type *base)
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     base->TX_FIFO_CTRL |= (uint32_t)  SCB_TX_FIFO_CTRL_CLEAR_Msk;
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     base->TX_FIFO_CTRL &= (uint32_t) ~SCB_TX_FIFO_CTRL_CLEAR_Msk;
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     (void) base->TX_FIFO_CTRL;
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_SetByteMode
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Sets whether the RX and TX FIFOs are in byte mode.
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The FIFOs are either 16-bit wide or 8-bit wide (byte mode).
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * When the FIFO is in byte mode it is twice as deep. See the device datasheet
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * for FIFO depths.
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param byteMode
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * If true, TX and RX FIFOs are 8-bit wide. If false, the FIFOs are 16-bit wide.
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void Cy_SCB_SetByteMode(CySCB_Type *base, bool byteMode)
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     if (byteMode)
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****         base->CTRL |=  SCB_CTRL_BYTE_MODE_Msk;
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     else
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     {
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****         base->CTRL &= ~SCB_CTRL_BYTE_MODE_Msk;
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     }
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_GetInterruptCause
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 40


 829:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Returns the mask of bits showing the source of the current triggered
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * interrupt. This is useful for modes of operation where an interrupt can
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * be generated by conditions in multiple interrupt source registers.
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \return
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The mask with the OR of the following conditions that have been triggered.
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * See \ref group_scb_common_macros_intr_cause for the set of constants.
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetInterruptCause(CySCB_Type const *base)
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     return (base->INTR_CAUSE);
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_GetRxInterruptStatus
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Returns the RX interrupt request register. This register contains the current
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * status of the RX interrupt sources.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \return
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The current status of the RX interrupt sources. Each constant is a bit field
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * value. The value returned may have multiple bits set to indicate the
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * current status.
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * See \ref group_scb_common_macros_rx_intr for the set of constants.
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetRxInterruptStatus(CySCB_Type const *base)
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     return (base->INTR_RX & CY_SCB_RX_INTR_MASK);
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_SetRxInterruptMask
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Writes the RX interrupt mask register. This register configures which bits
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * from the RX interrupt request register can trigger an interrupt event.
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param interruptMask
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Enabled RX interrupt sources.
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * See \ref group_scb_common_macros_rx_intr.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 41


 886:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void Cy_SCB_SetRxInterruptMask(CySCB_Type *base, uint32_t interruptMask)
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     CY_ASSERT_L2(CY_SCB_IS_INTR_VALID(interruptMask, CY_SCB_RX_INTR_MASK));
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     base->INTR_RX_MASK = interruptMask;
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_GetRxInterruptMask
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Returns the RX interrupt mask register. This register specifies which bits
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * from the RX interrupt request register trigger can an interrupt event.
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \return
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Enabled RX interrupt sources.
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * See \ref group_scb_common_macros_rx_intr for the set of constants.
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetRxInterruptMask(CySCB_Type const *base)
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     return (base->INTR_RX_MASK);
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_GetRxInterruptStatusMasked
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Returns the RX interrupt masked request register. This register contains
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * a logical AND of corresponding bits from the RX interrupt request and
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * mask registers.
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * This function is intended to be used in the interrupt service routine to
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * identify which of the enabled RX interrupt sources caused the interrupt event.
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \return
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The current status of enabled RX interrupt sources.
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * See \ref group_scb_common_macros_rx_intr for the set of constants.
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE uint32_t Cy_SCB_GetRxInterruptStatusMasked(CySCB_Type const *base)
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     return (base->INTR_RX_MASKED);
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** }
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** /*******************************************************************************
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Function Name: Cy_SCB_ClearRxInterrupt
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** ****************************************************************************//**
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 42


 943:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * Clears the RX interrupt sources in the interrupt request register.
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param base
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The pointer to the SCB instance.
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \param interruptMask
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * The RX interrupt sources to be cleared.
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * See \ref group_scb_common_macros_rx_intr for the set of constants.
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** * \note
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *  - CY_SCB_INTR_RX_FIFO_LEVEL interrupt source is not cleared when
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *    the RX FIFO has more entries than the level.
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *  - CY_SCB_INTR_RX_NOT_EMPTY interrupt source is not cleared when the
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *    RX FIFO is not empty.
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *  - CY_SCB_INTR_RX_FULL interrupt source is not cleared when the
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *    RX FIFO is full.
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** *******************************************************************************/
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** __STATIC_INLINE void Cy_SCB_ClearRxInterrupt(CySCB_Type *base, uint32_t interruptMask)
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** {
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     CY_ASSERT_L2(CY_SCB_IS_INTR_VALID(interruptMask, CY_SCB_RX_INTR_MASK));
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h **** 
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     base->INTR_RX = interruptMask;
  66              		.loc 3 965 0
  67 001e 0123     		movs	r3, #1
  68 0020 C4F8C03F 		str	r3, [r4, #4032]
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_common.h ****     (void) base->INTR_RX;
  69              		.loc 3 966 0
  70 0024 D4F8C03F 		ldr	r3, [r4, #4032]
  71              	.LVL3:
  72              	.LBE30:
  73              	.LBE29:
  74              	.LBE28:
   5:main_cm4.c    ****     float value;
   6:main_cm4.c    ****         
   7:main_cm4.c    ****     Cy_SCB_UART_GetArray(UART_HW, &value, 4);
   8:main_cm4.c    ****     Cy_SCB_UART_PutArray(UART_HW, &value, 4);
   9:main_cm4.c    ****     
  10:main_cm4.c    ****     Cy_SCB_UART_ClearRxFifoStatus(UART_HW,CY_SCB_UART_RX_TRIGGER);
  11:main_cm4.c    **** }
  75              		.loc 1 11 0
  76 0028 02B0     		add	sp, sp, #8
  77              		.cfi_def_cfa_offset 8
  78              		@ sp needed
  79 002a 10BD     		pop	{r4, pc}
  80              	.L4:
  81              		.align	2
  82              	.L3:
  83 002c 00006640 		.word	1080426496
  84              		.cfi_endproc
  85              	.LFE467:
  86              		.size	uart_irq_handler, .-uart_irq_handler
  87              		.section	.text.main,"ax",%progbits
  88              		.align	2
  89              		.global	main
  90              		.thumb
  91              		.thumb_func
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 43


  92              		.type	main, %function
  93              	main:
  94              	.LFB468:
  12:main_cm4.c    **** 
  13:main_cm4.c    **** int main(void)
  14:main_cm4.c    **** {
  95              		.loc 1 14 0
  96              		.cfi_startproc
  97              		@ Volatile: function does not return.
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100 0000 08B5     		push	{r3, lr}
 101              		.cfi_def_cfa_offset 8
 102              		.cfi_offset 3, -8
 103              		.cfi_offset 14, -4
 104              	.LBB31:
 105              	.LBB32:
 106              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     02. February 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                     __asm
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                  inline
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 44


  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 107              		.loc 4 85 0
 108              		.syntax unified
 109              	@ 85 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 110 0002 62B6     		cpsie i
 111              	@ 0 "" 2
 112              		.thumb
 113              		.syntax unified
 114              	.LBE32:
 115              	.LBE31:
  15:main_cm4.c    ****     __enable_irq();
  16:main_cm4.c    ****     
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 45


  17:main_cm4.c    ****     Cy_SysInt_Init(&UART_INTERRUPT_cfg,&uart_irq_handler);
 116              		.loc 1 17 0
 117 0004 154C     		ldr	r4, .L10
 118 0006 1649     		ldr	r1, .L10+4
 119 0008 2046     		mov	r0, r4
 120 000a FFF7FEFF 		bl	Cy_SysInt_Init
 121              	.LVL4:
  18:main_cm4.c    ****     NVIC_ClearPendingIRQ(UART_INTERRUPT_cfg.intrSrc);
 122              		.loc 1 18 0
 123 000e B4F90030 		ldrsh	r3, [r4]
 124              	.LVL5:
 125              	.LBB33:
 126              	.LBB34:
 127              		.file 5 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     30. January 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 46


  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 47


 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 48


 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 49


 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 50


 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 51


 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 52


 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 53


 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 54


 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 55


 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 56


 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 57


 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 58


 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 59


 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 60


 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 61


 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 62


 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 63


1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 64


1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 65


1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 66


1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 67


1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 68


1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 69


1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 70


1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 71


1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 72


1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 73


1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 74


1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 75


1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 76


1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 128              		.loc 5 1761 0
 129 0012 002B     		cmp	r3, #0
 130 0014 08DB     		blt	.L6
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 131              		.loc 5 1763 0
 132 0016 5A09     		lsrs	r2, r3, #5
 133 0018 03F01F00 		and	r0, r3, #31
 134 001c 0121     		movs	r1, #1
 135 001e 8140     		lsls	r1, r1, r0
 136 0020 6032     		adds	r2, r2, #96
 137 0022 1048     		ldr	r0, .L10+8
 138 0024 40F82210 		str	r1, [r0, r2, lsl #2]
 139              	.L6:
 140              	.LVL6:
 141              	.LBE34:
 142              	.LBE33:
 143              	.LBB35:
 144              	.LBB36:
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 145              		.loc 5 1672 0
 146 0028 002B     		cmp	r3, #0
 147 002a 08DB     		blt	.L7
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 148              		.loc 5 1674 0
 149 002c 5909     		lsrs	r1, r3, #5
 150 002e 03F01F03 		and	r3, r3, #31
 151              	.LVL7:
 152 0032 0122     		movs	r2, #1
 153 0034 02FA03F3 		lsl	r3, r2, r3
 154 0038 0A4A     		ldr	r2, .L10+8
 155 003a 42F82130 		str	r3, [r2, r1, lsl #2]
 156              	.L7:
 157              	.LVL8:
 158              	.LBE36:
 159              	.LBE35:
  19:main_cm4.c    **** 	NVIC_EnableIRQ(UART_INTERRUPT_cfg.intrSrc);
  20:main_cm4.c    ****     
  21:main_cm4.c    ****     UART_Start();
 160              		.loc 1 21 0
 161 003e FFF7FEFF 		bl	UART_Start
 162              	.LVL9:
 163              	.L8:
  22:main_cm4.c    ****     
  23:main_cm4.c    ****     for(;;)
  24:main_cm4.c    ****     {
  25:main_cm4.c    ****         CyDelay(1000);
 164              		.loc 1 25 0 discriminator 1
 165 0042 4FF47A70 		mov	r0, #1000
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 77


 166 0046 FFF7FEFF 		bl	Cy_SysLib_Delay
 167              	.LVL10:
 168              	.LBB37:
 169              	.LBB38:
 170              		.file 6 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.10.1
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio General Purpose Input Output (GPIO)
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 78


  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using,
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance]
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 79


 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "syslib/cy_syslib.h"
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       10
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16u)
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * GPIO Driver error codes
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00u,                                    /**< Returned successful */
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01u, /**< Bad parameter was passed */
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 80


 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct {
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct {
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;   /**< HSIOM selection */
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 81


 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)            
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 82


 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< \brief Analog High-Z. Input buffer off
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< \brief Resistive Pull-Up. Input buffer
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< \brief Resistive Pull-Down. Input buff
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< \brief Open Drain, Drives Low. Input b
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< \brief Open Drain, Drives High. Input 
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< \brief Strong Drive. Input buffer off 
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< \brief Resistive Pull-Up/Down. Input b
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< \brief Digital High-Z. Input buffer on
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< \brief Resistive Pull-Up. Input buffer
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 83


 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< \brief Resistive Pull-Down. Input buff
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< \brief Open Drain, Drives Low. Input b
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< \brief Open Drain, Drives High. Input 
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< \brief Strong Drive. Input buffer on *
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< \brief Resistive Pull-Up/Down. Input b
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< \brief Input buffer compatible with CM
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< \brief Input buffer compatible with TT
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< \brief Fast slew rate */
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< \brief Slow slew rate */
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< \brief Full drive strength: Max drive 
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< \brief 1/2 drive strength: 1/2 drive c
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< \brief 1/4 drive strength: 1/4 drive c
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< \brief 1/8 drive strength: 1/8 drive c
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< \brief Disable the pin interrupt gener
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< \brief Rising-Edge interrupt */
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< \brief Falling-Edge interrupt */
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< \brief Both-Edge interrupt */
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< \brief Unregulated output buffer */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< \brief Regulated output buffer */
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 84


 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< \brief Single ended input buffer */
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< \brief Differential input buffer */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< \brief CMOS input buffer (single-ended
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< \brief TTL input buffer (single-ended)
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< \brief 0.5xVddio or 0.5xVoh (different
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< \brief 0.4xVddio or 0.4xVoh (different
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< \brief Vref from analog pin */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< \brief Vref from internal 1.2V referen
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< \brief Vref from AMUXBUS_A */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< \brief Vref from AMUXBUS_B */
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< \brief Voh = 1 x Reference */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< \brief Voh = 1.25 x Reference */
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< \brief Voh = 1.49 x Reference */
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< \brief Voh = 1.67 x Reference */
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< \brief Voh = 2.08 x Reference */
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< \brief Voh = 2.50 x Reference */
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< \brief Voh = 2.78 x Reference */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< \brief Voh = 4.16 x Reference */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 85


 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 86


 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_0_31 != 0) || defined (CY_DOXYGEN)
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_0_31 != 0) */
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_32_63 != 0) || defined (CY_DOXYGEN)
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_32_63 != 0) */
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_64_95 != 0) || defined (CY_DOXYGEN)
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_64_95 != 0) */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_96_127 != 0) || defined (CY_DOXYGEN)
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_96_127 != 0) */
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the HSIOM connection to the pin.
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 87


 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_Type* portAddrHSIOM;
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_Type*)(HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = portAddrHSIOM->PORT_SEL0 & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSE
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portAddrHSIOM->PORT_SEL0 = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HS
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = portAddrHSIOM->PORT_SEL1 & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSE
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portAddrHSIOM->PORT_SEL1 = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HS
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the current HSIOM multiplexer connection to the pin.
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 88


 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_Type* portAddrHSIOM;
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_Type*)(HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (portAddrHSIOM->PORT_SEL0 >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY_GPIO_HSIO
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (portAddrHSIOM->PORT_SEL1 >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY_GPIO_HSIO
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Retrieves the port address based on the given port number.
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* base;
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****          base = (GPIO_PRT_Type *)(GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base = (GPIO_PRT_Type *)(GPIO_BASE);
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base);
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 89


 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Reads the current logic level on the input buffer of the pin.
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->IN >> (pinNum)) & CY_GPIO_IN_MASK;
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Write a logic 0 or logic 1 state to the output driver.
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 90


 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base->OUT_CLR = CY_GPIO_OUT_MASK << pinNum;
 171              		.loc 6 749 0 discriminator 1
 172 004a 074C     		ldr	r4, .L10+12
 173 004c 0825     		movs	r5, #8
 174 004e 6560     		str	r5, [r4, #4]
 175              	.LVL11:
 176              	.LBE38:
 177              	.LBE37:
  26:main_cm4.c    ****         Cy_GPIO_Write(RED_PORT,RED_NUM,0);
  27:main_cm4.c    ****         CyDelay(1000);
 178              		.loc 1 27 0 discriminator 1
 179 0050 4FF47A70 		mov	r0, #1000
 180 0054 FFF7FEFF 		bl	Cy_SysLib_Delay
 181              	.LVL12:
 182              	.LBB39:
 183              	.LBB40:
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base->OUT_SET = CY_GPIO_OUT_MASK << pinNum;
 184              		.loc 6 753 0 discriminator 1
 185 0058 A560     		str	r5, [r4, #8]
 186 005a F2E7     		b	.L8
 187              	.L11:
 188              		.align	2
 189              	.L10:
 190 005c 00000000 		.word	UART_INTERRUPT_cfg
 191 0060 00000000 		.word	uart_irq_handler
 192 0064 00E100E0 		.word	-536813312
 193 0068 00003240 		.word	1077018624
 194              	.LBE40:
 195              	.LBE39:
 196              		.cfi_endproc
 197              	.LFE468:
 198              		.size	main, .-main
 199              		.text
 200              	.Letext0:
 201              		.file 7 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/psoc62/include/cy8c6247bzi_d54.h"
 202              		.file 8 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 203              		.file 9 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 204              		.file 10 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/ip/cyip_gpio.h"
 205              		.file 11 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/ip/cyip_scb.h"
 206              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 207              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 208              		.file 14 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 91


 209              		.file 15 "Generated_Source\\PSoC6/UART.h"
 210              		.section	.debug_info,"",%progbits
 211              	.Ldebug_info0:
 212 0000 57110000 		.4byte	0x1157
 213 0004 0400     		.2byte	0x4
 214 0006 00000000 		.4byte	.Ldebug_abbrev0
 215 000a 04       		.byte	0x4
 216 000b 01       		.uleb128 0x1
 217 000c 94030000 		.4byte	.LASF326
 218 0010 0C       		.byte	0xc
 219 0011 98000000 		.4byte	.LASF327
 220 0015 070A0000 		.4byte	.LASF328
 221 0019 00000000 		.4byte	.Ldebug_ranges0+0
 222 001d 00000000 		.4byte	0
 223 0021 00000000 		.4byte	.Ldebug_line0
 224 0025 02       		.uleb128 0x2
 225 0026 02       		.byte	0x2
 226 0027 E6030000 		.4byte	0x3e6
 227 002b 07       		.byte	0x7
 228 002c 24       		.byte	0x24
 229 002d E6030000 		.4byte	0x3e6
 230 0031 03       		.uleb128 0x3
 231 0032 E1150000 		.4byte	.LASF0
 232 0036 71       		.sleb128 -15
 233 0037 03       		.uleb128 0x3
 234 0038 4D110000 		.4byte	.LASF1
 235 003c 72       		.sleb128 -14
 236 003d 03       		.uleb128 0x3
 237 003e 16160000 		.4byte	.LASF2
 238 0042 73       		.sleb128 -13
 239 0043 03       		.uleb128 0x3
 240 0044 D3110000 		.4byte	.LASF3
 241 0048 74       		.sleb128 -12
 242 0049 03       		.uleb128 0x3
 243 004a C10D0000 		.4byte	.LASF4
 244 004e 75       		.sleb128 -11
 245 004f 03       		.uleb128 0x3
 246 0050 76140000 		.4byte	.LASF5
 247 0054 76       		.sleb128 -10
 248 0055 03       		.uleb128 0x3
 249 0056 F4060000 		.4byte	.LASF6
 250 005a 7B       		.sleb128 -5
 251 005b 03       		.uleb128 0x3
 252 005c 64140000 		.4byte	.LASF7
 253 0060 7C       		.sleb128 -4
 254 0061 03       		.uleb128 0x3
 255 0062 88030000 		.4byte	.LASF8
 256 0066 7E       		.sleb128 -2
 257 0067 03       		.uleb128 0x3
 258 0068 70130000 		.4byte	.LASF9
 259 006c 7F       		.sleb128 -1
 260 006d 04       		.uleb128 0x4
 261 006e 30170000 		.4byte	.LASF10
 262 0072 00       		.byte	0
 263 0073 04       		.uleb128 0x4
 264 0074 D40E0000 		.4byte	.LASF11
 265 0078 01       		.byte	0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 92


 266 0079 04       		.uleb128 0x4
 267 007a 5C020000 		.4byte	.LASF12
 268 007e 02       		.byte	0x2
 269 007f 04       		.uleb128 0x4
 270 0080 75120000 		.4byte	.LASF13
 271 0084 03       		.byte	0x3
 272 0085 04       		.uleb128 0x4
 273 0086 47100000 		.4byte	.LASF14
 274 008a 04       		.byte	0x4
 275 008b 04       		.uleb128 0x4
 276 008c B3160000 		.4byte	.LASF15
 277 0090 05       		.byte	0x5
 278 0091 04       		.uleb128 0x4
 279 0092 450E0000 		.4byte	.LASF16
 280 0096 06       		.byte	0x6
 281 0097 04       		.uleb128 0x4
 282 0098 EB040000 		.4byte	.LASF17
 283 009c 07       		.byte	0x7
 284 009d 04       		.uleb128 0x4
 285 009e 11120000 		.4byte	.LASF18
 286 00a2 08       		.byte	0x8
 287 00a3 04       		.uleb128 0x4
 288 00a4 7A090000 		.4byte	.LASF19
 289 00a8 09       		.byte	0x9
 290 00a9 04       		.uleb128 0x4
 291 00aa EA090000 		.4byte	.LASF20
 292 00ae 0A       		.byte	0xa
 293 00af 04       		.uleb128 0x4
 294 00b0 61070000 		.4byte	.LASF21
 295 00b4 0B       		.byte	0xb
 296 00b5 04       		.uleb128 0x4
 297 00b6 E0100000 		.4byte	.LASF22
 298 00ba 0C       		.byte	0xc
 299 00bb 04       		.uleb128 0x4
 300 00bc 07050000 		.4byte	.LASF23
 301 00c0 0D       		.byte	0xd
 302 00c1 04       		.uleb128 0x4
 303 00c2 B6110000 		.4byte	.LASF24
 304 00c6 0E       		.byte	0xe
 305 00c7 04       		.uleb128 0x4
 306 00c8 B9020000 		.4byte	.LASF25
 307 00cc 0F       		.byte	0xf
 308 00cd 04       		.uleb128 0x4
 309 00ce A2150000 		.4byte	.LASF26
 310 00d2 10       		.byte	0x10
 311 00d3 04       		.uleb128 0x4
 312 00d4 7D0C0000 		.4byte	.LASF27
 313 00d8 11       		.byte	0x11
 314 00d9 04       		.uleb128 0x4
 315 00da 85040000 		.4byte	.LASF28
 316 00de 12       		.byte	0x12
 317 00df 04       		.uleb128 0x4
 318 00e0 610C0000 		.4byte	.LASF29
 319 00e4 13       		.byte	0x13
 320 00e5 04       		.uleb128 0x4
 321 00e6 40020000 		.4byte	.LASF30
 322 00ea 14       		.byte	0x14
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 93


 323 00eb 04       		.uleb128 0x4
 324 00ec AC060000 		.4byte	.LASF31
 325 00f0 15       		.byte	0x15
 326 00f1 04       		.uleb128 0x4
 327 00f2 660A0000 		.4byte	.LASF32
 328 00f6 16       		.byte	0x16
 329 00f7 04       		.uleb128 0x4
 330 00f8 0D020000 		.4byte	.LASF33
 331 00fc 17       		.byte	0x17
 332 00fd 04       		.uleb128 0x4
 333 00fe 07110000 		.4byte	.LASF34
 334 0102 18       		.byte	0x18
 335 0103 04       		.uleb128 0x4
 336 0104 0C0D0000 		.4byte	.LASF35
 337 0108 19       		.byte	0x19
 338 0109 04       		.uleb128 0x4
 339 010a E0000000 		.4byte	.LASF36
 340 010e 1A       		.byte	0x1a
 341 010f 04       		.uleb128 0x4
 342 0110 4A080000 		.4byte	.LASF37
 343 0114 1B       		.byte	0x1b
 344 0115 04       		.uleb128 0x4
 345 0116 20180000 		.4byte	.LASF38
 346 011a 1C       		.byte	0x1c
 347 011b 04       		.uleb128 0x4
 348 011c F4140000 		.4byte	.LASF39
 349 0120 1D       		.byte	0x1d
 350 0121 04       		.uleb128 0x4
 351 0122 930C0000 		.4byte	.LASF40
 352 0126 1E       		.byte	0x1e
 353 0127 04       		.uleb128 0x4
 354 0128 FB0A0000 		.4byte	.LASF41
 355 012c 1F       		.byte	0x1f
 356 012d 04       		.uleb128 0x4
 357 012e 74100000 		.4byte	.LASF42
 358 0132 20       		.byte	0x20
 359 0133 04       		.uleb128 0x4
 360 0134 99070000 		.4byte	.LASF43
 361 0138 21       		.byte	0x21
 362 0139 04       		.uleb128 0x4
 363 013a CF160000 		.4byte	.LASF44
 364 013e 22       		.byte	0x22
 365 013f 04       		.uleb128 0x4
 366 0140 790B0000 		.4byte	.LASF45
 367 0144 23       		.byte	0x23
 368 0145 04       		.uleb128 0x4
 369 0146 9B010000 		.4byte	.LASF46
 370 014a 24       		.byte	0x24
 371 014b 04       		.uleb128 0x4
 372 014c 99110000 		.4byte	.LASF47
 373 0150 25       		.byte	0x25
 374 0151 04       		.uleb128 0x4
 375 0152 8F060000 		.4byte	.LASF48
 376 0156 26       		.byte	0x26
 377 0157 04       		.uleb128 0x4
 378 0158 C4150000 		.4byte	.LASF49
 379 015c 27       		.byte	0x27
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 94


 380 015d 04       		.uleb128 0x4
 381 015e 610D0000 		.4byte	.LASF50
 382 0162 28       		.byte	0x28
 383 0163 04       		.uleb128 0x4
 384 0164 0E070000 		.4byte	.LASF51
 385 0168 29       		.byte	0x29
 386 0169 04       		.uleb128 0x4
 387 016a 150E0000 		.4byte	.LASF52
 388 016e 2A       		.byte	0x2a
 389 016f 04       		.uleb128 0x4
 390 0170 49120000 		.4byte	.LASF53
 391 0174 2B       		.byte	0x2b
 392 0175 04       		.uleb128 0x4
 393 0176 05010000 		.4byte	.LASF54
 394 017a 2C       		.byte	0x2c
 395 017b 04       		.uleb128 0x4
 396 017c A7050000 		.4byte	.LASF55
 397 0180 2D       		.byte	0x2d
 398 0181 04       		.uleb128 0x4
 399 0182 420D0000 		.4byte	.LASF56
 400 0186 2E       		.byte	0x2e
 401 0187 04       		.uleb128 0x4
 402 0188 7D110000 		.4byte	.LASF57
 403 018c 2F       		.byte	0x2f
 404 018d 04       		.uleb128 0x4
 405 018e 17100000 		.4byte	.LASF58
 406 0192 30       		.byte	0x30
 407 0193 04       		.uleb128 0x4
 408 0194 F0160000 		.4byte	.LASF59
 409 0198 31       		.byte	0x31
 410 0199 04       		.uleb128 0x4
 411 019a 15130000 		.4byte	.LASF60
 412 019e 32       		.byte	0x32
 413 019f 04       		.uleb128 0x4
 414 01a0 D10A0000 		.4byte	.LASF61
 415 01a4 33       		.byte	0x33
 416 01a5 04       		.uleb128 0x4
 417 01a6 16000000 		.4byte	.LASF62
 418 01aa 34       		.byte	0x34
 419 01ab 04       		.uleb128 0x4
 420 01ac B80E0000 		.4byte	.LASF63
 421 01b0 35       		.byte	0x35
 422 01b1 04       		.uleb128 0x4
 423 01b2 7D050000 		.4byte	.LASF64
 424 01b6 36       		.byte	0x36
 425 01b7 04       		.uleb128 0x4
 426 01b8 450C0000 		.4byte	.LASF65
 427 01bc 37       		.byte	0x37
 428 01bd 04       		.uleb128 0x4
 429 01be B3090000 		.4byte	.LASF66
 430 01c2 38       		.byte	0x38
 431 01c3 04       		.uleb128 0x4
 432 01c4 BF000000 		.4byte	.LASF67
 433 01c8 39       		.byte	0x39
 434 01c9 04       		.uleb128 0x4
 435 01ca 27030000 		.4byte	.LASF68
 436 01ce 3A       		.byte	0x3a
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 95


 437 01cf 04       		.uleb128 0x4
 438 01d0 17080000 		.4byte	.LASF69
 439 01d4 3B       		.byte	0x3b
 440 01d5 04       		.uleb128 0x4
 441 01d6 42090000 		.4byte	.LASF70
 442 01da 3C       		.byte	0x3c
 443 01db 04       		.uleb128 0x4
 444 01dc 58170000 		.4byte	.LASF71
 445 01e0 3D       		.byte	0x3d
 446 01e1 04       		.uleb128 0x4
 447 01e2 FE0E0000 		.4byte	.LASF72
 448 01e6 3E       		.byte	0x3e
 449 01e7 04       		.uleb128 0x4
 450 01e8 84020000 		.4byte	.LASF73
 451 01ec 3F       		.byte	0x3f
 452 01ed 04       		.uleb128 0x4
 453 01ee A4120000 		.4byte	.LASF74
 454 01f2 40       		.byte	0x40
 455 01f3 04       		.uleb128 0x4
 456 01f4 490A0000 		.4byte	.LASF75
 457 01f8 41       		.byte	0x41
 458 01f9 04       		.uleb128 0x4
 459 01fa 52030000 		.4byte	.LASF76
 460 01fe 42       		.byte	0x42
 461 01ff 04       		.uleb128 0x4
 462 0200 A4130000 		.4byte	.LASF77
 463 0204 43       		.byte	0x43
 464 0205 04       		.uleb128 0x4
 465 0206 280B0000 		.4byte	.LASF78
 466 020a 44       		.byte	0x44
 467 020b 04       		.uleb128 0x4
 468 020c 7C170000 		.4byte	.LASF79
 469 0210 45       		.byte	0x45
 470 0211 04       		.uleb128 0x4
 471 0212 230F0000 		.4byte	.LASF80
 472 0216 46       		.byte	0x46
 473 0217 04       		.uleb128 0x4
 474 0218 15060000 		.4byte	.LASF81
 475 021c 47       		.byte	0x47
 476 021d 04       		.uleb128 0x4
 477 021e CA120000 		.4byte	.LASF82
 478 0222 48       		.byte	0x48
 479 0223 04       		.uleb128 0x4
 480 0224 980A0000 		.4byte	.LASF83
 481 0228 49       		.byte	0x49
 482 0229 04       		.uleb128 0x4
 483 022a 2A010000 		.4byte	.LASF84
 484 022e 4A       		.byte	0x4a
 485 022f 04       		.uleb128 0x4
 486 0230 810E0000 		.4byte	.LASF85
 487 0234 4B       		.byte	0x4b
 488 0235 04       		.uleb128 0x4
 489 0236 3F0F0000 		.4byte	.LASF86
 490 023a 4C       		.byte	0x4c
 491 023b 04       		.uleb128 0x4
 492 023c 31060000 		.4byte	.LASF87
 493 0240 4D       		.byte	0x4d
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 96


 494 0241 04       		.uleb128 0x4
 495 0242 F0070000 		.4byte	.LASF88
 496 0246 4E       		.byte	0x4e
 497 0247 04       		.uleb128 0x4
 498 0248 B40A0000 		.4byte	.LASF89
 499 024c 4F       		.byte	0x4f
 500 024d 04       		.uleb128 0x4
 501 024e 62010000 		.4byte	.LASF90
 502 0252 50       		.byte	0x50
 503 0253 04       		.uleb128 0x4
 504 0254 25110000 		.4byte	.LASF91
 505 0258 51       		.byte	0x51
 506 0259 04       		.uleb128 0x4
 507 025a D2070000 		.4byte	.LASF92
 508 025e 52       		.byte	0x52
 509 025f 04       		.uleb128 0x4
 510 0260 0B170000 		.4byte	.LASF93
 511 0264 53       		.byte	0x53
 512 0265 04       		.uleb128 0x4
 513 0266 EA170000 		.4byte	.LASF94
 514 026a 54       		.byte	0x54
 515 026b 04       		.uleb128 0x4
 516 026c 960B0000 		.4byte	.LASF95
 517 0270 55       		.byte	0x55
 518 0271 04       		.uleb128 0x4
 519 0272 610E0000 		.4byte	.LASF96
 520 0276 56       		.byte	0x56
 521 0277 04       		.uleb128 0x4
 522 0278 40050000 		.4byte	.LASF97
 523 027c 57       		.byte	0x57
 524 027d 04       		.uleb128 0x4
 525 027e 5A180000 		.4byte	.LASF98
 526 0282 58       		.byte	0x58
 527 0283 04       		.uleb128 0x4
 528 0284 F70F0000 		.4byte	.LASF99
 529 0288 59       		.byte	0x59
 530 0289 04       		.uleb128 0x4
 531 028a 06180000 		.4byte	.LASF100
 532 028e 5A       		.byte	0x5a
 533 028f 04       		.uleb128 0x4
 534 0290 280D0000 		.4byte	.LASF101
 535 0294 5B       		.byte	0x5b
 536 0295 04       		.uleb128 0x4
 537 0296 6E030000 		.4byte	.LASF102
 538 029a 5C       		.byte	0x5c
 539 029b 04       		.uleb128 0x4
 540 029c D2130000 		.4byte	.LASF103
 541 02a0 5D       		.byte	0x5d
 542 02a1 04       		.uleb128 0x4
 543 02a2 10150000 		.4byte	.LASF104
 544 02a6 5E       		.byte	0x5e
 545 02a7 04       		.uleb128 0x4
 546 02a8 7E0D0000 		.4byte	.LASF105
 547 02ac 5F       		.byte	0x5f
 548 02ad 04       		.uleb128 0x4
 549 02ae 5C0F0000 		.4byte	.LASF106
 550 02b2 60       		.byte	0x60
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 97


 551 02b3 04       		.uleb128 0x4
 552 02b4 04030000 		.4byte	.LASF107
 553 02b8 61       		.byte	0x61
 554 02b9 04       		.uleb128 0x4
 555 02ba 86140000 		.4byte	.LASF108
 556 02be 62       		.byte	0x62
 557 02bf 04       		.uleb128 0x4
 558 02c0 E9080000 		.4byte	.LASF109
 559 02c4 63       		.byte	0x63
 560 02c5 04       		.uleb128 0x4
 561 02c6 7A180000 		.4byte	.LASF110
 562 02ca 64       		.byte	0x64
 563 02cb 04       		.uleb128 0x4
 564 02cc A70D0000 		.4byte	.LASF111
 565 02d0 65       		.byte	0x65
 566 02d1 04       		.uleb128 0x4
 567 02d2 23070000 		.4byte	.LASF112
 568 02d6 66       		.byte	0x66
 569 02d7 04       		.uleb128 0x4
 570 02d8 0E140000 		.4byte	.LASF113
 571 02dc 67       		.byte	0x67
 572 02dd 04       		.uleb128 0x4
 573 02de D30B0000 		.4byte	.LASF114
 574 02e2 68       		.byte	0x68
 575 02e3 04       		.uleb128 0x4
 576 02e4 D4010000 		.4byte	.LASF115
 577 02e8 69       		.byte	0x69
 578 02e9 04       		.uleb128 0x4
 579 02ea 8C0F0000 		.4byte	.LASF116
 580 02ee 6A       		.byte	0x6a
 581 02ef 04       		.uleb128 0x4
 582 02f0 C7060000 		.4byte	.LASF117
 583 02f4 6B       		.byte	0x6b
 584 02f5 04       		.uleb128 0x4
 585 02f6 98170000 		.4byte	.LASF118
 586 02fa 6C       		.byte	0x6c
 587 02fb 04       		.uleb128 0x4
 588 02fc 2A0E0000 		.4byte	.LASF119
 589 0300 6D       		.byte	0x6d
 590 0301 04       		.uleb128 0x4
 591 0302 7E070000 		.4byte	.LASF120
 592 0306 6E       		.byte	0x6e
 593 0307 04       		.uleb128 0x4
 594 0308 D9140000 		.4byte	.LASF121
 595 030c 6F       		.byte	0x6f
 596 030d 04       		.uleb128 0x4
 597 030e 5F090000 		.4byte	.LASF122
 598 0312 70       		.byte	0x70
 599 0313 04       		.uleb128 0x4
 600 0314 7D000000 		.4byte	.LASF123
 601 0318 71       		.byte	0x71
 602 0319 04       		.uleb128 0x4
 603 031a CF090000 		.4byte	.LASF124
 604 031e 72       		.byte	0x72
 605 031f 04       		.uleb128 0x4
 606 0320 A2040000 		.4byte	.LASF125
 607 0324 73       		.byte	0x73
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 98


 608 0325 04       		.uleb128 0x4
 609 0326 49140000 		.4byte	.LASF126
 610 032a 74       		.byte	0x74
 611 032b 04       		.uleb128 0x4
 612 032c 220C0000 		.4byte	.LASF127
 613 0330 75       		.byte	0x75
 614 0331 04       		.uleb128 0x4
 615 0332 D90C0000 		.4byte	.LASF128
 616 0336 76       		.byte	0x76
 617 0337 04       		.uleb128 0x4
 618 0338 D2020000 		.4byte	.LASF129
 619 033c 77       		.byte	0x77
 620 033d 04       		.uleb128 0x4
 621 033e E6120000 		.4byte	.LASF130
 622 0342 78       		.byte	0x78
 623 0343 04       		.uleb128 0x4
 624 0344 31130000 		.4byte	.LASF131
 625 0348 79       		.byte	0x79
 626 0349 04       		.uleb128 0x4
 627 034a 49160000 		.4byte	.LASF132
 628 034e 7A       		.byte	0x7a
 629 034f 04       		.uleb128 0x4
 630 0350 DD0D0000 		.4byte	.LASF133
 631 0354 7B       		.byte	0x7b
 632 0355 04       		.uleb128 0x4
 633 0356 CC050000 		.4byte	.LASF134
 634 035a 7C       		.byte	0x7c
 635 035b 04       		.uleb128 0x4
 636 035c A0140000 		.4byte	.LASF135
 637 0360 7D       		.byte	0x7d
 638 0361 04       		.uleb128 0x4
 639 0362 03090000 		.4byte	.LASF136
 640 0366 7E       		.byte	0x7e
 641 0367 04       		.uleb128 0x4
 642 0368 00000000 		.4byte	.LASF137
 643 036c 7F       		.byte	0x7f
 644 036d 04       		.uleb128 0x4
 645 036e 2C100000 		.4byte	.LASF138
 646 0372 80       		.byte	0x80
 647 0373 04       		.uleb128 0x4
 648 0374 68040000 		.4byte	.LASF139
 649 0378 81       		.byte	0x81
 650 0379 04       		.uleb128 0x4
 651 037a 28140000 		.4byte	.LASF140
 652 037e 82       		.byte	0x82
 653 037f 04       		.uleb128 0x4
 654 0380 ED0B0000 		.4byte	.LASF141
 655 0384 83       		.byte	0x83
 656 0385 04       		.uleb128 0x4
 657 0386 A3000000 		.4byte	.LASF142
 658 038a 84       		.byte	0x84
 659 038b 04       		.uleb128 0x4
 660 038c 33080000 		.4byte	.LASF143
 661 0390 85       		.byte	0x85
 662 0391 04       		.uleb128 0x4
 663 0392 59130000 		.4byte	.LASF144
 664 0396 86       		.byte	0x86
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 99


 665 0397 04       		.uleb128 0x4
 666 0398 030C0000 		.4byte	.LASF145
 667 039c 87       		.byte	0x87
 668 039d 04       		.uleb128 0x4
 669 039e ED020000 		.4byte	.LASF146
 670 03a2 88       		.byte	0x88
 671 03a3 04       		.uleb128 0x4
 672 03a4 24050000 		.4byte	.LASF147
 673 03a8 89       		.byte	0x89
 674 03a9 04       		.uleb128 0x4
 675 03aa 31160000 		.4byte	.LASF148
 676 03ae 8A       		.byte	0x8a
 677 03af 04       		.uleb128 0x4
 678 03b0 9D0E0000 		.4byte	.LASF149
 679 03b4 8B       		.byte	0x8b
 680 03b5 04       		.uleb128 0x4
 681 03b6 27090000 		.4byte	.LASF150
 682 03ba 8C       		.byte	0x8c
 683 03bb 04       		.uleb128 0x4
 684 03bc 3D070000 		.4byte	.LASF151
 685 03c0 8D       		.byte	0x8d
 686 03c1 04       		.uleb128 0x4
 687 03c2 35120000 		.4byte	.LASF152
 688 03c6 8E       		.byte	0x8e
 689 03c7 04       		.uleb128 0x4
 690 03c8 FA0D0000 		.4byte	.LASF153
 691 03cc 8F       		.byte	0x8f
 692 03cd 04       		.uleb128 0x4
 693 03ce 4E060000 		.4byte	.LASF154
 694 03d2 90       		.byte	0x90
 695 03d3 04       		.uleb128 0x4
 696 03d4 630B0000 		.4byte	.LASF155
 697 03d8 91       		.byte	0x91
 698 03d9 04       		.uleb128 0x4
 699 03da D0080000 		.4byte	.LASF156
 700 03de 92       		.byte	0x92
 701 03df 04       		.uleb128 0x4
 702 03e0 170B0000 		.4byte	.LASF157
 703 03e4 F0       		.byte	0xf0
 704 03e5 00       		.byte	0
 705 03e6 05       		.uleb128 0x5
 706 03e7 02       		.byte	0x2
 707 03e8 05       		.byte	0x5
 708 03e9 A1020000 		.4byte	.LASF158
 709 03ed 06       		.uleb128 0x6
 710 03ee 0D080000 		.4byte	.LASF160
 711 03f2 07       		.byte	0x7
 712 03f3 F4       		.byte	0xf4
 713 03f4 25000000 		.4byte	0x25
 714 03f8 05       		.uleb128 0x5
 715 03f9 01       		.byte	0x1
 716 03fa 06       		.byte	0x6
 717 03fb 25160000 		.4byte	.LASF159
 718 03ff 06       		.uleb128 0x6
 719 0400 BA150000 		.4byte	.LASF161
 720 0404 08       		.byte	0x8
 721 0405 1D       		.byte	0x1d
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 100


 722 0406 0A040000 		.4byte	0x40a
 723 040a 05       		.uleb128 0x5
 724 040b 01       		.byte	0x1
 725 040c 08       		.byte	0x8
 726 040d B6140000 		.4byte	.LASF162
 727 0411 05       		.uleb128 0x5
 728 0412 02       		.byte	0x2
 729 0413 07       		.byte	0x7
 730 0414 69160000 		.4byte	.LASF163
 731 0418 06       		.uleb128 0x6
 732 0419 03020000 		.4byte	.LASF164
 733 041d 08       		.byte	0x8
 734 041e 3F       		.byte	0x3f
 735 041f 23040000 		.4byte	0x423
 736 0423 05       		.uleb128 0x5
 737 0424 04       		.byte	0x4
 738 0425 05       		.byte	0x5
 739 0426 1C110000 		.4byte	.LASF165
 740 042a 06       		.uleb128 0x6
 741 042b C4140000 		.4byte	.LASF166
 742 042f 08       		.byte	0x8
 743 0430 41       		.byte	0x41
 744 0431 35040000 		.4byte	0x435
 745 0435 05       		.uleb128 0x5
 746 0436 04       		.byte	0x4
 747 0437 07       		.byte	0x7
 748 0438 C0130000 		.4byte	.LASF167
 749 043c 05       		.uleb128 0x5
 750 043d 08       		.byte	0x8
 751 043e 05       		.byte	0x5
 752 043f F40C0000 		.4byte	.LASF168
 753 0443 05       		.uleb128 0x5
 754 0444 08       		.byte	0x8
 755 0445 07       		.byte	0x7
 756 0446 60050000 		.4byte	.LASF169
 757 044a 07       		.uleb128 0x7
 758 044b 04       		.byte	0x4
 759 044c 05       		.byte	0x5
 760 044d 696E7400 		.ascii	"int\000"
 761 0451 05       		.uleb128 0x5
 762 0452 04       		.byte	0x4
 763 0453 07       		.byte	0x7
 764 0454 8E010000 		.4byte	.LASF170
 765 0458 06       		.uleb128 0x6
 766 0459 1A0C0000 		.4byte	.LASF171
 767 045d 09       		.byte	0x9
 768 045e 18       		.byte	0x18
 769 045f FF030000 		.4byte	0x3ff
 770 0463 06       		.uleb128 0x6
 771 0464 FA130000 		.4byte	.LASF172
 772 0468 09       		.byte	0x9
 773 0469 2C       		.byte	0x2c
 774 046a 18040000 		.4byte	0x418
 775 046e 06       		.uleb128 0x6
 776 046f CF040000 		.4byte	.LASF173
 777 0473 09       		.byte	0x9
 778 0474 30       		.byte	0x30
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 101


 779 0475 2A040000 		.4byte	0x42a
 780 0479 08       		.uleb128 0x8
 781 047a 040E     		.2byte	0xe04
 782 047c 05       		.byte	0x5
 783 047d 9401     		.2byte	0x194
 784 047f 35050000 		.4byte	0x535
 785 0483 09       		.uleb128 0x9
 786 0484 3B050000 		.4byte	.LASF174
 787 0488 05       		.byte	0x5
 788 0489 9601     		.2byte	0x196
 789 048b 51050000 		.4byte	0x551
 790 048f 00       		.byte	0
 791 0490 09       		.uleb128 0x9
 792 0491 9A100000 		.4byte	.LASF175
 793 0495 05       		.byte	0x5
 794 0496 9701     		.2byte	0x197
 795 0498 56050000 		.4byte	0x556
 796 049c 20       		.byte	0x20
 797 049d 09       		.uleb128 0x9
 798 049e 8D150000 		.4byte	.LASF176
 799 04a2 05       		.byte	0x5
 800 04a3 9801     		.2byte	0x198
 801 04a5 66050000 		.4byte	0x566
 802 04a9 80       		.byte	0x80
 803 04aa 09       		.uleb128 0x9
 804 04ab E2050000 		.4byte	.LASF177
 805 04af 05       		.byte	0x5
 806 04b0 9901     		.2byte	0x199
 807 04b2 56050000 		.4byte	0x556
 808 04b6 A0       		.byte	0xa0
 809 04b7 0A       		.uleb128 0xa
 810 04b8 EB160000 		.4byte	.LASF178
 811 04bc 05       		.byte	0x5
 812 04bd 9A01     		.2byte	0x19a
 813 04bf 6B050000 		.4byte	0x56b
 814 04c3 0001     		.2byte	0x100
 815 04c5 0A       		.uleb128 0xa
 816 04c6 AE100000 		.4byte	.LASF179
 817 04ca 05       		.byte	0x5
 818 04cb 9B01     		.2byte	0x19b
 819 04cd 56050000 		.4byte	0x556
 820 04d1 2001     		.2byte	0x120
 821 04d3 0A       		.uleb128 0xa
 822 04d4 F90E0000 		.4byte	.LASF180
 823 04d8 05       		.byte	0x5
 824 04d9 9C01     		.2byte	0x19c
 825 04db 70050000 		.4byte	0x570
 826 04df 8001     		.2byte	0x180
 827 04e1 0A       		.uleb128 0xa
 828 04e2 B8100000 		.4byte	.LASF181
 829 04e6 05       		.byte	0x5
 830 04e7 9D01     		.2byte	0x19d
 831 04e9 56050000 		.4byte	0x556
 832 04ed A001     		.2byte	0x1a0
 833 04ef 0A       		.uleb128 0xa
 834 04f0 92150000 		.4byte	.LASF182
 835 04f4 05       		.byte	0x5
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 102


 836 04f5 9E01     		.2byte	0x19e
 837 04f7 75050000 		.4byte	0x575
 838 04fb 0002     		.2byte	0x200
 839 04fd 0A       		.uleb128 0xa
 840 04fe C2100000 		.4byte	.LASF183
 841 0502 05       		.byte	0x5
 842 0503 9F01     		.2byte	0x19f
 843 0505 7A050000 		.4byte	0x57a
 844 0509 2002     		.2byte	0x220
 845 050b 0B       		.uleb128 0xb
 846 050c 495000   		.ascii	"IP\000"
 847 050f 05       		.byte	0x5
 848 0510 A001     		.2byte	0x1a0
 849 0512 9F050000 		.4byte	0x59f
 850 0516 0003     		.2byte	0x300
 851 0518 0A       		.uleb128 0xa
 852 0519 CC100000 		.4byte	.LASF184
 853 051d 05       		.byte	0x5
 854 051e A101     		.2byte	0x1a1
 855 0520 A4050000 		.4byte	0x5a4
 856 0524 F003     		.2byte	0x3f0
 857 0526 0A       		.uleb128 0xa
 858 0527 42100000 		.4byte	.LASF185
 859 052b 05       		.byte	0x5
 860 052c A201     		.2byte	0x1a2
 861 052e 4C050000 		.4byte	0x54c
 862 0532 000E     		.2byte	0xe00
 863 0534 00       		.byte	0
 864 0535 0C       		.uleb128 0xc
 865 0536 4C050000 		.4byte	0x54c
 866 053a 45050000 		.4byte	0x545
 867 053e 0D       		.uleb128 0xd
 868 053f 45050000 		.4byte	0x545
 869 0543 07       		.byte	0x7
 870 0544 00       		.byte	0
 871 0545 05       		.uleb128 0x5
 872 0546 04       		.byte	0x4
 873 0547 07       		.byte	0x7
 874 0548 9B130000 		.4byte	.LASF186
 875 054c 0E       		.uleb128 0xe
 876 054d 6E040000 		.4byte	0x46e
 877 0551 0E       		.uleb128 0xe
 878 0552 35050000 		.4byte	0x535
 879 0556 0C       		.uleb128 0xc
 880 0557 6E040000 		.4byte	0x46e
 881 055b 66050000 		.4byte	0x566
 882 055f 0D       		.uleb128 0xd
 883 0560 45050000 		.4byte	0x545
 884 0564 17       		.byte	0x17
 885 0565 00       		.byte	0
 886 0566 0E       		.uleb128 0xe
 887 0567 35050000 		.4byte	0x535
 888 056b 0E       		.uleb128 0xe
 889 056c 35050000 		.4byte	0x535
 890 0570 0E       		.uleb128 0xe
 891 0571 35050000 		.4byte	0x535
 892 0575 0E       		.uleb128 0xe
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 103


 893 0576 35050000 		.4byte	0x535
 894 057a 0C       		.uleb128 0xc
 895 057b 6E040000 		.4byte	0x46e
 896 057f 8A050000 		.4byte	0x58a
 897 0583 0D       		.uleb128 0xd
 898 0584 45050000 		.4byte	0x545
 899 0588 37       		.byte	0x37
 900 0589 00       		.byte	0
 901 058a 0C       		.uleb128 0xc
 902 058b 9A050000 		.4byte	0x59a
 903 058f 9A050000 		.4byte	0x59a
 904 0593 0D       		.uleb128 0xd
 905 0594 45050000 		.4byte	0x545
 906 0598 EF       		.byte	0xef
 907 0599 00       		.byte	0
 908 059a 0E       		.uleb128 0xe
 909 059b 58040000 		.4byte	0x458
 910 059f 0E       		.uleb128 0xe
 911 05a0 8A050000 		.4byte	0x58a
 912 05a4 0C       		.uleb128 0xc
 913 05a5 6E040000 		.4byte	0x46e
 914 05a9 B5050000 		.4byte	0x5b5
 915 05ad 0F       		.uleb128 0xf
 916 05ae 45050000 		.4byte	0x545
 917 05b2 8302     		.2byte	0x283
 918 05b4 00       		.byte	0
 919 05b5 10       		.uleb128 0x10
 920 05b6 5E120000 		.4byte	.LASF187
 921 05ba 05       		.byte	0x5
 922 05bb A301     		.2byte	0x1a3
 923 05bd 79040000 		.4byte	0x479
 924 05c1 11       		.uleb128 0x11
 925 05c2 4C050000 		.4byte	0x54c
 926 05c6 0C       		.uleb128 0xc
 927 05c7 C1050000 		.4byte	0x5c1
 928 05cb D6050000 		.4byte	0x5d6
 929 05cf 0D       		.uleb128 0xd
 930 05d0 45050000 		.4byte	0x545
 931 05d4 03       		.byte	0x3
 932 05d5 00       		.byte	0
 933 05d6 0C       		.uleb128 0xc
 934 05d7 C1050000 		.4byte	0x5c1
 935 05db E6050000 		.4byte	0x5e6
 936 05df 0D       		.uleb128 0xd
 937 05e0 45050000 		.4byte	0x545
 938 05e4 05       		.byte	0x5
 939 05e5 00       		.byte	0
 940 05e6 0C       		.uleb128 0xc
 941 05e7 C1050000 		.4byte	0x5c1
 942 05eb F6050000 		.4byte	0x5f6
 943 05ef 0D       		.uleb128 0xd
 944 05f0 45050000 		.4byte	0x545
 945 05f4 7F       		.byte	0x7f
 946 05f5 00       		.byte	0
 947 05f6 0C       		.uleb128 0xc
 948 05f7 C1050000 		.4byte	0x5c1
 949 05fb 06060000 		.4byte	0x606
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 104


 950 05ff 0D       		.uleb128 0xd
 951 0600 45050000 		.4byte	0x545
 952 0604 02       		.byte	0x2
 953 0605 00       		.byte	0
 954 0606 0C       		.uleb128 0xc
 955 0607 C1050000 		.4byte	0x5c1
 956 060b 16060000 		.4byte	0x616
 957 060f 0D       		.uleb128 0xd
 958 0610 45050000 		.4byte	0x545
 959 0614 0F       		.byte	0xf
 960 0615 00       		.byte	0
 961 0616 0C       		.uleb128 0xc
 962 0617 C1050000 		.4byte	0x5c1
 963 061b 26060000 		.4byte	0x626
 964 061f 0D       		.uleb128 0xd
 965 0620 45050000 		.4byte	0x545
 966 0624 3E       		.byte	0x3e
 967 0625 00       		.byte	0
 968 0626 0C       		.uleb128 0xc
 969 0627 C1050000 		.4byte	0x5c1
 970 062b 36060000 		.4byte	0x636
 971 062f 0D       		.uleb128 0xd
 972 0630 45050000 		.4byte	0x545
 973 0634 1E       		.byte	0x1e
 974 0635 00       		.byte	0
 975 0636 0C       		.uleb128 0xc
 976 0637 C1050000 		.4byte	0x5c1
 977 063b 46060000 		.4byte	0x646
 978 063f 0D       		.uleb128 0xd
 979 0640 45050000 		.4byte	0x545
 980 0644 0B       		.byte	0xb
 981 0645 00       		.byte	0
 982 0646 0C       		.uleb128 0xc
 983 0647 C1050000 		.4byte	0x5c1
 984 064b 56060000 		.4byte	0x656
 985 064f 0D       		.uleb128 0xd
 986 0650 45050000 		.4byte	0x545
 987 0654 0C       		.byte	0xc
 988 0655 00       		.byte	0
 989 0656 12       		.uleb128 0x12
 990 0657 80       		.byte	0x80
 991 0658 0A       		.byte	0xa
 992 0659 22       		.byte	0x22
 993 065a 2A070000 		.4byte	0x72a
 994 065e 13       		.uleb128 0x13
 995 065f 4F555400 		.ascii	"OUT\000"
 996 0663 0A       		.byte	0xa
 997 0664 23       		.byte	0x23
 998 0665 4C050000 		.4byte	0x54c
 999 0669 00       		.byte	0
 1000 066a 14       		.uleb128 0x14
 1001 066b 03060000 		.4byte	.LASF188
 1002 066f 0A       		.byte	0xa
 1003 0670 24       		.byte	0x24
 1004 0671 4C050000 		.4byte	0x54c
 1005 0675 04       		.byte	0x4
 1006 0676 14       		.uleb128 0x14
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 105


 1007 0677 66080000 		.4byte	.LASF189
 1008 067b 0A       		.byte	0xa
 1009 067c 25       		.byte	0x25
 1010 067d 4C050000 		.4byte	0x54c
 1011 0681 08       		.byte	0x8
 1012 0682 14       		.uleb128 0x14
 1013 0683 2D120000 		.4byte	.LASF190
 1014 0687 0A       		.byte	0xa
 1015 0688 26       		.byte	0x26
 1016 0689 4C050000 		.4byte	0x54c
 1017 068d 0C       		.byte	0xc
 1018 068e 13       		.uleb128 0x13
 1019 068f 494E00   		.ascii	"IN\000"
 1020 0692 0A       		.byte	0xa
 1021 0693 27       		.byte	0x27
 1022 0694 C1050000 		.4byte	0x5c1
 1023 0698 10       		.byte	0x10
 1024 0699 14       		.uleb128 0x14
 1025 069a 96090000 		.4byte	.LASF191
 1026 069e 0A       		.byte	0xa
 1027 069f 28       		.byte	0x28
 1028 06a0 4C050000 		.4byte	0x54c
 1029 06a4 14       		.byte	0x14
 1030 06a5 14       		.uleb128 0x14
 1031 06a6 A9090000 		.4byte	.LASF192
 1032 06aa 0A       		.byte	0xa
 1033 06ab 29       		.byte	0x29
 1034 06ac 4C050000 		.4byte	0x54c
 1035 06b0 18       		.byte	0x18
 1036 06b1 14       		.uleb128 0x14
 1037 06b2 01130000 		.4byte	.LASF193
 1038 06b6 0A       		.byte	0xa
 1039 06b7 2A       		.byte	0x2a
 1040 06b8 C1050000 		.4byte	0x5c1
 1041 06bc 1C       		.byte	0x1c
 1042 06bd 14       		.uleb128 0x14
 1043 06be 1E030000 		.4byte	.LASF194
 1044 06c2 0A       		.byte	0xa
 1045 06c3 2B       		.byte	0x2b
 1046 06c4 4C050000 		.4byte	0x54c
 1047 06c8 20       		.byte	0x20
 1048 06c9 14       		.uleb128 0x14
 1049 06ca F00E0000 		.4byte	.LASF195
 1050 06ce 0A       		.byte	0xa
 1051 06cf 2C       		.byte	0x2c
 1052 06d0 4C050000 		.4byte	0x54c
 1053 06d4 24       		.byte	0x24
 1054 06d5 13       		.uleb128 0x13
 1055 06d6 43464700 		.ascii	"CFG\000"
 1056 06da 0A       		.byte	0xa
 1057 06db 2D       		.byte	0x2d
 1058 06dc 4C050000 		.4byte	0x54c
 1059 06e0 28       		.byte	0x28
 1060 06e1 14       		.uleb128 0x14
 1061 06e2 7E040000 		.4byte	.LASF196
 1062 06e6 0A       		.byte	0xa
 1063 06e7 2E       		.byte	0x2e
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 106


 1064 06e8 4C050000 		.4byte	0x54c
 1065 06ec 2C       		.byte	0x2c
 1066 06ed 14       		.uleb128 0x14
 1067 06ee BB070000 		.4byte	.LASF197
 1068 06f2 0A       		.byte	0xa
 1069 06f3 2F       		.byte	0x2f
 1070 06f4 4C050000 		.4byte	0x54c
 1071 06f8 30       		.byte	0x30
 1072 06f9 14       		.uleb128 0x14
 1073 06fa EE010000 		.4byte	.LASF198
 1074 06fe 0A       		.byte	0xa
 1075 06ff 30       		.byte	0x30
 1076 0700 4C050000 		.4byte	0x54c
 1077 0704 34       		.byte	0x34
 1078 0705 14       		.uleb128 0x14
 1079 0706 54040000 		.4byte	.LASF199
 1080 070a 0A       		.byte	0xa
 1081 070b 31       		.byte	0x31
 1082 070c C1050000 		.4byte	0x5c1
 1083 0710 38       		.byte	0x38
 1084 0711 14       		.uleb128 0x14
 1085 0712 00070000 		.4byte	.LASF200
 1086 0716 0A       		.byte	0xa
 1087 0717 32       		.byte	0x32
 1088 0718 4C050000 		.4byte	0x54c
 1089 071c 3C       		.byte	0x3c
 1090 071d 14       		.uleb128 0x14
 1091 071e A4100000 		.4byte	.LASF201
 1092 0722 0A       		.byte	0xa
 1093 0723 33       		.byte	0x33
 1094 0724 2F070000 		.4byte	0x72f
 1095 0728 40       		.byte	0x40
 1096 0729 00       		.byte	0
 1097 072a 0E       		.uleb128 0xe
 1098 072b 06060000 		.4byte	0x606
 1099 072f 11       		.uleb128 0x11
 1100 0730 2A070000 		.4byte	0x72a
 1101 0734 06       		.uleb128 0x6
 1102 0735 9B090000 		.4byte	.LASF202
 1103 0739 0A       		.byte	0xa
 1104 073a 34       		.byte	0x34
 1105 073b 56060000 		.4byte	0x656
 1106 073f 15       		.uleb128 0x15
 1107 0740 2440     		.2byte	0x4024
 1108 0742 0A       		.byte	0xa
 1109 0743 39       		.byte	0x39
 1110 0744 CA070000 		.4byte	0x7ca
 1111 0748 13       		.uleb128 0x13
 1112 0749 50525400 		.ascii	"PRT\000"
 1113 074d 0A       		.byte	0xa
 1114 074e 3A       		.byte	0x3a
 1115 074f CA070000 		.4byte	0x7ca
 1116 0753 00       		.byte	0
 1117 0754 16       		.uleb128 0x16
 1118 0755 4D000000 		.4byte	.LASF203
 1119 0759 0A       		.byte	0xa
 1120 075a 3B       		.byte	0x3b
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 107


 1121 075b C1050000 		.4byte	0x5c1
 1122 075f 0040     		.2byte	0x4000
 1123 0761 16       		.uleb128 0x16
 1124 0762 59000000 		.4byte	.LASF204
 1125 0766 0A       		.byte	0xa
 1126 0767 3C       		.byte	0x3c
 1127 0768 C1050000 		.4byte	0x5c1
 1128 076c 0440     		.2byte	0x4004
 1129 076e 16       		.uleb128 0x16
 1130 076f 65000000 		.4byte	.LASF205
 1131 0773 0A       		.byte	0xa
 1132 0774 3D       		.byte	0x3d
 1133 0775 C1050000 		.4byte	0x5c1
 1134 0779 0840     		.2byte	0x4008
 1135 077b 16       		.uleb128 0x16
 1136 077c 71000000 		.4byte	.LASF206
 1137 0780 0A       		.byte	0xa
 1138 0781 3E       		.byte	0x3e
 1139 0782 C1050000 		.4byte	0x5c1
 1140 0786 0C40     		.2byte	0x400c
 1141 0788 16       		.uleb128 0x16
 1142 0789 42000000 		.4byte	.LASF207
 1143 078d 0A       		.byte	0xa
 1144 078e 3F       		.byte	0x3f
 1145 078f C1050000 		.4byte	0x5c1
 1146 0793 1040     		.2byte	0x4010
 1147 0795 16       		.uleb128 0x16
 1148 0796 AE080000 		.4byte	.LASF208
 1149 079a 0A       		.byte	0xa
 1150 079b 40       		.byte	0x40
 1151 079c 4C050000 		.4byte	0x54c
 1152 07a0 1440     		.2byte	0x4014
 1153 07a2 16       		.uleb128 0x16
 1154 07a3 08160000 		.4byte	.LASF209
 1155 07a7 0A       		.byte	0xa
 1156 07a8 41       		.byte	0x41
 1157 07a9 4C050000 		.4byte	0x54c
 1158 07ad 1840     		.2byte	0x4018
 1159 07af 16       		.uleb128 0x16
 1160 07b0 7C0F0000 		.4byte	.LASF210
 1161 07b4 0A       		.byte	0xa
 1162 07b5 42       		.byte	0x42
 1163 07b6 C1050000 		.4byte	0x5c1
 1164 07ba 1C40     		.2byte	0x401c
 1165 07bc 16       		.uleb128 0x16
 1166 07bd EA0F0000 		.4byte	.LASF211
 1167 07c1 0A       		.byte	0xa
 1168 07c2 43       		.byte	0x43
 1169 07c3 4C050000 		.4byte	0x54c
 1170 07c7 2040     		.2byte	0x4020
 1171 07c9 00       		.byte	0
 1172 07ca 0C       		.uleb128 0xc
 1173 07cb 34070000 		.4byte	0x734
 1174 07cf DA070000 		.4byte	0x7da
 1175 07d3 0D       		.uleb128 0xd
 1176 07d4 45050000 		.4byte	0x545
 1177 07d8 7F       		.byte	0x7f
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 108


 1178 07d9 00       		.byte	0
 1179 07da 06       		.uleb128 0x6
 1180 07db CF140000 		.4byte	.LASF212
 1181 07df 0A       		.byte	0xa
 1182 07e0 44       		.byte	0x44
 1183 07e1 3F070000 		.4byte	0x73f
 1184 07e5 0C       		.uleb128 0xc
 1185 07e6 C1050000 		.4byte	0x5c1
 1186 07ea F5070000 		.4byte	0x7f5
 1187 07ee 0D       		.uleb128 0xd
 1188 07ef 45050000 		.4byte	0x545
 1189 07f3 0A       		.byte	0xa
 1190 07f4 00       		.byte	0
 1191 07f5 0C       		.uleb128 0xc
 1192 07f6 C1050000 		.4byte	0x5c1
 1193 07fa 05080000 		.4byte	0x805
 1194 07fe 0D       		.uleb128 0xd
 1195 07ff 45050000 		.4byte	0x545
 1196 0803 2E       		.byte	0x2e
 1197 0804 00       		.byte	0
 1198 0805 0C       		.uleb128 0xc
 1199 0806 4C050000 		.4byte	0x54c
 1200 080a 16080000 		.4byte	0x816
 1201 080e 0F       		.uleb128 0xf
 1202 080f 45050000 		.4byte	0x545
 1203 0813 FF01     		.2byte	0x1ff
 1204 0815 00       		.byte	0
 1205 0816 15       		.uleb128 0x15
 1206 0817 D00F     		.2byte	0xfd0
 1207 0819 0B       		.byte	0xb
 1208 081a 21       		.byte	0x21
 1209 081b 9A0B0000 		.4byte	0xb9a
 1210 081f 14       		.uleb128 0x14
 1211 0820 55180000 		.4byte	.LASF213
 1212 0824 0B       		.byte	0xb
 1213 0825 22       		.byte	0x22
 1214 0826 4C050000 		.4byte	0x54c
 1215 082a 00       		.byte	0
 1216 082b 14       		.uleb128 0x14
 1217 082c 75170000 		.4byte	.LASF214
 1218 0830 0B       		.byte	0xb
 1219 0831 23       		.byte	0x23
 1220 0832 C1050000 		.4byte	0x5c1
 1221 0836 04       		.byte	0x4
 1222 0837 14       		.uleb128 0x14
 1223 0838 A5160000 		.4byte	.LASF215
 1224 083c 0B       		.byte	0xb
 1225 083d 24       		.byte	0x24
 1226 083e 4C050000 		.4byte	0x54c
 1227 0842 08       		.byte	0x8
 1228 0843 14       		.uleb128 0x14
 1229 0844 1A010000 		.4byte	.LASF216
 1230 0848 0B       		.byte	0xb
 1231 0849 25       		.byte	0x25
 1232 084a C1050000 		.4byte	0x5c1
 1233 084e 0C       		.byte	0xc
 1234 084f 14       		.uleb128 0x14
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 109


 1235 0850 54040000 		.4byte	.LASF199
 1236 0854 0B       		.byte	0xb
 1237 0855 26       		.byte	0x26
 1238 0856 9F0B0000 		.4byte	0xb9f
 1239 085a 10       		.byte	0x10
 1240 085b 14       		.uleb128 0x14
 1241 085c C1120000 		.4byte	.LASF217
 1242 0860 0B       		.byte	0xb
 1243 0861 27       		.byte	0x27
 1244 0862 4C050000 		.4byte	0x54c
 1245 0866 20       		.byte	0x20
 1246 0867 14       		.uleb128 0x14
 1247 0868 3E140000 		.4byte	.LASF218
 1248 086c 0B       		.byte	0xb
 1249 086d 28       		.byte	0x28
 1250 086e C1050000 		.4byte	0x5c1
 1251 0872 24       		.byte	0x24
 1252 0873 14       		.uleb128 0x14
 1253 0874 A4100000 		.4byte	.LASF201
 1254 0878 0B       		.byte	0xb
 1255 0879 29       		.byte	0x29
 1256 087a A90B0000 		.4byte	0xba9
 1257 087e 28       		.byte	0x28
 1258 087f 14       		.uleb128 0x14
 1259 0880 5F160000 		.4byte	.LASF219
 1260 0884 0B       		.byte	0xb
 1261 0885 2A       		.byte	0x2a
 1262 0886 4C050000 		.4byte	0x54c
 1263 088a 40       		.byte	0x40
 1264 088b 14       		.uleb128 0x14
 1265 088c 54070000 		.4byte	.LASF220
 1266 0890 0B       		.byte	0xb
 1267 0891 2B       		.byte	0x2b
 1268 0892 4C050000 		.4byte	0x54c
 1269 0896 44       		.byte	0x44
 1270 0897 14       		.uleb128 0x14
 1271 0898 47040000 		.4byte	.LASF221
 1272 089c 0B       		.byte	0xb
 1273 089d 2C       		.byte	0x2c
 1274 089e 4C050000 		.4byte	0x54c
 1275 08a2 48       		.byte	0x48
 1276 08a3 14       		.uleb128 0x14
 1277 08a4 F1110000 		.4byte	.LASF222
 1278 08a8 0B       		.byte	0xb
 1279 08a9 2D       		.byte	0x2d
 1280 08aa C1050000 		.4byte	0x5c1
 1281 08ae 4C       		.byte	0x4c
 1282 08af 14       		.uleb128 0x14
 1283 08b0 980D0000 		.4byte	.LASF223
 1284 08b4 0B       		.byte	0xb
 1285 08b5 2E       		.byte	0x2e
 1286 08b6 4C050000 		.4byte	0x54c
 1287 08ba 50       		.byte	0x50
 1288 08bb 14       		.uleb128 0x14
 1289 08bc AE100000 		.4byte	.LASF179
 1290 08c0 0B       		.byte	0xb
 1291 08c1 2F       		.byte	0x2f
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 110


 1292 08c2 B30B0000 		.4byte	0xbb3
 1293 08c6 54       		.byte	0x54
 1294 08c7 14       		.uleb128 0x14
 1295 08c8 92130000 		.4byte	.LASF224
 1296 08cc 0B       		.byte	0xb
 1297 08cd 30       		.byte	0x30
 1298 08ce 4C050000 		.4byte	0x54c
 1299 08d2 60       		.byte	0x60
 1300 08d3 14       		.uleb128 0x14
 1301 08d4 42110000 		.4byte	.LASF225
 1302 08d8 0B       		.byte	0xb
 1303 08d9 31       		.byte	0x31
 1304 08da C1050000 		.4byte	0x5c1
 1305 08de 64       		.byte	0x64
 1306 08df 14       		.uleb128 0x14
 1307 08e0 0B060000 		.4byte	.LASF226
 1308 08e4 0B       		.byte	0xb
 1309 08e5 32       		.byte	0x32
 1310 08e6 4C050000 		.4byte	0x54c
 1311 08ea 68       		.byte	0x68
 1312 08eb 14       		.uleb128 0x14
 1313 08ec 90100000 		.4byte	.LASF227
 1314 08f0 0B       		.byte	0xb
 1315 08f1 33       		.byte	0x33
 1316 08f2 4C050000 		.4byte	0x54c
 1317 08f6 6C       		.byte	0x6c
 1318 08f7 14       		.uleb128 0x14
 1319 08f8 9A040000 		.4byte	.LASF228
 1320 08fc 0B       		.byte	0xb
 1321 08fd 34       		.byte	0x34
 1322 08fe 4C050000 		.4byte	0x54c
 1323 0902 70       		.byte	0x70
 1324 0903 14       		.uleb128 0x14
 1325 0904 B8100000 		.4byte	.LASF181
 1326 0908 0B       		.byte	0xb
 1327 0909 35       		.byte	0x35
 1328 090a CD0B0000 		.4byte	0xbcd
 1329 090e 74       		.byte	0x74
 1330 090f 16       		.uleb128 0x16
 1331 0910 020D0000 		.4byte	.LASF229
 1332 0914 0B       		.byte	0xb
 1333 0915 36       		.byte	0x36
 1334 0916 4C050000 		.4byte	0x54c
 1335 091a 0001     		.2byte	0x100
 1336 091c 16       		.uleb128 0x16
 1337 091d C2100000 		.4byte	.LASF183
 1338 0921 0B       		.byte	0xb
 1339 0922 37       		.byte	0x37
 1340 0923 D70B0000 		.4byte	0xbd7
 1341 0927 0401     		.2byte	0x104
 1342 0929 16       		.uleb128 0x16
 1343 092a EC150000 		.4byte	.LASF230
 1344 092e 0B       		.byte	0xb
 1345 092f 38       		.byte	0x38
 1346 0930 4C050000 		.4byte	0x54c
 1347 0934 0002     		.2byte	0x200
 1348 0936 16       		.uleb128 0x16
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 111


 1349 0937 68120000 		.4byte	.LASF231
 1350 093b 0B       		.byte	0xb
 1351 093c 39       		.byte	0x39
 1352 093d 4C050000 		.4byte	0x54c
 1353 0941 0402     		.2byte	0x204
 1354 0943 16       		.uleb128 0x16
 1355 0944 7F010000 		.4byte	.LASF232
 1356 0948 0B       		.byte	0xb
 1357 0949 3A       		.byte	0x3a
 1358 094a C1050000 		.4byte	0x5c1
 1359 094e 0802     		.2byte	0x208
 1360 0950 16       		.uleb128 0x16
 1361 0951 CC100000 		.4byte	.LASF184
 1362 0955 0B       		.byte	0xb
 1363 0956 3B       		.byte	0x3b
 1364 0957 E10B0000 		.4byte	0xbe1
 1365 095b 0C02     		.2byte	0x20c
 1366 095d 16       		.uleb128 0x16
 1367 095e 97150000 		.4byte	.LASF233
 1368 0962 0B       		.byte	0xb
 1369 0963 3C       		.byte	0x3c
 1370 0964 4C050000 		.4byte	0x54c
 1371 0968 4002     		.2byte	0x240
 1372 096a 16       		.uleb128 0x16
 1373 096b D6100000 		.4byte	.LASF234
 1374 096f 0B       		.byte	0xb
 1375 0970 3D       		.byte	0x3d
 1376 0971 EB0B0000 		.4byte	0xbeb
 1377 0975 4402     		.2byte	0x244
 1378 0977 16       		.uleb128 0x16
 1379 0978 0D130000 		.4byte	.LASF235
 1380 097c 0B       		.byte	0xb
 1381 097d 3E       		.byte	0x3e
 1382 097e 4C050000 		.4byte	0x54c
 1383 0982 0003     		.2byte	0x300
 1384 0984 16       		.uleb128 0x16
 1385 0985 F6010000 		.4byte	.LASF236
 1386 0989 0B       		.byte	0xb
 1387 098a 3F       		.byte	0x3f
 1388 098b 4C050000 		.4byte	0x54c
 1389 098f 0403     		.2byte	0x304
 1390 0991 16       		.uleb128 0x16
 1391 0992 43030000 		.4byte	.LASF237
 1392 0996 0B       		.byte	0xb
 1393 0997 40       		.byte	0x40
 1394 0998 C1050000 		.4byte	0x5c1
 1395 099c 0803     		.2byte	0x308
 1396 099e 16       		.uleb128 0x16
 1397 099f B3170000 		.4byte	.LASF238
 1398 09a3 0B       		.byte	0xb
 1399 09a4 41       		.byte	0x41
 1400 09a5 C1050000 		.4byte	0x5c1
 1401 09a9 0C03     		.2byte	0x30c
 1402 09ab 16       		.uleb128 0x16
 1403 09ac 9B080000 		.4byte	.LASF239
 1404 09b0 0B       		.byte	0xb
 1405 09b1 42       		.byte	0x42
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 112


 1406 09b2 4C050000 		.4byte	0x54c
 1407 09b6 1003     		.2byte	0x310
 1408 09b8 16       		.uleb128 0x16
 1409 09b9 FD100000 		.4byte	.LASF240
 1410 09bd 0B       		.byte	0xb
 1411 09be 43       		.byte	0x43
 1412 09bf F50B0000 		.4byte	0xbf5
 1413 09c3 1403     		.2byte	0x314
 1414 09c5 16       		.uleb128 0x16
 1415 09c6 CE0C0000 		.4byte	.LASF241
 1416 09ca 0B       		.byte	0xb
 1417 09cb 44       		.byte	0x44
 1418 09cc C1050000 		.4byte	0x5c1
 1419 09d0 4003     		.2byte	0x340
 1420 09d2 16       		.uleb128 0x16
 1421 09d3 BD040000 		.4byte	.LASF242
 1422 09d7 0B       		.byte	0xb
 1423 09d8 45       		.byte	0x45
 1424 09d9 C1050000 		.4byte	0x5c1
 1425 09dd 4403     		.2byte	0x344
 1426 09df 16       		.uleb128 0x16
 1427 09e0 BD170000 		.4byte	.LASF243
 1428 09e4 0B       		.byte	0xb
 1429 09e5 46       		.byte	0x46
 1430 09e6 0F0C0000 		.4byte	0xc0f
 1431 09ea 4803     		.2byte	0x348
 1432 09ec 16       		.uleb128 0x16
 1433 09ed D8040000 		.4byte	.LASF244
 1434 09f1 0B       		.byte	0xb
 1435 09f2 47       		.byte	0x47
 1436 09f3 140C0000 		.4byte	0xc14
 1437 09f7 0004     		.2byte	0x400
 1438 09f9 16       		.uleb128 0x16
 1439 09fa 2A150000 		.4byte	.LASF245
 1440 09fe 0B       		.byte	0xb
 1441 09ff 48       		.byte	0x48
 1442 0a00 1E0C0000 		.4byte	0xc1e
 1443 0a04 000C     		.2byte	0xc00
 1444 0a06 16       		.uleb128 0x16
 1445 0a07 B8010000 		.4byte	.LASF246
 1446 0a0b 0B       		.byte	0xb
 1447 0a0c 49       		.byte	0x49
 1448 0a0d C1050000 		.4byte	0x5c1
 1449 0a11 000E     		.2byte	0xe00
 1450 0a13 16       		.uleb128 0x16
 1451 0a14 35150000 		.4byte	.LASF247
 1452 0a18 0B       		.byte	0xb
 1453 0a19 4A       		.byte	0x4a
 1454 0a1a 280C0000 		.4byte	0xc28
 1455 0a1e 040E     		.2byte	0xe04
 1456 0a20 16       		.uleb128 0x16
 1457 0a21 C4080000 		.4byte	.LASF248
 1458 0a25 0B       		.byte	0xb
 1459 0a26 4B       		.byte	0x4b
 1460 0a27 4C050000 		.4byte	0x54c
 1461 0a2b 800E     		.2byte	0xe80
 1462 0a2d 16       		.uleb128 0x16
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 113


 1463 0a2e 40150000 		.4byte	.LASF249
 1464 0a32 0B       		.byte	0xb
 1465 0a33 4C       		.byte	0x4c
 1466 0a34 C1050000 		.4byte	0x5c1
 1467 0a38 840E     		.2byte	0xe84
 1468 0a3a 16       		.uleb128 0x16
 1469 0a3b D40F0000 		.4byte	.LASF250
 1470 0a3f 0B       		.byte	0xb
 1471 0a40 4D       		.byte	0x4d
 1472 0a41 4C050000 		.4byte	0x54c
 1473 0a45 880E     		.2byte	0xe88
 1474 0a47 16       		.uleb128 0x16
 1475 0a48 500B0000 		.4byte	.LASF251
 1476 0a4c 0B       		.byte	0xb
 1477 0a4d 4E       		.byte	0x4e
 1478 0a4e C1050000 		.4byte	0x5c1
 1479 0a52 8C0E     		.2byte	0xe8c
 1480 0a54 16       		.uleb128 0x16
 1481 0a55 4B150000 		.4byte	.LASF252
 1482 0a59 0B       		.byte	0xb
 1483 0a5a 4F       		.byte	0x4f
 1484 0a5b 320C0000 		.4byte	0xc32
 1485 0a5f 900E     		.2byte	0xe90
 1486 0a61 16       		.uleb128 0x16
 1487 0a62 6E080000 		.4byte	.LASF253
 1488 0a66 0B       		.byte	0xb
 1489 0a67 50       		.byte	0x50
 1490 0a68 4C050000 		.4byte	0x54c
 1491 0a6c C00E     		.2byte	0xec0
 1492 0a6e 16       		.uleb128 0x16
 1493 0a6f 56150000 		.4byte	.LASF254
 1494 0a73 0B       		.byte	0xb
 1495 0a74 51       		.byte	0x51
 1496 0a75 C1050000 		.4byte	0x5c1
 1497 0a79 C40E     		.2byte	0xec4
 1498 0a7b 16       		.uleb128 0x16
 1499 0a7c 63100000 		.4byte	.LASF255
 1500 0a80 0B       		.byte	0xb
 1501 0a81 52       		.byte	0x52
 1502 0a82 4C050000 		.4byte	0x54c
 1503 0a86 C80E     		.2byte	0xec8
 1504 0a88 16       		.uleb128 0x16
 1505 0a89 91120000 		.4byte	.LASF256
 1506 0a8d 0B       		.byte	0xb
 1507 0a8e 53       		.byte	0x53
 1508 0a8f C1050000 		.4byte	0x5c1
 1509 0a93 CC0E     		.2byte	0xecc
 1510 0a95 16       		.uleb128 0x16
 1511 0a96 61150000 		.4byte	.LASF257
 1512 0a9a 0B       		.byte	0xb
 1513 0a9b 54       		.byte	0x54
 1514 0a9c 3C0C0000 		.4byte	0xc3c
 1515 0aa0 D00E     		.2byte	0xed0
 1516 0aa2 16       		.uleb128 0x16
 1517 0aa3 EC130000 		.4byte	.LASF258
 1518 0aa7 0B       		.byte	0xb
 1519 0aa8 55       		.byte	0x55
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 114


 1520 0aa9 4C050000 		.4byte	0x54c
 1521 0aad 000F     		.2byte	0xf00
 1522 0aaf 16       		.uleb128 0x16
 1523 0ab0 E0040000 		.4byte	.LASF259
 1524 0ab4 0B       		.byte	0xb
 1525 0ab5 56       		.byte	0x56
 1526 0ab6 4C050000 		.4byte	0x54c
 1527 0aba 040F     		.2byte	0xf04
 1528 0abc 16       		.uleb128 0x16
 1529 0abd 02140000 		.4byte	.LASF260
 1530 0ac1 0B       		.byte	0xb
 1531 0ac2 57       		.byte	0x57
 1532 0ac3 4C050000 		.4byte	0x54c
 1533 0ac7 080F     		.2byte	0xf08
 1534 0ac9 16       		.uleb128 0x16
 1535 0aca 99050000 		.4byte	.LASF261
 1536 0ace 0B       		.byte	0xb
 1537 0acf 58       		.byte	0x58
 1538 0ad0 C1050000 		.4byte	0x5c1
 1539 0ad4 0C0F     		.2byte	0xf0c
 1540 0ad6 16       		.uleb128 0x16
 1541 0ad7 6C150000 		.4byte	.LASF262
 1542 0adb 0B       		.byte	0xb
 1543 0adc 59       		.byte	0x59
 1544 0add 460C0000 		.4byte	0xc46
 1545 0ae1 100F     		.2byte	0xf10
 1546 0ae3 16       		.uleb128 0x16
 1547 0ae4 F3130000 		.4byte	.LASF263
 1548 0ae8 0B       		.byte	0xb
 1549 0ae9 5A       		.byte	0x5a
 1550 0aea 4C050000 		.4byte	0x54c
 1551 0aee 400F     		.2byte	0xf40
 1552 0af0 16       		.uleb128 0x16
 1553 0af1 BF0B0000 		.4byte	.LASF264
 1554 0af5 0B       		.byte	0xb
 1555 0af6 5B       		.byte	0x5b
 1556 0af7 4C050000 		.4byte	0x54c
 1557 0afb 440F     		.2byte	0xf44
 1558 0afd 16       		.uleb128 0x16
 1559 0afe 440B0000 		.4byte	.LASF265
 1560 0b02 0B       		.byte	0xb
 1561 0b03 5C       		.byte	0x5c
 1562 0b04 4C050000 		.4byte	0x54c
 1563 0b08 480F     		.2byte	0xf48
 1564 0b0a 16       		.uleb128 0x16
 1565 0b0b 19090000 		.4byte	.LASF266
 1566 0b0f 0B       		.byte	0xb
 1567 0b10 5D       		.byte	0x5d
 1568 0b11 C1050000 		.4byte	0x5c1
 1569 0b15 4C0F     		.2byte	0xf4c
 1570 0b17 16       		.uleb128 0x16
 1571 0b18 77150000 		.4byte	.LASF267
 1572 0b1c 0B       		.byte	0xb
 1573 0b1d 5E       		.byte	0x5e
 1574 0b1e 500C0000 		.4byte	0xc50
 1575 0b22 500F     		.2byte	0xf50
 1576 0b24 16       		.uleb128 0x16
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 115


 1577 0b25 E9110000 		.4byte	.LASF268
 1578 0b29 0B       		.byte	0xb
 1579 0b2a 5F       		.byte	0x5f
 1580 0b2b 4C050000 		.4byte	0x54c
 1581 0b2f 800F     		.2byte	0xf80
 1582 0b31 16       		.uleb128 0x16
 1583 0b32 78020000 		.4byte	.LASF269
 1584 0b36 0B       		.byte	0xb
 1585 0b37 60       		.byte	0x60
 1586 0b38 4C050000 		.4byte	0x54c
 1587 0b3c 840F     		.2byte	0xf84
 1588 0b3e 16       		.uleb128 0x16
 1589 0b3f 46010000 		.4byte	.LASF270
 1590 0b43 0B       		.byte	0xb
 1591 0b44 61       		.byte	0x61
 1592 0b45 4C050000 		.4byte	0x54c
 1593 0b49 880F     		.2byte	0xf88
 1594 0b4b 16       		.uleb128 0x16
 1595 0b4c 61110000 		.4byte	.LASF271
 1596 0b50 0B       		.byte	0xb
 1597 0b51 62       		.byte	0x62
 1598 0b52 C1050000 		.4byte	0x5c1
 1599 0b56 8C0F     		.2byte	0xf8c
 1600 0b58 16       		.uleb128 0x16
 1601 0b59 82150000 		.4byte	.LASF272
 1602 0b5d 0B       		.byte	0xb
 1603 0b5e 63       		.byte	0x63
 1604 0b5f 5A0C0000 		.4byte	0xc5a
 1605 0b63 900F     		.2byte	0xf90
 1606 0b65 16       		.uleb128 0x16
 1607 0b66 1B0F0000 		.4byte	.LASF273
 1608 0b6a 0B       		.byte	0xb
 1609 0b6b 64       		.byte	0x64
 1610 0b6c 4C050000 		.4byte	0x54c
 1611 0b70 C00F     		.2byte	0xfc0
 1612 0b72 16       		.uleb128 0x16
 1613 0b73 4C170000 		.4byte	.LASF274
 1614 0b77 0B       		.byte	0xb
 1615 0b78 65       		.byte	0x65
 1616 0b79 4C050000 		.4byte	0x54c
 1617 0b7d C40F     		.2byte	0xfc4
 1618 0b7f 16       		.uleb128 0x16
 1619 0b80 7C160000 		.4byte	.LASF275
 1620 0b84 0B       		.byte	0xb
 1621 0b85 66       		.byte	0x66
 1622 0b86 4C050000 		.4byte	0x54c
 1623 0b8a C80F     		.2byte	0xfc8
 1624 0b8c 16       		.uleb128 0x16
 1625 0b8d 3C180000 		.4byte	.LASF276
 1626 0b91 0B       		.byte	0xb
 1627 0b92 67       		.byte	0x67
 1628 0b93 C1050000 		.4byte	0x5c1
 1629 0b97 CC0F     		.2byte	0xfcc
 1630 0b99 00       		.byte	0
 1631 0b9a 0E       		.uleb128 0xe
 1632 0b9b C6050000 		.4byte	0x5c6
 1633 0b9f 11       		.uleb128 0x11
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 116


 1634 0ba0 9A0B0000 		.4byte	0xb9a
 1635 0ba4 0E       		.uleb128 0xe
 1636 0ba5 D6050000 		.4byte	0x5d6
 1637 0ba9 11       		.uleb128 0x11
 1638 0baa A40B0000 		.4byte	0xba4
 1639 0bae 0E       		.uleb128 0xe
 1640 0baf F6050000 		.4byte	0x5f6
 1641 0bb3 11       		.uleb128 0x11
 1642 0bb4 AE0B0000 		.4byte	0xbae
 1643 0bb8 0C       		.uleb128 0xc
 1644 0bb9 C1050000 		.4byte	0x5c1
 1645 0bbd C80B0000 		.4byte	0xbc8
 1646 0bc1 0D       		.uleb128 0xd
 1647 0bc2 45050000 		.4byte	0x545
 1648 0bc6 22       		.byte	0x22
 1649 0bc7 00       		.byte	0
 1650 0bc8 0E       		.uleb128 0xe
 1651 0bc9 B80B0000 		.4byte	0xbb8
 1652 0bcd 11       		.uleb128 0x11
 1653 0bce C80B0000 		.4byte	0xbc8
 1654 0bd2 0E       		.uleb128 0xe
 1655 0bd3 16060000 		.4byte	0x616
 1656 0bd7 11       		.uleb128 0x11
 1657 0bd8 D20B0000 		.4byte	0xbd2
 1658 0bdc 0E       		.uleb128 0xe
 1659 0bdd 46060000 		.4byte	0x646
 1660 0be1 11       		.uleb128 0x11
 1661 0be2 DC0B0000 		.4byte	0xbdc
 1662 0be6 0E       		.uleb128 0xe
 1663 0be7 F5070000 		.4byte	0x7f5
 1664 0beb 11       		.uleb128 0x11
 1665 0bec E60B0000 		.4byte	0xbe6
 1666 0bf0 0E       		.uleb128 0xe
 1667 0bf1 E5070000 		.4byte	0x7e5
 1668 0bf5 11       		.uleb128 0x11
 1669 0bf6 F00B0000 		.4byte	0xbf0
 1670 0bfa 0C       		.uleb128 0xc
 1671 0bfb C1050000 		.4byte	0x5c1
 1672 0bff 0A0C0000 		.4byte	0xc0a
 1673 0c03 0D       		.uleb128 0xd
 1674 0c04 45050000 		.4byte	0x545
 1675 0c08 2D       		.byte	0x2d
 1676 0c09 00       		.byte	0
 1677 0c0a 0E       		.uleb128 0xe
 1678 0c0b FA0B0000 		.4byte	0xbfa
 1679 0c0f 11       		.uleb128 0x11
 1680 0c10 0A0C0000 		.4byte	0xc0a
 1681 0c14 0E       		.uleb128 0xe
 1682 0c15 05080000 		.4byte	0x805
 1683 0c19 0E       		.uleb128 0xe
 1684 0c1a E6050000 		.4byte	0x5e6
 1685 0c1e 11       		.uleb128 0x11
 1686 0c1f 190C0000 		.4byte	0xc19
 1687 0c23 0E       		.uleb128 0xe
 1688 0c24 26060000 		.4byte	0x626
 1689 0c28 11       		.uleb128 0x11
 1690 0c29 230C0000 		.4byte	0xc23
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 117


 1691 0c2d 0E       		.uleb128 0xe
 1692 0c2e 36060000 		.4byte	0x636
 1693 0c32 11       		.uleb128 0x11
 1694 0c33 2D0C0000 		.4byte	0xc2d
 1695 0c37 0E       		.uleb128 0xe
 1696 0c38 36060000 		.4byte	0x636
 1697 0c3c 11       		.uleb128 0x11
 1698 0c3d 370C0000 		.4byte	0xc37
 1699 0c41 0E       		.uleb128 0xe
 1700 0c42 36060000 		.4byte	0x636
 1701 0c46 11       		.uleb128 0x11
 1702 0c47 410C0000 		.4byte	0xc41
 1703 0c4b 0E       		.uleb128 0xe
 1704 0c4c 36060000 		.4byte	0x636
 1705 0c50 11       		.uleb128 0x11
 1706 0c51 4B0C0000 		.4byte	0xc4b
 1707 0c55 0E       		.uleb128 0xe
 1708 0c56 36060000 		.4byte	0x636
 1709 0c5a 11       		.uleb128 0x11
 1710 0c5b 550C0000 		.4byte	0xc55
 1711 0c5f 06       		.uleb128 0x6
 1712 0c60 5D040000 		.4byte	.LASF277
 1713 0c64 0B       		.byte	0xb
 1714 0c65 68       		.byte	0x68
 1715 0c66 16080000 		.4byte	0x816
 1716 0c6a 05       		.uleb128 0x5
 1717 0c6b 08       		.byte	0x8
 1718 0c6c 04       		.byte	0x4
 1719 0c6d C80F0000 		.4byte	.LASF278
 1720 0c71 10       		.uleb128 0x10
 1721 0c72 92110000 		.4byte	.LASF279
 1722 0c76 0C       		.byte	0xc
 1723 0c77 C401     		.2byte	0x1c4
 1724 0c79 7D0C0000 		.4byte	0xc7d
 1725 0c7d 05       		.uleb128 0x5
 1726 0c7e 01       		.byte	0x1
 1727 0c7f 08       		.byte	0x8
 1728 0c80 DB000000 		.4byte	.LASF280
 1729 0c84 05       		.uleb128 0x5
 1730 0c85 04       		.byte	0x4
 1731 0c86 04       		.byte	0x4
 1732 0c87 77050000 		.4byte	.LASF281
 1733 0c8b 05       		.uleb128 0x5
 1734 0c8c 08       		.byte	0x8
 1735 0c8d 04       		.byte	0x4
 1736 0c8e 29170000 		.4byte	.LASF282
 1737 0c92 12       		.uleb128 0x12
 1738 0c93 08       		.byte	0x8
 1739 0c94 0D       		.byte	0xd
 1740 0c95 EB       		.byte	0xeb
 1741 0c96 B30C0000 		.4byte	0xcb3
 1742 0c9a 14       		.uleb128 0x14
 1743 0c9b 3D0C0000 		.4byte	.LASF283
 1744 0c9f 0D       		.byte	0xd
 1745 0ca0 EC       		.byte	0xec
 1746 0ca1 ED030000 		.4byte	0x3ed
 1747 0ca5 00       		.byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 118


 1748 0ca6 14       		.uleb128 0x14
 1749 0ca7 4C130000 		.4byte	.LASF284
 1750 0cab 0D       		.byte	0xd
 1751 0cac F0       		.byte	0xf0
 1752 0cad 6E040000 		.4byte	0x46e
 1753 0cb1 04       		.byte	0x4
 1754 0cb2 00       		.byte	0
 1755 0cb3 06       		.uleb128 0x6
 1756 0cb4 32000000 		.4byte	.LASF285
 1757 0cb8 0D       		.byte	0xd
 1758 0cb9 F1       		.byte	0xf1
 1759 0cba 920C0000 		.4byte	0xc92
 1760 0cbe 17       		.uleb128 0x17
 1761 0cbf 04       		.byte	0x4
 1762 0cc0 05       		.uleb128 0x5
 1763 0cc1 01       		.byte	0x1
 1764 0cc2 02       		.byte	0x2
 1765 0cc3 95080000 		.4byte	.LASF286
 1766 0cc7 18       		.uleb128 0x18
 1767 0cc8 04       		.byte	0x4
 1768 0cc9 CD0C0000 		.4byte	0xccd
 1769 0ccd 19       		.uleb128 0x19
 1770 0cce D80C0000 		.4byte	0xcd8
 1771 0cd2 1A       		.uleb128 0x1a
 1772 0cd3 6E040000 		.4byte	0x46e
 1773 0cd7 00       		.byte	0
 1774 0cd8 10       		.uleb128 0x10
 1775 0cd9 AF0C0000 		.4byte	.LASF287
 1776 0cdd 02       		.byte	0x2
 1777 0cde AB01     		.2byte	0x1ab
 1778 0ce0 C70C0000 		.4byte	0xcc7
 1779 0ce4 1B       		.uleb128 0x1b
 1780 0ce5 EB050000 		.4byte	.LASF329
 1781 0ce9 38       		.byte	0x38
 1782 0cea 02       		.byte	0x2
 1783 0ceb 4702     		.2byte	0x247
 1784 0ced A80D0000 		.4byte	0xda8
 1785 0cf1 09       		.uleb128 0x9
 1786 0cf2 FC000000 		.4byte	.LASF288
 1787 0cf6 02       		.byte	0x2
 1788 0cf7 4A02     		.2byte	0x24a
 1789 0cf9 4C050000 		.4byte	0x54c
 1790 0cfd 00       		.byte	0
 1791 0cfe 09       		.uleb128 0x9
 1792 0cff C3070000 		.4byte	.LASF289
 1793 0d03 02       		.byte	0x2
 1794 0d04 4B02     		.2byte	0x24b
 1795 0d06 4C050000 		.4byte	0x54c
 1796 0d0a 04       		.byte	0x4
 1797 0d0b 09       		.uleb128 0x9
 1798 0d0c BE0F0000 		.4byte	.LASF290
 1799 0d10 02       		.byte	0x2
 1800 0d11 4D02     		.2byte	0x24d
 1801 0d13 BE0C0000 		.4byte	0xcbe
 1802 0d17 08       		.byte	0x8
 1803 0d18 09       		.uleb128 0x9
 1804 0d19 AB020000 		.4byte	.LASF291
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 119


 1805 0d1d 02       		.byte	0x2
 1806 0d1e 4E02     		.2byte	0x24e
 1807 0d20 6E040000 		.4byte	0x46e
 1808 0d24 0C       		.byte	0xc
 1809 0d25 09       		.uleb128 0x9
 1810 0d26 CF0D0000 		.4byte	.LASF292
 1811 0d2a 02       		.byte	0x2
 1812 0d2b 4F02     		.2byte	0x24f
 1813 0d2d 4C050000 		.4byte	0x54c
 1814 0d31 10       		.byte	0x10
 1815 0d32 09       		.uleb128 0x9
 1816 0d33 ED0A0000 		.4byte	.LASF293
 1817 0d37 02       		.byte	0x2
 1818 0d38 5002     		.2byte	0x250
 1819 0d3a 4C050000 		.4byte	0x54c
 1820 0d3e 14       		.byte	0x14
 1821 0d3f 09       		.uleb128 0x9
 1822 0d40 CC070000 		.4byte	.LASF294
 1823 0d44 02       		.byte	0x2
 1824 0d45 5202     		.2byte	0x252
 1825 0d47 BE0C0000 		.4byte	0xcbe
 1826 0d4b 18       		.byte	0x18
 1827 0d4c 09       		.uleb128 0x9
 1828 0d4d 4B180000 		.4byte	.LASF295
 1829 0d51 02       		.byte	0x2
 1830 0d52 5302     		.2byte	0x253
 1831 0d54 6E040000 		.4byte	0x46e
 1832 0d58 1C       		.byte	0x1c
 1833 0d59 09       		.uleb128 0x9
 1834 0d5a CA0B0000 		.4byte	.LASF296
 1835 0d5e 02       		.byte	0x2
 1836 0d5f 5402     		.2byte	0x254
 1837 0d61 4C050000 		.4byte	0x54c
 1838 0d65 20       		.byte	0x20
 1839 0d66 09       		.uleb128 0x9
 1840 0d67 760F0000 		.4byte	.LASF297
 1841 0d6b 02       		.byte	0x2
 1842 0d6c 5602     		.2byte	0x256
 1843 0d6e BE0C0000 		.4byte	0xcbe
 1844 0d72 24       		.byte	0x24
 1845 0d73 09       		.uleb128 0x9
 1846 0d74 A4080000 		.4byte	.LASF298
 1847 0d78 02       		.byte	0x2
 1848 0d79 5702     		.2byte	0x257
 1849 0d7b 6E040000 		.4byte	0x46e
 1850 0d7f 28       		.byte	0x28
 1851 0d80 09       		.uleb128 0x9
 1852 0d81 00120000 		.4byte	.LASF299
 1853 0d85 02       		.byte	0x2
 1854 0d86 5802     		.2byte	0x258
 1855 0d88 4C050000 		.4byte	0x54c
 1856 0d8c 2C       		.byte	0x2c
 1857 0d8d 09       		.uleb128 0x9
 1858 0d8e 7A080000 		.4byte	.LASF300
 1859 0d92 02       		.byte	0x2
 1860 0d93 5D02     		.2byte	0x25d
 1861 0d95 D80C0000 		.4byte	0xcd8
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 120


 1862 0d99 30       		.byte	0x30
 1863 0d9a 09       		.uleb128 0x9
 1864 0d9b 03170000 		.4byte	.LASF301
 1865 0d9f 02       		.byte	0x2
 1866 0da0 6002     		.2byte	0x260
 1867 0da2 6E040000 		.4byte	0x46e
 1868 0da6 34       		.byte	0x34
 1869 0da7 00       		.byte	0
 1870 0da8 10       		.uleb128 0x10
 1871 0da9 26020000 		.4byte	.LASF302
 1872 0dad 02       		.byte	0x2
 1873 0dae 6302     		.2byte	0x263
 1874 0db0 E40C0000 		.4byte	0xce4
 1875 0db4 1C       		.uleb128 0x1c
 1876 0db5 A60F0000 		.4byte	.LASF305
 1877 0db9 03       		.byte	0x3
 1878 0dba C103     		.2byte	0x3c1
 1879 0dbc 03       		.byte	0x3
 1880 0dbd DA0D0000 		.4byte	0xdda
 1881 0dc1 1D       		.uleb128 0x1d
 1882 0dc2 BA000000 		.4byte	.LASF303
 1883 0dc6 03       		.byte	0x3
 1884 0dc7 C103     		.2byte	0x3c1
 1885 0dc9 DA0D0000 		.4byte	0xdda
 1886 0dcd 1D       		.uleb128 0x1d
 1887 0dce DC170000 		.4byte	.LASF304
 1888 0dd2 03       		.byte	0x3
 1889 0dd3 C103     		.2byte	0x3c1
 1890 0dd5 6E040000 		.4byte	0x46e
 1891 0dd9 00       		.byte	0
 1892 0dda 18       		.uleb128 0x18
 1893 0ddb 04       		.byte	0x4
 1894 0ddc 5F0C0000 		.4byte	0xc5f
 1895 0de0 1C       		.uleb128 0x1c
 1896 0de1 7A0A0000 		.4byte	.LASF306
 1897 0de5 02       		.byte	0x2
 1898 0de6 CB04     		.2byte	0x4cb
 1899 0de8 03       		.byte	0x3
 1900 0de9 060E0000 		.4byte	0xe06
 1901 0ded 1D       		.uleb128 0x1d
 1902 0dee BA000000 		.4byte	.LASF303
 1903 0df2 02       		.byte	0x2
 1904 0df3 CB04     		.2byte	0x4cb
 1905 0df5 DA0D0000 		.4byte	0xdda
 1906 0df9 1D       		.uleb128 0x1d
 1907 0dfa 570D0000 		.4byte	.LASF307
 1908 0dfe 02       		.byte	0x2
 1909 0dff CB04     		.2byte	0x4cb
 1910 0e01 6E040000 		.4byte	0x46e
 1911 0e05 00       		.byte	0
 1912 0e06 1E       		.uleb128 0x1e
 1913 0e07 C7170000 		.4byte	.LASF310
 1914 0e0b 02       		.byte	0x2
 1915 0e0c 2A05     		.2byte	0x52a
 1916 0e0e 6E040000 		.4byte	0x46e
 1917 0e12 03       		.byte	0x3
 1918 0e13 3C0E0000 		.4byte	0xe3c
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 121


 1919 0e17 1D       		.uleb128 0x1d
 1920 0e18 BA000000 		.4byte	.LASF303
 1921 0e1c 02       		.byte	0x2
 1922 0e1d 2A05     		.2byte	0x52a
 1923 0e1f DA0D0000 		.4byte	0xdda
 1924 0e23 1D       		.uleb128 0x1d
 1925 0e24 F30D0000 		.4byte	.LASF308
 1926 0e28 02       		.byte	0x2
 1927 0e29 2A05     		.2byte	0x52a
 1928 0e2b BE0C0000 		.4byte	0xcbe
 1929 0e2f 1D       		.uleb128 0x1d
 1930 0e30 100E0000 		.4byte	.LASF309
 1931 0e34 02       		.byte	0x2
 1932 0e35 2A05     		.2byte	0x52a
 1933 0e37 6E040000 		.4byte	0x46e
 1934 0e3b 00       		.byte	0
 1935 0e3c 1E       		.uleb128 0x1e
 1936 0e3d 7D130000 		.4byte	.LASF311
 1937 0e41 02       		.byte	0x2
 1938 0e42 7E04     		.2byte	0x47e
 1939 0e44 6E040000 		.4byte	0x46e
 1940 0e48 03       		.byte	0x3
 1941 0e49 720E0000 		.4byte	0xe72
 1942 0e4d 1D       		.uleb128 0x1d
 1943 0e4e BA000000 		.4byte	.LASF303
 1944 0e52 02       		.byte	0x2
 1945 0e53 7E04     		.2byte	0x47e
 1946 0e55 720E0000 		.4byte	0xe72
 1947 0e59 1D       		.uleb128 0x1d
 1948 0e5a F30D0000 		.4byte	.LASF308
 1949 0e5e 02       		.byte	0x2
 1950 0e5f 7E04     		.2byte	0x47e
 1951 0e61 BE0C0000 		.4byte	0xcbe
 1952 0e65 1D       		.uleb128 0x1d
 1953 0e66 100E0000 		.4byte	.LASF309
 1954 0e6a 02       		.byte	0x2
 1955 0e6b 7E04     		.2byte	0x47e
 1956 0e6d 6E040000 		.4byte	0x46e
 1957 0e71 00       		.byte	0
 1958 0e72 18       		.uleb128 0x18
 1959 0e73 04       		.byte	0x4
 1960 0e74 780E0000 		.4byte	0xe78
 1961 0e78 11       		.uleb128 0x11
 1962 0e79 5F0C0000 		.4byte	0xc5f
 1963 0e7d 1F       		.uleb128 0x1f
 1964 0e7e 70110000 		.4byte	.LASF330
 1965 0e82 04       		.byte	0x4
 1966 0e83 53       		.byte	0x53
 1967 0e84 03       		.byte	0x3
 1968 0e85 1C       		.uleb128 0x1c
 1969 0e86 C3010000 		.4byte	.LASF312
 1970 0e8a 05       		.byte	0x5
 1971 0e8b 8606     		.2byte	0x686
 1972 0e8d 03       		.byte	0x3
 1973 0e8e 9F0E0000 		.4byte	0xe9f
 1974 0e92 1D       		.uleb128 0x1d
 1975 0e93 E50F0000 		.4byte	.LASF313
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 122


 1976 0e97 05       		.byte	0x5
 1977 0e98 8606     		.2byte	0x686
 1978 0e9a ED030000 		.4byte	0x3ed
 1979 0e9e 00       		.byte	0
 1980 0e9f 1C       		.uleb128 0x1c
 1981 0ea0 89160000 		.4byte	.LASF314
 1982 0ea4 05       		.byte	0x5
 1983 0ea5 DF06     		.2byte	0x6df
 1984 0ea7 03       		.byte	0x3
 1985 0ea8 B90E0000 		.4byte	0xeb9
 1986 0eac 1D       		.uleb128 0x1d
 1987 0ead E50F0000 		.4byte	.LASF313
 1988 0eb1 05       		.byte	0x5
 1989 0eb2 DF06     		.2byte	0x6df
 1990 0eb4 ED030000 		.4byte	0x3ed
 1991 0eb8 00       		.byte	0
 1992 0eb9 1C       		.uleb128 0x1c
 1993 0eba 81060000 		.4byte	.LASF315
 1994 0ebe 06       		.byte	0x6
 1995 0ebf E502     		.2byte	0x2e5
 1996 0ec1 03       		.byte	0x3
 1997 0ec2 EB0E0000 		.4byte	0xeeb
 1998 0ec6 1D       		.uleb128 0x1d
 1999 0ec7 BA000000 		.4byte	.LASF303
 2000 0ecb 06       		.byte	0x6
 2001 0ecc E502     		.2byte	0x2e5
 2002 0ece EB0E0000 		.4byte	0xeeb
 2003 0ed2 1D       		.uleb128 0x1d
 2004 0ed3 F4150000 		.4byte	.LASF316
 2005 0ed7 06       		.byte	0x6
 2006 0ed8 E502     		.2byte	0x2e5
 2007 0eda 6E040000 		.4byte	0x46e
 2008 0ede 1D       		.uleb128 0x1d
 2009 0edf B5070000 		.4byte	.LASF317
 2010 0ee3 06       		.byte	0x6
 2011 0ee4 E502     		.2byte	0x2e5
 2012 0ee6 6E040000 		.4byte	0x46e
 2013 0eea 00       		.byte	0
 2014 0eeb 18       		.uleb128 0x18
 2015 0eec 04       		.byte	0x4
 2016 0eed 34070000 		.4byte	0x734
 2017 0ef1 20       		.uleb128 0x20
 2018 0ef2 70060000 		.4byte	.LASF331
 2019 0ef6 01       		.byte	0x1
 2020 0ef7 03       		.byte	0x3
 2021 0ef8 00000000 		.4byte	.LFB467
 2022 0efc 30000000 		.4byte	.LFE467-.LFB467
 2023 0f00 01       		.uleb128 0x1
 2024 0f01 9C       		.byte	0x9c
 2025 0f02 EE0F0000 		.4byte	0xfee
 2026 0f06 21       		.uleb128 0x21
 2027 0f07 B5070000 		.4byte	.LASF317
 2028 0f0b 01       		.byte	0x1
 2029 0f0c 05       		.byte	0x5
 2030 0f0d 840C0000 		.4byte	0xc84
 2031 0f11 02       		.uleb128 0x2
 2032 0f12 91       		.byte	0x91
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 123


 2033 0f13 74       		.sleb128 -12
 2034 0f14 22       		.uleb128 0x22
 2035 0f15 3C0E0000 		.4byte	0xe3c
 2036 0f19 04000000 		.4byte	.LBB24
 2037 0f1d 0E000000 		.4byte	.LBE24-.LBB24
 2038 0f21 01       		.byte	0x1
 2039 0f22 07       		.byte	0x7
 2040 0f23 5E0F0000 		.4byte	0xf5e
 2041 0f27 23       		.uleb128 0x23
 2042 0f28 650E0000 		.4byte	0xe65
 2043 0f2c 00000000 		.4byte	.LLST0
 2044 0f30 23       		.uleb128 0x23
 2045 0f31 590E0000 		.4byte	0xe59
 2046 0f35 14000000 		.4byte	.LLST1
 2047 0f39 23       		.uleb128 0x23
 2048 0f3a 4D0E0000 		.4byte	0xe4d
 2049 0f3e 29000000 		.4byte	.LLST2
 2050 0f42 24       		.uleb128 0x24
 2051 0f43 12000000 		.4byte	.LVL1
 2052 0f47 21110000 		.4byte	0x1121
 2053 0f4b 25       		.uleb128 0x25
 2054 0f4c 01       		.uleb128 0x1
 2055 0f4d 50       		.byte	0x50
 2056 0f4e 02       		.uleb128 0x2
 2057 0f4f 74       		.byte	0x74
 2058 0f50 00       		.sleb128 0
 2059 0f51 25       		.uleb128 0x25
 2060 0f52 01       		.uleb128 0x1
 2061 0f53 51       		.byte	0x51
 2062 0f54 02       		.uleb128 0x2
 2063 0f55 91       		.byte	0x91
 2064 0f56 74       		.sleb128 -12
 2065 0f57 25       		.uleb128 0x25
 2066 0f58 01       		.uleb128 0x1
 2067 0f59 52       		.byte	0x52
 2068 0f5a 01       		.uleb128 0x1
 2069 0f5b 34       		.byte	0x34
 2070 0f5c 00       		.byte	0
 2071 0f5d 00       		.byte	0
 2072 0f5e 22       		.uleb128 0x22
 2073 0f5f 060E0000 		.4byte	0xe06
 2074 0f63 12000000 		.4byte	.LBB26
 2075 0f67 0C000000 		.4byte	.LBE26-.LBB26
 2076 0f6b 01       		.byte	0x1
 2077 0f6c 08       		.byte	0x8
 2078 0f6d A80F0000 		.4byte	0xfa8
 2079 0f71 23       		.uleb128 0x23
 2080 0f72 2F0E0000 		.4byte	0xe2f
 2081 0f76 41000000 		.4byte	.LLST3
 2082 0f7a 23       		.uleb128 0x23
 2083 0f7b 230E0000 		.4byte	0xe23
 2084 0f7f 55000000 		.4byte	.LLST4
 2085 0f83 23       		.uleb128 0x23
 2086 0f84 170E0000 		.4byte	0xe17
 2087 0f88 6A000000 		.4byte	.LLST5
 2088 0f8c 24       		.uleb128 0x24
 2089 0f8d 1E000000 		.4byte	.LVL2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 124


 2090 0f91 2C110000 		.4byte	0x112c
 2091 0f95 25       		.uleb128 0x25
 2092 0f96 01       		.uleb128 0x1
 2093 0f97 50       		.byte	0x50
 2094 0f98 02       		.uleb128 0x2
 2095 0f99 74       		.byte	0x74
 2096 0f9a 00       		.sleb128 0
 2097 0f9b 25       		.uleb128 0x25
 2098 0f9c 01       		.uleb128 0x1
 2099 0f9d 51       		.byte	0x51
 2100 0f9e 02       		.uleb128 0x2
 2101 0f9f 91       		.byte	0x91
 2102 0fa0 74       		.sleb128 -12
 2103 0fa1 25       		.uleb128 0x25
 2104 0fa2 01       		.uleb128 0x1
 2105 0fa3 52       		.byte	0x52
 2106 0fa4 01       		.uleb128 0x1
 2107 0fa5 34       		.byte	0x34
 2108 0fa6 00       		.byte	0
 2109 0fa7 00       		.byte	0
 2110 0fa8 26       		.uleb128 0x26
 2111 0fa9 E00D0000 		.4byte	0xde0
 2112 0fad 1E000000 		.4byte	.LBB28
 2113 0fb1 0A000000 		.4byte	.LBE28-.LBB28
 2114 0fb5 01       		.byte	0x1
 2115 0fb6 0A       		.byte	0xa
 2116 0fb7 23       		.uleb128 0x23
 2117 0fb8 F90D0000 		.4byte	0xdf9
 2118 0fbc 82000000 		.4byte	.LLST6
 2119 0fc0 23       		.uleb128 0x23
 2120 0fc1 ED0D0000 		.4byte	0xded
 2121 0fc5 96000000 		.4byte	.LLST7
 2122 0fc9 27       		.uleb128 0x27
 2123 0fca B40D0000 		.4byte	0xdb4
 2124 0fce 1E000000 		.4byte	.LBB29
 2125 0fd2 0A000000 		.4byte	.LBE29-.LBB29
 2126 0fd6 02       		.byte	0x2
 2127 0fd7 CF04     		.2byte	0x4cf
 2128 0fd9 23       		.uleb128 0x23
 2129 0fda CD0D0000 		.4byte	0xdcd
 2130 0fde 82000000 		.4byte	.LLST6
 2131 0fe2 23       		.uleb128 0x23
 2132 0fe3 C10D0000 		.4byte	0xdc1
 2133 0fe7 96000000 		.4byte	.LLST7
 2134 0feb 00       		.byte	0
 2135 0fec 00       		.byte	0
 2136 0fed 00       		.byte	0
 2137 0fee 28       		.uleb128 0x28
 2138 0fef A0160000 		.4byte	.LASF332
 2139 0ff3 01       		.byte	0x1
 2140 0ff4 0D       		.byte	0xd
 2141 0ff5 4A040000 		.4byte	0x44a
 2142 0ff9 00000000 		.4byte	.LFB468
 2143 0ffd 6C000000 		.4byte	.LFE468-.LFB468
 2144 1001 01       		.uleb128 0x1
 2145 1002 9C       		.byte	0x9c
 2146 1003 F5100000 		.4byte	0x10f5
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 125


 2147 1007 29       		.uleb128 0x29
 2148 1008 7D0E0000 		.4byte	0xe7d
 2149 100c 02000000 		.4byte	.LBB31
 2150 1010 02000000 		.4byte	.LBE31-.LBB31
 2151 1014 01       		.byte	0x1
 2152 1015 0F       		.byte	0xf
 2153 1016 22       		.uleb128 0x22
 2154 1017 9F0E0000 		.4byte	0xe9f
 2155 101b 12000000 		.4byte	.LBB33
 2156 101f 16000000 		.4byte	.LBE33-.LBB33
 2157 1023 01       		.byte	0x1
 2158 1024 12       		.byte	0x12
 2159 1025 33100000 		.4byte	0x1033
 2160 1029 23       		.uleb128 0x23
 2161 102a AC0E0000 		.4byte	0xeac
 2162 102e AE000000 		.4byte	.LLST10
 2163 1032 00       		.byte	0
 2164 1033 22       		.uleb128 0x22
 2165 1034 850E0000 		.4byte	0xe85
 2166 1038 28000000 		.4byte	.LBB35
 2167 103c 16000000 		.4byte	.LBE35-.LBB35
 2168 1040 01       		.byte	0x1
 2169 1041 13       		.byte	0x13
 2170 1042 50100000 		.4byte	0x1050
 2171 1046 23       		.uleb128 0x23
 2172 1047 920E0000 		.4byte	0xe92
 2173 104b C1000000 		.4byte	.LLST11
 2174 104f 00       		.byte	0
 2175 1050 22       		.uleb128 0x22
 2176 1051 B90E0000 		.4byte	0xeb9
 2177 1055 4A000000 		.4byte	.LBB37
 2178 1059 06000000 		.4byte	.LBE37-.LBB37
 2179 105d 01       		.byte	0x1
 2180 105e 1A       		.byte	0x1a
 2181 105f 7F100000 		.4byte	0x107f
 2182 1063 23       		.uleb128 0x23
 2183 1064 DE0E0000 		.4byte	0xede
 2184 1068 E0000000 		.4byte	.LLST12
 2185 106c 23       		.uleb128 0x23
 2186 106d D20E0000 		.4byte	0xed2
 2187 1071 F4000000 		.4byte	.LLST13
 2188 1075 23       		.uleb128 0x23
 2189 1076 C60E0000 		.4byte	0xec6
 2190 107a 08010000 		.4byte	.LLST14
 2191 107e 00       		.byte	0
 2192 107f 22       		.uleb128 0x22
 2193 1080 B90E0000 		.4byte	0xeb9
 2194 1084 58000000 		.4byte	.LBB39
 2195 1088 14000000 		.4byte	.LBE39-.LBB39
 2196 108c 01       		.byte	0x1
 2197 108d 1C       		.byte	0x1c
 2198 108e A8100000 		.4byte	0x10a8
 2199 1092 2A       		.uleb128 0x2a
 2200 1093 DE0E0000 		.4byte	0xede
 2201 1097 01       		.byte	0x1
 2202 1098 2A       		.uleb128 0x2a
 2203 1099 D20E0000 		.4byte	0xed2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 126


 2204 109d 03       		.byte	0x3
 2205 109e 2B       		.uleb128 0x2b
 2206 109f C60E0000 		.4byte	0xec6
 2207 10a3 00003240 		.4byte	0x40320000
 2208 10a7 00       		.byte	0
 2209 10a8 2C       		.uleb128 0x2c
 2210 10a9 0E000000 		.4byte	.LVL4
 2211 10ad 37110000 		.4byte	0x1137
 2212 10b1 C5100000 		.4byte	0x10c5
 2213 10b5 25       		.uleb128 0x25
 2214 10b6 01       		.uleb128 0x1
 2215 10b7 50       		.byte	0x50
 2216 10b8 02       		.uleb128 0x2
 2217 10b9 74       		.byte	0x74
 2218 10ba 00       		.sleb128 0
 2219 10bb 25       		.uleb128 0x25
 2220 10bc 01       		.uleb128 0x1
 2221 10bd 51       		.byte	0x51
 2222 10be 05       		.uleb128 0x5
 2223 10bf 03       		.byte	0x3
 2224 10c0 00000000 		.4byte	uart_irq_handler
 2225 10c4 00       		.byte	0
 2226 10c5 2D       		.uleb128 0x2d
 2227 10c6 42000000 		.4byte	.LVL9
 2228 10ca 43110000 		.4byte	0x1143
 2229 10ce 2C       		.uleb128 0x2c
 2230 10cf 4A000000 		.4byte	.LVL10
 2231 10d3 4E110000 		.4byte	0x114e
 2232 10d7 E3100000 		.4byte	0x10e3
 2233 10db 25       		.uleb128 0x25
 2234 10dc 01       		.uleb128 0x1
 2235 10dd 50       		.byte	0x50
 2236 10de 03       		.uleb128 0x3
 2237 10df 0A       		.byte	0xa
 2238 10e0 E803     		.2byte	0x3e8
 2239 10e2 00       		.byte	0
 2240 10e3 24       		.uleb128 0x24
 2241 10e4 58000000 		.4byte	.LVL12
 2242 10e8 4E110000 		.4byte	0x114e
 2243 10ec 25       		.uleb128 0x25
 2244 10ed 01       		.uleb128 0x1
 2245 10ee 50       		.byte	0x50
 2246 10ef 03       		.uleb128 0x3
 2247 10f0 0A       		.byte	0xa
 2248 10f1 E803     		.2byte	0x3e8
 2249 10f3 00       		.byte	0
 2250 10f4 00       		.byte	0
 2251 10f5 2E       		.uleb128 0x2e
 2252 10f6 B7080000 		.4byte	.LASF318
 2253 10fa 05       		.byte	0x5
 2254 10fb EA07     		.2byte	0x7ea
 2255 10fd 01110000 		.4byte	0x1101
 2256 1101 0E       		.uleb128 0xe
 2257 1102 63040000 		.4byte	0x463
 2258 1106 2F       		.uleb128 0x2f
 2259 1107 E1060000 		.4byte	.LASF319
 2260 110b 0E       		.byte	0xe
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 127


 2261 110c 19       		.byte	0x19
 2262 110d 11110000 		.4byte	0x1111
 2263 1111 11       		.uleb128 0x11
 2264 1112 B30C0000 		.4byte	0xcb3
 2265 1116 2F       		.uleb128 0x2f
 2266 1117 FB150000 		.4byte	.LASF320
 2267 111b 0F       		.byte	0xf
 2268 111c 87       		.byte	0x87
 2269 111d A80D0000 		.4byte	0xda8
 2270 1121 30       		.uleb128 0x30
 2271 1122 AE0B0000 		.4byte	.LASF321
 2272 1126 AE0B0000 		.4byte	.LASF321
 2273 112a 03       		.byte	0x3
 2274 112b BC       		.byte	0xbc
 2275 112c 30       		.uleb128 0x30
 2276 112d 83080000 		.4byte	.LASF322
 2277 1131 83080000 		.4byte	.LASF322
 2278 1135 03       		.byte	0x3
 2279 1136 C0       		.byte	0xc0
 2280 1137 31       		.uleb128 0x31
 2281 1138 53010000 		.4byte	.LASF323
 2282 113c 53010000 		.4byte	.LASF323
 2283 1140 0D       		.byte	0xd
 2284 1141 1B01     		.2byte	0x11b
 2285 1143 30       		.uleb128 0x30
 2286 1144 65060000 		.4byte	.LASF324
 2287 1148 65060000 		.4byte	.LASF324
 2288 114c 0F       		.byte	0xf
 2289 114d 31       		.byte	0x31
 2290 114e 31       		.uleb128 0x31
 2291 114f BC050000 		.4byte	.LASF325
 2292 1153 BC050000 		.4byte	.LASF325
 2293 1157 0C       		.byte	0xc
 2294 1158 2103     		.2byte	0x321
 2295 115a 00       		.byte	0
 2296              		.section	.debug_abbrev,"",%progbits
 2297              	.Ldebug_abbrev0:
 2298 0000 01       		.uleb128 0x1
 2299 0001 11       		.uleb128 0x11
 2300 0002 01       		.byte	0x1
 2301 0003 25       		.uleb128 0x25
 2302 0004 0E       		.uleb128 0xe
 2303 0005 13       		.uleb128 0x13
 2304 0006 0B       		.uleb128 0xb
 2305 0007 03       		.uleb128 0x3
 2306 0008 0E       		.uleb128 0xe
 2307 0009 1B       		.uleb128 0x1b
 2308 000a 0E       		.uleb128 0xe
 2309 000b 55       		.uleb128 0x55
 2310 000c 17       		.uleb128 0x17
 2311 000d 11       		.uleb128 0x11
 2312 000e 01       		.uleb128 0x1
 2313 000f 10       		.uleb128 0x10
 2314 0010 17       		.uleb128 0x17
 2315 0011 00       		.byte	0
 2316 0012 00       		.byte	0
 2317 0013 02       		.uleb128 0x2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 128


 2318 0014 04       		.uleb128 0x4
 2319 0015 01       		.byte	0x1
 2320 0016 0B       		.uleb128 0xb
 2321 0017 0B       		.uleb128 0xb
 2322 0018 49       		.uleb128 0x49
 2323 0019 13       		.uleb128 0x13
 2324 001a 3A       		.uleb128 0x3a
 2325 001b 0B       		.uleb128 0xb
 2326 001c 3B       		.uleb128 0x3b
 2327 001d 0B       		.uleb128 0xb
 2328 001e 01       		.uleb128 0x1
 2329 001f 13       		.uleb128 0x13
 2330 0020 00       		.byte	0
 2331 0021 00       		.byte	0
 2332 0022 03       		.uleb128 0x3
 2333 0023 28       		.uleb128 0x28
 2334 0024 00       		.byte	0
 2335 0025 03       		.uleb128 0x3
 2336 0026 0E       		.uleb128 0xe
 2337 0027 1C       		.uleb128 0x1c
 2338 0028 0D       		.uleb128 0xd
 2339 0029 00       		.byte	0
 2340 002a 00       		.byte	0
 2341 002b 04       		.uleb128 0x4
 2342 002c 28       		.uleb128 0x28
 2343 002d 00       		.byte	0
 2344 002e 03       		.uleb128 0x3
 2345 002f 0E       		.uleb128 0xe
 2346 0030 1C       		.uleb128 0x1c
 2347 0031 0B       		.uleb128 0xb
 2348 0032 00       		.byte	0
 2349 0033 00       		.byte	0
 2350 0034 05       		.uleb128 0x5
 2351 0035 24       		.uleb128 0x24
 2352 0036 00       		.byte	0
 2353 0037 0B       		.uleb128 0xb
 2354 0038 0B       		.uleb128 0xb
 2355 0039 3E       		.uleb128 0x3e
 2356 003a 0B       		.uleb128 0xb
 2357 003b 03       		.uleb128 0x3
 2358 003c 0E       		.uleb128 0xe
 2359 003d 00       		.byte	0
 2360 003e 00       		.byte	0
 2361 003f 06       		.uleb128 0x6
 2362 0040 16       		.uleb128 0x16
 2363 0041 00       		.byte	0
 2364 0042 03       		.uleb128 0x3
 2365 0043 0E       		.uleb128 0xe
 2366 0044 3A       		.uleb128 0x3a
 2367 0045 0B       		.uleb128 0xb
 2368 0046 3B       		.uleb128 0x3b
 2369 0047 0B       		.uleb128 0xb
 2370 0048 49       		.uleb128 0x49
 2371 0049 13       		.uleb128 0x13
 2372 004a 00       		.byte	0
 2373 004b 00       		.byte	0
 2374 004c 07       		.uleb128 0x7
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 129


 2375 004d 24       		.uleb128 0x24
 2376 004e 00       		.byte	0
 2377 004f 0B       		.uleb128 0xb
 2378 0050 0B       		.uleb128 0xb
 2379 0051 3E       		.uleb128 0x3e
 2380 0052 0B       		.uleb128 0xb
 2381 0053 03       		.uleb128 0x3
 2382 0054 08       		.uleb128 0x8
 2383 0055 00       		.byte	0
 2384 0056 00       		.byte	0
 2385 0057 08       		.uleb128 0x8
 2386 0058 13       		.uleb128 0x13
 2387 0059 01       		.byte	0x1
 2388 005a 0B       		.uleb128 0xb
 2389 005b 05       		.uleb128 0x5
 2390 005c 3A       		.uleb128 0x3a
 2391 005d 0B       		.uleb128 0xb
 2392 005e 3B       		.uleb128 0x3b
 2393 005f 05       		.uleb128 0x5
 2394 0060 01       		.uleb128 0x1
 2395 0061 13       		.uleb128 0x13
 2396 0062 00       		.byte	0
 2397 0063 00       		.byte	0
 2398 0064 09       		.uleb128 0x9
 2399 0065 0D       		.uleb128 0xd
 2400 0066 00       		.byte	0
 2401 0067 03       		.uleb128 0x3
 2402 0068 0E       		.uleb128 0xe
 2403 0069 3A       		.uleb128 0x3a
 2404 006a 0B       		.uleb128 0xb
 2405 006b 3B       		.uleb128 0x3b
 2406 006c 05       		.uleb128 0x5
 2407 006d 49       		.uleb128 0x49
 2408 006e 13       		.uleb128 0x13
 2409 006f 38       		.uleb128 0x38
 2410 0070 0B       		.uleb128 0xb
 2411 0071 00       		.byte	0
 2412 0072 00       		.byte	0
 2413 0073 0A       		.uleb128 0xa
 2414 0074 0D       		.uleb128 0xd
 2415 0075 00       		.byte	0
 2416 0076 03       		.uleb128 0x3
 2417 0077 0E       		.uleb128 0xe
 2418 0078 3A       		.uleb128 0x3a
 2419 0079 0B       		.uleb128 0xb
 2420 007a 3B       		.uleb128 0x3b
 2421 007b 05       		.uleb128 0x5
 2422 007c 49       		.uleb128 0x49
 2423 007d 13       		.uleb128 0x13
 2424 007e 38       		.uleb128 0x38
 2425 007f 05       		.uleb128 0x5
 2426 0080 00       		.byte	0
 2427 0081 00       		.byte	0
 2428 0082 0B       		.uleb128 0xb
 2429 0083 0D       		.uleb128 0xd
 2430 0084 00       		.byte	0
 2431 0085 03       		.uleb128 0x3
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 130


 2432 0086 08       		.uleb128 0x8
 2433 0087 3A       		.uleb128 0x3a
 2434 0088 0B       		.uleb128 0xb
 2435 0089 3B       		.uleb128 0x3b
 2436 008a 05       		.uleb128 0x5
 2437 008b 49       		.uleb128 0x49
 2438 008c 13       		.uleb128 0x13
 2439 008d 38       		.uleb128 0x38
 2440 008e 05       		.uleb128 0x5
 2441 008f 00       		.byte	0
 2442 0090 00       		.byte	0
 2443 0091 0C       		.uleb128 0xc
 2444 0092 01       		.uleb128 0x1
 2445 0093 01       		.byte	0x1
 2446 0094 49       		.uleb128 0x49
 2447 0095 13       		.uleb128 0x13
 2448 0096 01       		.uleb128 0x1
 2449 0097 13       		.uleb128 0x13
 2450 0098 00       		.byte	0
 2451 0099 00       		.byte	0
 2452 009a 0D       		.uleb128 0xd
 2453 009b 21       		.uleb128 0x21
 2454 009c 00       		.byte	0
 2455 009d 49       		.uleb128 0x49
 2456 009e 13       		.uleb128 0x13
 2457 009f 2F       		.uleb128 0x2f
 2458 00a0 0B       		.uleb128 0xb
 2459 00a1 00       		.byte	0
 2460 00a2 00       		.byte	0
 2461 00a3 0E       		.uleb128 0xe
 2462 00a4 35       		.uleb128 0x35
 2463 00a5 00       		.byte	0
 2464 00a6 49       		.uleb128 0x49
 2465 00a7 13       		.uleb128 0x13
 2466 00a8 00       		.byte	0
 2467 00a9 00       		.byte	0
 2468 00aa 0F       		.uleb128 0xf
 2469 00ab 21       		.uleb128 0x21
 2470 00ac 00       		.byte	0
 2471 00ad 49       		.uleb128 0x49
 2472 00ae 13       		.uleb128 0x13
 2473 00af 2F       		.uleb128 0x2f
 2474 00b0 05       		.uleb128 0x5
 2475 00b1 00       		.byte	0
 2476 00b2 00       		.byte	0
 2477 00b3 10       		.uleb128 0x10
 2478 00b4 16       		.uleb128 0x16
 2479 00b5 00       		.byte	0
 2480 00b6 03       		.uleb128 0x3
 2481 00b7 0E       		.uleb128 0xe
 2482 00b8 3A       		.uleb128 0x3a
 2483 00b9 0B       		.uleb128 0xb
 2484 00ba 3B       		.uleb128 0x3b
 2485 00bb 05       		.uleb128 0x5
 2486 00bc 49       		.uleb128 0x49
 2487 00bd 13       		.uleb128 0x13
 2488 00be 00       		.byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 131


 2489 00bf 00       		.byte	0
 2490 00c0 11       		.uleb128 0x11
 2491 00c1 26       		.uleb128 0x26
 2492 00c2 00       		.byte	0
 2493 00c3 49       		.uleb128 0x49
 2494 00c4 13       		.uleb128 0x13
 2495 00c5 00       		.byte	0
 2496 00c6 00       		.byte	0
 2497 00c7 12       		.uleb128 0x12
 2498 00c8 13       		.uleb128 0x13
 2499 00c9 01       		.byte	0x1
 2500 00ca 0B       		.uleb128 0xb
 2501 00cb 0B       		.uleb128 0xb
 2502 00cc 3A       		.uleb128 0x3a
 2503 00cd 0B       		.uleb128 0xb
 2504 00ce 3B       		.uleb128 0x3b
 2505 00cf 0B       		.uleb128 0xb
 2506 00d0 01       		.uleb128 0x1
 2507 00d1 13       		.uleb128 0x13
 2508 00d2 00       		.byte	0
 2509 00d3 00       		.byte	0
 2510 00d4 13       		.uleb128 0x13
 2511 00d5 0D       		.uleb128 0xd
 2512 00d6 00       		.byte	0
 2513 00d7 03       		.uleb128 0x3
 2514 00d8 08       		.uleb128 0x8
 2515 00d9 3A       		.uleb128 0x3a
 2516 00da 0B       		.uleb128 0xb
 2517 00db 3B       		.uleb128 0x3b
 2518 00dc 0B       		.uleb128 0xb
 2519 00dd 49       		.uleb128 0x49
 2520 00de 13       		.uleb128 0x13
 2521 00df 38       		.uleb128 0x38
 2522 00e0 0B       		.uleb128 0xb
 2523 00e1 00       		.byte	0
 2524 00e2 00       		.byte	0
 2525 00e3 14       		.uleb128 0x14
 2526 00e4 0D       		.uleb128 0xd
 2527 00e5 00       		.byte	0
 2528 00e6 03       		.uleb128 0x3
 2529 00e7 0E       		.uleb128 0xe
 2530 00e8 3A       		.uleb128 0x3a
 2531 00e9 0B       		.uleb128 0xb
 2532 00ea 3B       		.uleb128 0x3b
 2533 00eb 0B       		.uleb128 0xb
 2534 00ec 49       		.uleb128 0x49
 2535 00ed 13       		.uleb128 0x13
 2536 00ee 38       		.uleb128 0x38
 2537 00ef 0B       		.uleb128 0xb
 2538 00f0 00       		.byte	0
 2539 00f1 00       		.byte	0
 2540 00f2 15       		.uleb128 0x15
 2541 00f3 13       		.uleb128 0x13
 2542 00f4 01       		.byte	0x1
 2543 00f5 0B       		.uleb128 0xb
 2544 00f6 05       		.uleb128 0x5
 2545 00f7 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 132


 2546 00f8 0B       		.uleb128 0xb
 2547 00f9 3B       		.uleb128 0x3b
 2548 00fa 0B       		.uleb128 0xb
 2549 00fb 01       		.uleb128 0x1
 2550 00fc 13       		.uleb128 0x13
 2551 00fd 00       		.byte	0
 2552 00fe 00       		.byte	0
 2553 00ff 16       		.uleb128 0x16
 2554 0100 0D       		.uleb128 0xd
 2555 0101 00       		.byte	0
 2556 0102 03       		.uleb128 0x3
 2557 0103 0E       		.uleb128 0xe
 2558 0104 3A       		.uleb128 0x3a
 2559 0105 0B       		.uleb128 0xb
 2560 0106 3B       		.uleb128 0x3b
 2561 0107 0B       		.uleb128 0xb
 2562 0108 49       		.uleb128 0x49
 2563 0109 13       		.uleb128 0x13
 2564 010a 38       		.uleb128 0x38
 2565 010b 05       		.uleb128 0x5
 2566 010c 00       		.byte	0
 2567 010d 00       		.byte	0
 2568 010e 17       		.uleb128 0x17
 2569 010f 0F       		.uleb128 0xf
 2570 0110 00       		.byte	0
 2571 0111 0B       		.uleb128 0xb
 2572 0112 0B       		.uleb128 0xb
 2573 0113 00       		.byte	0
 2574 0114 00       		.byte	0
 2575 0115 18       		.uleb128 0x18
 2576 0116 0F       		.uleb128 0xf
 2577 0117 00       		.byte	0
 2578 0118 0B       		.uleb128 0xb
 2579 0119 0B       		.uleb128 0xb
 2580 011a 49       		.uleb128 0x49
 2581 011b 13       		.uleb128 0x13
 2582 011c 00       		.byte	0
 2583 011d 00       		.byte	0
 2584 011e 19       		.uleb128 0x19
 2585 011f 15       		.uleb128 0x15
 2586 0120 01       		.byte	0x1
 2587 0121 27       		.uleb128 0x27
 2588 0122 19       		.uleb128 0x19
 2589 0123 01       		.uleb128 0x1
 2590 0124 13       		.uleb128 0x13
 2591 0125 00       		.byte	0
 2592 0126 00       		.byte	0
 2593 0127 1A       		.uleb128 0x1a
 2594 0128 05       		.uleb128 0x5
 2595 0129 00       		.byte	0
 2596 012a 49       		.uleb128 0x49
 2597 012b 13       		.uleb128 0x13
 2598 012c 00       		.byte	0
 2599 012d 00       		.byte	0
 2600 012e 1B       		.uleb128 0x1b
 2601 012f 13       		.uleb128 0x13
 2602 0130 01       		.byte	0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 133


 2603 0131 03       		.uleb128 0x3
 2604 0132 0E       		.uleb128 0xe
 2605 0133 0B       		.uleb128 0xb
 2606 0134 0B       		.uleb128 0xb
 2607 0135 3A       		.uleb128 0x3a
 2608 0136 0B       		.uleb128 0xb
 2609 0137 3B       		.uleb128 0x3b
 2610 0138 05       		.uleb128 0x5
 2611 0139 01       		.uleb128 0x1
 2612 013a 13       		.uleb128 0x13
 2613 013b 00       		.byte	0
 2614 013c 00       		.byte	0
 2615 013d 1C       		.uleb128 0x1c
 2616 013e 2E       		.uleb128 0x2e
 2617 013f 01       		.byte	0x1
 2618 0140 03       		.uleb128 0x3
 2619 0141 0E       		.uleb128 0xe
 2620 0142 3A       		.uleb128 0x3a
 2621 0143 0B       		.uleb128 0xb
 2622 0144 3B       		.uleb128 0x3b
 2623 0145 05       		.uleb128 0x5
 2624 0146 27       		.uleb128 0x27
 2625 0147 19       		.uleb128 0x19
 2626 0148 20       		.uleb128 0x20
 2627 0149 0B       		.uleb128 0xb
 2628 014a 01       		.uleb128 0x1
 2629 014b 13       		.uleb128 0x13
 2630 014c 00       		.byte	0
 2631 014d 00       		.byte	0
 2632 014e 1D       		.uleb128 0x1d
 2633 014f 05       		.uleb128 0x5
 2634 0150 00       		.byte	0
 2635 0151 03       		.uleb128 0x3
 2636 0152 0E       		.uleb128 0xe
 2637 0153 3A       		.uleb128 0x3a
 2638 0154 0B       		.uleb128 0xb
 2639 0155 3B       		.uleb128 0x3b
 2640 0156 05       		.uleb128 0x5
 2641 0157 49       		.uleb128 0x49
 2642 0158 13       		.uleb128 0x13
 2643 0159 00       		.byte	0
 2644 015a 00       		.byte	0
 2645 015b 1E       		.uleb128 0x1e
 2646 015c 2E       		.uleb128 0x2e
 2647 015d 01       		.byte	0x1
 2648 015e 03       		.uleb128 0x3
 2649 015f 0E       		.uleb128 0xe
 2650 0160 3A       		.uleb128 0x3a
 2651 0161 0B       		.uleb128 0xb
 2652 0162 3B       		.uleb128 0x3b
 2653 0163 05       		.uleb128 0x5
 2654 0164 27       		.uleb128 0x27
 2655 0165 19       		.uleb128 0x19
 2656 0166 49       		.uleb128 0x49
 2657 0167 13       		.uleb128 0x13
 2658 0168 20       		.uleb128 0x20
 2659 0169 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 134


 2660 016a 01       		.uleb128 0x1
 2661 016b 13       		.uleb128 0x13
 2662 016c 00       		.byte	0
 2663 016d 00       		.byte	0
 2664 016e 1F       		.uleb128 0x1f
 2665 016f 2E       		.uleb128 0x2e
 2666 0170 00       		.byte	0
 2667 0171 03       		.uleb128 0x3
 2668 0172 0E       		.uleb128 0xe
 2669 0173 3A       		.uleb128 0x3a
 2670 0174 0B       		.uleb128 0xb
 2671 0175 3B       		.uleb128 0x3b
 2672 0176 0B       		.uleb128 0xb
 2673 0177 27       		.uleb128 0x27
 2674 0178 19       		.uleb128 0x19
 2675 0179 20       		.uleb128 0x20
 2676 017a 0B       		.uleb128 0xb
 2677 017b 00       		.byte	0
 2678 017c 00       		.byte	0
 2679 017d 20       		.uleb128 0x20
 2680 017e 2E       		.uleb128 0x2e
 2681 017f 01       		.byte	0x1
 2682 0180 3F       		.uleb128 0x3f
 2683 0181 19       		.uleb128 0x19
 2684 0182 03       		.uleb128 0x3
 2685 0183 0E       		.uleb128 0xe
 2686 0184 3A       		.uleb128 0x3a
 2687 0185 0B       		.uleb128 0xb
 2688 0186 3B       		.uleb128 0x3b
 2689 0187 0B       		.uleb128 0xb
 2690 0188 11       		.uleb128 0x11
 2691 0189 01       		.uleb128 0x1
 2692 018a 12       		.uleb128 0x12
 2693 018b 06       		.uleb128 0x6
 2694 018c 40       		.uleb128 0x40
 2695 018d 18       		.uleb128 0x18
 2696 018e 9742     		.uleb128 0x2117
 2697 0190 19       		.uleb128 0x19
 2698 0191 01       		.uleb128 0x1
 2699 0192 13       		.uleb128 0x13
 2700 0193 00       		.byte	0
 2701 0194 00       		.byte	0
 2702 0195 21       		.uleb128 0x21
 2703 0196 34       		.uleb128 0x34
 2704 0197 00       		.byte	0
 2705 0198 03       		.uleb128 0x3
 2706 0199 0E       		.uleb128 0xe
 2707 019a 3A       		.uleb128 0x3a
 2708 019b 0B       		.uleb128 0xb
 2709 019c 3B       		.uleb128 0x3b
 2710 019d 0B       		.uleb128 0xb
 2711 019e 49       		.uleb128 0x49
 2712 019f 13       		.uleb128 0x13
 2713 01a0 02       		.uleb128 0x2
 2714 01a1 18       		.uleb128 0x18
 2715 01a2 00       		.byte	0
 2716 01a3 00       		.byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 135


 2717 01a4 22       		.uleb128 0x22
 2718 01a5 1D       		.uleb128 0x1d
 2719 01a6 01       		.byte	0x1
 2720 01a7 31       		.uleb128 0x31
 2721 01a8 13       		.uleb128 0x13
 2722 01a9 11       		.uleb128 0x11
 2723 01aa 01       		.uleb128 0x1
 2724 01ab 12       		.uleb128 0x12
 2725 01ac 06       		.uleb128 0x6
 2726 01ad 58       		.uleb128 0x58
 2727 01ae 0B       		.uleb128 0xb
 2728 01af 59       		.uleb128 0x59
 2729 01b0 0B       		.uleb128 0xb
 2730 01b1 01       		.uleb128 0x1
 2731 01b2 13       		.uleb128 0x13
 2732 01b3 00       		.byte	0
 2733 01b4 00       		.byte	0
 2734 01b5 23       		.uleb128 0x23
 2735 01b6 05       		.uleb128 0x5
 2736 01b7 00       		.byte	0
 2737 01b8 31       		.uleb128 0x31
 2738 01b9 13       		.uleb128 0x13
 2739 01ba 02       		.uleb128 0x2
 2740 01bb 17       		.uleb128 0x17
 2741 01bc 00       		.byte	0
 2742 01bd 00       		.byte	0
 2743 01be 24       		.uleb128 0x24
 2744 01bf 898201   		.uleb128 0x4109
 2745 01c2 01       		.byte	0x1
 2746 01c3 11       		.uleb128 0x11
 2747 01c4 01       		.uleb128 0x1
 2748 01c5 31       		.uleb128 0x31
 2749 01c6 13       		.uleb128 0x13
 2750 01c7 00       		.byte	0
 2751 01c8 00       		.byte	0
 2752 01c9 25       		.uleb128 0x25
 2753 01ca 8A8201   		.uleb128 0x410a
 2754 01cd 00       		.byte	0
 2755 01ce 02       		.uleb128 0x2
 2756 01cf 18       		.uleb128 0x18
 2757 01d0 9142     		.uleb128 0x2111
 2758 01d2 18       		.uleb128 0x18
 2759 01d3 00       		.byte	0
 2760 01d4 00       		.byte	0
 2761 01d5 26       		.uleb128 0x26
 2762 01d6 1D       		.uleb128 0x1d
 2763 01d7 01       		.byte	0x1
 2764 01d8 31       		.uleb128 0x31
 2765 01d9 13       		.uleb128 0x13
 2766 01da 11       		.uleb128 0x11
 2767 01db 01       		.uleb128 0x1
 2768 01dc 12       		.uleb128 0x12
 2769 01dd 06       		.uleb128 0x6
 2770 01de 58       		.uleb128 0x58
 2771 01df 0B       		.uleb128 0xb
 2772 01e0 59       		.uleb128 0x59
 2773 01e1 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 136


 2774 01e2 00       		.byte	0
 2775 01e3 00       		.byte	0
 2776 01e4 27       		.uleb128 0x27
 2777 01e5 1D       		.uleb128 0x1d
 2778 01e6 01       		.byte	0x1
 2779 01e7 31       		.uleb128 0x31
 2780 01e8 13       		.uleb128 0x13
 2781 01e9 11       		.uleb128 0x11
 2782 01ea 01       		.uleb128 0x1
 2783 01eb 12       		.uleb128 0x12
 2784 01ec 06       		.uleb128 0x6
 2785 01ed 58       		.uleb128 0x58
 2786 01ee 0B       		.uleb128 0xb
 2787 01ef 59       		.uleb128 0x59
 2788 01f0 05       		.uleb128 0x5
 2789 01f1 00       		.byte	0
 2790 01f2 00       		.byte	0
 2791 01f3 28       		.uleb128 0x28
 2792 01f4 2E       		.uleb128 0x2e
 2793 01f5 01       		.byte	0x1
 2794 01f6 3F       		.uleb128 0x3f
 2795 01f7 19       		.uleb128 0x19
 2796 01f8 03       		.uleb128 0x3
 2797 01f9 0E       		.uleb128 0xe
 2798 01fa 3A       		.uleb128 0x3a
 2799 01fb 0B       		.uleb128 0xb
 2800 01fc 3B       		.uleb128 0x3b
 2801 01fd 0B       		.uleb128 0xb
 2802 01fe 27       		.uleb128 0x27
 2803 01ff 19       		.uleb128 0x19
 2804 0200 49       		.uleb128 0x49
 2805 0201 13       		.uleb128 0x13
 2806 0202 8701     		.uleb128 0x87
 2807 0204 19       		.uleb128 0x19
 2808 0205 11       		.uleb128 0x11
 2809 0206 01       		.uleb128 0x1
 2810 0207 12       		.uleb128 0x12
 2811 0208 06       		.uleb128 0x6
 2812 0209 40       		.uleb128 0x40
 2813 020a 18       		.uleb128 0x18
 2814 020b 9742     		.uleb128 0x2117
 2815 020d 19       		.uleb128 0x19
 2816 020e 01       		.uleb128 0x1
 2817 020f 13       		.uleb128 0x13
 2818 0210 00       		.byte	0
 2819 0211 00       		.byte	0
 2820 0212 29       		.uleb128 0x29
 2821 0213 1D       		.uleb128 0x1d
 2822 0214 00       		.byte	0
 2823 0215 31       		.uleb128 0x31
 2824 0216 13       		.uleb128 0x13
 2825 0217 11       		.uleb128 0x11
 2826 0218 01       		.uleb128 0x1
 2827 0219 12       		.uleb128 0x12
 2828 021a 06       		.uleb128 0x6
 2829 021b 58       		.uleb128 0x58
 2830 021c 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 137


 2831 021d 59       		.uleb128 0x59
 2832 021e 0B       		.uleb128 0xb
 2833 021f 00       		.byte	0
 2834 0220 00       		.byte	0
 2835 0221 2A       		.uleb128 0x2a
 2836 0222 05       		.uleb128 0x5
 2837 0223 00       		.byte	0
 2838 0224 31       		.uleb128 0x31
 2839 0225 13       		.uleb128 0x13
 2840 0226 1C       		.uleb128 0x1c
 2841 0227 0B       		.uleb128 0xb
 2842 0228 00       		.byte	0
 2843 0229 00       		.byte	0
 2844 022a 2B       		.uleb128 0x2b
 2845 022b 05       		.uleb128 0x5
 2846 022c 00       		.byte	0
 2847 022d 31       		.uleb128 0x31
 2848 022e 13       		.uleb128 0x13
 2849 022f 1C       		.uleb128 0x1c
 2850 0230 06       		.uleb128 0x6
 2851 0231 00       		.byte	0
 2852 0232 00       		.byte	0
 2853 0233 2C       		.uleb128 0x2c
 2854 0234 898201   		.uleb128 0x4109
 2855 0237 01       		.byte	0x1
 2856 0238 11       		.uleb128 0x11
 2857 0239 01       		.uleb128 0x1
 2858 023a 31       		.uleb128 0x31
 2859 023b 13       		.uleb128 0x13
 2860 023c 01       		.uleb128 0x1
 2861 023d 13       		.uleb128 0x13
 2862 023e 00       		.byte	0
 2863 023f 00       		.byte	0
 2864 0240 2D       		.uleb128 0x2d
 2865 0241 898201   		.uleb128 0x4109
 2866 0244 00       		.byte	0
 2867 0245 11       		.uleb128 0x11
 2868 0246 01       		.uleb128 0x1
 2869 0247 31       		.uleb128 0x31
 2870 0248 13       		.uleb128 0x13
 2871 0249 00       		.byte	0
 2872 024a 00       		.byte	0
 2873 024b 2E       		.uleb128 0x2e
 2874 024c 34       		.uleb128 0x34
 2875 024d 00       		.byte	0
 2876 024e 03       		.uleb128 0x3
 2877 024f 0E       		.uleb128 0xe
 2878 0250 3A       		.uleb128 0x3a
 2879 0251 0B       		.uleb128 0xb
 2880 0252 3B       		.uleb128 0x3b
 2881 0253 05       		.uleb128 0x5
 2882 0254 49       		.uleb128 0x49
 2883 0255 13       		.uleb128 0x13
 2884 0256 3F       		.uleb128 0x3f
 2885 0257 19       		.uleb128 0x19
 2886 0258 3C       		.uleb128 0x3c
 2887 0259 19       		.uleb128 0x19
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 138


 2888 025a 00       		.byte	0
 2889 025b 00       		.byte	0
 2890 025c 2F       		.uleb128 0x2f
 2891 025d 34       		.uleb128 0x34
 2892 025e 00       		.byte	0
 2893 025f 03       		.uleb128 0x3
 2894 0260 0E       		.uleb128 0xe
 2895 0261 3A       		.uleb128 0x3a
 2896 0262 0B       		.uleb128 0xb
 2897 0263 3B       		.uleb128 0x3b
 2898 0264 0B       		.uleb128 0xb
 2899 0265 49       		.uleb128 0x49
 2900 0266 13       		.uleb128 0x13
 2901 0267 3F       		.uleb128 0x3f
 2902 0268 19       		.uleb128 0x19
 2903 0269 3C       		.uleb128 0x3c
 2904 026a 19       		.uleb128 0x19
 2905 026b 00       		.byte	0
 2906 026c 00       		.byte	0
 2907 026d 30       		.uleb128 0x30
 2908 026e 2E       		.uleb128 0x2e
 2909 026f 00       		.byte	0
 2910 0270 3F       		.uleb128 0x3f
 2911 0271 19       		.uleb128 0x19
 2912 0272 3C       		.uleb128 0x3c
 2913 0273 19       		.uleb128 0x19
 2914 0274 6E       		.uleb128 0x6e
 2915 0275 0E       		.uleb128 0xe
 2916 0276 03       		.uleb128 0x3
 2917 0277 0E       		.uleb128 0xe
 2918 0278 3A       		.uleb128 0x3a
 2919 0279 0B       		.uleb128 0xb
 2920 027a 3B       		.uleb128 0x3b
 2921 027b 0B       		.uleb128 0xb
 2922 027c 00       		.byte	0
 2923 027d 00       		.byte	0
 2924 027e 31       		.uleb128 0x31
 2925 027f 2E       		.uleb128 0x2e
 2926 0280 00       		.byte	0
 2927 0281 3F       		.uleb128 0x3f
 2928 0282 19       		.uleb128 0x19
 2929 0283 3C       		.uleb128 0x3c
 2930 0284 19       		.uleb128 0x19
 2931 0285 6E       		.uleb128 0x6e
 2932 0286 0E       		.uleb128 0xe
 2933 0287 03       		.uleb128 0x3
 2934 0288 0E       		.uleb128 0xe
 2935 0289 3A       		.uleb128 0x3a
 2936 028a 0B       		.uleb128 0xb
 2937 028b 3B       		.uleb128 0x3b
 2938 028c 05       		.uleb128 0x5
 2939 028d 00       		.byte	0
 2940 028e 00       		.byte	0
 2941 028f 00       		.byte	0
 2942              		.section	.debug_loc,"",%progbits
 2943              	.Ldebug_loc0:
 2944              	.LLST0:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 139


 2945 0000 04000000 		.4byte	.LVL0
 2946 0004 12000000 		.4byte	.LVL1
 2947 0008 0200     		.2byte	0x2
 2948 000a 34       		.byte	0x34
 2949 000b 9F       		.byte	0x9f
 2950 000c 00000000 		.4byte	0
 2951 0010 00000000 		.4byte	0
 2952              	.LLST1:
 2953 0014 04000000 		.4byte	.LVL0
 2954 0018 12000000 		.4byte	.LVL1
 2955 001c 0300     		.2byte	0x3
 2956 001e 91       		.byte	0x91
 2957 001f 74       		.sleb128 -12
 2958 0020 9F       		.byte	0x9f
 2959 0021 00000000 		.4byte	0
 2960 0025 00000000 		.4byte	0
 2961              	.LLST2:
 2962 0029 04000000 		.4byte	.LVL0
 2963 002d 12000000 		.4byte	.LVL1
 2964 0031 0600     		.2byte	0x6
 2965 0033 0C       		.byte	0xc
 2966 0034 00006640 		.4byte	0x40660000
 2967 0038 9F       		.byte	0x9f
 2968 0039 00000000 		.4byte	0
 2969 003d 00000000 		.4byte	0
 2970              	.LLST3:
 2971 0041 12000000 		.4byte	.LVL1
 2972 0045 1E000000 		.4byte	.LVL2
 2973 0049 0200     		.2byte	0x2
 2974 004b 34       		.byte	0x34
 2975 004c 9F       		.byte	0x9f
 2976 004d 00000000 		.4byte	0
 2977 0051 00000000 		.4byte	0
 2978              	.LLST4:
 2979 0055 12000000 		.4byte	.LVL1
 2980 0059 1E000000 		.4byte	.LVL2
 2981 005d 0300     		.2byte	0x3
 2982 005f 91       		.byte	0x91
 2983 0060 74       		.sleb128 -12
 2984 0061 9F       		.byte	0x9f
 2985 0062 00000000 		.4byte	0
 2986 0066 00000000 		.4byte	0
 2987              	.LLST5:
 2988 006a 12000000 		.4byte	.LVL1
 2989 006e 1E000000 		.4byte	.LVL2
 2990 0072 0600     		.2byte	0x6
 2991 0074 0C       		.byte	0xc
 2992 0075 00006640 		.4byte	0x40660000
 2993 0079 9F       		.byte	0x9f
 2994 007a 00000000 		.4byte	0
 2995 007e 00000000 		.4byte	0
 2996              	.LLST6:
 2997 0082 1E000000 		.4byte	.LVL2
 2998 0086 28000000 		.4byte	.LVL3
 2999 008a 0200     		.2byte	0x2
 3000 008c 31       		.byte	0x31
 3001 008d 9F       		.byte	0x9f
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 140


 3002 008e 00000000 		.4byte	0
 3003 0092 00000000 		.4byte	0
 3004              	.LLST7:
 3005 0096 1E000000 		.4byte	.LVL2
 3006 009a 28000000 		.4byte	.LVL3
 3007 009e 0600     		.2byte	0x6
 3008 00a0 0C       		.byte	0xc
 3009 00a1 00006640 		.4byte	0x40660000
 3010 00a5 9F       		.byte	0x9f
 3011 00a6 00000000 		.4byte	0
 3012 00aa 00000000 		.4byte	0
 3013              	.LLST10:
 3014 00ae 12000000 		.4byte	.LVL5
 3015 00b2 28000000 		.4byte	.LVL6
 3016 00b6 0100     		.2byte	0x1
 3017 00b8 53       		.byte	0x53
 3018 00b9 00000000 		.4byte	0
 3019 00bd 00000000 		.4byte	0
 3020              	.LLST11:
 3021 00c1 28000000 		.4byte	.LVL6
 3022 00c5 32000000 		.4byte	.LVL7
 3023 00c9 0100     		.2byte	0x1
 3024 00cb 53       		.byte	0x53
 3025 00cc 32000000 		.4byte	.LVL7
 3026 00d0 3E000000 		.4byte	.LVL8
 3027 00d4 0200     		.2byte	0x2
 3028 00d6 74       		.byte	0x74
 3029 00d7 00       		.sleb128 0
 3030 00d8 00000000 		.4byte	0
 3031 00dc 00000000 		.4byte	0
 3032              	.LLST12:
 3033 00e0 4A000000 		.4byte	.LVL10
 3034 00e4 50000000 		.4byte	.LVL11
 3035 00e8 0200     		.2byte	0x2
 3036 00ea 30       		.byte	0x30
 3037 00eb 9F       		.byte	0x9f
 3038 00ec 00000000 		.4byte	0
 3039 00f0 00000000 		.4byte	0
 3040              	.LLST13:
 3041 00f4 4A000000 		.4byte	.LVL10
 3042 00f8 50000000 		.4byte	.LVL11
 3043 00fc 0200     		.2byte	0x2
 3044 00fe 33       		.byte	0x33
 3045 00ff 9F       		.byte	0x9f
 3046 0100 00000000 		.4byte	0
 3047 0104 00000000 		.4byte	0
 3048              	.LLST14:
 3049 0108 4A000000 		.4byte	.LVL10
 3050 010c 50000000 		.4byte	.LVL11
 3051 0110 0600     		.2byte	0x6
 3052 0112 0C       		.byte	0xc
 3053 0113 00003240 		.4byte	0x40320000
 3054 0117 9F       		.byte	0x9f
 3055 0118 00000000 		.4byte	0
 3056 011c 00000000 		.4byte	0
 3057              		.section	.debug_aranges,"",%progbits
 3058 0000 24000000 		.4byte	0x24
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 141


 3059 0004 0200     		.2byte	0x2
 3060 0006 00000000 		.4byte	.Ldebug_info0
 3061 000a 04       		.byte	0x4
 3062 000b 00       		.byte	0
 3063 000c 0000     		.2byte	0
 3064 000e 0000     		.2byte	0
 3065 0010 00000000 		.4byte	.LFB467
 3066 0014 30000000 		.4byte	.LFE467-.LFB467
 3067 0018 00000000 		.4byte	.LFB468
 3068 001c 6C000000 		.4byte	.LFE468-.LFB468
 3069 0020 00000000 		.4byte	0
 3070 0024 00000000 		.4byte	0
 3071              		.section	.debug_ranges,"",%progbits
 3072              	.Ldebug_ranges0:
 3073 0000 00000000 		.4byte	.LFB467
 3074 0004 30000000 		.4byte	.LFE467
 3075 0008 00000000 		.4byte	.LFB468
 3076 000c 6C000000 		.4byte	.LFE468
 3077 0010 00000000 		.4byte	0
 3078 0014 00000000 		.4byte	0
 3079              		.section	.debug_line,"",%progbits
 3080              	.Ldebug_line0:
 3081 0000 CD030000 		.section	.debug_str,"MS",%progbits,1
 3081      02005203 
 3081      00000201 
 3081      FB0E0D00 
 3081      01010101 
 3082              	.LASF137:
 3083 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3083      696E7465 
 3083      72727570 
 3083      74735F35 
 3083      5F495251 
 3084              	.LASF62:
 3085 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3085      735F696E 
 3085      74657272 
 3085      75707473 
 3085      5F647730 
 3086              	.LASF285:
 3087 0032 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3087      74635F73 
 3087      7973696E 
 3087      745F7400 
 3088              	.LASF207:
 3089 0042 5644445F 		.ascii	"VDD_ACTIVE\000"
 3089      41435449 
 3089      564500
 3090              	.LASF203:
 3091 004d 494E5452 		.ascii	"INTR_CAUSE0\000"
 3091      5F434155 
 3091      53453000 
 3092              	.LASF204:
 3093 0059 494E5452 		.ascii	"INTR_CAUSE1\000"
 3093      5F434155 
 3093      53453100 
 3094              	.LASF205:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 142


 3095 0065 494E5452 		.ascii	"INTR_CAUSE2\000"
 3095      5F434155 
 3095      53453200 
 3096              	.LASF206:
 3097 0071 494E5452 		.ascii	"INTR_CAUSE3\000"
 3097      5F434155 
 3097      53453300 
 3098              	.LASF123:
 3099 007d 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3099      6D5F315F 
 3099      696E7465 
 3099      72727570 
 3099      74735F31 
 3100              	.LASF327:
 3101 0098 6D61696E 		.ascii	"main_cm4.c\000"
 3101      5F636D34 
 3101      2E6300
 3102              	.LASF142:
 3103 00a3 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3103      696E7465 
 3103      72727570 
 3103      74735F31 
 3103      305F4952 
 3104              	.LASF303:
 3105 00ba 62617365 		.ascii	"base\000"
 3105      00
 3106              	.LASF67:
 3107 00bf 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3107      735F696E 
 3107      74657272 
 3107      75707473 
 3107      5F647730 
 3108              	.LASF280:
 3109 00db 63686172 		.ascii	"char\000"
 3109      00
 3110              	.LASF36:
 3111 00e0 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 3111      735F696E 
 3111      74657272 
 3111      75707473 
 3111      5F697063 
 3112              	.LASF288:
 3113 00fc 74785374 		.ascii	"txStatus\000"
 3113      61747573 
 3113      00
 3114              	.LASF54:
 3115 0105 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3115      335F696E 
 3115      74657272 
 3115      7570745F 
 3115      4952516E 
 3116              	.LASF216:
 3117 011a 434D445F 		.ascii	"CMD_RESP_STATUS\000"
 3117      52455350 
 3117      5F535441 
 3117      54555300 
 3118              	.LASF84:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 143


 3119 012a 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3119      735F696E 
 3119      74657272 
 3119      75707473 
 3119      5F647731 
 3120              	.LASF270:
 3121 0146 494E5452 		.ascii	"INTR_TX_MASK\000"
 3121      5F54585F 
 3121      4D41534B 
 3121      00
 3122              	.LASF323:
 3123 0153 43795F53 		.ascii	"Cy_SysInt_Init\000"
 3123      7973496E 
 3123      745F496E 
 3123      697400
 3124              	.LASF90:
 3125 0162 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3125      735F696E 
 3125      74657272 
 3125      75707473 
 3125      5F647731 
 3126              	.LASF232:
 3127 017f 54585F46 		.ascii	"TX_FIFO_STATUS\000"
 3127      49464F5F 
 3127      53544154 
 3127      555300
 3128              	.LASF170:
 3129 018e 756E7369 		.ascii	"unsigned int\000"
 3129      676E6564 
 3129      20696E74 
 3129      00
 3130              	.LASF46:
 3131 019b 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3131      735F696E 
 3131      74657272 
 3131      75707473 
 3131      5F697063 
 3132              	.LASF246:
 3133 01b8 494E5452 		.ascii	"INTR_CAUSE\000"
 3133      5F434155 
 3133      534500
 3134              	.LASF312:
 3135 01c3 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3135      49435F45 
 3135      6E61626C 
 3135      65495251 
 3135      00
 3136              	.LASF115:
 3137 01d4 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3137      6D5F315F 
 3137      696E7465 
 3137      72727570 
 3137      74735F37 
 3138              	.LASF198:
 3139 01ee 4346475F 		.ascii	"CFG_SIO\000"
 3139      53494F00 
 3140              	.LASF236:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 144


 3141 01f6 52585F46 		.ascii	"RX_FIFO_CTRL\000"
 3141      49464F5F 
 3141      4354524C 
 3141      00
 3142              	.LASF164:
 3143 0203 5F5F696E 		.ascii	"__int32_t\000"
 3143      7433325F 
 3143      7400
 3144              	.LASF33:
 3145 020d 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3145      5F696E74 
 3145      65727275 
 3145      70745F63 
 3145      7462735F 
 3146              	.LASF302:
 3147 0226 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 3147      74635F73 
 3147      63625F75 
 3147      6172745F 
 3147      636F6E74 
 3148              	.LASF30:
 3149 0240 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3149      5F696E74 
 3149      65727275 
 3149      70745F6D 
 3149      63776474 
 3150              	.LASF12:
 3151 025c 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3151      5F696E74 
 3151      65727275 
 3151      7074735F 
 3151      6770696F 
 3152              	.LASF269:
 3153 0278 494E5452 		.ascii	"INTR_TX_SET\000"
 3153      5F54585F 
 3153      53455400 
 3154              	.LASF73:
 3155 0284 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3155      735F696E 
 3155      74657272 
 3155      75707473 
 3155      5F647730 
 3156              	.LASF158:
 3157 02a1 73686F72 		.ascii	"short int\000"
 3157      7420696E 
 3157      7400
 3158              	.LASF291:
 3159 02ab 72785269 		.ascii	"rxRingBufSize\000"
 3159      6E674275 
 3159      6653697A 
 3159      6500
 3160              	.LASF25:
 3161 02b9 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3161      5F696E74 
 3161      65727275 
 3161      70745F67 
 3161      70696F5F 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 145


 3162              	.LASF129:
 3163 02d2 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3163      6D5F315F 
 3163      696E7465 
 3163      72727570 
 3163      74735F32 
 3164              	.LASF146:
 3165 02ed 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3165      696E7465 
 3165      72727570 
 3165      74735F31 
 3165      345F4952 
 3166              	.LASF107:
 3167 0304 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3167      6D5F305F 
 3167      696E7465 
 3167      72727570 
 3167      74735F37 
 3168              	.LASF194:
 3169 031e 494E5452 		.ascii	"INTR_SET\000"
 3169      5F534554 
 3169      00
 3170              	.LASF68:
 3171 0327 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3171      735F696E 
 3171      74657272 
 3171      75707473 
 3171      5F647730 
 3172              	.LASF237:
 3173 0343 52585F46 		.ascii	"RX_FIFO_STATUS\000"
 3173      49464F5F 
 3173      53544154 
 3173      555300
 3174              	.LASF76:
 3175 0352 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3175      735F696E 
 3175      74657272 
 3175      75707473 
 3175      5F647731 
 3176              	.LASF102:
 3177 036e 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3177      6D5F305F 
 3177      696E7465 
 3177      72727570 
 3177      74735F32 
 3178              	.LASF8:
 3179 0388 50656E64 		.ascii	"PendSV_IRQn\000"
 3179      53565F49 
 3179      52516E00 
 3180              	.LASF326:
 3181 0394 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3181      43313120 
 3181      352E342E 
 3181      31203230 
 3181      31363036 
 3182 03c7 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3182      20726576 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 146


 3182      6973696F 
 3182      6E203233 
 3182      37373135 
 3183 03fa 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 3183      70202D6D 
 3183      6670753D 
 3183      66707634 
 3183      2D73702D 
 3184 042d 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3184      6F6E7320 
 3184      2D666661 
 3184      742D6C74 
 3184      6F2D6F62 
 3185              	.LASF221:
 3186 0447 55415254 		.ascii	"UART_RX_CTRL\000"
 3186      5F52585F 
 3186      4354524C 
 3186      00
 3187              	.LASF199:
 3188 0454 52455345 		.ascii	"RESERVED\000"
 3188      52564544 
 3188      00
 3189              	.LASF277:
 3190 045d 43795343 		.ascii	"CySCB_Type\000"
 3190      425F5479 
 3190      706500
 3191              	.LASF139:
 3192 0468 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3192      696E7465 
 3192      72727570 
 3192      74735F37 
 3192      5F495251 
 3193              	.LASF196:
 3194 047e 4346475F 		.ascii	"CFG_IN\000"
 3194      494E00
 3195              	.LASF28:
 3196 0485 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3196      385F696E 
 3196      74657272 
 3196      7570745F 
 3196      4952516E 
 3197              	.LASF228:
 3198 049a 4932435F 		.ascii	"I2C_CFG\000"
 3198      43464700 
 3199              	.LASF125:
 3200 04a2 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3200      6D5F315F 
 3200      696E7465 
 3200      72727570 
 3200      74735F31 
 3201              	.LASF242:
 3202 04bd 52585F46 		.ascii	"RX_FIFO_RD_SILENT\000"
 3202      49464F5F 
 3202      52445F53 
 3202      494C454E 
 3202      5400
 3203              	.LASF173:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 147


 3204 04cf 75696E74 		.ascii	"uint32_t\000"
 3204      33325F74 
 3204      00
 3205              	.LASF244:
 3206 04d8 455A5F44 		.ascii	"EZ_DATA\000"
 3206      41544100 
 3207              	.LASF259:
 3208 04e0 494E5452 		.ascii	"INTR_M_SET\000"
 3208      5F4D5F53 
 3208      455400
 3209              	.LASF17:
 3210 04eb 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 3210      5F696E74 
 3210      65727275 
 3210      7074735F 
 3210      6770696F 
 3211              	.LASF23:
 3212 0507 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 3212      5F696E74 
 3212      65727275 
 3212      7074735F 
 3212      6770696F 
 3213              	.LASF147:
 3214 0524 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 3214      696E7465 
 3214      72727570 
 3214      74735F31 
 3214      355F4952 
 3215              	.LASF174:
 3216 053b 49534552 		.ascii	"ISER\000"
 3216      00
 3217              	.LASF97:
 3218 0540 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 3218      735F696E 
 3218      74657272 
 3218      75707473 
 3218      5F636D30 
 3219              	.LASF169:
 3220 0560 6C6F6E67 		.ascii	"long long unsigned int\000"
 3220      206C6F6E 
 3220      6720756E 
 3220      7369676E 
 3220      65642069 
 3221              	.LASF281:
 3222 0577 666C6F61 		.ascii	"float\000"
 3222      7400
 3223              	.LASF64:
 3224 057d 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3224      735F696E 
 3224      74657272 
 3224      75707473 
 3224      5F647730 
 3225              	.LASF261:
 3226 0599 494E5452 		.ascii	"INTR_M_MASKED\000"
 3226      5F4D5F4D 
 3226      41534B45 
 3226      4400
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 148


 3227              	.LASF55:
 3228 05a7 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 3228      345F696E 
 3228      74657272 
 3228      7570745F 
 3228      4952516E 
 3229              	.LASF325:
 3230 05bc 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 3230      79734C69 
 3230      625F4465 
 3230      6C617900 
 3231              	.LASF134:
 3232 05cc 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3232      696E7465 
 3232      72727570 
 3232      74735F32 
 3232      5F495251 
 3233              	.LASF177:
 3234 05e2 52534552 		.ascii	"RSERVED1\000"
 3234      56454431 
 3234      00
 3235              	.LASF329:
 3236 05eb 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 3236      74635F73 
 3236      63625F75 
 3236      6172745F 
 3236      636F6E74 
 3237              	.LASF188:
 3238 0603 4F55545F 		.ascii	"OUT_CLR\000"
 3238      434C5200 
 3239              	.LASF226:
 3240 060b 4932435F 		.ascii	"I2C_M_CMD\000"
 3240      4D5F434D 
 3240      4400
 3241              	.LASF81:
 3242 0615 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 3242      735F696E 
 3242      74657272 
 3242      75707473 
 3242      5F647731 
 3243              	.LASF87:
 3244 0631 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3244      735F696E 
 3244      74657272 
 3244      75707473 
 3244      5F647731 
 3245              	.LASF154:
 3246 064e 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3246      696E7465 
 3246      72727570 
 3246      745F6D65 
 3246      645F4952 
 3247              	.LASF324:
 3248 0665 55415254 		.ascii	"UART_Start\000"
 3248      5F537461 
 3248      727400
 3249              	.LASF331:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 149


 3250 0670 75617274 		.ascii	"uart_irq_handler\000"
 3250      5F697271 
 3250      5F68616E 
 3250      646C6572 
 3250      00
 3251              	.LASF315:
 3252 0681 43795F47 		.ascii	"Cy_GPIO_Write\000"
 3252      50494F5F 
 3252      57726974 
 3252      6500
 3253              	.LASF48:
 3254 068f 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3254      735F696E 
 3254      74657272 
 3254      75707473 
 3254      5F697063 
 3255              	.LASF31:
 3256 06ac 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 3256      5F696E74 
 3256      65727275 
 3256      70745F62 
 3256      61636B75 
 3257              	.LASF117:
 3258 06c7 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3258      6D5F315F 
 3258      696E7465 
 3258      72727570 
 3258      74735F39 
 3259              	.LASF319:
 3260 06e1 55415254 		.ascii	"UART_INTERRUPT_cfg\000"
 3260      5F494E54 
 3260      45525255 
 3260      50545F63 
 3260      666700
 3261              	.LASF6:
 3262 06f4 53564361 		.ascii	"SVCall_IRQn\000"
 3262      6C6C5F49 
 3262      52516E00 
 3263              	.LASF200:
 3264 0700 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 3264      494E5F47 
 3264      50494F35 
 3264      5600
 3265              	.LASF51:
 3266 070e 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3266      305F696E 
 3266      74657272 
 3266      7570745F 
 3266      4952516E 
 3267              	.LASF112:
 3268 0723 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3268      6D5F315F 
 3268      696E7465 
 3268      72727570 
 3268      74735F34 
 3269              	.LASF151:
 3270 073d 70726F66 		.ascii	"profile_interrupt_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 150


 3270      696C655F 
 3270      696E7465 
 3270      72727570 
 3270      745F4952 
 3271              	.LASF220:
 3272 0754 55415254 		.ascii	"UART_TX_CTRL\000"
 3272      5F54585F 
 3272      4354524C 
 3272      00
 3273              	.LASF21:
 3274 0761 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3274      5F696E74 
 3274      65727275 
 3274      7074735F 
 3274      6770696F 
 3275              	.LASF120:
 3276 077e 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3276      6D5F315F 
 3276      696E7465 
 3276      72727570 
 3276      74735F31 
 3277              	.LASF43:
 3278 0799 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 3278      735F696E 
 3278      74657272 
 3278      75707473 
 3278      5F697063 
 3279              	.LASF317:
 3280 07b5 76616C75 		.ascii	"value\000"
 3280      6500
 3281              	.LASF197:
 3282 07bb 4346475F 		.ascii	"CFG_OUT\000"
 3282      4F555400 
 3283              	.LASF289:
 3284 07c3 72785374 		.ascii	"rxStatus\000"
 3284      61747573 
 3284      00
 3285              	.LASF294:
 3286 07cc 72784275 		.ascii	"rxBuf\000"
 3286      6600
 3287              	.LASF92:
 3288 07d2 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 3288      735F696E 
 3288      74657272 
 3288      75707473 
 3288      5F666175 
 3289              	.LASF88:
 3290 07f0 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3290      735F696E 
 3290      74657272 
 3290      75707473 
 3290      5F647731 
 3291              	.LASF160:
 3292 080d 4952516E 		.ascii	"IRQn_Type\000"
 3292      5F547970 
 3292      6500
 3293              	.LASF69:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 151


 3294 0817 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3294      735F696E 
 3294      74657272 
 3294      75707473 
 3294      5F647730 
 3295              	.LASF143:
 3296 0833 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3296      696E7465 
 3296      72727570 
 3296      74735F31 
 3296      315F4952 
 3297              	.LASF37:
 3298 084a 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3298      735F696E 
 3298      74657272 
 3298      75707473 
 3298      5F697063 
 3299              	.LASF189:
 3300 0866 4F55545F 		.ascii	"OUT_SET\000"
 3300      53455400 
 3301              	.LASF253:
 3302 086e 494E5452 		.ascii	"INTR_SPI_EC\000"
 3302      5F535049 
 3302      5F454300 
 3303              	.LASF300:
 3304 087a 63624576 		.ascii	"cbEvents\000"
 3304      656E7473 
 3304      00
 3305              	.LASF322:
 3306 0883 43795F53 		.ascii	"Cy_SCB_WriteArray\000"
 3306      43425F57 
 3306      72697465 
 3306      41727261 
 3306      7900
 3307              	.LASF286:
 3308 0895 5F426F6F 		.ascii	"_Bool\000"
 3308      6C00
 3309              	.LASF239:
 3310 089b 52585F4D 		.ascii	"RX_MATCH\000"
 3310      41544348 
 3310      00
 3311              	.LASF298:
 3312 08a4 74784275 		.ascii	"txBufSize\000"
 3312      6653697A 
 3312      6500
 3313              	.LASF208:
 3314 08ae 5644445F 		.ascii	"VDD_INTR\000"
 3314      494E5452 
 3314      00
 3315              	.LASF318:
 3316 08b7 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3316      52784275 
 3316      66666572 
 3316      00
 3317              	.LASF248:
 3318 08c4 494E5452 		.ascii	"INTR_I2C_EC\000"
 3318      5F493243 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 152


 3318      5F454300 
 3319              	.LASF156:
 3320 08d0 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3320      5F696E74 
 3320      65727275 
 3320      70745F64 
 3320      6163735F 
 3321              	.LASF109:
 3322 08e9 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3322      6D5F315F 
 3322      696E7465 
 3322      72727570 
 3322      74735F31 
 3323              	.LASF136:
 3324 0903 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3324      696E7465 
 3324      72727570 
 3324      74735F34 
 3324      5F495251 
 3325              	.LASF266:
 3326 0919 494E5452 		.ascii	"INTR_S_MASKED\000"
 3326      5F535F4D 
 3326      41534B45 
 3326      4400
 3327              	.LASF150:
 3328 0927 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3328      6F73735F 
 3328      696E7465 
 3328      72727570 
 3328      745F7064 
 3329              	.LASF70:
 3330 0942 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3330      735F696E 
 3330      74657272 
 3330      75707473 
 3330      5F647730 
 3331              	.LASF122:
 3332 095f 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3332      6D5F315F 
 3332      696E7465 
 3332      72727570 
 3332      74735F31 
 3333              	.LASF19:
 3334 097a 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3334      5F696E74 
 3334      65727275 
 3334      7074735F 
 3334      6770696F 
 3335              	.LASF191:
 3336 0996 494E5452 		.ascii	"INTR\000"
 3336      00
 3337              	.LASF202:
 3338 099b 4750494F 		.ascii	"GPIO_PRT_Type\000"
 3338      5F505254 
 3338      5F547970 
 3338      6500
 3339              	.LASF192:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 153


 3340 09a9 494E5452 		.ascii	"INTR_MASK\000"
 3340      5F4D4153 
 3340      4B00
 3341              	.LASF66:
 3342 09b3 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3342      735F696E 
 3342      74657272 
 3342      75707473 
 3342      5F647730 
 3343              	.LASF124:
 3344 09cf 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3344      6D5F315F 
 3344      696E7465 
 3344      72727570 
 3344      74735F31 
 3345              	.LASF20:
 3346 09ea 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3346      5F696E74 
 3346      65727275 
 3346      7074735F 
 3346      6770696F 
 3347              	.LASF328:
 3348 0a07 433A5C55 		.ascii	"C:\\Users\\Ramon\\Desktop\\Artigo\\PSoC\\Testbench\\"
 3348      73657273 
 3348      5C52616D 
 3348      6F6E5C44 
 3348      65736B74 
 3349 0a34 54657374 		.ascii	"Testbench\\Echo.cydsn\000"
 3349      62656E63 
 3349      685C4563 
 3349      686F2E63 
 3349      7964736E 
 3350              	.LASF75:
 3351 0a49 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3351      735F696E 
 3351      74657272 
 3351      75707473 
 3351      5F647730 
 3352              	.LASF32:
 3353 0a66 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3353      5F696E74 
 3353      65727275 
 3353      70745F49 
 3353      52516E00 
 3354              	.LASF306:
 3355 0a7a 43795F53 		.ascii	"Cy_SCB_UART_ClearRxFifoStatus\000"
 3355      43425F55 
 3355      4152545F 
 3355      436C6561 
 3355      72527846 
 3356              	.LASF83:
 3357 0a98 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3357      735F696E 
 3357      74657272 
 3357      75707473 
 3357      5F647731 
 3358              	.LASF89:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 154


 3359 0ab4 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3359      735F696E 
 3359      74657272 
 3359      75707473 
 3359      5F647731 
 3360              	.LASF61:
 3361 0ad1 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3361      735F696E 
 3361      74657272 
 3361      75707473 
 3361      5F647730 
 3362              	.LASF293:
 3363 0aed 72785269 		.ascii	"rxRingBufTail\000"
 3363      6E674275 
 3363      66546169 
 3363      6C00
 3364              	.LASF41:
 3365 0afb 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3365      735F696E 
 3365      74657272 
 3365      75707473 
 3365      5F697063 
 3366              	.LASF157:
 3367 0b17 756E636F 		.ascii	"unconnected_IRQn\000"
 3367      6E6E6563 
 3367      7465645F 
 3367      4952516E 
 3367      00
 3368              	.LASF78:
 3369 0b28 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3369      735F696E 
 3369      74657272 
 3369      75707473 
 3369      5F647731 
 3370              	.LASF265:
 3371 0b44 494E5452 		.ascii	"INTR_S_MASK\000"
 3371      5F535F4D 
 3371      41534B00 
 3372              	.LASF251:
 3373 0b50 494E5452 		.ascii	"INTR_I2C_EC_MASKED\000"
 3373      5F493243 
 3373      5F45435F 
 3373      4D41534B 
 3373      454400
 3374              	.LASF155:
 3375 0b63 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3375      696E7465 
 3375      72727570 
 3375      745F6C6F 
 3375      5F495251 
 3376              	.LASF45:
 3377 0b79 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3377      735F696E 
 3377      74657272 
 3377      75707473 
 3377      5F697063 
 3378              	.LASF95:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 155


 3379 0b96 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3379      735F696E 
 3379      74657272 
 3379      7570745F 
 3379      666D5F49 
 3380              	.LASF321:
 3381 0bae 43795F53 		.ascii	"Cy_SCB_ReadArray\000"
 3381      43425F52 
 3381      65616441 
 3381      72726179 
 3381      00
 3382              	.LASF264:
 3383 0bbf 494E5452 		.ascii	"INTR_S_SET\000"
 3383      5F535F53 
 3383      455400
 3384              	.LASF296:
 3385 0bca 72784275 		.ascii	"rxBufIdx\000"
 3385      66496478 
 3385      00
 3386              	.LASF114:
 3387 0bd3 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3387      6D5F315F 
 3387      696E7465 
 3387      72727570 
 3387      74735F36 
 3388              	.LASF141:
 3389 0bed 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3389      696E7465 
 3389      72727570 
 3389      74735F39 
 3389      5F495251 
 3390              	.LASF145:
 3391 0c03 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3391      696E7465 
 3391      72727570 
 3391      74735F31 
 3391      335F4952 
 3392              	.LASF171:
 3393 0c1a 75696E74 		.ascii	"uint8_t\000"
 3393      385F7400 
 3394              	.LASF127:
 3395 0c22 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3395      6D5F315F 
 3395      696E7465 
 3395      72727570 
 3395      74735F31 
 3396              	.LASF283:
 3397 0c3d 696E7472 		.ascii	"intrSrc\000"
 3397      53726300 
 3398              	.LASF65:
 3399 0c45 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3399      735F696E 
 3399      74657272 
 3399      75707473 
 3399      5F647730 
 3400              	.LASF29:
 3401 0c61 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 156


 3401      5F696E74 
 3401      65727275 
 3401      70745F6D 
 3401      63776474 
 3402              	.LASF27:
 3403 0c7d 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3403      6D705F69 
 3403      6E746572 
 3403      72757074 
 3403      5F495251 
 3404              	.LASF40:
 3405 0c93 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3405      735F696E 
 3405      74657272 
 3405      75707473 
 3405      5F697063 
 3406              	.LASF287:
 3407 0caf 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 3407      625F7363 
 3407      625F7561 
 3407      72745F68 
 3407      616E646C 
 3408              	.LASF241:
 3409 0cce 52585F46 		.ascii	"RX_FIFO_RD\000"
 3409      49464F5F 
 3409      524400
 3410              	.LASF128:
 3411 0cd9 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3411      6D5F315F 
 3411      696E7465 
 3411      72727570 
 3411      74735F32 
 3412              	.LASF168:
 3413 0cf4 6C6F6E67 		.ascii	"long long int\000"
 3413      206C6F6E 
 3413      6720696E 
 3413      7400
 3414              	.LASF229:
 3415 0d02 44444654 		.ascii	"DDFT_CTRL\000"
 3415      5F435452 
 3415      4C00
 3416              	.LASF35:
 3417 0d0c 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3417      735F696E 
 3417      74657272 
 3417      75707473 
 3417      5F697063 
 3418              	.LASF101:
 3419 0d28 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3419      6D5F305F 
 3419      696E7465 
 3419      72727570 
 3419      74735F31 
 3420              	.LASF56:
 3421 0d42 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3421      355F696E 
 3421      74657272 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 157


 3421      7570745F 
 3421      4952516E 
 3422              	.LASF307:
 3423 0d57 636C6561 		.ascii	"clearMask\000"
 3423      724D6173 
 3423      6B00
 3424              	.LASF50:
 3425 0d61 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3425      735F696E 
 3425      74657272 
 3425      75707473 
 3425      5F697063 
 3426              	.LASF105:
 3427 0d7e 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3427      6D5F305F 
 3427      696E7465 
 3427      72727570 
 3427      74735F35 
 3428              	.LASF223:
 3429 0d98 55415254 		.ascii	"UART_FLOW_CTRL\000"
 3429      5F464C4F 
 3429      575F4354 
 3429      524C00
 3430              	.LASF111:
 3431 0da7 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3431      6D5F315F 
 3431      696E7465 
 3431      72727570 
 3431      74735F33 
 3432              	.LASF4:
 3433 0dc1 42757346 		.ascii	"BusFault_IRQn\000"
 3433      61756C74 
 3433      5F495251 
 3433      6E00
 3434              	.LASF292:
 3435 0dcf 72785269 		.ascii	"rxRingBufHead\000"
 3435      6E674275 
 3435      66486561 
 3435      6400
 3436              	.LASF133:
 3437 0ddd 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3437      696E7465 
 3437      72727570 
 3437      74735F31 
 3437      5F495251 
 3438              	.LASF308:
 3439 0df3 62756666 		.ascii	"buffer\000"
 3439      657200
 3440              	.LASF153:
 3441 0dfa 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3441      696E7465 
 3441      72727570 
 3441      745F6869 
 3441      5F495251 
 3442              	.LASF309:
 3443 0e10 73697A65 		.ascii	"size\000"
 3443      00
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 158


 3444              	.LASF52:
 3445 0e15 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3445      315F696E 
 3445      74657272 
 3445      7570745F 
 3445      4952516E 
 3446              	.LASF119:
 3447 0e2a 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3447      6D5F315F 
 3447      696E7465 
 3447      72727570 
 3447      74735F31 
 3448              	.LASF16:
 3449 0e45 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3449      5F696E74 
 3449      65727275 
 3449      7074735F 
 3449      6770696F 
 3450              	.LASF96:
 3451 0e61 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3451      735F696E 
 3451      74657272 
 3451      75707473 
 3451      5F636D30 
 3452              	.LASF85:
 3453 0e81 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3453      735F696E 
 3453      74657272 
 3453      75707473 
 3453      5F647731 
 3454              	.LASF149:
 3455 0e9d 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3455      6F73735F 
 3455      696E7465 
 3455      72727570 
 3455      745F6932 
 3456              	.LASF63:
 3457 0eb8 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3457      735F696E 
 3457      74657272 
 3457      75707473 
 3457      5F647730 
 3458              	.LASF11:
 3459 0ed4 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3459      5F696E74 
 3459      65727275 
 3459      7074735F 
 3459      6770696F 
 3460              	.LASF195:
 3461 0ef0 494E5452 		.ascii	"INTR_CFG\000"
 3461      5F434647 
 3461      00
 3462              	.LASF180:
 3463 0ef9 49435052 		.ascii	"ICPR\000"
 3463      00
 3464              	.LASF72:
 3465 0efe 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 159


 3465      735F696E 
 3465      74657272 
 3465      75707473 
 3465      5F647730 
 3466              	.LASF273:
 3467 0f1b 494E5452 		.ascii	"INTR_RX\000"
 3467      5F525800 
 3468              	.LASF80:
 3469 0f23 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3469      735F696E 
 3469      74657272 
 3469      75707473 
 3469      5F647731 
 3470              	.LASF86:
 3471 0f3f 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3471      735F696E 
 3471      74657272 
 3471      75707473 
 3471      5F647731 
 3472              	.LASF106:
 3473 0f5c 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3473      6D5F305F 
 3473      696E7465 
 3473      72727570 
 3473      74735F36 
 3474              	.LASF297:
 3475 0f76 74784275 		.ascii	"txBuf\000"
 3475      6600
 3476              	.LASF210:
 3477 0f7c 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 3477      494E5452 
 3477      5F4D4153 
 3477      4B454400 
 3478              	.LASF116:
 3479 0f8c 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3479      6D5F315F 
 3479      696E7465 
 3479      72727570 
 3479      74735F38 
 3480              	.LASF305:
 3481 0fa6 43795F53 		.ascii	"Cy_SCB_ClearRxInterrupt\000"
 3481      43425F43 
 3481      6C656172 
 3481      5278496E 
 3481      74657272 
 3482              	.LASF290:
 3483 0fbe 72785269 		.ascii	"rxRingBuf\000"
 3483      6E674275 
 3483      6600
 3484              	.LASF278:
 3485 0fc8 6C6F6E67 		.ascii	"long double\000"
 3485      20646F75 
 3485      626C6500 
 3486              	.LASF250:
 3487 0fd4 494E5452 		.ascii	"INTR_I2C_EC_MASK\000"
 3487      5F493243 
 3487      5F45435F 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 160


 3487      4D41534B 
 3487      00
 3488              	.LASF313:
 3489 0fe5 4952516E 		.ascii	"IRQn\000"
 3489      00
 3490              	.LASF211:
 3491 0fea 5644445F 		.ascii	"VDD_INTR_SET\000"
 3491      494E5452 
 3491      5F534554 
 3491      00
 3492              	.LASF99:
 3493 0ff7 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3493      735F696E 
 3493      74657272 
 3493      75707473 
 3493      5F636D34 
 3494              	.LASF58:
 3495 1017 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3495      375F696E 
 3495      74657272 
 3495      7570745F 
 3495      4952516E 
 3496              	.LASF138:
 3497 102c 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3497      696E7465 
 3497      72727570 
 3497      74735F36 
 3497      5F495251 
 3498              	.LASF185:
 3499 1042 53544952 		.ascii	"STIR\000"
 3499      00
 3500              	.LASF14:
 3501 1047 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3501      5F696E74 
 3501      65727275 
 3501      7074735F 
 3501      6770696F 
 3502              	.LASF255:
 3503 1063 494E5452 		.ascii	"INTR_SPI_EC_MASK\000"
 3503      5F535049 
 3503      5F45435F 
 3503      4D41534B 
 3503      00
 3504              	.LASF42:
 3505 1074 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3505      735F696E 
 3505      74657272 
 3505      75707473 
 3505      5F697063 
 3506              	.LASF227:
 3507 1090 4932435F 		.ascii	"I2C_S_CMD\000"
 3507      535F434D 
 3507      4400
 3508              	.LASF175:
 3509 109a 52455345 		.ascii	"RESERVED0\000"
 3509      52564544 
 3509      3000
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 161


 3510              	.LASF201:
 3511 10a4 52455345 		.ascii	"RESERVED1\000"
 3511      52564544 
 3511      3100
 3512              	.LASF179:
 3513 10ae 52455345 		.ascii	"RESERVED2\000"
 3513      52564544 
 3513      3200
 3514              	.LASF181:
 3515 10b8 52455345 		.ascii	"RESERVED3\000"
 3515      52564544 
 3515      3300
 3516              	.LASF183:
 3517 10c2 52455345 		.ascii	"RESERVED4\000"
 3517      52564544 
 3517      3400
 3518              	.LASF184:
 3519 10cc 52455345 		.ascii	"RESERVED5\000"
 3519      52564544 
 3519      3500
 3520              	.LASF234:
 3521 10d6 52455345 		.ascii	"RESERVED6\000"
 3521      52564544 
 3521      3600
 3522              	.LASF22:
 3523 10e0 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3523      5F696E74 
 3523      65727275 
 3523      7074735F 
 3523      6770696F 
 3524              	.LASF240:
 3525 10fd 52455345 		.ascii	"RESERVED8\000"
 3525      52564544 
 3525      3800
 3526              	.LASF34:
 3527 1107 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3527      735F696E 
 3527      74657272 
 3527      7570745F 
 3527      4952516E 
 3528              	.LASF165:
 3529 111c 6C6F6E67 		.ascii	"long int\000"
 3529      20696E74 
 3529      00
 3530              	.LASF91:
 3531 1125 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3531      735F696E 
 3531      74657272 
 3531      75707473 
 3531      5F647731 
 3532              	.LASF225:
 3533 1142 4932435F 		.ascii	"I2C_STATUS\000"
 3533      53544154 
 3533      555300
 3534              	.LASF1:
 3535 114d 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3535      61736B61 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 162


 3535      626C6549 
 3535      6E745F49 
 3535      52516E00 
 3536              	.LASF271:
 3537 1161 494E5452 		.ascii	"INTR_TX_MASKED\000"
 3537      5F54585F 
 3537      4D41534B 
 3537      454400
 3538              	.LASF330:
 3539 1170 5F5F656E 		.ascii	"__enable_irq\000"
 3539      61626C65 
 3539      5F697271 
 3539      00
 3540              	.LASF57:
 3541 117d 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3541      365F696E 
 3541      74657272 
 3541      7570745F 
 3541      4952516E 
 3542              	.LASF279:
 3543 1192 63686172 		.ascii	"char_t\000"
 3543      5F7400
 3544              	.LASF47:
 3545 1199 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3545      735F696E 
 3545      74657272 
 3545      75707473 
 3545      5F697063 
 3546              	.LASF24:
 3547 11b6 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3547      5F696E74 
 3547      65727275 
 3547      7074735F 
 3547      6770696F 
 3548              	.LASF3:
 3549 11d3 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3549      72794D61 
 3549      6E616765 
 3549      6D656E74 
 3549      5F495251 
 3550              	.LASF268:
 3551 11e9 494E5452 		.ascii	"INTR_TX\000"
 3551      5F545800 
 3552              	.LASF222:
 3553 11f1 55415254 		.ascii	"UART_RX_STATUS\000"
 3553      5F52585F 
 3553      53544154 
 3553      555300
 3554              	.LASF299:
 3555 1200 74784C65 		.ascii	"txLeftToTransmit\000"
 3555      6674546F 
 3555      5472616E 
 3555      736D6974 
 3555      00
 3556              	.LASF18:
 3557 1211 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3557      5F696E74 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 163


 3557      65727275 
 3557      7074735F 
 3557      6770696F 
 3558              	.LASF190:
 3559 122d 4F55545F 		.ascii	"OUT_INV\000"
 3559      494E5600 
 3560              	.LASF152:
 3561 1235 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3561      5F696E74 
 3561      65727275 
 3561      70745F49 
 3561      52516E00 
 3562              	.LASF53:
 3563 1249 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3563      325F696E 
 3563      74657272 
 3563      7570745F 
 3563      4952516E 
 3564              	.LASF187:
 3565 125e 4E564943 		.ascii	"NVIC_Type\000"
 3565      5F547970 
 3565      6500
 3566              	.LASF231:
 3567 1268 54585F46 		.ascii	"TX_FIFO_CTRL\000"
 3567      49464F5F 
 3567      4354524C 
 3567      00
 3568              	.LASF13:
 3569 1275 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3569      5F696E74 
 3569      65727275 
 3569      7074735F 
 3569      6770696F 
 3570              	.LASF256:
 3571 1291 494E5452 		.ascii	"INTR_SPI_EC_MASKED\000"
 3571      5F535049 
 3571      5F45435F 
 3571      4D41534B 
 3571      454400
 3572              	.LASF74:
 3573 12a4 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3573      735F696E 
 3573      74657272 
 3573      75707473 
 3573      5F647730 
 3574              	.LASF217:
 3575 12c1 5350495F 		.ascii	"SPI_CTRL\000"
 3575      4354524C 
 3575      00
 3576              	.LASF82:
 3577 12ca 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3577      735F696E 
 3577      74657272 
 3577      75707473 
 3577      5F647731 
 3578              	.LASF130:
 3579 12e6 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 164


 3579      6D5F315F 
 3579      696E7465 
 3579      72727570 
 3579      74735F32 
 3580              	.LASF193:
 3581 1301 494E5452 		.ascii	"INTR_MASKED\000"
 3581      5F4D4153 
 3581      4B454400 
 3582              	.LASF235:
 3583 130d 52585F43 		.ascii	"RX_CTRL\000"
 3583      54524C00 
 3584              	.LASF60:
 3585 1315 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3585      735F696E 
 3585      74657272 
 3585      75707473 
 3585      5F647730 
 3586              	.LASF131:
 3587 1331 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3587      6D5F315F 
 3587      696E7465 
 3587      72727570 
 3587      74735F32 
 3588              	.LASF284:
 3589 134c 696E7472 		.ascii	"intrPriority\000"
 3589      5072696F 
 3589      72697479 
 3589      00
 3590              	.LASF144:
 3591 1359 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3591      696E7465 
 3591      72727570 
 3591      74735F31 
 3591      325F4952 
 3592              	.LASF9:
 3593 1370 53797354 		.ascii	"SysTick_IRQn\000"
 3593      69636B5F 
 3593      4952516E 
 3593      00
 3594              	.LASF311:
 3595 137d 43795F53 		.ascii	"Cy_SCB_UART_GetArray\000"
 3595      43425F55 
 3595      4152545F 
 3595      47657441 
 3595      72726179 
 3596              	.LASF224:
 3597 1392 4932435F 		.ascii	"I2C_CTRL\000"
 3597      4354524C 
 3597      00
 3598              	.LASF186:
 3599 139b 73697A65 		.ascii	"sizetype\000"
 3599      74797065 
 3599      00
 3600              	.LASF77:
 3601 13a4 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3601      735F696E 
 3601      74657272 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 165


 3601      75707473 
 3601      5F647731 
 3602              	.LASF167:
 3603 13c0 6C6F6E67 		.ascii	"long unsigned int\000"
 3603      20756E73 
 3603      69676E65 
 3603      6420696E 
 3603      7400
 3604              	.LASF103:
 3605 13d2 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3605      6D5F305F 
 3605      696E7465 
 3605      72727570 
 3605      74735F33 
 3606              	.LASF258:
 3607 13ec 494E5452 		.ascii	"INTR_M\000"
 3607      5F4D00
 3608              	.LASF263:
 3609 13f3 494E5452 		.ascii	"INTR_S\000"
 3609      5F5300
 3610              	.LASF172:
 3611 13fa 696E7433 		.ascii	"int32_t\000"
 3611      325F7400 
 3612              	.LASF260:
 3613 1402 494E5452 		.ascii	"INTR_M_MASK\000"
 3613      5F4D5F4D 
 3613      41534B00 
 3614              	.LASF113:
 3615 140e 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3615      6D5F315F 
 3615      696E7465 
 3615      72727570 
 3615      74735F35 
 3616              	.LASF140:
 3617 1428 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3617      696E7465 
 3617      72727570 
 3617      74735F38 
 3617      5F495251 
 3618              	.LASF218:
 3619 143e 5350495F 		.ascii	"SPI_STATUS\000"
 3619      53544154 
 3619      555300
 3620              	.LASF126:
 3621 1449 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3621      6D5F315F 
 3621      696E7465 
 3621      72727570 
 3621      74735F31 
 3622              	.LASF7:
 3623 1464 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3623      674D6F6E 
 3623      69746F72 
 3623      5F495251 
 3623      6E00
 3624              	.LASF5:
 3625 1476 55736167 		.ascii	"UsageFault_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 166


 3625      65466175 
 3625      6C745F49 
 3625      52516E00 
 3626              	.LASF108:
 3627 1486 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3627      6D5F315F 
 3627      696E7465 
 3627      72727570 
 3627      74735F30 
 3628              	.LASF135:
 3629 14a0 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3629      696E7465 
 3629      72727570 
 3629      74735F33 
 3629      5F495251 
 3630              	.LASF162:
 3631 14b6 756E7369 		.ascii	"unsigned char\000"
 3631      676E6564 
 3631      20636861 
 3631      7200
 3632              	.LASF166:
 3633 14c4 5F5F7569 		.ascii	"__uint32_t\000"
 3633      6E743332 
 3633      5F7400
 3634              	.LASF212:
 3635 14cf 4750494F 		.ascii	"GPIO_Type\000"
 3635      5F547970 
 3635      6500
 3636              	.LASF121:
 3637 14d9 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3637      6D5F315F 
 3637      696E7465 
 3637      72727570 
 3637      74735F31 
 3638              	.LASF39:
 3639 14f4 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3639      735F696E 
 3639      74657272 
 3639      75707473 
 3639      5F697063 
 3640              	.LASF104:
 3641 1510 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3641      6D5F305F 
 3641      696E7465 
 3641      72727570 
 3641      74735F34 
 3642              	.LASF245:
 3643 152a 52455345 		.ascii	"RESERVED10\000"
 3643      52564544 
 3643      313000
 3644              	.LASF247:
 3645 1535 52455345 		.ascii	"RESERVED11\000"
 3645      52564544 
 3645      313100
 3646              	.LASF249:
 3647 1540 52455345 		.ascii	"RESERVED12\000"
 3647      52564544 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 167


 3647      313200
 3648              	.LASF252:
 3649 154b 52455345 		.ascii	"RESERVED13\000"
 3649      52564544 
 3649      313300
 3650              	.LASF254:
 3651 1556 52455345 		.ascii	"RESERVED14\000"
 3651      52564544 
 3651      313400
 3652              	.LASF257:
 3653 1561 52455345 		.ascii	"RESERVED15\000"
 3653      52564544 
 3653      313500
 3654              	.LASF262:
 3655 156c 52455345 		.ascii	"RESERVED16\000"
 3655      52564544 
 3655      313600
 3656              	.LASF267:
 3657 1577 52455345 		.ascii	"RESERVED17\000"
 3657      52564544 
 3657      313700
 3658              	.LASF272:
 3659 1582 52455345 		.ascii	"RESERVED18\000"
 3659      52564544 
 3659      313800
 3660              	.LASF176:
 3661 158d 49434552 		.ascii	"ICER\000"
 3661      00
 3662              	.LASF182:
 3663 1592 49414252 		.ascii	"IABR\000"
 3663      00
 3664              	.LASF233:
 3665 1597 54585F46 		.ascii	"TX_FIFO_WR\000"
 3665      49464F5F 
 3665      575200
 3666              	.LASF26:
 3667 15a2 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3667      5F696E74 
 3667      65727275 
 3667      70745F76 
 3667      64645F49 
 3668              	.LASF161:
 3669 15ba 5F5F7569 		.ascii	"__uint8_t\000"
 3669      6E74385F 
 3669      7400
 3670              	.LASF49:
 3671 15c4 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3671      735F696E 
 3671      74657272 
 3671      75707473 
 3671      5F697063 
 3672              	.LASF0:
 3673 15e1 52657365 		.ascii	"Reset_IRQn\000"
 3673      745F4952 
 3673      516E00
 3674              	.LASF230:
 3675 15ec 54585F43 		.ascii	"TX_CTRL\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 168


 3675      54524C00 
 3676              	.LASF316:
 3677 15f4 70696E4E 		.ascii	"pinNum\000"
 3677      756D00
 3678              	.LASF320:
 3679 15fb 55415254 		.ascii	"UART_context\000"
 3679      5F636F6E 
 3679      74657874 
 3679      00
 3680              	.LASF209:
 3681 1608 5644445F 		.ascii	"VDD_INTR_MASK\000"
 3681      494E5452 
 3681      5F4D4153 
 3681      4B00
 3682              	.LASF2:
 3683 1616 48617264 		.ascii	"HardFault_IRQn\000"
 3683      4661756C 
 3683      745F4952 
 3683      516E00
 3684              	.LASF159:
 3685 1625 7369676E 		.ascii	"signed char\000"
 3685      65642063 
 3685      68617200 
 3686              	.LASF148:
 3687 1631 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3687      5F696E74 
 3687      65727275 
 3687      70745F73 
 3687      61725F49 
 3688              	.LASF132:
 3689 1649 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3689      696E7465 
 3689      72727570 
 3689      74735F30 
 3689      5F495251 
 3690              	.LASF219:
 3691 165f 55415254 		.ascii	"UART_CTRL\000"
 3691      5F435452 
 3691      4C00
 3692              	.LASF163:
 3693 1669 73686F72 		.ascii	"short unsigned int\000"
 3693      7420756E 
 3693      7369676E 
 3693      65642069 
 3693      6E7400
 3694              	.LASF275:
 3695 167c 494E5452 		.ascii	"INTR_RX_MASK\000"
 3695      5F52585F 
 3695      4D41534B 
 3695      00
 3696              	.LASF314:
 3697 1689 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 3697      49435F43 
 3697      6C656172 
 3697      50656E64 
 3697      696E6749 
 3698              	.LASF332:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 169


 3699 16a0 6D61696E 		.ascii	"main\000"
 3699      00
 3700              	.LASF215:
 3701 16a5 434D445F 		.ascii	"CMD_RESP_CTRL\000"
 3701      52455350 
 3701      5F435452 
 3701      4C00
 3702              	.LASF15:
 3703 16b3 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3703      5F696E74 
 3703      65727275 
 3703      7074735F 
 3703      6770696F 
 3704              	.LASF44:
 3705 16cf 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3705      735F696E 
 3705      74657272 
 3705      75707473 
 3705      5F697063 
 3706              	.LASF178:
 3707 16eb 49535052 		.ascii	"ISPR\000"
 3707      00
 3708              	.LASF59:
 3709 16f0 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 3709      696E7465 
 3709      72727570 
 3709      745F4952 
 3709      516E00
 3710              	.LASF301:
 3711 1703 696E6974 		.ascii	"initKey\000"
 3711      4B657900 
 3712              	.LASF93:
 3713 170b 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3713      735F696E 
 3713      74657272 
 3713      75707473 
 3713      5F666175 
 3714              	.LASF282:
 3715 1729 646F7562 		.ascii	"double\000"
 3715      6C6500
 3716              	.LASF10:
 3717 1730 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3717      5F696E74 
 3717      65727275 
 3717      7074735F 
 3717      6770696F 
 3718              	.LASF274:
 3719 174c 494E5452 		.ascii	"INTR_RX_SET\000"
 3719      5F52585F 
 3719      53455400 
 3720              	.LASF71:
 3721 1758 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3721      735F696E 
 3721      74657272 
 3721      75707473 
 3721      5F647730 
 3722              	.LASF214:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 170


 3723 1775 53544154 		.ascii	"STATUS\000"
 3723      555300
 3724              	.LASF79:
 3725 177c 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3725      735F696E 
 3725      74657272 
 3725      75707473 
 3725      5F647731 
 3726              	.LASF118:
 3727 1798 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3727      6D5F315F 
 3727      696E7465 
 3727      72727570 
 3727      74735F31 
 3728              	.LASF238:
 3729 17b3 52455345 		.ascii	"RESERVED7\000"
 3729      52564544 
 3729      3700
 3730              	.LASF243:
 3731 17bd 52455345 		.ascii	"RESERVED9\000"
 3731      52564544 
 3731      3900
 3732              	.LASF310:
 3733 17c7 43795F53 		.ascii	"Cy_SCB_UART_PutArray\000"
 3733      43425F55 
 3733      4152545F 
 3733      50757441 
 3733      72726179 
 3734              	.LASF304:
 3735 17dc 696E7465 		.ascii	"interruptMask\000"
 3735      72727570 
 3735      744D6173 
 3735      6B00
 3736              	.LASF94:
 3737 17ea 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3737      735F696E 
 3737      74657272 
 3737      7570745F 
 3737      63727970 
 3738              	.LASF100:
 3739 1806 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3739      6D5F305F 
 3739      696E7465 
 3739      72727570 
 3739      74735F30 
 3740              	.LASF38:
 3741 1820 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3741      735F696E 
 3741      74657272 
 3741      75707473 
 3741      5F697063 
 3742              	.LASF276:
 3743 183c 494E5452 		.ascii	"INTR_RX_MASKED\000"
 3743      5F52585F 
 3743      4D41534B 
 3743      454400
 3744              	.LASF295:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccQG2och.s 			page 171


 3745 184b 72784275 		.ascii	"rxBufSize\000"
 3745      6653697A 
 3745      6500
 3746              	.LASF213:
 3747 1855 4354524C 		.ascii	"CTRL\000"
 3747      00
 3748              	.LASF98:
 3749 185a 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3749      735F696E 
 3749      74657272 
 3749      75707473 
 3749      5F636D34 
 3750              	.LASF110:
 3751 187a 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3751      6D5F315F 
 3751      696E7465 
 3751      72727570 
 3751      74735F32 
 3752              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
