Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Dec 18 00:35:20 2017
| Host         : EALAB01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.413        0.000                      0                  256        0.132        0.000                      0                  256        4.500        0.000                       0                   157  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.413        0.000                      0                  256        0.132        0.000                      0                  256        4.500        0.000                       0                   157  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.952ns (18.585%)  route 4.171ns (81.415%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[17]/Q
                         net (fo=4, routed)           0.994     6.597    steppermotor_wrapper_inst0/sel0[17]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  steppermotor_wrapper_inst0/count[28]_i_19/O
                         net (fo=1, routed)           0.719     7.439    steppermotor_wrapper_inst0/count[28]_i_19_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  steppermotor_wrapper_inst0/count[28]_i_7/O
                         net (fo=1, routed)           0.597     8.160    steppermotor_wrapper_inst0/count[28]_i_7_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.284 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           1.023     9.307    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          0.837    10.269    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.508    14.849    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429    14.682    steppermotor_wrapper_inst0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.952ns (18.585%)  route 4.171ns (81.415%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[17]/Q
                         net (fo=4, routed)           0.994     6.597    steppermotor_wrapper_inst0/sel0[17]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  steppermotor_wrapper_inst0/count[28]_i_19/O
                         net (fo=1, routed)           0.719     7.439    steppermotor_wrapper_inst0/count[28]_i_19_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  steppermotor_wrapper_inst0/count[28]_i_7/O
                         net (fo=1, routed)           0.597     8.160    steppermotor_wrapper_inst0/count[28]_i_7_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.284 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           1.023     9.307    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          0.837    10.269    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.508    14.849    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[18]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429    14.682    steppermotor_wrapper_inst0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.952ns (18.585%)  route 4.171ns (81.415%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[17]/Q
                         net (fo=4, routed)           0.994     6.597    steppermotor_wrapper_inst0/sel0[17]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  steppermotor_wrapper_inst0/count[28]_i_19/O
                         net (fo=1, routed)           0.719     7.439    steppermotor_wrapper_inst0/count[28]_i_19_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  steppermotor_wrapper_inst0/count[28]_i_7/O
                         net (fo=1, routed)           0.597     8.160    steppermotor_wrapper_inst0/count[28]_i_7_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.284 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           1.023     9.307    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          0.837    10.269    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.508    14.849    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[19]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429    14.682    steppermotor_wrapper_inst0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.952ns (18.585%)  route 4.171ns (81.415%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[17]/Q
                         net (fo=4, routed)           0.994     6.597    steppermotor_wrapper_inst0/sel0[17]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  steppermotor_wrapper_inst0/count[28]_i_19/O
                         net (fo=1, routed)           0.719     7.439    steppermotor_wrapper_inst0/count[28]_i_19_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  steppermotor_wrapper_inst0/count[28]_i_7/O
                         net (fo=1, routed)           0.597     8.160    steppermotor_wrapper_inst0/count[28]_i_7_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.284 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           1.023     9.307    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          0.837    10.269    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.508    14.849    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[20]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429    14.682    steppermotor_wrapper_inst0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.952ns (18.928%)  route 4.077ns (81.072%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[17]/Q
                         net (fo=4, routed)           0.994     6.597    steppermotor_wrapper_inst0/sel0[17]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  steppermotor_wrapper_inst0/count[28]_i_19/O
                         net (fo=1, routed)           0.719     7.439    steppermotor_wrapper_inst0/count[28]_i_19_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  steppermotor_wrapper_inst0/count[28]_i_7/O
                         net (fo=1, routed)           0.597     8.160    steppermotor_wrapper_inst0/count[28]_i_7_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.284 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           1.023     9.307    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          0.744    10.176    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512    14.853    steppermotor_wrapper_inst0/clk
    SLICE_X3Y16          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.429    14.663    steppermotor_wrapper_inst0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.952ns (18.928%)  route 4.077ns (81.072%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[17]/Q
                         net (fo=4, routed)           0.994     6.597    steppermotor_wrapper_inst0/sel0[17]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  steppermotor_wrapper_inst0/count[28]_i_19/O
                         net (fo=1, routed)           0.719     7.439    steppermotor_wrapper_inst0/count[28]_i_19_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  steppermotor_wrapper_inst0/count[28]_i_7/O
                         net (fo=1, routed)           0.597     8.160    steppermotor_wrapper_inst0/count[28]_i_7_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.284 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           1.023     9.307    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          0.744    10.176    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512    14.853    steppermotor_wrapper_inst0/clk
    SLICE_X3Y16          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[2]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.429    14.663    steppermotor_wrapper_inst0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.952ns (18.928%)  route 4.077ns (81.072%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[17]/Q
                         net (fo=4, routed)           0.994     6.597    steppermotor_wrapper_inst0/sel0[17]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  steppermotor_wrapper_inst0/count[28]_i_19/O
                         net (fo=1, routed)           0.719     7.439    steppermotor_wrapper_inst0/count[28]_i_19_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  steppermotor_wrapper_inst0/count[28]_i_7/O
                         net (fo=1, routed)           0.597     8.160    steppermotor_wrapper_inst0/count[28]_i_7_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.284 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           1.023     9.307    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          0.744    10.176    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512    14.853    steppermotor_wrapper_inst0/clk
    SLICE_X3Y16          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.429    14.663    steppermotor_wrapper_inst0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 0.952ns (18.928%)  route 4.077ns (81.072%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[17]/Q
                         net (fo=4, routed)           0.994     6.597    steppermotor_wrapper_inst0/sel0[17]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  steppermotor_wrapper_inst0/count[28]_i_19/O
                         net (fo=1, routed)           0.719     7.439    steppermotor_wrapper_inst0/count[28]_i_19_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  steppermotor_wrapper_inst0/count[28]_i_7/O
                         net (fo=1, routed)           0.597     8.160    steppermotor_wrapper_inst0/count[28]_i_7_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.284 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           1.023     9.307    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          0.744    10.176    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.512    14.853    steppermotor_wrapper_inst0/clk
    SLICE_X3Y16          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[4]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.429    14.663    steppermotor_wrapper_inst0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.952ns (18.996%)  route 4.060ns (81.004%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[17]/Q
                         net (fo=4, routed)           0.994     6.597    steppermotor_wrapper_inst0/sel0[17]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  steppermotor_wrapper_inst0/count[28]_i_19/O
                         net (fo=1, routed)           0.719     7.439    steppermotor_wrapper_inst0/count[28]_i_19_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  steppermotor_wrapper_inst0/count[28]_i_7/O
                         net (fo=1, routed)           0.597     8.160    steppermotor_wrapper_inst0/count[28]_i_7_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.284 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           1.023     9.307    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          0.727    10.158    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.508    14.849    steppermotor_wrapper_inst0/clk
    SLICE_X3Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    steppermotor_wrapper_inst0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 steppermotor_wrapper_inst0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 0.952ns (18.996%)  route 4.060ns (81.004%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.625     5.146    steppermotor_wrapper_inst0/clk
    SLICE_X3Y20          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 f  steppermotor_wrapper_inst0/count_reg[17]/Q
                         net (fo=4, routed)           0.994     6.597    steppermotor_wrapper_inst0/sel0[17]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.721 f  steppermotor_wrapper_inst0/count[28]_i_19/O
                         net (fo=1, routed)           0.719     7.439    steppermotor_wrapper_inst0/count[28]_i_19_n_0
    SLICE_X2Y19          LUT5 (Prop_lut5_I4_O)        0.124     7.563 f  steppermotor_wrapper_inst0/count[28]_i_7/O
                         net (fo=1, routed)           0.597     8.160    steppermotor_wrapper_inst0/count[28]_i_7_n_0
    SLICE_X4Y20          LUT5 (Prop_lut5_I1_O)        0.124     8.284 f  steppermotor_wrapper_inst0/count[28]_i_3/O
                         net (fo=2, routed)           1.023     9.307    steppermotor_wrapper_inst0/count[28]_i_3_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     9.431 r  steppermotor_wrapper_inst0/count[28]_i_1/O
                         net (fo=29, routed)          0.727    10.158    steppermotor_wrapper_inst0/count[28]_i_1_n_0
    SLICE_X3Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         1.508    14.849    steppermotor_wrapper_inst0/clk
    SLICE_X3Y19          FDRE                                         r  steppermotor_wrapper_inst0/count_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_R)       -0.429    14.659    steppermotor_wrapper_inst0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  4.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/key_valid_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press_cont_inst0/state_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.585     1.468    keypad4X4_inst0/clk
    SLICE_X7Y19          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  keypad4X4_inst0/key_valid_pre_reg/Q
                         net (fo=2, routed)           0.087     1.696    press_cont_inst0/key_valid
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.048     1.744 r  press_cont_inst0/state[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.744    press_cont_inst0/state[0][1]_i_1_n_0
    SLICE_X6Y19          FDCE                                         r  press_cont_inst0/state_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.854     1.981    press_cont_inst0/clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  press_cont_inst0/state_reg[0][1]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          FDCE (Hold_fdce_C_D)         0.131     1.612    press_cont_inst0/state_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/key_valid_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press_cont_inst0/state_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.585     1.468    keypad4X4_inst0/clk
    SLICE_X7Y19          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  keypad4X4_inst0/key_valid_pre_reg/Q
                         net (fo=2, routed)           0.087     1.696    press_cont_inst0/key_valid
    SLICE_X6Y19          LUT3 (Prop_lut3_I0_O)        0.045     1.741 r  press_cont_inst0/state[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.741    press_cont_inst0/state[0][0]_i_1_n_0
    SLICE_X6Y19          FDCE                                         r  press_cont_inst0/state_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.854     1.981    press_cont_inst0/clk_IBUF_BUFG
    SLICE_X6Y19          FDCE                                         r  press_cont_inst0/state_reg[0][0]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X6Y19          FDCE (Hold_fdce_C_D)         0.120     1.601    press_cont_inst0/state_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/FSM_onehot_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.583     1.466    keypad4X4_inst0/clk
    SLICE_X7Y27          FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  keypad4X4_inst0/FSM_onehot_row_reg[1]/Q
                         net (fo=5, routed)           0.081     1.688    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[1]
    SLICE_X7Y27          FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.851     1.978    keypad4X4_inst0/clk
    SLICE_X7Y27          FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.075     1.541    keypad4X4_inst0/FSM_onehot_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.581     1.464    keypad4X4_inst0/clk
    SLICE_X7Y26          FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  keypad4X4_inst0/FSM_onehot_row_reg[4]/Q
                         net (fo=6, routed)           0.110     1.716    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[4]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  keypad4X4_inst0/value[3]_i_1/O
                         net (fo=1, routed)           0.000     1.761    keypad4X4_inst0/row_encoded[1]
    SLICE_X6Y26          FDRE                                         r  keypad4X4_inst0/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.849     1.976    keypad4X4_inst0/clk
    SLICE_X6Y26          FDRE                                         r  keypad4X4_inst0/value_reg[3]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120     1.597    keypad4X4_inst0/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/FSM_onehot_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.581     1.464    keypad4X4_inst0/clk
    SLICE_X7Y26          FDRE                                         r  keypad4X4_inst0/FSM_onehot_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  keypad4X4_inst0/FSM_onehot_row_reg[4]/Q
                         net (fo=6, routed)           0.114     1.720    keypad4X4_inst0/FSM_onehot_row_reg_n_0_[4]
    SLICE_X6Y26          LUT2 (Prop_lut2_I1_O)        0.045     1.765 r  keypad4X4_inst0/value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.765    keypad4X4_inst0/row_encoded[0]
    SLICE_X6Y26          FDRE                                         r  keypad4X4_inst0/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.849     1.976    keypad4X4_inst0/clk
    SLICE_X6Y26          FDRE                                         r  keypad4X4_inst0/value_reg[2]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.121     1.598    keypad4X4_inst0/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/finish_del_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.583     1.466    keypad4X4_inst0/clk
    SLICE_X7Y21          FDRE                                         r  keypad4X4_inst0/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  keypad4X4_inst0/finish_reg/Q
                         net (fo=2, routed)           0.125     1.733    keypad4X4_inst0/finish
    SLICE_X7Y19          FDRE                                         r  keypad4X4_inst0/finish_del_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.854     1.981    keypad4X4_inst0/clk
    SLICE_X7Y19          FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.075     1.557    keypad4X4_inst0/finish_del_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pseduo_inst0/random_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pseduo_inst0/random_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.585     1.468    pseduo_inst0/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  pseduo_inst0/random_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  pseduo_inst0/random_reg[4]/Q
                         net (fo=1, routed)           0.116     1.725    pseduo_inst0/random_reg_n_0_[4]
    SLICE_X5Y19          FDPE                                         r  pseduo_inst0/random_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.854     1.981    pseduo_inst0/clk_IBUF_BUFG
    SLICE_X5Y19          FDPE                                         r  pseduo_inst0/random_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDPE (Hold_fdpe_C_D)         0.071     1.539    pseduo_inst0/random_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keypad4X4_inst0/finish_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad4X4_inst0/key_valid_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.585     1.468    keypad4X4_inst0/clk
    SLICE_X7Y19          FDRE                                         r  keypad4X4_inst0/finish_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.128     1.596 f  keypad4X4_inst0/finish_del_reg/Q
                         net (fo=1, routed)           0.054     1.651    keypad4X4_inst0/finish_del
    SLICE_X7Y19          LUT2 (Prop_lut2_I1_O)        0.099     1.750 r  keypad4X4_inst0/key_valid_pre_i_1/O
                         net (fo=1, routed)           0.000     1.750    keypad4X4_inst0/key_valid_pre_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.854     1.981    keypad4X4_inst0/clk
    SLICE_X7Y19          FDRE                                         r  keypad4X4_inst0/key_valid_pre_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.091     1.559    keypad4X4_inst0/key_valid_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 steppermotor_wrapper_inst0/start_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            steppermotor_wrapper_inst0/init_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.583     1.466    steppermotor_wrapper_inst0/clk
    SLICE_X7Y22          FDRE                                         r  steppermotor_wrapper_inst0/start_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.128     1.594 f  steppermotor_wrapper_inst0/start_del_reg/Q
                         net (fo=1, routed)           0.054     1.649    steppermotor_wrapper_inst0/start_del
    SLICE_X7Y22          LUT2 (Prop_lut2_I1_O)        0.099     1.748 r  steppermotor_wrapper_inst0/init_i_1/O
                         net (fo=1, routed)           0.000     1.748    steppermotor_wrapper_inst0/init_i_1_n_0
    SLICE_X7Y22          FDRE                                         r  steppermotor_wrapper_inst0/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.851     1.978    steppermotor_wrapper_inst0/clk
    SLICE_X7Y22          FDRE                                         r  steppermotor_wrapper_inst0/init_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y22          FDRE (Hold_fdre_C_D)         0.091     1.557    steppermotor_wrapper_inst0/init_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pseduo_inst0/random_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            randomReg_inst0/rotation_duration_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.584     1.467    pseduo_inst0/clk_IBUF_BUFG
    SLICE_X6Y20          FDPE                                         r  pseduo_inst0/random_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDPE (Prop_fdpe_C_Q)         0.164     1.631 r  pseduo_inst0/random_reg[3]/Q
                         net (fo=3, routed)           0.113     1.744    randomReg_inst0/Q[3]
    SLICE_X5Y20          FDRE                                         r  randomReg_inst0/rotation_duration_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=156, routed)         0.853     1.980    randomReg_inst0/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  randomReg_inst0/rotation_duration_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.070     1.551    randomReg_inst0/rotation_duration_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    SevSeg_4digit_inst0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    SevSeg_4digit_inst0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    SevSeg_4digit_inst0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    SevSeg_4digit_inst0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    SevSeg_4digit_inst0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    SevSeg_4digit_inst0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    SevSeg_4digit_inst0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    SevSeg_4digit_inst0/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    SevSeg_4digit_inst0/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    SevSeg_4digit_inst0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    SevSeg_4digit_inst0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    SevSeg_4digit_inst0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    SevSeg_4digit_inst0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    SevSeg_4digit_inst0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    SevSeg_4digit_inst0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    SevSeg_4digit_inst0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    SevSeg_4digit_inst0/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    SevSeg_4digit_inst0/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    SevSeg_4digit_inst0/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    SevSeg_4digit_inst0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    SevSeg_4digit_inst0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    steppermotor_wrapper_inst0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    steppermotor_wrapper_inst0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    steppermotor_wrapper_inst0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    steppermotor_wrapper_inst0/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    SevSeg_4digit_inst0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    SevSeg_4digit_inst0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    SevSeg_4digit_inst0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    SevSeg_4digit_inst0/count_reg[13]/C



