library(typical) {

  /* general attributes */
  delay_model : table_lookup;
  in_place_swap_mode : match_footprint;
  library_features(report_delay_calculation);

  /* documentation attributes */
  revision : 1.2;
  date : "Wed Jun  5 17:42:40 PDT 2002";
  comment : "Copyright (c) 2002 Artisan Components, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit : "1ns";
  voltage_unit : "1V";
  current_unit : "1uA";
  pulling_resistance_unit : "1kohm";
  leakage_power_unit : "1pW";
  capacitive_load_unit (1.0,pf);

  /* operation conditions */
  nom_process     : 1;
  nom_temperature : 25;
  nom_voltage     : 1.2;
  operating_conditions(typical) {
    process	: 1;
    temperature	: 25;
    voltage	: 1.2;
    tree_type	: balanced_tree
  }
  default_operating_conditions : typical;

  /* threshold definitions */
  slew_lower_threshold_pct_fall : 30.0;
  slew_upper_threshold_pct_fall : 70.0;
  slew_lower_threshold_pct_rise : 30.0;
  slew_upper_threshold_pct_rise : 70.0;
  input_threshold_pct_fall      : 50.0;
  input_threshold_pct_rise      : 50.0;
  output_threshold_pct_fall     : 50.0;
  output_threshold_pct_rise     : 50.0;

  /* default attributes */
  default_leakage_power_density	: 0.0;
  slew_derate_from_library	: 0.5;
  default_cell_leakage_power	: 0.0;
  default_fanout_load	: 1.0;
  default_output_pin_cap	: 0.0;
  default_inout_pin_cap	: 0.00158;
  default_input_pin_cap	: 0.00158;
  default_max_transition	: 1.02;

  /* templates */
  lu_table_template(delay_template_7x1) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(energy_template_7x1) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(delay_template_7x7) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(energy_template_7x7) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(energy_template_1x7) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(energy_template_7x3x3) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    variable_3 : equal_or_opposite_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002");
    index_3 ("1000, 1001, 1002");
  }
  power_lut_template(passive_energy_template_1x7) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(setup_template_3x3) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("1000, 1001, 1002");
    index_2 ("1000, 1001, 1002");
  }
  lu_table_template(hold_template_3x3) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("1000, 1001, 1002");
    index_2 ("1000, 1001, 1002");
  }
  lu_table_template(recovery_template_3x3) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("1000, 1001, 1002");
    index_2 ("1000, 1001, 1002");
  }
  lu_table_template(removal_template_3x3) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("1000, 1001, 1002");
    index_2 ("1000, 1001, 1002");
  }

  /* k-factors */
  k_process_cell_leakage_power	: 0;
  k_temp_cell_leakage_power	: 0;
  k_volt_cell_leakage_power	: 0;
  k_process_internal_power	: 0;
  k_temp_internal_power	: 0;
  k_volt_internal_power	: 0;
  k_process_rise_transition	: 1;
  k_temp_rise_transition	: 0;
  k_volt_rise_transition	: 0;
  k_process_fall_transition	: 1;
  k_temp_fall_transition	: 0;
  k_volt_fall_transition	: 0;
  k_process_setup_rise	: 1;
  k_temp_setup_rise	: 0;
  k_volt_setup_rise	: 0;
  k_process_setup_fall	: 1;
  k_temp_setup_fall	: 0;
  k_volt_setup_fall	: 0;
  k_process_hold_rise	: 1;
  k_temp_hold_rise	: 0;
  k_volt_hold_rise	: 0;
  k_process_hold_fall	: 1;
  k_temp_hold_fall	: 0;
  k_volt_hold_fall	: 0;
  k_process_min_pulse_width_high	: 1;
  k_temp_min_pulse_width_high	: 0;
  k_volt_min_pulse_width_high	: 0;
  k_process_min_pulse_width_low	: 1;
  k_temp_min_pulse_width_low	: 0;
  k_volt_min_pulse_width_low	: 0;
  k_process_recovery_rise	: 1;
  k_temp_recovery_rise	: 0;
  k_volt_recovery_rise	: 0;
  k_process_recovery_fall	: 1;
  k_temp_recovery_fall	: 0;
  k_volt_recovery_fall	: 0;
  k_process_cell_rise	: 1;
  k_temp_cell_rise	: 0;
  k_volt_cell_rise	: 0;
  k_process_cell_fall	: 1;
  k_temp_cell_fall	: 0;
  k_volt_cell_fall	: 0;
  k_process_wire_cap	: 0;
  k_temp_wire_cap	: 0;
  k_volt_wire_cap	: 0;
  k_process_wire_res	: 0;
  k_temp_wire_res	: 0;
  k_volt_wire_res	: 0;
  k_process_pin_cap	: 0;
  k_temp_pin_cap	: 0;
  k_volt_pin_cap	: 0;

  /* pad attributes */
  output_voltage(GENERAL) {
    vol	: 0.4;
    voh	: VDD - 0.4;
    vomin	: -0.5;
    vomax	: VDD + 0.5;
  }
  input_voltage(CMOS) {
    vil	: 0.3 * VDD;
    vih	: 0.7 * VDD;
    vimin	: -0.5;
    vimax	: VDD + 0.5;
  }
  input_voltage(TTL) {
    vil	: 0.8;
    vih	: 2;
    vimin	: -0.5;
    vimax	: VDD + 0.5;
  }

  /* wire-loads */
  wire_load("tsmc13_wl10") {
    resistance	: 8.5e-8;
    capacitance	: 1.5e-4;
    area	: 0.7;
    slope	: 66.667;
    fanout_length	(1,66.667);
  }
  wire_load("tsmc13_wl20") {
    resistance	: 8.5e-8;
    capacitance	: 1.5e-4;
    area	: 0.7;
    slope	: 133.334;
    fanout_length	(1,133.334);
  }
  wire_load("tsmc13_wl30") {
    resistance	: 8.5e-8;
    capacitance	: 1.5e-4;
    area	: 0.7;
    slope	: 200.001;
    fanout_length	(1,200.001);
  }
  wire_load("tsmc13_wl40") {
    resistance	: 8.5e-8;
    capacitance	: 1.5e-4;
    area	: 0.7;
    slope	: 266.668;
    fanout_length	(1,266.668);
  }
  wire_load("tsmc13_wl50") {
    resistance	: 8.5e-8;
    capacitance	: 1.5e-4;
    area	: 0.7;
    slope	: 333.335;
    fanout_length	(1,333.335);
  }
  /* QA wire-load */
  wire_load("ForQA") {
    resistance	: 0;
    capacitance	: 1;
    area	: 1;
    slope	: 1;
    fanout_length(1,0);
    fanout_length(10,0);
  }
  /* additional header data */
  
/* end of header section */

/* append the cell blocks to this file and close */
/* with a final } */

cell (dff) { 
  leakge_power() {
	related_pg_pin : "vdd";
	when : "clk&d&q";
	value : 20.0;
   }
   leakge_power() {
	related_pg_pin : "vdd";
	when : "clk&d&!q";
	value : 20.0;
   }
   leakge_power() {
	related_pg_pin : "vdd";
	when : "clk&!d&q";
	value : 20.0;
   }
   leakge_power() {
	related_pg_pin : "vdd";
	when : "clk&!d&!q";
	value : 20.0;
   }
   leakge_power() {
	related_pg_pin : "vdd";
	when : "!clk&d&q";
	value : 20.0;
   }
   leakge_power() {
	related_pg_pin : "vdd";
	when : "!clk&d&!q";
	value : 20.0;
   }
   leakge_power() {
	related_pg_pin : "vdd";
	when : "!clk&!d&q";
	value : 20.0;
   }
   leakge_power() {
	related_pg_pin : "vdd";
	when : "clk&!d&!q";
	value : 20.0;
   }
   pin(clk){
	clock : true;
	direction : input;
	driver_waveform_rise : "driver_waveform_default_rise" ;
 	driver_waveform_fall : "driver_waveform_default_fall" ;
	related_ground_pin: vss;
	related_power_pin: vdd;
   }
   pin(d){
	clock : true;
	direction : input;
	driver_waveform_rise : "driver_waveform_default_rise" ;
 	driver_waveform_fall : "driver_waveform_default_fall" ;
	related_ground_pin: vss;
	related_power_pin: vdd;
   }
   pin(q){
	direction : output;
	function : "IQ";
	max_capacitance : 10.0;
	min_capacitance : 10.0e-05;
	output_voltage : default;
	related_ground_pin : vss;
	related_power_pin : vdd;
   }
   ff(IQ, IQN){
	clocked_on : "clk" ;
	next_state : "d" ;
   }
   pg_pin("vdd_sub"){
	voltage_name : "vdd_sub";
	pg_type : "nwell";
	physical_connection : "device_layer";
   }
      pg_pin("vdd"){
	voltage_name : "vdd";
	pg_type : "primary_power";
	related_bias_pin : "vdd_sub";
   }
      pg_pin("vss"){
	voltage_name : "vss";
	pg_type : "primary_ground";
   }
}

cell (XOR1) { 
    area : 3;
   leakage_power(){
        value : 30;
        when : "A&B";
	related_pg_pin : "vdd";
   }
   leakage_power(){
        value : 15;
        when : "A&!B";
	related_pg_pin : "vdd";
   }
   leakage_power(){
        value : 12;
        when : "!A&B";
	related_pg_pin : "vdd";
   }
   leakage_power(){
        value : 9;
        when : "!A&!B";
	related_pg_pin : "vdd";
   }
   pin (A) {
      direction : input;
   }
   pin (B) {
      direction : input;
   }
   pin (Y) {
      direction : output;
      function : "A^B"
   }
   pg_pin("vdd_sub"){
	voltage_name : "vdd_sub";
	pg_type : "nwell";
	physical_connection : "device_layer";
   }
      pg_pin("vdd"){
	voltage_name : "vdd";
	pg_type : "primary_power";
	related_bias_pin : "vdd_sub";
   }
      pg_pin("vss"){
	voltage_name : "vss";
	pg_type : "primary_ground";
   }
}
cell (AND){
   area : 3;
   leakage_power(){
        value : 30;
        when : "A&B";
	related_pg_pin : "vdd";
   }
   leakage_power(){
        value : 15;
        when : "A&!B";
	related_pg_pin : "vdd";
   }
   leakage_power(){
        value : 12;
        when : "!A&B";
	related_pg_pin : "vdd";
   }
   leakage_power(){
        value : 9;
        when : "!A&!B";
	related_pg_pin : "vdd";
   }
   pin (A) {
      direction : input;
   }
   pin (B) {
      direction : input;
   }
   pin (Y) {
      direction : output;
      function : "A&B"
   }
   pg_pin("vdd_sub"){
	voltage_name : "vdd_sub";
	pg_type : "nwell";
	physical_connection : "device_layer";
   }
      pg_pin("vdd"){
	voltage_name : "vdd";
	pg_type : "primary_power";
	related_bias_pin : "vdd_sub";
   }
      pg_pin("vss"){
	voltage_name : "vss";
	pg_type : "primary_ground";
   }
}
}
