   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"TFC_arm_cm0.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.stop,"ax",%progbits
  18              		.align	2
  19              		.global	stop
  20              		.code	16
  21              		.thumb_func
  23              	stop:
  24              	.LFB0:
  25              		.file 1 "../Sources/TFC/TFC_arm_cm0.c"
   1:../Sources/TFC/TFC_arm_cm0.c **** #include "derivative.h"
   2:../Sources/TFC/TFC_arm_cm0.c **** #include "TFC\TFC_arm_cm0.h"
   3:../Sources/TFC/TFC_arm_cm0.c **** 
   4:../Sources/TFC/TFC_arm_cm0.c **** void stop (void)
   5:../Sources/TFC/TFC_arm_cm0.c **** {
  26              		.loc 1 5 0
  27              		.cfi_startproc
  28 0000 80B5     		push	{r7, lr}
  29              	.LCFI0:
  30              		.cfi_def_cfa_offset 8
  31              		.cfi_offset 7, -8
  32              		.cfi_offset 14, -4
  33 0002 00AF     		add	r7, sp, #0
  34              	.LCFI1:
  35              		.cfi_def_cfa_register 7
   6:../Sources/TFC/TFC_arm_cm0.c **** 	/* Set the SLEEPDEEP bit to enable deep sleep mode (STOP) */
   7:../Sources/TFC/TFC_arm_cm0.c **** 	SCB_SCR |= SCB_SCR_SLEEPDEEP_MASK;	
  36              		.loc 1 7 0
  37 0004 064A     		ldr	r2, .L2
  38 0006 0649     		ldr	r1, .L2
  39 0008 D123     		mov	r3, #209
  40 000a 1B01     		lsl	r3, r3, #4
  41 000c CB58     		ldr	r3, [r1, r3]
  42 000e 0421     		mov	r1, #4
  43 0010 1943     		orr	r1, r3
  44 0012 D123     		mov	r3, #209
  45 0014 1B01     		lsl	r3, r3, #4
  46 0016 D150     		str	r1, [r2, r3]
   8:../Sources/TFC/TFC_arm_cm0.c **** 
   9:../Sources/TFC/TFC_arm_cm0.c **** 	/* WFI instruction will start entry into STOP mode */
  10:../Sources/TFC/TFC_arm_cm0.c **** #ifndef KEIL
  11:../Sources/TFC/TFC_arm_cm0.c ****         // If not using KEIL's uVision use the standard assembly command
  12:../Sources/TFC/TFC_arm_cm0.c **** 	asm("WFI");
  47              		.loc 1 12 0
  48              	@ 12 "../Sources/TFC/TFC_arm_cm0.c" 1
  49 0018 30BF     		WFI
  50              	@ 0 "" 2
  13:../Sources/TFC/TFC_arm_cm0.c **** #else
  14:../Sources/TFC/TFC_arm_cm0.c ****         // If using KEIL's uVision, use the CMSIS intrinsic
  15:../Sources/TFC/TFC_arm_cm0.c **** 	__wfi();
  16:../Sources/TFC/TFC_arm_cm0.c **** #endif
  17:../Sources/TFC/TFC_arm_cm0.c **** }
  51              		.loc 1 17 0
  52              		.code	16
  53 001a BD46     		mov	sp, r7
  54              		@ sp needed for prologue
  55 001c 80BD     		pop	{r7, pc}
  56              	.L3:
  57 001e C046     		.align	2
  58              	.L2:
  59 0020 00E000E0 		.word	-536813568
  60              		.cfi_endproc
  61              	.LFE0:
  63              		.section	.text.wait,"ax",%progbits
  64              		.align	2
  65              		.global	wait
  66              		.code	16
  67              		.thumb_func
  69              	wait:
  70              	.LFB1:
  18:../Sources/TFC/TFC_arm_cm0.c **** /***********************************************************************/
  19:../Sources/TFC/TFC_arm_cm0.c **** /*
  20:../Sources/TFC/TFC_arm_cm0.c ****  * Configures the ARM system control register for WAIT (sleep) mode
  21:../Sources/TFC/TFC_arm_cm0.c ****  * and then executes the WFI instruction to enter the mode.
  22:../Sources/TFC/TFC_arm_cm0.c ****  *
  23:../Sources/TFC/TFC_arm_cm0.c ****  * Parameters:
  24:../Sources/TFC/TFC_arm_cm0.c ****  * none
  25:../Sources/TFC/TFC_arm_cm0.c ****  *
  26:../Sources/TFC/TFC_arm_cm0.c ****  * Note: Might want to change this later to allow for passing in a parameter
  27:../Sources/TFC/TFC_arm_cm0.c ****  *       to optionally set the sleep on exit bit.
  28:../Sources/TFC/TFC_arm_cm0.c ****  */
  29:../Sources/TFC/TFC_arm_cm0.c **** 
  30:../Sources/TFC/TFC_arm_cm0.c **** void wait (void)
  31:../Sources/TFC/TFC_arm_cm0.c **** {
  71              		.loc 1 31 0
  72              		.cfi_startproc
  73 0000 80B5     		push	{r7, lr}
  74              	.LCFI2:
  75              		.cfi_def_cfa_offset 8
  76              		.cfi_offset 7, -8
  77              		.cfi_offset 14, -4
  78 0002 00AF     		add	r7, sp, #0
  79              	.LCFI3:
  80              		.cfi_def_cfa_register 7
  32:../Sources/TFC/TFC_arm_cm0.c **** 	/* Clear the SLEEPDEEP bit to make sure we go into WAIT (sleep) mode instead
  33:../Sources/TFC/TFC_arm_cm0.c **** 	 * of deep sleep.
  34:../Sources/TFC/TFC_arm_cm0.c **** 	 */
  35:../Sources/TFC/TFC_arm_cm0.c **** 	SCB_SCR &= ~SCB_SCR_SLEEPDEEP_MASK;	
  81              		.loc 1 35 0
  82 0004 074A     		ldr	r2, .L5
  83 0006 0749     		ldr	r1, .L5
  84 0008 D123     		mov	r3, #209
  85 000a 1B01     		lsl	r3, r3, #4
  86 000c CB58     		ldr	r3, [r1, r3]
  87 000e 0421     		mov	r1, #4
  88 0010 181C     		mov	r0, r3
  89 0012 8843     		bic	r0, r1
  90 0014 011C     		mov	r1, r0
  91 0016 D123     		mov	r3, #209
  92 0018 1B01     		lsl	r3, r3, #4
  93 001a D150     		str	r1, [r2, r3]
  36:../Sources/TFC/TFC_arm_cm0.c **** 
  37:../Sources/TFC/TFC_arm_cm0.c **** 	/* WFI instruction will start entry into WAIT mode */
  38:../Sources/TFC/TFC_arm_cm0.c **** #ifndef KEIL
  39:../Sources/TFC/TFC_arm_cm0.c ****         // If not using KEIL's uVision use the standard assembly command
  40:../Sources/TFC/TFC_arm_cm0.c **** 	asm("WFI");
  94              		.loc 1 40 0
  95              	@ 40 "../Sources/TFC/TFC_arm_cm0.c" 1
  96 001c 30BF     		WFI
  97              	@ 0 "" 2
  41:../Sources/TFC/TFC_arm_cm0.c **** #else
  42:../Sources/TFC/TFC_arm_cm0.c ****         // If using KEIL's uVision, use the CMSIS intrinsic
  43:../Sources/TFC/TFC_arm_cm0.c ****     __wfi();
  44:../Sources/TFC/TFC_arm_cm0.c **** #endif
  45:../Sources/TFC/TFC_arm_cm0.c **** }
  98              		.loc 1 45 0
  99              		.code	16
 100 001e BD46     		mov	sp, r7
 101              		@ sp needed for prologue
 102 0020 80BD     		pop	{r7, pc}
 103              	.L6:
 104 0022 C046     		.align	2
 105              	.L5:
 106 0024 00E000E0 		.word	-536813568
 107              		.cfi_endproc
 108              	.LFE1:
 110              		.section	.text.write_vtor,"ax",%progbits
 111              		.align	2
 112              		.global	write_vtor
 113              		.code	16
 114              		.thumb_func
 116              	write_vtor:
 117              	.LFB2:
  46:../Sources/TFC/TFC_arm_cm0.c **** /***********************************************************************/
  47:../Sources/TFC/TFC_arm_cm0.c **** /*
  48:../Sources/TFC/TFC_arm_cm0.c ****  * Change the value of the vector table offset register to the specified value.
  49:../Sources/TFC/TFC_arm_cm0.c ****  *
  50:../Sources/TFC/TFC_arm_cm0.c ****  * Parameters:
  51:../Sources/TFC/TFC_arm_cm0.c ****  * vtor     new value to write to the VTOR
  52:../Sources/TFC/TFC_arm_cm0.c ****  */
  53:../Sources/TFC/TFC_arm_cm0.c **** 
  54:../Sources/TFC/TFC_arm_cm0.c **** void write_vtor (int vtor)
  55:../Sources/TFC/TFC_arm_cm0.c **** {
 118              		.loc 1 55 0
 119              		.cfi_startproc
 120 0000 80B5     		push	{r7, lr}
 121              	.LCFI4:
 122              		.cfi_def_cfa_offset 8
 123              		.cfi_offset 7, -8
 124              		.cfi_offset 14, -4
 125 0002 82B0     		sub	sp, sp, #8
 126              	.LCFI5:
 127              		.cfi_def_cfa_offset 16
 128 0004 00AF     		add	r7, sp, #0
 129              	.LCFI6:
 130              		.cfi_def_cfa_register 7
 131 0006 7860     		str	r0, [r7, #4]
  56:../Sources/TFC/TFC_arm_cm0.c ****         /* Write the VTOR with the new value */
  57:../Sources/TFC/TFC_arm_cm0.c ****         SCB_VTOR = vtor;	
 132              		.loc 1 57 0
 133 0008 034A     		ldr	r2, .L8
 134 000a 7968     		ldr	r1, [r7, #4]
 135 000c 034B     		ldr	r3, .L8+4
 136 000e D150     		str	r1, [r2, r3]
  58:../Sources/TFC/TFC_arm_cm0.c **** }
 137              		.loc 1 58 0
 138 0010 BD46     		mov	sp, r7
 139 0012 02B0     		add	sp, sp, #8
 140              		@ sp needed for prologue
 141 0014 80BD     		pop	{r7, pc}
 142              	.L9:
 143 0016 C046     		.align	2
 144              	.L8:
 145 0018 00E000E0 		.word	-536813568
 146 001c 080D0000 		.word	3336
 147              		.cfi_endproc
 148              	.LFE2:
 150              		.section	.text.enable_irq,"ax",%progbits
 151              		.align	2
 152              		.global	enable_irq
 153              		.code	16
 154              		.thumb_func
 156              	enable_irq:
 157              	.LFB3:
  59:../Sources/TFC/TFC_arm_cm0.c **** /***********************************************************************/
  60:../Sources/TFC/TFC_arm_cm0.c **** /*
  61:../Sources/TFC/TFC_arm_cm0.c ****  * Initialize the NVIC to enable the specified IRQ.
  62:../Sources/TFC/TFC_arm_cm0.c ****  * 
  63:../Sources/TFC/TFC_arm_cm0.c ****  * NOTE: The function only initializes the NVIC to enable a single IRQ. 
  64:../Sources/TFC/TFC_arm_cm0.c ****  * Interrupts will also need to be enabled in the ARM core. This can be 
  65:../Sources/TFC/TFC_arm_cm0.c ****  * done using the EnableInterrupts macro.
  66:../Sources/TFC/TFC_arm_cm0.c ****  *
  67:../Sources/TFC/TFC_arm_cm0.c ****  * Parameters:
  68:../Sources/TFC/TFC_arm_cm0.c ****  * irq    irq number to be enabled (the irq number NOT the vector number)
  69:../Sources/TFC/TFC_arm_cm0.c ****  */
  70:../Sources/TFC/TFC_arm_cm0.c **** 
  71:../Sources/TFC/TFC_arm_cm0.c **** #ifndef CMSIS
  72:../Sources/TFC/TFC_arm_cm0.c **** void enable_irq (int irq)
  73:../Sources/TFC/TFC_arm_cm0.c **** {   
 158              		.loc 1 73 0
 159              		.cfi_startproc
 160 0000 90B5     		push	{r4, r7, lr}
 161              	.LCFI7:
 162              		.cfi_def_cfa_offset 12
 163              		.cfi_offset 4, -12
 164              		.cfi_offset 7, -8
 165              		.cfi_offset 14, -4
 166 0002 83B0     		sub	sp, sp, #12
 167              	.LCFI8:
 168              		.cfi_def_cfa_offset 24
 169 0004 00AF     		add	r7, sp, #0
 170              	.LCFI9:
 171              		.cfi_def_cfa_register 7
 172 0006 7860     		str	r0, [r7, #4]
  74:../Sources/TFC/TFC_arm_cm0.c ****     /* Make sure that the IRQ is an allowable number. Up to 32 is 
  75:../Sources/TFC/TFC_arm_cm0.c ****      * used.
  76:../Sources/TFC/TFC_arm_cm0.c ****      *
  77:../Sources/TFC/TFC_arm_cm0.c ****      * NOTE: If you are using the interrupt definitions from the header
  78:../Sources/TFC/TFC_arm_cm0.c ****      * file, you MUST SUBTRACT 16!!!
  79:../Sources/TFC/TFC_arm_cm0.c ****      */
  80:../Sources/TFC/TFC_arm_cm0.c ****     if (irq > 32)
 173              		.loc 1 80 0
 174 0008 7B68     		ldr	r3, [r7, #4]
 175 000a 202B     		cmp	r3, #32
 176 000c 29DC     		bgt	.L10
  81:../Sources/TFC/TFC_arm_cm0.c ****     {
  82:../Sources/TFC/TFC_arm_cm0.c ****         // printf("\nERR! Invalid IRQ value passed to enable irq function!\n");	
  83:../Sources/TFC/TFC_arm_cm0.c ****     }
  84:../Sources/TFC/TFC_arm_cm0.c ****     else
  85:../Sources/TFC/TFC_arm_cm0.c ****     {
  86:../Sources/TFC/TFC_arm_cm0.c ****       /* Set the ICPR and ISER registers accordingly */
  87:../Sources/TFC/TFC_arm_cm0.c ****       NVIC_ICPR |= 1 << (irq%32);
 177              		.loc 1 87 0
 178 000e 164A     		ldr	r2, .L14
 179 0010 1549     		ldr	r1, .L14
 180 0012 C023     		mov	r3, #192
 181 0014 5B00     		lsl	r3, r3, #1
 182 0016 CB58     		ldr	r3, [r1, r3]
 183 0018 191C     		mov	r1, r3
 184 001a 7868     		ldr	r0, [r7, #4]
 185 001c 134B     		ldr	r3, .L14+4
 186 001e 0340     		and	r3, r0
 187 0020 04D5     		bpl	.L12
 188 0022 013B     		sub	r3, r3, #1
 189 0024 2020     		mov	r0, #32
 190 0026 4042     		neg	r0, r0
 191 0028 0343     		orr	r3, r0
 192 002a 0133     		add	r3, r3, #1
 193              	.L12:
 194 002c 0120     		mov	r0, #1
 195 002e 041C     		mov	r4, r0
 196 0030 9C40     		lsl	r4, r4, r3
 197 0032 231C     		mov	r3, r4
 198 0034 1943     		orr	r1, r3
 199 0036 C023     		mov	r3, #192
 200 0038 5B00     		lsl	r3, r3, #1
 201 003a D150     		str	r1, [r2, r3]
  88:../Sources/TFC/TFC_arm_cm0.c ****       NVIC_ISER |= 1 << (irq%32);
 202              		.loc 1 88 0
 203 003c 0A4A     		ldr	r2, .L14
 204 003e 0A4B     		ldr	r3, .L14
 205 0040 1B68     		ldr	r3, [r3]
 206 0042 191C     		mov	r1, r3
 207 0044 7868     		ldr	r0, [r7, #4]
 208 0046 094B     		ldr	r3, .L14+4
 209 0048 0340     		and	r3, r0
 210 004a 04D5     		bpl	.L13
 211 004c 013B     		sub	r3, r3, #1
 212 004e 2020     		mov	r0, #32
 213 0050 4042     		neg	r0, r0
 214 0052 0343     		orr	r3, r0
 215 0054 0133     		add	r3, r3, #1
 216              	.L13:
 217 0056 0120     		mov	r0, #1
 218 0058 041C     		mov	r4, r0
 219 005a 9C40     		lsl	r4, r4, r3
 220 005c 231C     		mov	r3, r4
 221 005e 0B43     		orr	r3, r1
 222 0060 1360     		str	r3, [r2]
 223              	.L10:
  89:../Sources/TFC/TFC_arm_cm0.c ****     }
  90:../Sources/TFC/TFC_arm_cm0.c **** }
 224              		.loc 1 90 0
 225 0062 BD46     		mov	sp, r7
 226 0064 03B0     		add	sp, sp, #12
 227              		@ sp needed for prologue
 228 0066 90BD     		pop	{r4, r7, pc}
 229              	.L15:
 230              		.align	2
 231              	.L14:
 232 0068 00E100E0 		.word	-536813312
 233 006c 1F000080 		.word	-2147483617
 234              		.cfi_endproc
 235              	.LFE3:
 237              		.section	.text.disable_irq,"ax",%progbits
 238              		.align	2
 239              		.global	disable_irq
 240              		.code	16
 241              		.thumb_func
 243              	disable_irq:
 244              	.LFB4:
  91:../Sources/TFC/TFC_arm_cm0.c **** /***********************************************************************/
  92:../Sources/TFC/TFC_arm_cm0.c **** /*
  93:../Sources/TFC/TFC_arm_cm0.c ****  * Initialize the NVIC to disable the specified IRQ.
  94:../Sources/TFC/TFC_arm_cm0.c ****  * 
  95:../Sources/TFC/TFC_arm_cm0.c ****  * NOTE: The function only initializes the NVIC to disable a single IRQ. 
  96:../Sources/TFC/TFC_arm_cm0.c ****  * If you want to disable all interrupts, then use the DisableInterrupts
  97:../Sources/TFC/TFC_arm_cm0.c ****  * macro instead. 
  98:../Sources/TFC/TFC_arm_cm0.c ****  *
  99:../Sources/TFC/TFC_arm_cm0.c ****  * Parameters:
 100:../Sources/TFC/TFC_arm_cm0.c ****  * irq    irq number to be disabled (the irq number NOT the vector number)
 101:../Sources/TFC/TFC_arm_cm0.c ****  */
 102:../Sources/TFC/TFC_arm_cm0.c **** 
 103:../Sources/TFC/TFC_arm_cm0.c **** void disable_irq (int irq)
 104:../Sources/TFC/TFC_arm_cm0.c **** {
 245              		.loc 1 104 0
 246              		.cfi_startproc
 247 0000 80B5     		push	{r7, lr}
 248              	.LCFI10:
 249              		.cfi_def_cfa_offset 8
 250              		.cfi_offset 7, -8
 251              		.cfi_offset 14, -4
 252 0002 82B0     		sub	sp, sp, #8
 253              	.LCFI11:
 254              		.cfi_def_cfa_offset 16
 255 0004 00AF     		add	r7, sp, #0
 256              	.LCFI12:
 257              		.cfi_def_cfa_register 7
 258 0006 7860     		str	r0, [r7, #4]
 105:../Sources/TFC/TFC_arm_cm0.c ****     
 106:../Sources/TFC/TFC_arm_cm0.c ****     /* Make sure that the IRQ is an allowable number. Right now up to 32 is 
 107:../Sources/TFC/TFC_arm_cm0.c ****      * used.
 108:../Sources/TFC/TFC_arm_cm0.c ****      *
 109:../Sources/TFC/TFC_arm_cm0.c ****      * NOTE: If you are using the interrupt definitions from the header
 110:../Sources/TFC/TFC_arm_cm0.c ****      * file, you MUST SUBTRACT 16!!!
 111:../Sources/TFC/TFC_arm_cm0.c ****      */
 112:../Sources/TFC/TFC_arm_cm0.c ****     if (irq > 32)
 259              		.loc 1 112 0
 260 0008 7B68     		ldr	r3, [r7, #4]
 261 000a 202B     		cmp	r3, #32
 262 000c 10DC     		bgt	.L16
 113:../Sources/TFC/TFC_arm_cm0.c ****     {
 114:../Sources/TFC/TFC_arm_cm0.c ****     	   // printf("\nERR! Invalid IRQ value passed to disable irq function!\n");
 115:../Sources/TFC/TFC_arm_cm0.c ****     }
 116:../Sources/TFC/TFC_arm_cm0.c ****     else
 117:../Sources/TFC/TFC_arm_cm0.c ****       /* Set the ICER register accordingly */
 118:../Sources/TFC/TFC_arm_cm0.c ****       NVIC_ICER = 1 << (irq%32);
 263              		.loc 1 118 0
 264 000e 0A4A     		ldr	r2, .L19
 265 0010 7968     		ldr	r1, [r7, #4]
 266 0012 0A4B     		ldr	r3, .L19+4
 267 0014 0B40     		and	r3, r1
 268 0016 04D5     		bpl	.L18
 269 0018 013B     		sub	r3, r3, #1
 270 001a 2021     		mov	r1, #32
 271 001c 4942     		neg	r1, r1
 272 001e 0B43     		orr	r3, r1
 273 0020 0133     		add	r3, r3, #1
 274              	.L18:
 275 0022 0121     		mov	r1, #1
 276 0024 081C     		mov	r0, r1
 277 0026 9840     		lsl	r0, r0, r3
 278 0028 031C     		mov	r3, r0
 279 002a 191C     		mov	r1, r3
 280 002c 8023     		mov	r3, #128
 281 002e D150     		str	r1, [r2, r3]
 282              	.L16:
 119:../Sources/TFC/TFC_arm_cm0.c **** }
 283              		.loc 1 119 0
 284 0030 BD46     		mov	sp, r7
 285 0032 02B0     		add	sp, sp, #8
 286              		@ sp needed for prologue
 287 0034 80BD     		pop	{r7, pc}
 288              	.L20:
 289 0036 C046     		.align	2
 290              	.L19:
 291 0038 00E100E0 		.word	-536813312
 292 003c 1F000080 		.word	-2147483617
 293              		.cfi_endproc
 294              	.LFE4:
 296              		.section	.text.set_irq_priority,"ax",%progbits
 297              		.align	2
 298              		.global	set_irq_priority
 299              		.code	16
 300              		.thumb_func
 302              	set_irq_priority:
 303              	.LFB5:
 120:../Sources/TFC/TFC_arm_cm0.c **** /***********************************************************************/
 121:../Sources/TFC/TFC_arm_cm0.c **** /*
 122:../Sources/TFC/TFC_arm_cm0.c ****  * Initialize the NVIC to set specified IRQ priority.
 123:../Sources/TFC/TFC_arm_cm0.c ****  * 
 124:../Sources/TFC/TFC_arm_cm0.c ****  * NOTE: The function only initializes the NVIC to set a single IRQ priority. 
 125:../Sources/TFC/TFC_arm_cm0.c ****  * Interrupts will also need to be enabled in the ARM core. This can be 
 126:../Sources/TFC/TFC_arm_cm0.c ****  * done using the EnableInterrupts macro.
 127:../Sources/TFC/TFC_arm_cm0.c ****  *
 128:../Sources/TFC/TFC_arm_cm0.c ****  * Parameters:
 129:../Sources/TFC/TFC_arm_cm0.c ****  * irq    irq number to be enabled (the irq number NOT the vector number)
 130:../Sources/TFC/TFC_arm_cm0.c ****  * prio   irq priority. 0-3 levels. 0 max priority
 131:../Sources/TFC/TFC_arm_cm0.c ****  */
 132:../Sources/TFC/TFC_arm_cm0.c **** 
 133:../Sources/TFC/TFC_arm_cm0.c **** void set_irq_priority (int irq, int prio)
 134:../Sources/TFC/TFC_arm_cm0.c **** {   
 304              		.loc 1 134 0
 305              		.cfi_startproc
 306 0000 80B5     		push	{r7, lr}
 307              	.LCFI13:
 308              		.cfi_def_cfa_offset 8
 309              		.cfi_offset 7, -8
 310              		.cfi_offset 14, -4
 311 0002 84B0     		sub	sp, sp, #16
 312              	.LCFI14:
 313              		.cfi_def_cfa_offset 24
 314 0004 00AF     		add	r7, sp, #0
 315              	.LCFI15:
 316              		.cfi_def_cfa_register 7
 317 0006 7860     		str	r0, [r7, #4]
 318 0008 3960     		str	r1, [r7]
 135:../Sources/TFC/TFC_arm_cm0.c ****     /*irq priority pointer*/
 136:../Sources/TFC/TFC_arm_cm0.c ****     uint8 *prio_reg;
 137:../Sources/TFC/TFC_arm_cm0.c ****     uint8 err = 0;
 319              		.loc 1 137 0
 320 000a 3B1C     		mov	r3, r7
 321 000c 0F33     		add	r3, r3, #15
 322 000e 0022     		mov	r2, #0
 323 0010 1A70     		strb	r2, [r3]
 138:../Sources/TFC/TFC_arm_cm0.c ****     uint8 div = 0;
 324              		.loc 1 138 0
 325 0012 3B1C     		mov	r3, r7
 326 0014 0E33     		add	r3, r3, #14
 327 0016 0022     		mov	r2, #0
 328 0018 1A70     		strb	r2, [r3]
 139:../Sources/TFC/TFC_arm_cm0.c ****     
 140:../Sources/TFC/TFC_arm_cm0.c ****     /* Make sure that the IRQ is an allowable number. Right now up to 32 is 
 141:../Sources/TFC/TFC_arm_cm0.c ****      * used.
 142:../Sources/TFC/TFC_arm_cm0.c ****      *
 143:../Sources/TFC/TFC_arm_cm0.c ****      * NOTE: If you are using the interrupt definitions from the header
 144:../Sources/TFC/TFC_arm_cm0.c ****      * file, you MUST SUBTRACT 16!!!
 145:../Sources/TFC/TFC_arm_cm0.c ****      */
 146:../Sources/TFC/TFC_arm_cm0.c ****     if (irq > 32)
 329              		.loc 1 146 0
 330 001a 7B68     		ldr	r3, [r7, #4]
 331 001c 202B     		cmp	r3, #32
 332 001e 03DD     		ble	.L22
 147:../Sources/TFC/TFC_arm_cm0.c ****     {
 148:../Sources/TFC/TFC_arm_cm0.c ****       //  printf("\nERR! Invalid IRQ value passed to priority irq function!\n");
 149:../Sources/TFC/TFC_arm_cm0.c ****         err = 1;
 333              		.loc 1 149 0
 334 0020 3B1C     		mov	r3, r7
 335 0022 0F33     		add	r3, r3, #15
 336 0024 0122     		mov	r2, #1
 337 0026 1A70     		strb	r2, [r3]
 338              	.L22:
 150:../Sources/TFC/TFC_arm_cm0.c ****     }
 151:../Sources/TFC/TFC_arm_cm0.c **** 
 152:../Sources/TFC/TFC_arm_cm0.c ****     if (prio > 3)
 339              		.loc 1 152 0
 340 0028 3B68     		ldr	r3, [r7]
 341 002a 032B     		cmp	r3, #3
 342 002c 03DD     		ble	.L23
 153:../Sources/TFC/TFC_arm_cm0.c ****     {
 154:../Sources/TFC/TFC_arm_cm0.c ****        // printf("\nERR! Invalid priority value passed to priority irq function!\n");
 155:../Sources/TFC/TFC_arm_cm0.c ****         err = 1;
 343              		.loc 1 155 0
 344 002e 3B1C     		mov	r3, r7
 345 0030 0F33     		add	r3, r3, #15
 346 0032 0122     		mov	r2, #1
 347 0034 1A70     		strb	r2, [r3]
 348              	.L23:
 156:../Sources/TFC/TFC_arm_cm0.c ****     }
 157:../Sources/TFC/TFC_arm_cm0.c ****     
 158:../Sources/TFC/TFC_arm_cm0.c ****     if (err != 1)
 349              		.loc 1 158 0
 350 0036 3B1C     		mov	r3, r7
 351 0038 0F33     		add	r3, r3, #15
 352 003a 1B78     		ldrb	r3, [r3]
 353 003c 012B     		cmp	r3, #1
 354 003e 14D0     		beq	.L21
 159:../Sources/TFC/TFC_arm_cm0.c ****     {
 160:../Sources/TFC/TFC_arm_cm0.c ****         /* Determine which of the NVICIPx corresponds to the irq */
 161:../Sources/TFC/TFC_arm_cm0.c ****         div = irq / 4;
 355              		.loc 1 161 0
 356 0040 7B68     		ldr	r3, [r7, #4]
 357 0042 002B     		cmp	r3, #0
 358 0044 00DA     		bge	.L25
 359 0046 0333     		add	r3, r3, #3
 360              	.L25:
 361 0048 9B10     		asr	r3, r3, #2
 362 004a 1A1C     		mov	r2, r3
 363 004c 3B1C     		mov	r3, r7
 364 004e 0E33     		add	r3, r3, #14
 365 0050 1A70     		strb	r2, [r3]
 162:../Sources/TFC/TFC_arm_cm0.c ****         prio_reg = (uint8 *)((uint32)&NVIC_IP(div));
 366              		.loc 1 162 0
 367 0052 3B1C     		mov	r3, r7
 368 0054 0E33     		add	r3, r3, #14
 369 0056 1B78     		ldrb	r3, [r3]
 370 0058 9B00     		lsl	r3, r3, #2
 371 005a 054A     		ldr	r2, .L26
 372 005c 9B18     		add	r3, r3, r2
 373 005e BB60     		str	r3, [r7, #8]
 163:../Sources/TFC/TFC_arm_cm0.c ****         /* Assign priority to IRQ */
 164:../Sources/TFC/TFC_arm_cm0.c ****         *prio_reg = ( (prio&0x3) << (8 - ARM_INTERRUPT_LEVEL_BITS) );             
 374              		.loc 1 164 0
 375 0060 3B68     		ldr	r3, [r7]
 376 0062 9B01     		lsl	r3, r3, #6
 377 0064 DAB2     		uxtb	r2, r3
 378 0066 BB68     		ldr	r3, [r7, #8]
 379 0068 1A70     		strb	r2, [r3]
 380              	.L21:
 165:../Sources/TFC/TFC_arm_cm0.c ****     }
 166:../Sources/TFC/TFC_arm_cm0.c **** }
 381              		.loc 1 166 0
 382 006a BD46     		mov	sp, r7
 383 006c 04B0     		add	sp, sp, #16
 384              		@ sp needed for prologue
 385 006e 80BD     		pop	{r7, pc}
 386              	.L27:
 387              		.align	2
 388              	.L26:
 389 0070 00E400E0 		.word	-536812544
 390              		.cfi_endproc
 391              	.LFE5:
 393              		.text
 394              	.Letext0:
 395              		.file 2 "C:/Freescale/CW MCU v10.3/MCU/ARM_GCC_Support/ewl/EWL_C/include/cstdint"
 396              		.file 3 "C:/ELI/BUSINESS/CLIENT_DATA/FREESCALE/frdm-tfc__google-code/DEVELOPMENT_TRUNK/FRDM-TFC/Pr
 397              		.file 4 "C:/ELI/BUSINESS/CLIENT_DATA/FREESCALE/frdm-tfc__google-code/DEVELOPMENT_TRUNK/FRDM-TFC/Pr
DEFINED SYMBOLS
                            *ABS*:00000000 TFC_arm_cm0.c
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:18     .text.stop:00000000 $t
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:23     .text.stop:00000000 stop
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:59     .text.stop:00000020 $d
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:64     .text.wait:00000000 $t
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:69     .text.wait:00000000 wait
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:106    .text.wait:00000024 $d
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:111    .text.write_vtor:00000000 $t
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:116    .text.write_vtor:00000000 write_vtor
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:145    .text.write_vtor:00000018 $d
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:151    .text.enable_irq:00000000 $t
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:156    .text.enable_irq:00000000 enable_irq
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:232    .text.enable_irq:00000068 $d
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:238    .text.disable_irq:00000000 $t
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:243    .text.disable_irq:00000000 disable_irq
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:291    .text.disable_irq:00000038 $d
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:297    .text.set_irq_priority:00000000 $t
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:302    .text.set_irq_priority:00000000 set_irq_priority
C:\Users\ehughes\AppData\Local\Temp\cciZZAve.s:389    .text.set_irq_priority:00000070 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
