{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686677249454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686677249455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 19:27:29 2023 " "Processing started: Tue Jun 13 19:27:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686677249455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677249455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677249455 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677249455 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677250026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686677250085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686677250085 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "matvec.qsys " "Elaborating Platform Designer system entity \"matvec.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677263092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.19:27:47 Progress: Loading matvec/matvec.qsys " "2023.06.13.19:27:47 Progress: Loading matvec/matvec.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677267873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.19:27:49 Progress: Reading input file " "2023.06.13.19:27:49 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677269104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.19:27:49 Progress: Adding matvec_internal_inst \[matvec_internal 1.0\] " "2023.06.13.19:27:49 Progress: Adding matvec_internal_inst \[matvec_internal 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677269177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.19:27:50 Progress: Parameterizing module matvec_internal_inst " "2023.06.13.19:27:50 Progress: Parameterizing module matvec_internal_inst" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677270966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.19:27:50 Progress: Building connections " "2023.06.13.19:27:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677270980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.19:27:50 Progress: Parameterizing connections " "2023.06.13.19:27:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677270981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.19:27:51 Progress: Validating " "2023.06.13.19:27:51 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677271116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.13.19:27:51 Progress: Done reading input file " "2023.06.13.19:27:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677271181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Matvec: Generating matvec \"matvec\" for QUARTUS_SYNTH " "Matvec: Generating matvec \"matvec\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677272527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Matvec_internal_inst: \"matvec\" instantiated matvec_internal \"matvec_internal_inst\" " "Matvec_internal_inst: \"matvec\" instantiated matvec_internal \"matvec_internal_inst\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677276628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Matvec: Done \"matvec\" with 2 modules, 204 files " "Matvec: Done \"matvec\" with 2 modules, 204 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677276775 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "matvec.qsys " "Finished elaborating Platform Designer system entity \"matvec.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677277765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quartus_compile.sv 1 1 " "Found 1 design units, including 1 entities, in source file quartus_compile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 quartus_compile " "Found entity 1: quartus_compile" {  } { { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus_compile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/matvec.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/matvec.v" { { "Info" "ISGN_ENTITY_NAME" "1 matvec " "Found entity 1: matvec" {  } { { "db/ip/matvec/matvec.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/matvec.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_aligned_burst_coalesced_lsu " "Found entity 1: acl_aligned_burst_coalesced_lsu" {  } { { "db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278362 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_interface " "Found entity 2: avalon_interface" {  } { { "db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278362 ""} { "Info" "ISGN_ENTITY_NAME" "3 valid_generator " "Found entity 3: valid_generator" {  } { { "db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278362 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_lsu_buffers " "Found entity 4: acl_lsu_buffers" {  } { { "db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278362 ""} { "Info" "ISGN_ENTITY_NAME" "5 acl_burst_coalescer " "Found entity 5: acl_burst_coalescer" {  } { { "db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" 767 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278362 ""} { "Info" "ISGN_ENTITY_NAME" "6 acl_registered_comparison " "Found entity 6: acl_registered_comparison" {  } { { "db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_aligned_burst_coalesced_lsu.v" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_altera_syncram_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_altera_syncram_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_altera_syncram_wrapped " "Found entity 1: acl_altera_syncram_wrapped" {  } { { "db/ip/matvec/submodules/acl_altera_syncram_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_altera_syncram_wrapped.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_arb2.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/matvec/submodules/acl_arb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb2 " "Found entity 1: acl_arb2" {  } { { "db/ip/matvec/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_arb2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278446 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_pipeline_reg " "Found entity 2: acl_arb_pipeline_reg" {  } { { "db/ip/matvec/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_arb2.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278446 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_arb_staging_reg " "Found entity 3: acl_arb_staging_reg" {  } { { "db/ip/matvec/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_arb2.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_arb_intf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/acl_arb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_arb_data " "Found entity 1: acl_arb_data" {  } { { "db/ip/matvec/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_arb_intf.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278472 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_arb_intf " "Found entity 2: acl_arb_intf" {  } { { "db/ip/matvec/submodules/acl_arb_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_arb_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_avm_to_ic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_avm_to_ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_avm_to_ic " "Found entity 1: acl_avm_to_ic" {  } { { "db/ip/matvec/submodules/acl_avm_to_ic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_avm_to_ic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_data_fifo " "Found entity 1: acl_data_fifo" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_debug_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_debug_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_debug_mem " "Found entity 1: acl_debug_mem" {  } { { "db/ip/matvec/submodules/acl_debug_mem.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_debug_mem.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_dspba_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_dspba_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_buffer " "Found entity 1: acl_dspba_buffer" {  } { { "db/ip/matvec/submodules/acl_dspba_buffer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_dspba_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_dspba_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_dspba_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_dspba_valid_fifo_counter " "Found entity 1: acl_dspba_valid_fifo_counter" {  } { { "db/ip/matvec/submodules/acl_dspba_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_dspba_valid_fifo_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ecc_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/acl_ecc_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_decoder " "Found entity 1: acl_ecc_decoder" {  } { { "db/ip/matvec/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ecc_decoder.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278637 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_decoder " "Found entity 2: secded_decoder" {  } { { "db/ip/matvec/submodules/acl_ecc_decoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ecc_decoder.sv" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ecc_encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/acl_ecc_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ecc_encoder " "Found entity 1: acl_ecc_encoder" {  } { { "db/ip/matvec/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ecc_encoder.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278656 ""} { "Info" "ISGN_ENTITY_NAME" "2 secded_encoder " "Found entity 2: secded_encoder" {  } { { "db/ip/matvec/submodules/acl_ecc_encoder.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ecc_encoder.sv" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ecc_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/matvec/submodules/acl_ecc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acl_ecc_pkg (SystemVerilog) (matvec) " "Found design unit 1: acl_ecc_pkg (SystemVerilog) (matvec)" {  } { { "db/ip/matvec/submodules/acl_ecc_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ecc_pkg.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_enable_sink.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_enable_sink.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_enable_sink " "Found entity 1: acl_enable_sink" {  } { { "db/ip/matvec/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_enable_sink.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_fanout_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_fanout_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fanout_pipeline " "Found entity 1: acl_fanout_pipeline" {  } { { "db/ip/matvec/submodules/acl_fanout_pipeline.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_fanout_pipeline.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ffwddst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_ffwddst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwddst " "Found entity 1: acl_ffwddst" {  } { { "db/ip/matvec/submodules/acl_ffwddst.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ffwddst.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ffwdsrc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_ffwdsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ffwdsrc " "Found entity 1: acl_ffwdsrc" {  } { { "db/ip/matvec/submodules/acl_ffwdsrc.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ffwdsrc.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo " "Found entity 1: acl_fifo" {  } { { "db/ip/matvec/submodules/acl_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_fifo_stall_valid_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_fifo_stall_valid_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_fifo_stall_valid_lookahead " "Found entity 1: acl_fifo_stall_valid_lookahead" {  } { { "db/ip/matvec/submodules/acl_fifo_stall_valid_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_fifo_stall_valid_lookahead.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_full_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_full_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_full_detector " "Found entity 1: acl_full_detector" {  } { { "db/ip/matvec/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_full_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_high_speed_fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/acl_high_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_high_speed_fifo " "Found entity 1: acl_high_speed_fifo" {  } { { "db/ip/matvec/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_high_speed_fifo.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278839 ""} { "Info" "ISGN_ENTITY_NAME" "2 scfifo_to_acl_high_speed_fifo " "Found entity 2: scfifo_to_acl_high_speed_fifo" {  } { { "db/ip/matvec/submodules/acl_high_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_high_speed_fifo.sv" 1304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ic_agent_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_ic_agent_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_endpoint " "Found entity 1: acl_ic_agent_endpoint" {  } { { "db/ip/matvec/submodules/acl_ic_agent_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_agent_endpoint.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ic_agent_rrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_ic_agent_rrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_rrp " "Found entity 1: acl_ic_agent_rrp" {  } { { "db/ip/matvec/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_agent_rrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ic_agent_wrp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_ic_agent_wrp.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_agent_wrp " "Found entity 1: acl_ic_agent_wrp" {  } { { "db/ip/matvec/submodules/acl_ic_agent_wrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_agent_wrp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ID id acl_ic_host_endpoint.v(35) " "Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object \"ID\" differs only in case from object \"id\" in the same scope" {  } { { "db/ip/matvec/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_host_endpoint.v" 35 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686677278885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ic_host_endpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_ic_host_endpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_host_endpoint " "Found entity 1: acl_ic_host_endpoint" {  } { { "db/ip/matvec/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_host_endpoint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ic_intf.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/matvec/submodules/acl_ic_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_wrp_intf " "Found entity 1: acl_ic_wrp_intf" {  } { { "db/ip/matvec/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_intf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278919 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_ic_rrp_intf " "Found entity 2: acl_ic_rrp_intf" {  } { { "db/ip/matvec/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_intf.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278919 ""} { "Info" "ISGN_ENTITY_NAME" "3 acl_ic_host_intf " "Found entity 3: acl_ic_host_intf" {  } { { "db/ip/matvec/submodules/acl_ic_intf.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_intf.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ic_to_avm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_ic_to_avm.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ic_to_avm " "Found entity 1: acl_ic_to_avm" {  } { { "db/ip/matvec/submodules/acl_ic_to_avm.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_to_avm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_one_ram_fifo " "Found entity 1: acl_latency_one_ram_fifo" {  } { { "db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677278980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677278980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_latency_zero_ram_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_latency_zero_ram_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_latency_zero_ram_fifo " "Found entity 1: acl_latency_zero_ram_fifo" {  } { { "db/ip/matvec/submodules/acl_latency_zero_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_latency_zero_ram_fifo.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/matvec/submodules/acl_lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_lfsr " "Found entity 1: acl_lfsr" {  } { { "db/ip/matvec/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_lfsr.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279082 ""} { "Info" "ISGN_ENTITY_NAME" "2 galois_lfsr " "Found entity 2: galois_lfsr" {  } { { "db/ip/matvec/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_lfsr.sv" 1621 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279082 ""} { "Info" "ISGN_ENTITY_NAME" "3 fibonacci_lfsr " "Found entity 3: fibonacci_lfsr" {  } { { "db/ip/matvec/submodules/acl_lfsr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_lfsr.sv" 1682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ll_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_ll_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_fifo " "Found entity 1: acl_ll_fifo" {  } { { "db/ip/matvec/submodules/acl_ll_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ll_fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_ll_ram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_ll_ram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_ll_ram_fifo " "Found entity 1: acl_ll_ram_fifo" {  } { { "db/ip/matvec/submodules/acl_ll_ram_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ll_ram_fifo.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_loop_limiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_loop_limiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_loop_limiter " "Found entity 1: acl_loop_limiter" {  } { { "db/ip/matvec/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_loop_limiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_low_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_low_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_low_latency_fifo " "Found entity 1: acl_low_latency_fifo" {  } { { "db/ip/matvec/submodules/acl_low_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_low_latency_fifo.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_mid_speed_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_mid_speed_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mid_speed_fifo " "Found entity 1: acl_mid_speed_fifo" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_mlab_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_mlab_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_mlab_fifo " "Found entity 1: acl_mlab_fifo" {  } { { "db/ip/matvec/submodules/acl_mlab_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mlab_fifo.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_parameter_assert.svh 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/matvec/submodules/acl_parameter_assert.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pipeline " "Found entity 1: acl_pipeline" {  } { { "db/ip/matvec/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_pipeline.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "POP_GARBAGE pop_garbage acl_pop.v(62) " "Verilog HDL Declaration information at acl_pop.v(62): object \"POP_GARBAGE\" differs only in case from object \"pop_garbage\" in the same scope" {  } { { "db/ip/matvec/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_pop.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686677279370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_pop.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_pop.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_pop " "Found entity 1: acl_pop" {  } { { "db/ip/matvec/submodules/acl_pop.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_pop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acl_push.v(147) " "Verilog HDL warning at acl_push.v(147): extended using \"x\" or \"z\"" {  } { { "db/ip/matvec/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_push.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686677279424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_push.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_push " "Found entity 1: acl_push" {  } { { "db/ip/matvec/submodules/acl_push.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_push.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_reset_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_reset_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_handler " "Found entity 1: acl_reset_handler" {  } { { "db/ip/matvec/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_reset_handler.sv" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_reset_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_reset_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_reset_wire " "Found entity 1: acl_reset_wire" {  } { { "db/ip/matvec/submodules/acl_reset_wire.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_reset_wire.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_scfifo_wrapped.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_scfifo_wrapped.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_scfifo_wrapped " "Found entity 1: acl_scfifo_wrapped" {  } { { "db/ip/matvec/submodules/acl_scfifo_wrapped.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_scfifo_wrapped.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_shift_register_no_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_shift_register_no_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_shift_register_no_reset " "Found entity 1: acl_shift_register_no_reset" {  } { { "db/ip/matvec/submodules/acl_shift_register_no_reset.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_shift_register_no_reset.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_staging_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_staging_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_staging_reg " "Found entity 1: acl_staging_reg" {  } { { "db/ip/matvec/submodules/acl_staging_reg.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_staging_reg.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_std_synchronizer_nocut " "Found entity 1: acl_std_synchronizer_nocut" {  } { { "db/ip/matvec/submodules/acl_std_synchronizer_nocut.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_std_synchronizer_nocut.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_tessellated_incr_decr_decr.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/acl_tessellated_incr_decr_decr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_decr " "Found entity 1: acl_tessellated_incr_decr_decr" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_decr.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279703 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_tessellated_incr_decr " "Found entity 2: acl_tessellated_incr_decr" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_decr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_decr.sv" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_decr_threshold " "Found entity 1: acl_tessellated_incr_decr_threshold" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_tessellated_incr_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_tessellated_incr_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_tessellated_incr_lookahead " "Found entity 1: acl_tessellated_incr_lookahead" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_lookahead.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_lookahead.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_toggle_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_toggle_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_toggle_detect " "Found entity 1: acl_toggle_detect" {  } { { "db/ip/matvec/submodules/acl_toggle_detect.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_toggle_detect.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_token_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_token_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_token_fifo_counter " "Found entity 1: acl_token_fifo_counter" {  } { { "db/ip/matvec/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_token_fifo_counter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_valid_fifo_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_valid_fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 acl_valid_fifo_counter " "Found entity 1: acl_valid_fifo_counter" {  } { { "db/ip/matvec/submodules/acl_valid_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_valid_fifo_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/acl_zero_latency_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/acl_zero_latency_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acl_zero_latency_fifo " "Found entity 1: acl_zero_latency_fifo" {  } { { "db/ip/matvec/submodules/acl_zero_latency_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_zero_latency_fifo.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/matvec/submodules/dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay_ver " "Found entity 1: dspba_delay_ver" {  } { { "db/ip/matvec/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/dspba_library_ver.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279872 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg_ver " "Found entity 2: dspba_sync_reg_ver" {  } { { "db/ip/matvec/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/dspba_library_ver.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279872 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/matvec/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/dspba_library_ver.sv" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279872 ""} { "Info" "ISGN_ENTITY_NAME" "4 dspba_dcfifo_mixed_widths " "Found entity 4: dspba_dcfifo_mixed_widths" {  } { { "db/ip/matvec/submodules/dspba_library_ver.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/dspba_library_ver.sv" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279872 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(322) " "Verilog HDL Attribute warning at hld_fifo.sv(322): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 322 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686677279920 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "dont_merge 1 hld_fifo.sv(326) " "Verilog HDL Attribute warning at hld_fifo.sv(326): synthesis attribute \"dont_merge\" with value \"1\" has no object and is ignored" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 326 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1686677279921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo " "Found entity 1: hld_fifo" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_fifo_zero_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_fifo_zero_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_fifo_zero_width " "Found entity 1: hld_fifo_zero_width" {  } { { "db/ip/matvec/submodules/hld_fifo_zero_width.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo_zero_width.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_global_load_store.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_global_load_store.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_global_load_store " "Found entity 1: hld_global_load_store" {  } { { "db/ip/matvec/submodules/hld_global_load_store.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_global_load_store.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677279999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677279999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_iord.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord " "Found entity 1: hld_iord" {  } { { "db/ip/matvec/submodules/hld_iord.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_iord.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_iord_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_iord_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_latency " "Found entity 1: hld_iord_stall_latency" {  } { { "db/ip/matvec/submodules/hld_iord_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_iord_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_iord_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_iord_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iord_stall_valid " "Found entity 1: hld_iord_stall_valid" {  } { { "db/ip/matvec/submodules/hld_iord_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_iord_stall_valid.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_iowr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_iowr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr " "Found entity 1: hld_iowr" {  } { { "db/ip/matvec/submodules/hld_iowr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_iowr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_iowr_stall_latency.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_iowr_stall_latency.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_latency " "Found entity 1: hld_iowr_stall_latency" {  } { { "db/ip/matvec/submodules/hld_iowr_stall_latency.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_iowr_stall_latency.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_iowr_stall_valid.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_iowr_stall_valid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_iowr_stall_valid " "Found entity 1: hld_iowr_stall_valid" {  } { { "db/ip/matvec/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_iowr_stall_valid.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_loop_profiler.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_loop_profiler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_loop_profiler " "Found entity 1: hld_loop_profiler" {  } { { "db/ip/matvec/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_loop_profiler.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu " "Found entity 1: hld_lsu" {  } { { "db/ip/matvec/submodules/hld_lsu.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_lsu_burst_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_lsu_burst_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_burst_coalescer " "Found entity 1: hld_lsu_burst_coalescer" {  } { { "db/ip/matvec/submodules/hld_lsu_burst_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu_burst_coalescer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_lsu_coalescer_dynamic_timeout.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_lsu_coalescer_dynamic_timeout.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_coalescer_dynamic_timeout " "Found entity 1: hld_lsu_coalescer_dynamic_timeout" {  } { { "db/ip/matvec/submodules/hld_lsu_coalescer_dynamic_timeout.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu_coalescer_dynamic_timeout.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_lsu_data_aligner.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_lsu_data_aligner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_data_aligner " "Found entity 1: hld_lsu_data_aligner" {  } { { "db/ip/matvec/submodules/hld_lsu_data_aligner.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu_data_aligner.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_lsu_read_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/hld_lsu_read_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_cache " "Found entity 1: hld_lsu_read_cache" {  } { { "db/ip/matvec/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu_read_cache.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280334 ""} { "Info" "ISGN_ENTITY_NAME" "2 hld_lsu_read_cache_simple_dual_port_ram " "Found entity 2: hld_lsu_read_cache_simple_dual_port_ram" {  } { { "db/ip/matvec/submodules/hld_lsu_read_cache.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu_read_cache.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_lsu_read_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_lsu_read_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_read_data_alignment " "Found entity 1: hld_lsu_read_data_alignment" {  } { { "db/ip/matvec/submodules/hld_lsu_read_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu_read_data_alignment.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_lsu_unaligned_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_lsu_unaligned_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_unaligned_controller " "Found entity 1: hld_lsu_unaligned_controller" {  } { { "db/ip/matvec/submodules/hld_lsu_unaligned_controller.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu_unaligned_controller.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_lsu_word_coalescer.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_lsu_word_coalescer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_word_coalescer " "Found entity 1: hld_lsu_word_coalescer" {  } { { "db/ip/matvec/submodules/hld_lsu_word_coalescer.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu_word_coalescer.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_enable LOAD_ENABLE hld_lsu_write_data_alignment.sv(123) " "Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object \"load_enable\" differs only in case from object \"LOAD_ENABLE\" in the same scope" {  } { { "db/ip/matvec/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu_write_data_alignment.sv" 123 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686677280446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_lsu_write_data_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_lsu_write_data_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_data_alignment " "Found entity 1: hld_lsu_write_data_alignment" {  } { { "db/ip/matvec/submodules/hld_lsu_write_data_alignment.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu_write_data_alignment.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_lsu_write_kernel_downstream.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_lsu_write_kernel_downstream.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_lsu_write_kernel_downstream " "Found entity 1: hld_lsu_write_kernel_downstream" {  } { { "db/ip/matvec/submodules/hld_lsu_write_kernel_downstream.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_lsu_write_kernel_downstream.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_memory_depth_quantization_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/matvec/submodules/hld_memory_depth_quantization_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hld_memory_depth_quantization_pkg (SystemVerilog) (matvec) " "Found design unit 1: hld_memory_depth_quantization_pkg (SystemVerilog) (matvec)" {  } { { "db/ip/matvec/submodules/hld_memory_depth_quantization_pkg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_memory_depth_quantization_pkg.sv" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/hld_sim_latency_tracker.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/hld_sim_latency_tracker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hld_sim_latency_tracker " "Found entity 1: hld_sim_latency_tracker" {  } { { "db/ip/matvec/submodules/hld_sim_latency_tracker.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_sim_latency_tracker.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_atomic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/lsu_atomic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_atomic_pipelined " "Found entity 1: lsu_atomic_pipelined" {  } { { "db/ip/matvec/submodules/lsu_atomic.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_atomic.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_basic_coalescer.v(564) " "Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/matvec/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_basic_coalescer.v" 564 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686677280584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_basic_coalescer.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/matvec/submodules/lsu_basic_coalescer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_basic_coalesced_read " "Found entity 1: lsu_basic_coalesced_read" {  } { { "db/ip/matvec/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_basic_coalescer.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280589 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_basic_coalesced_write " "Found entity 2: lsu_basic_coalesced_write" {  } { { "db/ip/matvec/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_basic_coalescer.v" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280589 ""} { "Info" "ISGN_ENTITY_NAME" "3 lookahead_fifo " "Found entity 3: lookahead_fifo" {  } { { "db/ip/matvec/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_basic_coalescer.v" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280589 ""} { "Info" "ISGN_ENTITY_NAME" "4 basic_coalescer " "Found entity 4: basic_coalescer" {  } { { "db/ip/matvec/submodules/lsu_basic_coalescer.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_basic_coalescer.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_burst_coalesced_pipelined_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/lsu_burst_coalesced_pipelined_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_read " "Found entity 1: lsu_burst_coalesced_pipelined_read" {  } { { "db/ip/matvec/submodules/lsu_burst_coalesced_pipelined_read.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_burst_coalesced_pipelined_read.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_burst_coalesced_pipelined_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/lsu_burst_coalesced_pipelined_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_coalesced_pipelined_write " "Found entity 1: lsu_burst_coalesced_pipelined_write" {  } { { "db/ip/matvec/submodules/lsu_burst_coalesced_pipelined_write.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_burst_coalesced_pipelined_write.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_burst_host.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/lsu_burst_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_burst_read_host " "Found entity 1: lsu_burst_read_host" {  } { { "db/ip/matvec/submodules/lsu_burst_host.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_burst_host.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIME_OUT time_out lsu_bursting_load_stores.v(1100) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object \"TIME_OUT\" differs only in case from object \"time_out\" in the same scope" {  } { { "db/ip/matvec/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_bursting_load_stores.v" 1100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686677280700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_THREAD max_thread lsu_bursting_load_stores.v(1101) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object \"MAX_THREAD\" differs only in case from object \"max_thread\" in the same scope" {  } { { "db/ip/matvec/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_bursting_load_stores.v" 1101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686677280701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT timeout lsu_bursting_load_stores.v(1960) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object \"TIMEOUT\" differs only in case from object \"timeout\" in the same scope" {  } { { "db/ip/matvec/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_bursting_load_stores.v" 1960 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686677280702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_NOT_ALL_BE timeout_not_all_be lsu_bursting_load_stores.v(1961) " "Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object \"TIMEOUT_NOT_ALL_BE\" differs only in case from object \"timeout_not_all_be\" in the same scope" {  } { { "db/ip/matvec/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_bursting_load_stores.v" 1961 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686677280702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_bursting_load_stores.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/matvec/submodules/lsu_bursting_load_stores.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_bursting_read " "Found entity 1: lsu_bursting_read" {  } { { "db/ip/matvec/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_bursting_load_stores.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280706 ""} { "Info" "ISGN_ENTITY_NAME" "2 acl_io_pipeline " "Found entity 2: acl_io_pipeline" {  } { { "db/ip/matvec/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_bursting_load_stores.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280706 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_bursting_pipelined_read " "Found entity 3: lsu_bursting_pipelined_read" {  } { { "db/ip/matvec/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_bursting_load_stores.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280706 ""} { "Info" "ISGN_ENTITY_NAME" "4 acl_stall_free_coalescer " "Found entity 4: acl_stall_free_coalescer" {  } { { "db/ip/matvec/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_bursting_load_stores.v" 1085 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280706 ""} { "Info" "ISGN_ENTITY_NAME" "5 lsu_bursting_write " "Found entity 5: lsu_bursting_write" {  } { { "db/ip/matvec/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_bursting_load_stores.v" 1280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280706 ""} { "Info" "ISGN_ENTITY_NAME" "6 lsu_bursting_write_internal " "Found entity 6: lsu_bursting_write_internal" {  } { { "db/ip/matvec/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_bursting_load_stores.v" 1474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280706 ""} { "Info" "ISGN_ENTITY_NAME" "7 bursting_coalescer " "Found entity 7: bursting_coalescer" {  } { { "db/ip/matvec/submodules/lsu_bursting_load_stores.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_bursting_load_stores.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_enabled.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/lsu_enabled.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_enabled_read " "Found entity 1: lsu_enabled_read" {  } { { "db/ip/matvec/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_enabled.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280716 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_enabled_write " "Found entity 2: lsu_enabled_write" {  } { { "db/ip/matvec/submodules/lsu_enabled.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_enabled.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_non_aligned_write.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/lsu_non_aligned_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_non_aligned_write " "Found entity 1: lsu_non_aligned_write" {  } { { "db/ip/matvec/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_non_aligned_write.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280732 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_non_aligned_write_internal " "Found entity 2: lsu_non_aligned_write_internal" {  } { { "db/ip/matvec/submodules/lsu_non_aligned_write.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_non_aligned_write.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_permute_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/lsu_permute_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_permute_address " "Found entity 1: lsu_permute_address" {  } { { "db/ip/matvec/submodules/lsu_permute_address.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_permute_address.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_pipelined.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/lsu_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_pipelined_read " "Found entity 1: lsu_pipelined_read" {  } { { "db/ip/matvec/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280770 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_pipelined_write " "Found entity 2: lsu_pipelined_write" {  } { { "db/ip/matvec/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_prefetch_block.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/lsu_prefetch_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_prefetch_block " "Found entity 1: lsu_prefetch_block" {  } { { "db/ip/matvec/submodules/lsu_prefetch_block.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_prefetch_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_read_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/lsu_read_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_read_cache " "Found entity 1: lsu_read_cache" {  } { { "db/ip/matvec/submodules/lsu_read_cache.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_read_cache.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_simple.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/lsu_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_simple_read " "Found entity 1: lsu_simple_read" {  } { { "db/ip/matvec/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_simple.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280839 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_simple_write " "Found entity 2: lsu_simple_write" {  } { { "db/ip/matvec/submodules/lsu_simple.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_simple.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280839 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(192) " "Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/matvec/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_streaming.v" 192 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686677280849 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu_streaming.v(810) " "Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/matvec/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_streaming.v" 810 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686677280850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_streaming.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/lsu_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_read " "Found entity 1: lsu_streaming_read" {  } { { "db/ip/matvec/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_streaming.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280851 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_write " "Found entity 2: lsu_streaming_write" {  } { { "db/ip/matvec/submodules/lsu_streaming.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_streaming.v" 338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_streaming_prefetch.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/matvec/submodules/lsu_streaming_prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_streaming_prefetch_read " "Found entity 1: lsu_streaming_prefetch_read" {  } { { "db/ip/matvec/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_streaming_prefetch.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280870 ""} { "Info" "ISGN_ENTITY_NAME" "2 lsu_streaming_prefetch_fifo " "Found entity 2: lsu_streaming_prefetch_fifo" {  } { { "db/ip/matvec/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_streaming_prefetch.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280870 ""} { "Info" "ISGN_ENTITY_NAME" "3 lsu_streaming_prefetch_avalon_burst_host " "Found entity 3: lsu_streaming_prefetch_avalon_burst_host" {  } { { "db/ip/matvec/submodules/lsu_streaming_prefetch.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_streaming_prefetch.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280870 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(916) " "Verilog HDL warning at lsu_top.v(916): extended using \"x\" or \"z\"" {  } { { "db/ip/matvec/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686677280885 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu_top.v(993) " "Verilog HDL warning at lsu_top.v(993): extended using \"x\" or \"z\"" {  } { { "db/ip/matvec/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 993 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686677280895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/lsu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_top " "Found entity 1: lsu_top" {  } { { "db/ip/matvec/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/lsu_wide_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/lsu_wide_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu_wide_wrapper " "Found entity 1: lsu_wide_wrapper" {  } { { "db/ip/matvec/submodules/lsu_wide_wrapper.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_wide_wrapper.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b0_runonce_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b0_runonce_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B0_runOnce_branch " "Found entity 1: matvec_B0_runOnce_branch" {  } { { "db/ip/matvec/submodules/matvec_b0_runonce_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b0_runonce_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b0_runonce_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b0_runonce_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B0_runOnce_merge " "Found entity 1: matvec_B0_runOnce_merge" {  } { { "db/ip/matvec/submodules/matvec_b0_runonce_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b0_runonce_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677280962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677280962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b0_runonce_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b0_runonce_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B0_runOnce_merge_reg " "Found entity 1: matvec_B0_runOnce_merge_reg" {  } { { "db/ip/matvec/submodules/matvec_b0_runonce_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b0_runonce_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b1_start_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b1_start_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B1_start_branch " "Found entity 1: matvec_B1_start_branch" {  } { { "db/ip/matvec/submodules/matvec_b1_start_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b1_start_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b1_start_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b1_start_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B1_start_merge " "Found entity 1: matvec_B1_start_merge" {  } { { "db/ip/matvec/submodules/matvec_b1_start_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b1_start_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b1_start_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b1_start_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B1_start_merge_reg " "Found entity 1: matvec_B1_start_merge_reg" {  } { { "db/ip/matvec/submodules/matvec_b1_start_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b1_start_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b2_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b2_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B2_branch " "Found entity 1: matvec_B2_branch" {  } { { "db/ip/matvec/submodules/matvec_b2_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b2_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b2_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b2_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B2_merge " "Found entity 1: matvec_B2_merge" {  } { { "db/ip/matvec/submodules/matvec_b2_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b2_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b2_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b2_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B2_merge_reg " "Found entity 1: matvec_B2_merge_reg" {  } { { "db/ip/matvec/submodules/matvec_b2_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b2_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b3_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b3_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B3_branch " "Found entity 1: matvec_B3_branch" {  } { { "db/ip/matvec/submodules/matvec_b3_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b3_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b3_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b3_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B3_merge " "Found entity 1: matvec_B3_merge" {  } { { "db/ip/matvec/submodules/matvec_b3_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b3_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b3_merge_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b3_merge_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B3_merge_reg " "Found entity 1: matvec_B3_merge_reg" {  } { { "db/ip/matvec/submodules/matvec_b3_merge_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b3_merge_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b4_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b4_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B4_branch " "Found entity 1: matvec_B4_branch" {  } { { "db/ip/matvec/submodules/matvec_b4_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b4_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b4_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b4_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B4_merge " "Found entity 1: matvec_B4_merge" {  } { { "db/ip/matvec/submodules/matvec_b4_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b4_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b5_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b5_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B5_branch " "Found entity 1: matvec_B5_branch" {  } { { "db/ip/matvec/submodules/matvec_b5_branch.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b5_branch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_b5_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_b5_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_B5_merge " "Found entity 1: matvec_B5_merge" {  } { { "db/ip/matvec/submodules/matvec_b5_merge.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_b5_merge.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b0_runonce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b0_runonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B0_runOnce " "Found entity 1: matvec_bb_B0_runOnce" {  } { { "db/ip/matvec/submodules/matvec_bb_b0_runonce.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b0_runonce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b0_runonce_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b0_runonce_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B0_runOnce_stall_region " "Found entity 1: matvec_bb_B0_runOnce_stall_region" {  } { { "db/ip/matvec/submodules/matvec_bb_b0_runonce_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b0_runonce_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b1_start.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b1_start.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B1_start " "Found entity 1: matvec_bb_B1_start" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B1_start_stall_region " "Found entity 1: matvec_bb_B1_start_stall_region" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B2 " "Found entity 1: matvec_bb_B2" {  } { { "db/ip/matvec/submodules/matvec_bb_b2.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b2.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b2_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b2_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B2_sr_1 " "Found entity 1: matvec_bb_B2_sr_1" {  } { { "db/ip/matvec/submodules/matvec_bb_b2_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b2_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b2_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b2_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B2_stall_region " "Found entity 1: matvec_bb_B2_stall_region" {  } { { "db/ip/matvec/submodules/matvec_bb_b2_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b2_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b3.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B3 " "Found entity 1: matvec_bb_B3" {  } { { "db/ip/matvec/submodules/matvec_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b3_sr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b3_sr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B3_sr_1 " "Found entity 1: matvec_bb_B3_sr_1" {  } { { "db/ip/matvec/submodules/matvec_bb_b3_sr_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3_sr_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B3_stall_region " "Found entity 1: matvec_bb_B3_stall_region" {  } { { "db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B4 " "Found entity 1: matvec_bb_B4" {  } { { "db/ip/matvec/submodules/matvec_bb_b4.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b4.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b4_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b4_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B4_sr_0 " "Found entity 1: matvec_bb_B4_sr_0" {  } { { "db/ip/matvec/submodules/matvec_bb_b4_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b4_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B4_stall_region " "Found entity 1: matvec_bb_B4_stall_region" {  } { { "db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b5.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B5 " "Found entity 1: matvec_bb_B5" {  } { { "db/ip/matvec/submodules/matvec_bb_b5.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b5.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b5_sr_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b5_sr_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B5_sr_0 " "Found entity 1: matvec_bb_B5_sr_0" {  } { { "db/ip/matvec/submodules/matvec_bb_b5_sr_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b5_sr_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_bb_b5_stall_region.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_bb_b5_stall_region.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_bb_B5_stall_region " "Found entity 1: matvec_bb_B5_stall_region" {  } { { "db/ip/matvec/submodules/matvec_bb_b5_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b5_stall_region.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_function.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_function.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_function " "Found entity 1: matvec_function" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_function_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_function_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_function_wrapper " "Found entity 1: matvec_function_wrapper" {  } { { "db/ip/matvec/submodules/matvec_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function_wrapper.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_iord_bl_call_unnamed_matvec2_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_iord_bl_call_unnamed_matvec2_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_iord_bl_call_unnamed_matvec2_matvec0 " "Found entity 1: matvec_i_iord_bl_call_unnamed_matvec2_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_iord_bl_call_unnamed_matvec2_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_iord_bl_call_unnamed_matvec2_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_iowr_bl_return_unnamed_matvec11_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_iowr_bl_return_unnamed_matvec11_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_iowr_bl_return_unnamed_matvec11_matvec0 " "Found entity 1: matvec_i_iowr_bl_return_unnamed_matvec11_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_iowr_bl_return_unnamed_matvec11_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_iowr_bl_return_unnamed_matvec11_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0 " "Found entity 1: matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0 " "Found entity 1: matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0 " "Found entity 1: matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0 " "Found entity 1: matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0 " "Found entity 1: matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0 " "Found entity 1: matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_memdep_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_memdep_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_mem_memdep_0 " "Found entity 1: matvec_i_llvm_fpga_mem_memdep_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_memdep_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_memdep_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_8_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_8_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_mem_unnamed_8_matvec0 " "Found entity 1: matvec_i_llvm_fpga_mem_unnamed_8_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_8_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_8_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_9_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_9_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_mem_unnamed_9_matvec0 " "Found entity 1: matvec_i_llvm_fpga_mem_unnamed_9_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_9_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_9_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pipeline_keep_going13_0 " "Found entity 1: matvec_i_llvm_fpga_pipeline_keep_going13_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_1_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_1_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pipeline_keep_going13_1_sr " "Found entity 1: matvec_i_llvm_fpga_pipeline_keep_going13_1_sr" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_1_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_1_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo " "Found entity 1: matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pipeline_keep_going9_0 " "Found entity 1: matvec_i_llvm_fpga_pipeline_keep_going9_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_2_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_2_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pipeline_keep_going9_2_sr " "Found entity 1: matvec_i_llvm_fpga_pipeline_keep_going9_2_sr" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_2_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_2_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo " "Found entity 1: matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pipeline_keep_going_0 " "Found entity 1: matvec_i_llvm_fpga_pipeline_keep_going_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_6_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_6_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pipeline_keep_going_6_sr " "Found entity 1: matvec_i_llvm_fpga_pipeline_keep_going_6_sr" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_6_sr.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_6_sr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo " "Found entity 1: matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg " "Found entity 1: matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i2_initerations_pop14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i2_initerations_pop14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i2_initerations_pop14_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i2_initerations_pop14_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i2_initerations_pop14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i2_initerations_pop14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_i_032_pop9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_i_032_pop9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i32_i_032_pop9_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i32_i_032_pop9_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_i_032_pop9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_i_032_pop9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_j_030_pop13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_j_030_pop13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i32_j_030_pop13_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i32_j_030_pop13_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_j_030_pop13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_j_030_pop13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677281993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677281993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0 " "Found entity 1: matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 " "Found entity 1: matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg " "Found entity 1: matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0 " "Found entity 1: matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg " "Found entity 1: matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_exitcond317_push16_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_exitcond317_push16_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i1_exitcond317_push16_0 " "Found entity 1: matvec_i_llvm_fpga_push_i1_exitcond317_push16_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_exitcond317_push16_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_exitcond317_push16_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_lastiniteration_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_lastiniteration_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i1_lastiniteration_0 " "Found entity 1: matvec_i_llvm_fpga_push_i1_lastiniteration_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_lastiniteration_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_lastiniteration_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0 " "Found entity 1: matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0 " "Found entity 1: matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg " "Found entity 1: matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notcmp718_push17_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notcmp718_push17_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i1_notcmp718_push17_0 " "Found entity 1: matvec_i_llvm_fpga_push_i1_notcmp718_push17_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notcmp718_push17_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notcmp718_push17_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond10_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond10_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i1_notexitcond10_0 " "Found entity 1: matvec_i_llvm_fpga_push_i1_notexitcond10_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond10_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond10_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i1_notexitcond14_0 " "Found entity 1: matvec_i_llvm_fpga_push_i1_notexitcond14_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i1_notexitcond_0 " "Found entity 1: matvec_i_llvm_fpga_push_i1_notexitcond_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i2_cleanups_push15_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i2_cleanups_push15_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i2_cleanups_push15_0 " "Found entity 1: matvec_i_llvm_fpga_push_i2_cleanups_push15_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i2_cleanups_push15_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i2_cleanups_push15_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i2_initerations_push14_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i2_initerations_push14_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i2_initerations_push14_0 " "Found entity 1: matvec_i_llvm_fpga_push_i2_initerations_push14_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i2_initerations_push14_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i2_initerations_push14_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0 " "Found entity 1: matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_i_032_push9_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_i_032_push9_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i32_i_032_push9_0 " "Found entity 1: matvec_i_llvm_fpga_push_i32_i_032_push9_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_i_032_push9_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_i_032_push9_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_j_030_push13_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_j_030_push13_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i32_j_030_push13_0 " "Found entity 1: matvec_i_llvm_fpga_push_i32_j_030_push13_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_j_030_push13_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_j_030_push13_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_tmp_031_push12_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_tmp_031_push12_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i32_tmp_031_push12_0 " "Found entity 1: matvec_i_llvm_fpga_push_i32_tmp_031_push12_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_tmp_031_push12_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_tmp_031_push12_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0 " "Found entity 1: matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0 " "Found entity 1: matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_token_i1_throttle_push_0 " "Found entity 1: matvec_i_llvm_fpga_push_token_i1_throttle_push_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg " "Found entity 1: matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_wt_limpush_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_token_i1_wt_limpush_0 " "Found entity 1: matvec_i_llvm_fpga_push_token_i1_wt_limpush_0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg " "Found entity 1: matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo " "Found entity 1: matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0 " "Found entity 1: matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0 " "Found entity 1: matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector " "Found entity 1: matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0 " "Found entity 1: matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0 " "Found entity 1: matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0 " "Found entity 1: matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0 " "Found entity 1: matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0 " "Found entity 1: matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0 " "Found entity 1: matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1 " "Found entity 1: matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1 " "Found entity 1: matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0 " "Found entity 1: matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6 " "Found entity 1: matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/matvec/submodules/matvec_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_internal " "Found entity 1: matvec_internal" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282556 ""} { "Info" "ISGN_ENTITY_NAME" "2 matvec_internal_ic_18252752692117882361 " "Found entity 2: matvec_internal_ic_18252752692117882361" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_loop_limiter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_loop_limiter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_loop_limiter_0 " "Found entity 1: matvec_loop_limiter_0" {  } { { "db/ip/matvec/submodules/matvec_loop_limiter_0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_loop_limiter_0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_loop_limiter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_loop_limiter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_loop_limiter_1 " "Found entity 1: matvec_loop_limiter_1" {  } { { "db/ip/matvec/submodules/matvec_loop_limiter_1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_loop_limiter_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_readdata_reg_unnamed_8_matvec0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_readdata_reg_unnamed_8_matvec0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_readdata_reg_unnamed_8_matvec0 " "Found entity 1: matvec_readdata_reg_unnamed_8_matvec0" {  } { { "db/ip/matvec/submodules/matvec_readdata_reg_unnamed_8_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_readdata_reg_unnamed_8_matvec0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/matvec/submodules/matvec_readdata_reg_unnamed_9_matvec1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/matvec/submodules/matvec_readdata_reg_unnamed_9_matvec1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matvec_readdata_reg_unnamed_9_matvec1 " "Found entity 1: matvec_readdata_reg_unnamed_9_matvec1" {  } { { "db/ip/matvec/submodules/matvec_readdata_reg_unnamed_9_matvec1.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_readdata_reg_unnamed_9_matvec1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677282575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677282575 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu_top.v(1054) " "Verilog HDL Instantiation warning at lsu_top.v(1054): instance has no name" {  } { { "db/ip/matvec/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 1054 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686677282743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "quartus_compile " "Elaborating entity \"quartus_compile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686677283131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec matvec:matvec_inst " "Elaborating entity \"matvec\" for hierarchy \"matvec:matvec_inst\"" {  } { { "quartus_compile.sv" "matvec_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_internal matvec:matvec_inst\|matvec_internal:matvec_internal_inst " "Elaborating entity \"matvec_internal\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\"" {  } { { "db/ip/matvec/matvec.v" "matvec_internal_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/matvec.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_function_wrapper matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal " "Elaborating entity \"matvec_function_wrapper\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "matvec_internal" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_function matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function " "Elaborating entity \"matvec_function\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\"" {  } { { "db/ip/matvec/submodules/matvec_function_wrapper.sv" "thematvec_function" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function_wrapper.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo " "Elaborating entity \"matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv" "thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going13_1_valid_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo\|acl_data_fifo:thei_llvm_fpga_pipeline_keep_going13_matvec1_valid_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo " "Elaborating entity \"matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going9_2_valid_fifo:thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thei_llvm_fpga_pipeline_keep_going9_matvec2_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo " "Elaborating entity \"matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going_6_valid_fifo:thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thei_llvm_fpga_pipeline_keep_going_matvec6_valid_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B4_sr_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4_sr_0:thebb_matvec_B4_sr_0_aunroll_x " "Elaborating entity \"matvec_bb_B4_sr_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4_sr_0:thebb_matvec_B4_sr_0_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thebb_matvec_B4_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pipeline_keep_going_6_sr matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_matvec6_sr " "Elaborating entity \"matvec_i_llvm_fpga_pipeline_keep_going_6_sr\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going_6_sr:thei_llvm_fpga_pipeline_keep_going_matvec6_sr\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thei_llvm_fpga_pipeline_keep_going_matvec6_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B3 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3 " "Elaborating entity \"matvec_bb_B3\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thebb_matvec_B3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B3_merge matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_B3_merge:thematvec_B3_merge " "Elaborating entity \"matvec_B3_merge\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_B3_merge:thematvec_B3_merge\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b3.sv" "thematvec_B3_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B3_stall_region matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region " "Elaborating entity \"matvec_bb_B3_stall_region\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b3.sv" "thebb_matvec_B3_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x " "Elaborating entity \"matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" "thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x " "Elaborating entity \"matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6.sv" "thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i32_tmp_031_push12_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5 " "Elaborating entity \"matvec_i_llvm_fpga_push_i32_tmp_031_push12_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" "thei_llvm_fpga_push_i32_tmp_031_push12_matvec5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5\|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1 " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5\|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_tmp_031_push12_0.sv" "thei_llvm_fpga_push_i32_tmp_031_push12_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_tmp_031_push12_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5\|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5\|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1\|acl_data_fifo:fifo\"" {  } { { "db/ip/matvec/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677283540 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677283540 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i32_tmp_031_push12_0:thei_llvm_fpga_push_i32_tmp_031_push12_matvec5|acl_push:thei_llvm_fpga_push_i32_tmp_031_push12_matvec1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec3 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec3\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" "thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec3\|acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1 " "Elaborating entity \"acl_pop\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec3\|acl_pop:thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0.sv" "thei_llvm_fpga_pop_i32_tmp_031_pop12_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i32_tmp_031_pop12_0.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|dspba_delay_ver:i_mul5_matvec2_ma3_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|dspba_delay_ver:i_mul5_matvec2_ma3_cma_delay\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" "i_mul5_matvec2_ma3_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|dspba_delay_ver:i_mul5_matvec2_im8_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|dspba_delay_ver:i_mul5_matvec2_im8_cma_delay\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" "i_mul5_matvec2_im8_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|dspba_delay_ver:i_mul5_matvec2_im0_cma_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0:thei_sfc_logic_s_c1_in_for_body3_matvecs_c1_enter_matvec0_aunroll_x\|dspba_delay_ver:i_mul5_matvec2_im0_cma_delay\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" "i_mul5_matvec2_im0_cma_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c1_in_for_body3_s_c1_enter_matvec0.sv" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x " "Elaborating entity \"matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0.sv" "thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677283623 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677283623 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c1_in_for_body3_s_c1_enter_matvec6:thei_sfc_s_c1_in_for_body3_matvecs_c1_enter_matvec6_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c1_out_for_body3_s_c1_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c1_out_for_body3_matvecs_c1_exit_matvec1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/matvec/submodules/acl_enable_sink.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_enable_sink.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" "thecoalesced_delay_1_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/matvec/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677283668 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677283680 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283700 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686677283762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 35 " "Parameter \"width_a\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 35 " "Parameter \"width_b\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677283780 ""}  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686677283780 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_i272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/altera_syncram_i272.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677283825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_i272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_i272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_i272 " "Found entity 1: altera_syncram_i272" {  } { { "db/altera_syncram_i272.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/altera_syncram_i272.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677283826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677283826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_i272 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_i272:auto_generated " "Elaborating entity \"altera_syncram_i272\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_i272:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t7b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t7b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t7b4 " "Found entity 1: altsyncram_t7b4" {  } { { "db/altsyncram_t7b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/altsyncram_t7b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677283885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677283885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t7b4 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_i272:auto_generated\|altsyncram_t7b4:altsyncram1 " "Elaborating entity \"altsyncram_t7b4\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_i272:auto_generated\|altsyncram_t7b4:altsyncram1\"" {  } { { "db/altera_syncram_i272.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/altera_syncram_i272.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "ram_wr_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/matvec/submodules/acl_lfsr.sv" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_lfsr.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_wr_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/matvec/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "ram_rd_addr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_lfsr:ram_rd_addr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/matvec/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_lfsr.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677283983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677283984 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284001 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_1_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284018 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_1_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" "thecoalesced_delay_0_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/matvec/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284055 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284066 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1686677284101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborating entity \"altera_syncram\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_m20k.altera_syncram" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Elaborated megafunction instantiation \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram " "Instantiated megafunction \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284110 ""}  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 497 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686677284110 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altera_syncram_6v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/altera_syncram_6v62.tdf" 52 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677284153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_6v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_6v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_6v62 " "Found entity 1: altera_syncram_6v62" {  } { { "db/altera_syncram_6v62.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/altera_syncram_6v62.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677284154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677284154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_6v62 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated " "Elaborating entity \"altera_syncram_6v62\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h4b4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h4b4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h4b4 " "Found entity 1: altsyncram_h4b4" {  } { { "db/altsyncram_h4b4.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/altsyncram_h4b4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677284204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677284204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h4b4 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated\|altsyncram_h4b4:altsyncram1 " "Elaborating entity \"altsyncram_h4b4\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altera_syncram:gen_ram.gen_m20k.altera_syncram\|altera_syncram_6v62:auto_generated\|altsyncram_h4b4:altsyncram1\"" {  } { { "db/altera_syncram_6v62.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/altera_syncram_6v62.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284229 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284244 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284265 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_mem_unnamed_9_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4 " "Elaborating entity \"matvec_i_llvm_fpga_mem_unnamed_9_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" "thei_llvm_fpga_mem_unnamed_matvec9_matvec4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_readdata_reg_unnamed_9_matvec1 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1 " "Elaborating entity \"matvec_readdata_reg_unnamed_9_matvec1\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|matvec_readdata_reg_unnamed_9_matvec1:thereaddata_reg_unnamed_matvec9_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_9_matvec0.sv" "thereaddata_reg_unnamed_matvec9_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_9_matvec0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1 " "Elaborating entity \"lsu_top\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_9_matvec0.sv" "thei_llvm_fpga_mem_unnamed_matvec9_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_9_matvec0.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284309 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/matvec/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677284316 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/matvec/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677284317 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/matvec/submodules/lsu_top.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_permute_address matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_permute_address:u_permute_address " "Elaborating entity \"lsu_permute_address\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_permute_address:u_permute_address\"" {  } { { "db/ip/matvec/submodules/lsu_top.v" "u_permute_address" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_read matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read " "Elaborating entity \"lsu_pipelined_read\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\"" {  } { { "db/ip/matvec/submodules/lsu_top.v" "pipelined_read" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284348 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(156) " "Verilog HDL warning at lsu_pipelined.v(156): object usedw_true_width used but never assigned" {  } { { "db/ip/matvec/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686677284350 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(156) " "Net \"usedw_true_width\" at lsu_pipelined.v(156) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/matvec/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 156 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686677284352 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/matvec/submodules/lsu_pipelined.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\"" {  } { { "db/ip/matvec/submodules/lsu_pipelined.v" "nop_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284382 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_latency_one_ram_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst " "Elaborating entity \"acl_latency_one_ram_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\"" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "llram.acl_latency_one_ram_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_latency_one_ram_fifo.sv(239) " "Verilog HDL assignment warning at acl_latency_one_ram_fifo.sv(239): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284392 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" "gen_mlab.gen_mlab_reg.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Elaborated megafunction instantiation \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\"" {  } { { "db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component " "Instantiated megafunction \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284495 ""}  } { { "db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686677284495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_g432.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_g432.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_g432 " "Found entity 1: dpram_g432" {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/dpram_g432.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677284541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677284541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_g432 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated " "Elaborating entity \"dpram_g432\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|altdpram:gen_mlab.gen_mlab_reg.altdpram_component\|dpram_g432:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284543 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_g432.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/dpram_g432.tdf" 30 2 0 } } { "altdpram.tdf" "" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } } { "db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" 518 0 0 } } { "db/ip/matvec/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 767 0 0 } } { "db/ip/matvec/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 297 0 0 } } { "db/ip/matvec/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 871 0 0 } } { "db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_9_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_9_matvec0.sv" 244 0 0 } } { "db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" 367 0 0 } } { "db/ip/matvec/submodules/matvec_bb_b3.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3.sv" 197 0 0 } } { "db/ip/matvec/submodules/matvec_function.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 378 0 0 } } { "db/ip/matvec/submodules/matvec_function_wrapper.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function_wrapper.sv" 186 0 0 } } { "db/ip/matvec/submodules/matvec_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 106 0 0 } } { "db/ip/matvec/matvec.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/matvec.v" 40 0 0 } } { "quartus_compile.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1686677284544 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|altdpram:gen_mlab.gen_mlab_reg.altdpram_component|dpram_g432:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_lfsr matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst " "Elaborating entity \"acl_lfsr\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\"" {  } { { "db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" "m20k_wraddr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_lfsr matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst " "Elaborating entity \"fibonacci_lfsr\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_lfsr:m20k_wraddr_inst\|fibonacci_lfsr:lfsr_inst\"" {  } { { "db/ip/matvec/submodules/acl_lfsr.sv" "lfsr_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_lfsr.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst\"" {  } { { "db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" "gen_occ_gte_three_E.occ_gte_three_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284602 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_occ_gte_three_E.occ_gte_three_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:nop_fifo\|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_latency_one_ram_fifo.sv" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284617 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284617 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:nop_fifo|acl_latency_one_ram_fifo:llram.acl_latency_one_ram_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\"" {  } { { "db/ip/matvec/submodules/lsu_pipelined.v" "input_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284632 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284634 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284644 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677284713 ""}  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686677284713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_er32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_er32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_er32 " "Found entity 1: dpram_er32" {  } { { "db/dpram_er32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/dpram_er32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677284762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677284762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_er32 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated " "Elaborating entity \"dpram_er32\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_er32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4\|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1\|lsu_pipelined_read:pipelined_read\|hld_fifo:input_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677284808 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_llvm_fpga_mem_unnamed_9_matvec0:thei_llvm_fpga_mem_unnamed_matvec9_matvec4|lsu_top:thei_llvm_fpga_mem_unnamed_matvec9_matvec1|lsu_pipelined_read:pipelined_read|hld_fifo:input_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B3_merge_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x " "Elaborating entity \"matvec_B3_merge_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_B3_merge_reg:thematvec_B3_merge_reg_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" "thematvec_B3_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x " "Elaborating entity \"matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" "thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x " "Elaborating entity \"matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1.sv" "thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677284943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i2_cleanups_push15_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34 " "Elaborating entity \"matvec_i_llvm_fpga_push_i2_cleanups_push15_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_push_i2_cleanups_push15_matvec34" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34\|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1 " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34\|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i2_cleanups_push15_0.sv" "thei_llvm_fpga_push_i2_cleanups_push15_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i2_cleanups_push15_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34\|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34\|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1\|acl_data_fifo:fifo\"" {  } { { "db/ip/matvec/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677285074 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677285074 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i2_cleanups_push15_0:thei_llvm_fpga_push_i2_cleanups_push15_matvec34|acl_push:thei_llvm_fpga_push_i2_cleanups_push15_matvec1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec2 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec2\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_pop_i2_cleanups_pop15_matvec2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec2\|acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1 " "Elaborating entity \"acl_pop\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec2\|acl_pop:thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0.sv" "thei_llvm_fpga_pop_i2_cleanups_pop15_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i2_cleanups_pop15_0.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36 " "Elaborating entity \"matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv_push11_0:thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv_push11_matvec36" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec27 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec27\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop11_matvec27" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i1_notexitcond_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31 " "Elaborating entity \"matvec_i_llvm_fpga_push_i1_notexitcond_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_push_i1_notexitcond_matvec31" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31\|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1 " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31\|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond_0.sv" "thei_llvm_fpga_push_i1_notexitcond_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31\|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond_0:thei_llvm_fpga_push_i1_notexitcond_matvec31\|acl_push:thei_llvm_fpga_push_i1_notexitcond_matvec1\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/matvec/submodules/acl_push.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_push.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i2_initerations_push14_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i2_initerations_push14_0:thei_llvm_fpga_push_i2_initerations_push14_matvec9 " "Elaborating entity \"matvec_i_llvm_fpga_push_i2_initerations_push14_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i2_initerations_push14_0:thei_llvm_fpga_push_i2_initerations_push14_matvec9\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_push_i2_initerations_push14_matvec9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i2_initerations_pop14_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i2_initerations_pop14_0:thei_llvm_fpga_pop_i2_initerations_pop14_matvec7 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i2_initerations_pop14_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i2_initerations_pop14_0:thei_llvm_fpga_pop_i2_initerations_pop14_matvec7\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_pop_i2_initerations_pop14_matvec7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i1_lastiniteration_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11 " "Elaborating entity \"matvec_i_llvm_fpga_push_i1_lastiniteration_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_lastiniteration_0:thei_llvm_fpga_push_i1_lastiniteration_matvec11\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_push_i1_lastiniteration_matvec11" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pipeline_keep_going_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6 " "Elaborating entity \"matvec_i_llvm_fpga_pipeline_keep_going_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_pipeline_keep_going_matvec6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_0.sv" "thei_llvm_fpga_pipeline_keep_going_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pop matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1\|acl_pop:pop1 " "Elaborating entity \"acl_pop\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1\|acl_pop:pop1\"" {  } { { "db/ip/matvec/submodules/acl_pipeline.v" "pop1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1\|acl_push:push " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going_matvec1\|acl_push:push\"" {  } { { "db/ip/matvec/submodules/acl_pipeline.v" "push" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_pipeline.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_dspba_buffer matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6\|acl_dspba_buffer:thepassthru " "Elaborating entity \"acl_dspba_buffer\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going_0:thei_llvm_fpga_pipeline_keep_going_matvec6\|acl_dspba_buffer:thepassthru\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_0.sv" "thepassthru" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i1_notcmp718_push17_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41 " "Elaborating entity \"matvec_i_llvm_fpga_push_i1_notcmp718_push17_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_push_i1_notcmp718_push17_matvec41" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41\|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1 " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41\|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notcmp718_push17_0.sv" "thei_llvm_fpga_push_i1_notcmp718_push17_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notcmp718_push17_0.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41\|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41\|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1\|acl_data_fifo:fifo\"" {  } { { "db/ip/matvec/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(260) " "Verilog HDL assignment warning at acl_data_fifo.v(260): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677285323 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_data_fifo.v(266) " "Verilog HDL assignment warning at acl_data_fifo.v(266): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677285323 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x|matvec_i_llvm_fpga_push_i1_notcmp718_push17_0:thei_llvm_fpga_push_i1_notcmp718_push17_matvec41|acl_push:thei_llvm_fpga_push_i1_notcmp718_push17_matvec1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec40 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i1_notcmp718_pop17_0:thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec40\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_pop_i1_notcmp718_pop17_matvec40" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i1_exitcond317_push16_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39 " "Elaborating entity \"matvec_i_llvm_fpga_push_i1_exitcond317_push16_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_exitcond317_push16_0:thei_llvm_fpga_push_i1_exitcond317_push16_matvec39\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_push_i1_exitcond317_push16_matvec39" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec38 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i1_exitcond317_pop16_0:thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec38\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_pop_i1_exitcond317_pop16_matvec38" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|dspba_delay_ver:i_masked_matvec37_delay " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|dspba_delay_ver:i_masked_matvec37_delay\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "i_masked_matvec37_delay" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i32_j_030_push13_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26 " "Elaborating entity \"matvec_i_llvm_fpga_push_i32_j_030_push13_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_push_i32_j_030_push13_matvec26" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26\|acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1 " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26\|acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_j_030_push13_0.sv" "thei_llvm_fpga_push_i32_j_030_push13_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_j_030_push13_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26\|acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1\|acl_staging_reg:staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_j_030_push13_0:thei_llvm_fpga_push_i32_j_030_push13_matvec26\|acl_push:thei_llvm_fpga_push_i32_j_030_push13_matvec1\|acl_staging_reg:staging_reg\"" {  } { { "db/ip/matvec/submodules/acl_push.v" "staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_push.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i32_j_030_pop13_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i32_j_030_pop13_0:thei_llvm_fpga_pop_i32_j_030_pop13_matvec14 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i32_j_030_pop13_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i32_j_030_pop13_0:thei_llvm_fpga_pop_i32_j_030_pop13_matvec14\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_pop_i32_j_030_pop13_matvec14" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13 " "Elaborating entity \"matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_i_032_pop919_push18_0:thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_push_i32_i_032_pop919_push18_matvec13" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i32_i_032_pop919_pop18_0:thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23 " "Elaborating entity \"matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec23\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast376_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec19 " "Elaborating entity \"matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_memdep_phi_pop1020_push19_0:thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec19\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_push_i1_memdep_phi_pop1020_push19_matvec19" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec18 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_0:thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec18\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop1020_pop19_matvec18" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec16 " "Elaborating entity \"matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec16\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast33385_matvec16" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem " "Elaborated megafunction instantiation \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1810 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem " "Instantiated megafunction \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677285606 ""}  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1810 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686677285606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_e362.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_e362.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_e362 " "Found entity 1: altera_syncram_e362" {  } { { "db/altera_syncram_e362.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/altera_syncram_e362.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677285648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677285648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_e362 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem\|altera_syncram_e362:auto_generated " "Elaborating entity \"altera_syncram_e362\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem\|altera_syncram_e362:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1n94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1n94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1n94 " "Found entity 1: altsyncram_1n94" {  } { { "db/altsyncram_1n94.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/altsyncram_1n94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677285702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677285702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1n94 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem\|altera_syncram_e362:auto_generated\|altsyncram_1n94:altsyncram1 " "Elaborating entity \"altsyncram_1n94\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|altera_syncram:redist12_i_llvm_fpga_pop_i32_i_032_pop919_pop18_matvec12_out_data_out_6_mem_dmem\|altera_syncram_e362:auto_generated\|altsyncram_1n94:altsyncram1\"" {  } { { "db/altera_syncram_e362.tdf" "altsyncram1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/altera_syncram_e362.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay_ver matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|dspba_delay_ver:redist21_i_first_cleanup_xor_matvec4_q_6 " "Elaborating entity \"dspba_delay_ver\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0:thei_sfc_logic_s_c0_in_for_body3_matvecs_c0_enter347_matvec0_aunroll_x\|dspba_delay_ver:redist21_i_first_cleanup_xor_matvec4_q_6\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" "redist21_i_first_cleanup_xor_matvec4_q_6" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_body3_s_c0_enter347_matvec0.sv" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x " "Elaborating entity \"matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677285770 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677285770 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B3:thebb_matvec_B3|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region|matvec_i_sfc_s_c0_in_for_body3_s_c0_enter347_matvec1:thei_sfc_s_c0_in_for_body3_matvecs_c0_enter347_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit40_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_for_body3_matvecs_c0_exit40_matvec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_mem_unnamed_8_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3 " "Elaborating entity \"matvec_i_llvm_fpga_mem_unnamed_8_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" "thei_llvm_fpga_mem_unnamed_matvec8_matvec3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3_stall_region.sv" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_readdata_reg_unnamed_8_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3\|matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0 " "Elaborating entity \"matvec_readdata_reg_unnamed_8_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_bb_B3_stall_region:thebb_matvec_B3_stall_region\|matvec_i_llvm_fpga_mem_unnamed_8_matvec0:thei_llvm_fpga_mem_unnamed_matvec8_matvec3\|matvec_readdata_reg_unnamed_8_matvec0:thereaddata_reg_unnamed_matvec8_matvec0\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_8_matvec0.sv" "thereaddata_reg_unnamed_matvec8_matvec0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_unnamed_8_matvec0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677285809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B3_branch matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_B3_branch:thematvec_B3_branch " "Elaborating entity \"matvec_B3_branch\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3:thebb_matvec_B3\|matvec_B3_branch:thematvec_B3_branch\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b3.sv" "thematvec_B3_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b3.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B3_sr_1 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3_sr_1:thebb_matvec_B3_sr_1_aunroll_x " "Elaborating entity \"matvec_bb_B3_sr_1\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B3_sr_1:thebb_matvec_B3_sr_1_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thebb_matvec_B3_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_loop_limiter_1 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_loop_limiter_1:theloop_limiter_matvec1 " "Elaborating entity \"matvec_loop_limiter_1\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_loop_limiter_1:theloop_limiter_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "theloop_limiter_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_loop_limiter_1:theloop_limiter_matvec1\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_loop_limiter_1:theloop_limiter_matvec1\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/matvec/submodules/matvec_loop_limiter_1.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_loop_limiter_1.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286087 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_1:theloop_limiter_matvec1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286087 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_1:theloop_limiter_matvec1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286088 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_1:theloop_limiter_matvec1|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286088 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_1:theloop_limiter_matvec1|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pipeline_keep_going9_2_sr matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going9_2_sr:thei_llvm_fpga_pipeline_keep_going9_matvec2_sr " "Elaborating entity \"matvec_i_llvm_fpga_pipeline_keep_going9_2_sr\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going9_2_sr:thei_llvm_fpga_pipeline_keep_going9_matvec2_sr\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thei_llvm_fpga_pipeline_keep_going9_matvec2_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B5_sr_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5_sr_0:thebb_matvec_B5_sr_0_aunroll_x " "Elaborating entity \"matvec_bb_B5_sr_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5_sr_0:thebb_matvec_B5_sr_0_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thebb_matvec_B5_sr_0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B4 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4 " "Elaborating entity \"matvec_bb_B4\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thebb_matvec_B4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B4_branch matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_B4_branch:thematvec_B4_branch " "Elaborating entity \"matvec_B4_branch\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_B4_branch:thematvec_B4_branch\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b4.sv" "thematvec_B4_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b4.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B4_merge matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_B4_merge:thematvec_B4_merge " "Elaborating entity \"matvec_B4_merge\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_B4_merge:thematvec_B4_merge\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b4.sv" "thematvec_B4_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b4.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B4_stall_region matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region " "Elaborating entity \"matvec_bb_B4_stall_region\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b4.sv" "thebb_matvec_B4_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b4.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1 " "Elaborating entity \"matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwddst matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1 " "Elaborating entity \"acl_ffwddst\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1\|acl_ffwddst:thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0.sv" "thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast35394_0.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv" "thecoalesced_delay_0_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo " "Elaborating entity \"acl_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\"" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst " "Elaborating entity \"hld_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\"" {  } { { "db/ip/matvec/submodules/acl_fifo.v" "hld_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_fifo.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286267 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286277 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:addr_match_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "addr_match_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286327 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286328 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:addr_match_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "gen_real_stall_out.stall_out_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286346 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:gen_real_stall_out.stall_out_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_tessellated_incr_decr_threshold matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst " "Elaborating entity \"acl_tessellated_incr_decr_threshold\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|acl_data_fifo:thecoalesced_delay_0_fifo\|acl_fifo:fifo\|hld_fifo:hld_fifo_inst\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "real_almost_full.almost_full_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 acl_tessellated_incr_decr_threshold.sv(107) " "Verilog HDL assignment warning at acl_tessellated_incr_decr_threshold.sv(107): truncated value with size 64 to match size of target (32)" {  } { { "db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_tessellated_incr_decr_threshold.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286363 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|acl_data_fifo:thecoalesced_delay_0_fifo|acl_fifo:fifo|hld_fifo:hld_fifo_inst|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst|acl_tessellated_incr_decr_threshold:real_almost_full.almost_full_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4 " "Elaborating entity \"matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv" "thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1 " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1\|acl_data_fifo:fifo\"" {  } { { "db/ip/matvec/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_push.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(164) " "Verilog HDL assignment warning at acl_data_fifo.v(164): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286398 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 acl_data_fifo.v(168) " "Verilog HDL assignment warning at acl_data_fifo.v(168): truncated value with size 32 to match size of target (3)" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286399 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1|acl_data_fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_data_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1\|acl_data_fifo:fifo\|acl_data_fifo:fifo " "Elaborating entity \"acl_data_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\"" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4\|acl_push:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec1\|acl_data_fifo:fifo\|acl_data_fifo:fifo\|acl_ll_fifo:fifo\"" {  } { { "db/ip/matvec/submodules/acl_data_fifo.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_data_fifo.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg " "Elaborating entity \"matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4\|matvec_i_llvm_fpga_push_i1_memdep_phi_push10_4_reg:thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" "thei_llvm_fpga_push_i1_memdep_phi_push10_matvec4_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_memdep_phi_push10_0.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_mem_memdep_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3 " "Elaborating entity \"matvec_i_llvm_fpga_mem_memdep_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv" "thei_llvm_fpga_mem_memdep_matvec3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b4_stall_region.sv" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_top matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1 " "Elaborating entity \"lsu_top\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_memdep_0.sv" "thei_llvm_fpga_mem_memdep_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_mem_memdep_0.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286474 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_shared lsu_top.v(267) " "Output port \"profile_shared\" at lsu_top.v(267) has no driver" {  } { { "db/ip/matvec/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677286483 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "profile_idle lsu_top.v(266) " "Output port \"profile_idle\" at lsu_top.v(266) has no driver" {  } { { "db/ip/matvec/submodules/lsu_top.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677286484 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu_pipelined_write matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write " "Elaborating entity \"lsu_pipelined_write\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\"" {  } { { "db/ip/matvec/submodules/lsu_top.v" "pipelined_write" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_top.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286501 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "usedw_true_width lsu_pipelined.v(697) " "Verilog HDL warning at lsu_pipelined.v(697): object usedw_true_width used but never assigned" {  } { { "db/ip/matvec/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686677286502 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 64 lsu_pipelined.v(805) " "Verilog HDL assignment warning at lsu_pipelined.v(805): truncated value with size 68 to match size of target (64)" {  } { { "db/ip/matvec/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286503 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "usedw_true_width 0 lsu_pipelined.v(697) " "Net \"usedw_true_width\" at lsu_pipelined.v(697) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/matvec/submodules/lsu_pipelined.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 697 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686677286506 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo " "Elaborating entity \"hld_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\"" {  } { { "db/ip/matvec/submodules/lsu_pipelined.v" "data_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/lsu_pipelined.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286598 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677286612 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B4:thebb_matvec_B4|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3|lsu_top:thei_llvm_fpga_mem_memdep_matvec1|lsu_pipelined_write:pipelined_write|hld_fifo:data_fifo|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 64 " "Parameter \"width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677286694 ""}  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686677286694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_jr32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_jr32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_jr32 " "Found entity 1: dpram_jr32" {  } { { "db/dpram_jr32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/dpram_jr32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677286742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677286742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_jr32 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated " "Elaborating entity \"dpram_jr32\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B4:thebb_matvec_B4\|matvec_bb_B4_stall_region:thebb_matvec_B4_stall_region\|matvec_i_llvm_fpga_mem_memdep_0:thei_llvm_fpga_mem_memdep_matvec3\|lsu_top:thei_llvm_fpga_mem_memdep_matvec1\|lsu_pipelined_write:pipelined_write\|hld_fifo:data_fifo\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_jr32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B2 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2 " "Elaborating entity \"matvec_bb_B2\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thebb_matvec_B2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B2_branch matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_B2_branch:thematvec_B2_branch " "Elaborating entity \"matvec_B2_branch\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_B2_branch:thematvec_B2_branch\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b2.sv" "thematvec_B2_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b2.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B2_merge matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_B2_merge:thematvec_B2_merge " "Elaborating entity \"matvec_B2_merge\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_B2_merge:thematvec_B2_merge\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b2.sv" "thematvec_B2_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b2.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B2_stall_region matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region " "Elaborating entity \"matvec_bb_B2_stall_region\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b2.sv" "thebb_matvec_B2_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b2.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B2_merge_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_B2_merge_reg:thematvec_B2_merge_reg_aunroll_x " "Elaborating entity \"matvec_B2_merge_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_B2_merge_reg:thematvec_B2_merge_reg_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b2_stall_region.sv" "thematvec_B2_merge_reg_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b2_stall_region.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x " "Elaborating entity \"matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b2_stall_region.sv" "thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b2_stall_region.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x " "Elaborating entity \"matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1.sv" "thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i32_i_032_push9_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12 " "Elaborating entity \"matvec_i_llvm_fpga_push_i32_i_032_push9_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" "thei_llvm_fpga_push_i32_i_032_push9_matvec12" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12\|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1 " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i32_i_032_push9_0:thei_llvm_fpga_push_i32_i_032_push9_matvec12\|acl_push:thei_llvm_fpga_push_i32_i_032_push9_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_i_032_push9_0.sv" "thei_llvm_fpga_push_i32_i_032_push9_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i32_i_032_push9_0.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i32_i_032_pop9_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i32_i_032_pop9_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i32_i_032_pop9_0:thei_llvm_fpga_pop_i32_i_032_pop9_matvec10\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" "thei_llvm_fpga_pop_i32_i_032_pop9_matvec10" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9 " "Elaborating entity \"matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1 " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec9\|acl_push:thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0.sv" "thei_llvm_fpga_push_i6_fpga_indvars_iv1_push8_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i6_fpga_indvars_iv1_push8_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677286975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec3 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_0:thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec3\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" "thei_llvm_fpga_pop_i6_fpga_indvars_iv1_pop8_matvec3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i1_notexitcond10_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond10_0:thei_llvm_fpga_push_i1_notexitcond10_matvec7 " "Elaborating entity \"matvec_i_llvm_fpga_push_i1_notexitcond10_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond10_0:thei_llvm_fpga_push_i1_notexitcond10_matvec7\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" "thei_llvm_fpga_push_i1_notexitcond10_matvec7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond10_0:thei_llvm_fpga_push_i1_notexitcond10_matvec7\|acl_push:thei_llvm_fpga_push_i1_notexitcond10_matvec1 " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond10_0:thei_llvm_fpga_push_i1_notexitcond10_matvec7\|acl_push:thei_llvm_fpga_push_i1_notexitcond10_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond10_0.sv" "thei_llvm_fpga_push_i1_notexitcond10_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond10_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pipeline_keep_going9_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2 " "Elaborating entity \"matvec_i_llvm_fpga_pipeline_keep_going9_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" "thei_llvm_fpga_pipeline_keep_going9_matvec2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_0.sv" "thei_llvm_fpga_pipeline_keep_going9_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going9_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287050 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/matvec/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677287051 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/matvec/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677287051 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2|acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1\|acl_staging_reg:asr " "Elaborating entity \"acl_staging_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_sfc_logic_s_c0_in_for_cond1_pre0000_c0_enter296_matvec0:thei_sfc_logic_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going9_0:thei_llvm_fpga_pipeline_keep_going9_matvec2\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going9_matvec1\|acl_staging_reg:asr\"" {  } { { "db/ip/matvec/submodules/acl_pipeline.v" "asr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x " "Elaborating entity \"matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x " "Elaborating entity \"matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0 " "Elaborating entity \"hld_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287105 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 hld_fifo.sv(514) " "Verilog HDL assignment warning at hld_fifo.sv(514): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677287106 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_mid_speed_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst " "Elaborating entity \"acl_mid_speed_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\"" {  } { { "db/ip/matvec/submodules/hld_fifo.sv" "ms.acl_mid_speed_fifo_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_fifo.sv" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287121 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_mid_speed_fifo.sv(174) " "Verilog HDL assignment warning at acl_mid_speed_fifo.sv(174): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677287121 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "gen_ram.gen_mlab.altdpram_component" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Elaborated megafunction instantiation \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\"" {  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component " "Instantiated megafunction \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix 10 " "Parameter \"intended_device_family\" = \"Stratix 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr OFF " "Parameter \"outdata_sclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg OUTCLOCK " "Parameter \"outdata_reg\" = \"OUTCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 96 " "Parameter \"width\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677287200 ""}  } { { "db/ip/matvec/submodules/acl_mid_speed_fifo.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_mid_speed_fifo.sv" 433 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686677287200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_or32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_or32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_or32 " "Found entity 1: dpram_or32" {  } { { "db/dpram_or32.tdf" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/dpram_or32.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686677287257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677287257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_or32 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_or32:auto_generated " "Elaborating entity \"dpram_or32\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for000031_matvec1_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec0\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_or32:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "f:/quartus/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector " "Elaborating entity \"matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_full_detector matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector " "Elaborating entity \"acl_full_detector\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector\|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(174) " "Verilog HDL assignment warning at acl_full_detector.v(174): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_full_detector.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677287360 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_full_detector.v(185) " "Verilog HDL assignment warning at acl_full_detector.v(185): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_full_detector.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677287361 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_full_detector.v(187) " "Verilog HDL assignment warning at acl_full_detector.v(187): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_full_detector.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_full_detector.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677287361 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B2:thebb_matvec_B2|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region|matvec_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter296_matvec1:thei_sfc_s_c0_in_for_cond1_preheader_matvecs_c0_enter296_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000_s_c0_exit31_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_for0000atvec1_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector|acl_full_detector:thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_matvecs_c0_exit31_matvec1_full_detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3 " "Elaborating entity \"matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b2_stall_region.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b2_stall_region.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3\|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg " "Elaborating entity \"matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2:thebb_matvec_B2\|matvec_bb_B2_stall_region:thebb_matvec_B2_stall_region\|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3\|matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_3_reg:thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" "thei_llvm_fpga_pop_i1_memdep_phi_pop10_matvec3_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_i1_memdep_phi_pop10_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B2_sr_1 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2_sr_1:thebb_matvec_B2_sr_1_aunroll_x " "Elaborating entity \"matvec_bb_B2_sr_1\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B2_sr_1:thebb_matvec_B2_sr_1_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thebb_matvec_B2_sr_1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_loop_limiter_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_loop_limiter_0:theloop_limiter_matvec0 " "Elaborating entity \"matvec_loop_limiter_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_loop_limiter_0:theloop_limiter_matvec0\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "theloop_limiter_matvec0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_loop_limiter matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_loop_limiter_0:theloop_limiter_matvec0\|acl_loop_limiter:thelimiter " "Elaborating entity \"acl_loop_limiter\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_loop_limiter_0:theloop_limiter_matvec0\|acl_loop_limiter:thelimiter\"" {  } { { "db/ip/matvec/submodules/matvec_loop_limiter_0.sv" "thelimiter" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_loop_limiter_0.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(91) " "Verilog HDL assignment warning at acl_loop_limiter.v(91): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_loop_limiter.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677287424 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_0:theloop_limiter_matvec0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(92) " "Verilog HDL assignment warning at acl_loop_limiter.v(92): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_loop_limiter.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677287424 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_0:theloop_limiter_matvec0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(122) " "Verilog HDL assignment warning at acl_loop_limiter.v(122): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_loop_limiter.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677287425 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_0:theloop_limiter_matvec0|acl_loop_limiter:thelimiter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_loop_limiter.v(127) " "Verilog HDL assignment warning at acl_loop_limiter.v(127): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_loop_limiter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_loop_limiter.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677287425 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_loop_limiter_0:theloop_limiter_matvec0|acl_loop_limiter:thelimiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pipeline_keep_going13_1_sr matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going13_1_sr:thei_llvm_fpga_pipeline_keep_going13_matvec1_sr " "Elaborating entity \"matvec_i_llvm_fpga_pipeline_keep_going13_1_sr\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_i_llvm_fpga_pipeline_keep_going13_1_sr:thei_llvm_fpga_pipeline_keep_going13_matvec1_sr\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thei_llvm_fpga_pipeline_keep_going13_matvec1_sr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B1_start matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start " "Elaborating entity \"matvec_bb_B1_start\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thebb_matvec_B1_start" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B1_start_merge matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_B1_start_merge:thematvec_B1_start_merge " "Elaborating entity \"matvec_B1_start_merge\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_B1_start_merge:thematvec_B1_start_merge\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start.sv" "thematvec_B1_start_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B1_start_branch matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_B1_start_branch:thematvec_B1_start_branch " "Elaborating entity \"matvec_B1_start_branch\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_B1_start_branch:thematvec_B1_start_branch\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start.sv" "thematvec_B1_start_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B1_start_stall_region matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region " "Elaborating entity \"matvec_bb_B1_start_stall_region\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start.sv" "thebb_matvec_B1_start_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B1_start_merge_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_B1_start_merge_reg:thematvec_B1_start_merge_reg " "Elaborating entity \"matvec_B1_start_merge_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_B1_start_merge_reg:thematvec_B1_start_merge_reg\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" "thematvec_B1_start_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x " "Elaborating entity \"matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" "thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x " "Elaborating entity \"matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" "thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pipeline_keep_going13_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1 " "Elaborating entity \"matvec_i_llvm_fpga_pipeline_keep_going13_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" "thei_llvm_fpga_pipeline_keep_going13_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_pipeline matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1 " "Elaborating entity \"acl_pipeline\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1\|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_0.sv" "thei_llvm_fpga_pipeline_keep_going13_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pipeline_keep_going13_0.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287556 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ecc_err_status acl_pipeline.v(60) " "Output port \"ecc_err_status\" at acl_pipeline.v(60) has no driver" {  } { { "db/ip/matvec/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_pipeline.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677287559 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out acl_pipeline.v(58) " "Output port \"data_out\" at acl_pipeline.v(58) has no driver" {  } { { "db/ip/matvec/submodules/acl_pipeline.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_pipeline.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677287559 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_pipeline_keep_going13_0:thei_llvm_fpga_pipeline_keep_going13_matvec1|acl_pipeline:thei_llvm_fpga_pipeline_keep_going13_matvec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_i1_notexitcond14_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_matvec2 " "Elaborating entity \"matvec_i_llvm_fpga_push_i1_notexitcond14_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_matvec2\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" "thei_llvm_fpga_push_i1_notexitcond14_matvec2" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_matvec2\|acl_push:thei_llvm_fpga_push_i1_notexitcond14_matvec1 " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_logic_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_push_i1_notexitcond14_0:thei_llvm_fpga_push_i1_notexitcond14_matvec2\|acl_push:thei_llvm_fpga_push_i1_notexitcond14_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond14_0.sv" "thei_llvm_fpga_push_i1_notexitcond14_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_i1_notexitcond14_0.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x " "Elaborating entity \"matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_enable_sink matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1 " "Elaborating entity \"acl_enable_sink\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x\|matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x\|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0.sv" "thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287614 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 acl_enable_sink.v(91) " "Verilog HDL assignment warning at acl_enable_sink.v(91): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_enable_sink.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677287614 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_enable_sink.v(109) " "Verilog HDL assignment warning at acl_enable_sink.v(109): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_enable_sink.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_enable_sink.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677287615 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B1_start:thebb_matvec_B1_start|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region|matvec_i_sfc_s_c0_in_wt_entry_s_c0_enter5_matvec0:thei_sfc_s_c0_in_wt_entry_matvecs_c0_enter5_matvec0_aunroll_x|matvec_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_matvec0:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1_aunroll_x|acl_enable_sink:thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_matvecs_c0_exit_matvec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1 " "Elaborating entity \"matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1\|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg " "Elaborating entity \"matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1\|matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg:thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" "thei_llvm_fpga_pop_throttle_i1_throttle_pop_matvec1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9 " "Elaborating entity \"matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec9\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec5_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_5_matvec0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8 " "Elaborating entity \"matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ffwdsrc matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1 " "Elaborating entity \"acl_ffwdsrc\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec8\|acl_ffwdsrc:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec4_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_4_matvec0.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7 " "Elaborating entity \"matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_llvm_fpga_ffwd_source_p1025i32_unnamed_3_matvec0:thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" "thei_llvm_fpga_ffwd_source_p1025i32_unnamed_matvec3_matvec7" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_iord_bl_call_unnamed_matvec2_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x " "Elaborating entity \"matvec_i_iord_bl_call_unnamed_matvec2_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" "thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b1_start_stall_region.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x\|hld_iord:theiord " "Elaborating entity \"hld_iord\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x\|hld_iord:theiord\"" {  } { { "db/ip/matvec/submodules/matvec_i_iord_bl_call_unnamed_matvec2_matvec0.sv" "theiord" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_iord_bl_call_unnamed_matvec2_matvec0.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iord_stall_valid matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst " "Elaborating entity \"hld_iord_stall_valid\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\"" {  } { { "db/ip/matvec/submodules/hld_iord.sv" "GEN_STALL_VALID.hld_iord_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_iord.sv" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_staging_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg " "Elaborating entity \"acl_staging_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B1_start:thebb_matvec_B1_start\|matvec_bb_B1_start_stall_region:thebb_matvec_B1_start_stall_region\|matvec_i_iord_bl_call_unnamed_matvec2_matvec0:thei_iord_bl_call_matvec_unnamed_matvec2_matvec2_aunroll_x\|hld_iord:theiord\|hld_iord_stall_valid:GEN_STALL_VALID.hld_iord_stall_valid_inst\|acl_staging_reg:GEN_DOWN_STAGING_REG.downstream_staging_reg\"" {  } { { "db/ip/matvec/submodules/hld_iord_stall_valid.sv" "GEN_DOWN_STAGING_REG.downstream_staging_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_iord_stall_valid.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B5 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5 " "Elaborating entity \"matvec_bb_B5\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thebb_matvec_B5" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B5_merge matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_B5_merge:thematvec_B5_merge " "Elaborating entity \"matvec_B5_merge\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_B5_merge:thematvec_B5_merge\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b5.sv" "thematvec_B5_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b5.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B5_branch matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_B5_branch:thematvec_B5_branch " "Elaborating entity \"matvec_B5_branch\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_B5_branch:thematvec_B5_branch\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b5.sv" "thematvec_B5_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b5.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B5_stall_region matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region " "Elaborating entity \"matvec_bb_B5_stall_region\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b5.sv" "thebb_matvec_B5_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b5.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_token_i1_throttle_push_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1 " "Elaborating entity \"matvec_i_llvm_fpga_push_token_i1_throttle_push_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b5_stall_region.sv" "thei_llvm_fpga_push_token_i1_throttle_push_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b5_stall_region.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_push matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1 " "Elaborating entity \"acl_push\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_token_fifo_counter matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|acl_token_fifo_counter:fifo " "Elaborating entity \"acl_token_fifo_counter\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|acl_token_fifo_counter:fifo\"" {  } { { "db/ip/matvec/submodules/acl_push.v" "fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_push.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_matvec1_reg " "Elaborating entity \"matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|matvec_i_llvm_fpga_push_token_i1_throttle_push_1_reg:thei_llvm_fpga_push_token_i1_throttle_push_matvec1_reg\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_0.sv" "thei_llvm_fpga_push_token_i1_throttle_push_matvec1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_throttle_push_0.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_iowr_bl_return_unnamed_matvec11_matvec0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0 " "Elaborating entity \"matvec_i_iowr_bl_return_unnamed_matvec11_matvec0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b5_stall_region.sv" "thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b5_stall_region.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0\|hld_iowr:theiowr " "Elaborating entity \"hld_iowr\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0\|hld_iowr:theiowr\"" {  } { { "db/ip/matvec/submodules/matvec_i_iowr_bl_return_unnamed_matvec11_matvec0.sv" "theiowr" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_iowr_bl_return_unnamed_matvec11_matvec0.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_iowr_stall_valid matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst " "Elaborating entity \"hld_iowr_stall_valid\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0\|hld_iowr:theiowr\|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst\"" {  } { { "db/ip/matvec/submodules/hld_iowr.sv" "GEN_STALL_VALID.hld_iowr_stall_valid_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_iowr.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287916 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ack hld_iowr_stall_valid.sv(102) " "Output port \"o_ack\" at hld_iowr_stall_valid.sv(102) has no driver" {  } { { "db/ip/matvec/submodules/hld_iowr_stall_valid.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_iowr_stall_valid.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677287918 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|matvec_bb_B5:thebb_matvec_B5|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region|matvec_i_iowr_bl_return_unnamed_matvec11_matvec0:thei_iowr_bl_return_matvec_unnamed_matvec11_matvec0|hld_iowr:theiowr|hld_iowr_stall_valid:GEN_STALL_VALID.hld_iowr_stall_valid_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B1_start_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B1_start_x\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thematvec_B1_start_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287930 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/matvec/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677287931 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|hld_loop_profiler:thematvec_B1_start_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B1_start_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/matvec/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287938 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/matvec/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686677287939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B2_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B2_x\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thematvec_B2_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287946 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/matvec/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677287946 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|hld_loop_profiler:thematvec_B2_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B2_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B2_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/matvec/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287955 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/matvec/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686677287955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_loop_profiler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B3_x " "Elaborating entity \"hld_loop_profiler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B3_x\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thematvec_B3_x" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287963 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_shift_data hld_loop_profiler.sv(78) " "Output port \"o_shift_data\" at hld_loop_profiler.sv(78) has no driver" {  } { { "db/ip/matvec/submodules/hld_loop_profiler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_loop_profiler.sv" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686677287964 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_function_wrapper:matvec_internal|matvec_function:thematvec_function|hld_loop_profiler:thematvec_B3_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hld_sim_latency_tracker matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B3_x\|hld_sim_latency_tracker:sim_tracker_inst " "Elaborating entity \"hld_sim_latency_tracker\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|hld_loop_profiler:thematvec_B3_x\|hld_sim_latency_tracker:sim_tracker_inst\"" {  } { { "db/ip/matvec/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287976 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "hld_sim_latency_tracker " "Entity \"hld_sim_latency_tracker\" contains only dangling pins" {  } { { "db/ip/matvec/submodules/hld_loop_profiler.sv" "sim_tracker_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/hld_loop_profiler.sv" 109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686677287977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B0_runOnce matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce " "Elaborating entity \"matvec_bb_B0_runOnce\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\"" {  } { { "db/ip/matvec/submodules/matvec_function.sv" "thebb_matvec_B0_runOnce" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function.sv" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B0_runOnce_branch matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_B0_runOnce_branch:thematvec_B0_runOnce_branch " "Elaborating entity \"matvec_B0_runOnce_branch\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_B0_runOnce_branch:thematvec_B0_runOnce_branch\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b0_runonce.sv" "thematvec_B0_runOnce_branch" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b0_runonce.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677287993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_bb_B0_runOnce_stall_region matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region " "Elaborating entity \"matvec_bb_B0_runOnce_stall_region\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b0_runonce.sv" "thebb_matvec_B0_runOnce_stall_region" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b0_runonce.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B0_runOnce_merge_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region\|matvec_B0_runOnce_merge_reg:thematvec_B0_runOnce_merge_reg " "Elaborating entity \"matvec_B0_runOnce_merge_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region\|matvec_B0_runOnce_merge_reg:thematvec_B0_runOnce_merge_reg\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b0_runonce_stall_region.sv" "thematvec_B0_runOnce_merge_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b0_runonce_stall_region.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_token_i1_wt_limpush_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region\|matvec_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1 " "Elaborating entity \"matvec_i_llvm_fpga_push_token_i1_wt_limpush_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region\|matvec_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_matvec1" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b0_runonce_stall_region.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region\|matvec_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1\|matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg " "Elaborating entity \"matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region\|matvec_i_llvm_fpga_push_token_i1_wt_limpush_0:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1\|matvec_i_llvm_fpga_push_token_i1_wt_limpush_1_reg:thei_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" "thei_llvm_fpga_push_token_i1_wt_limpush_matvec1_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region\|matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0 " "Elaborating entity \"matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region\|matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b0_runonce_stall_region.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b0_runonce_stall_region.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region\|matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0\|matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg " "Elaborating entity \"matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_bb_B0_runOnce_stall_region:thebb_matvec_B0_runOnce_stall_region\|matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0\|matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg:thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg\"" {  } { { "db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" "thei_llvm_fpga_pop_token_i1_wt_limpop_matvec0_reg" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_B0_runOnce_merge matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_B0_runOnce_merge:thematvec_B0_runOnce_merge " "Elaborating entity \"matvec_B0_runOnce_merge\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B0_runOnce:thebb_matvec_B0_runOnce\|matvec_B0_runOnce_merge:thematvec_B0_runOnce_merge\"" {  } { { "db/ip/matvec/submodules/matvec_bb_b0_runonce.sv" "thematvec_B0_runOnce_merge" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_bb_b0_runonce.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_wire matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|acl_reset_wire:thereset_wire_inst " "Elaborating entity \"acl_reset_wire\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|acl_reset_wire:thereset_wire_inst\"" {  } { { "db/ip/matvec/submodules/matvec_function_wrapper.sv" "thereset_wire_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_function_wrapper.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_avm_to_ic matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic " "Elaborating entity \"acl_avm_to_ic\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|acl_avm_to_ic:avmm_1_.t\[0\].avmm_1_avm_to_ic\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "avmm_1_.t\[0\].avmm_1_avm_to_ic" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matvec_internal_ic_18252752692117882361 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw " "Elaborating entity \"matvec_internal_ic_18252752692117882361\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "avmm_1_.global_icavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 matvec_internal.v(358) " "Verilog HDL assignment warning at matvec_internal.v(358): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677288130 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_intf matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf " "Elaborating entity \"acl_ic_host_intf\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_intf:m\[0\].m_intf\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288211 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_host_intf " "Entity \"acl_ic_host_intf\" contains only dangling pins" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "m\[0\].m_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 339 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686677288213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_intf matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf " "Elaborating entity \"acl_arb_intf\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_intf:m\[0\].arb_intf\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288221 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_intf " "Entity \"acl_arb_intf\" contains only dangling pins" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "m\[0\].arb_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 347 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686677288222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_wrp_intf matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf " "Elaborating entity \"acl_ic_wrp_intf\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_wrp_intf:m\[0\].wrp_intf\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288228 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_wrp_intf " "Entity \"acl_ic_wrp_intf\" contains only dangling pins" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "m\[0\].wrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 351 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686677288229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_rrp_intf matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf " "Elaborating entity \"acl_ic_rrp_intf\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_rrp_intf:m\[0\].rrp_intf\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288236 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_ic_rrp_intf " "Entity \"acl_ic_rrp_intf\" contains only dangling pins" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "m\[0\].rrp_intf" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 356 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686677288238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[0\].m_endp\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "m\[0\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/matvec/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677288246 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[0].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[1\].m_endp\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "m\[1\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288269 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/matvec/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677288270 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[1].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_host_endpoint matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp " "Elaborating entity \"acl_ic_host_endpoint\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_host_endpoint:m\[2\].m_endp\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "m\[2\].m_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 acl_ic_host_endpoint.v(48) " "Verilog HDL assignment warning at acl_ic_host_endpoint.v(48): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/matvec/submodules/acl_ic_host_endpoint.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_host_endpoint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677288289 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_host_endpoint:m[2].m_endp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_endpoint matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp " "Elaborating entity \"acl_ic_agent_endpoint\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "s.s_endp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_wrp matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp " "Elaborating entity \"acl_ic_agent_wrp\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\"" {  } { { "db/ip/matvec/submodules/acl_ic_agent_endpoint.v" "wrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_agent_endpoint.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_wrp:wrp\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/matvec/submodules/acl_ic_agent_wrp.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_agent_wrp.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/matvec/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686677288338 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_wrp:wrp|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_agent_rrp matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp " "Elaborating entity \"acl_ic_agent_rrp\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\"" {  } { { "db/ip/matvec/submodules/acl_ic_agent_endpoint.v" "rrp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_agent_endpoint.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 acl_ic_agent_rrp.v(219) " "Verilog HDL assignment warning at acl_ic_agent_rrp.v(219): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/matvec/submodules/acl_ic_agent_rrp.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_agent_rrp.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686677288351 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ll_fifo matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo " "Elaborating entity \"acl_ll_fifo\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\"" {  } { { "db/ip/matvec/submodules/acl_ic_agent_rrp.v" "read_fifo" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_agent_rrp.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_ic_agent_endpoint:s.s_endp\|acl_ic_agent_rrp:rrp\|acl_ll_fifo:read_fifo\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/matvec/submodules/acl_ll_fifo.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ll_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/matvec/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686677288376 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_ic_agent_endpoint:s.s_endp|acl_ic_agent_rrp:rrp|acl_ll_fifo:read_fifo|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb2 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a " "Elaborating entity \"acl_arb2\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb2:a\[0\].a\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "a\[0\].a" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_pipeline_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp " "Elaborating entity \"acl_arb_pipeline_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "dp\[0\].dp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288416 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "out_intf.req.enable in_intf.req.enable acl_arb2.v(356) " "Bidirectional port \"in_intf.req.enable\" at acl_arb2.v(356) has a one-way connection to bidirectional port \"out_intf.req.enable\"" {  } { { "db/ip/matvec/submodules/acl_arb2.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_arb2.v" 356 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288422 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw|acl_arb_pipeline_reg:dp[0].dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_data matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r " "Elaborating entity \"acl_arb_data\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_pipeline_reg:dp\[0\].dp\|acl_arb_data:pipe_r\"" {  } { { "db/ip/matvec/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_arb2.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288436 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "acl_arb_data " "Entity \"acl_arb_data\" contains only dangling pins" {  } { { "db/ip/matvec/submodules/acl_arb2.v" "pipe_r" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_arb2.v" 389 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686677288438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_arb_staging_reg matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp " "Elaborating entity \"acl_arb_staging_reg\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_internal_ic_18252752692117882361:avmm_1_.global_icavmm_1_rw\|acl_arb_staging_reg:sp\[0\].sp\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "sp\[0\].sp" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_ic_to_avm matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw " "Elaborating entity \"acl_ic_to_avm\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\"" {  } { { "db/ip/matvec/submodules/matvec_internal.v" "avmm_1_.global_out_ic_to_avmavmm_1_rw" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/matvec_internal.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acl_reset_handler matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst " "Elaborating entity \"acl_reset_handler\" for hierarchy \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw\|acl_reset_handler:acl_reset_handler_inst\"" {  } { { "db/ip/matvec/submodules/acl_ic_to_avm.v" "acl_reset_handler_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_ic_to_avm.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677288500 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "resetn_fanout_pipeline acl_reset_handler.sv(295) " "Verilog HDL or VHDL warning at acl_reset_handler.sv(295): object \"resetn_fanout_pipeline\" assigned a value but never read" {  } { { "db/ip/matvec/submodules/acl_reset_handler.sv" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_reset_handler.sv" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686677288501 "|quartus_compile|matvec:matvec_inst|matvec_internal:matvec_internal_inst|acl_ic_to_avm:avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler:acl_reset_handler_inst"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686677290462 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "component_partition " "Partition \"component_partition\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1686677290462 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1686677290462 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1686677290462 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "58 " "58 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686677294101 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1686677294163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677294285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "602 " "Implemented 602 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "228 " "Implemented 228 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686677294465 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686677294465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "301 " "Implemented 301 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686677294465 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1686677294465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686677294465 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "component_partition " "Starting Logic Optimization and Technology Mapping for Partition component_partition" {  } { { "quartus_compile.sv" "matvec_inst" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus_compile.sv" 77 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677294478 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "matvec:matvec_inst\|avmm_1_rw_address\[0\] GND " "Pin \"matvec:matvec_inst\|avmm_1_rw_address\[0\]\" is stuck at GND" {  } { { "db/ip/matvec/matvec.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/matvec.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686677295651 "|quartus_compile|matvec:matvec_inst|avmm_1_rw_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matvec:matvec_inst\|avmm_1_rw_address\[1\] GND " "Pin \"matvec:matvec_inst\|avmm_1_rw_address\[1\]\" is stuck at GND" {  } { { "db/ip/matvec/matvec.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/matvec.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686677295651 "|quartus_compile|matvec:matvec_inst|avmm_1_rw_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matvec:matvec_inst\|avmm_1_rw_byteenable\[0\] VCC " "Pin \"matvec:matvec_inst\|avmm_1_rw_byteenable\[0\]\" is stuck at VCC" {  } { { "db/ip/matvec/matvec.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/matvec.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686677295651 "|quartus_compile|matvec:matvec_inst|avmm_1_rw_byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matvec:matvec_inst\|avmm_1_rw_byteenable\[1\] VCC " "Pin \"matvec:matvec_inst\|avmm_1_rw_byteenable\[1\]\" is stuck at VCC" {  } { { "db/ip/matvec/matvec.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/matvec.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686677295651 "|quartus_compile|matvec:matvec_inst|avmm_1_rw_byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matvec:matvec_inst\|avmm_1_rw_byteenable\[2\] VCC " "Pin \"matvec:matvec_inst\|avmm_1_rw_byteenable\[2\]\" is stuck at VCC" {  } { { "db/ip/matvec/matvec.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/matvec.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686677295651 "|quartus_compile|matvec:matvec_inst|avmm_1_rw_byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "matvec:matvec_inst\|avmm_1_rw_byteenable\[3\] VCC " "Pin \"matvec:matvec_inst\|avmm_1_rw_byteenable\[3\]\" is stuck at VCC" {  } { { "db/ip/matvec/matvec.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/matvec.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686677295651 "|quartus_compile|matvec:matvec_inst|avmm_1_rw_byteenable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686677295651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "component_partition " "Timing-Driven Synthesis is running on partition \"component_partition\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686677295943 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "4 matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|acl_token_fifo_counter:fifo\|valid_counter\[0\] " "Inserted 4 logic cells for Maximum Fan-Out assignment on \"matvec:matvec_inst\|matvec_internal:matvec_internal_inst\|matvec_function_wrapper:matvec_internal\|matvec_function:thematvec_function\|matvec_bb_B5:thebb_matvec_B5\|matvec_bb_B5_stall_region:thebb_matvec_B5_stall_region\|matvec_i_llvm_fpga_push_token_i1_throttle_push_0:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|acl_push:thei_llvm_fpga_push_token_i1_throttle_push_matvec1\|acl_token_fifo_counter:fifo\|valid_counter\[0\]\"" {  } { { "db/ip/matvec/submodules/acl_token_fifo_counter.v" "" { Text "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/db/ip/matvec/submodules/acl_token_fifo_counter.v" 155 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Design Software" 0 -1 1686677296858 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Analysis & Synthesis" 0 -1 1686677296858 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "537 " "537 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686677296920 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3673 " "Implemented 3673 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "228 " "Implemented 228 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686677297006 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686677297006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3082 " "Implemented 3082 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686677297006 ""} { "Info" "ICUT_CUT_TM_RAMS" "289 " "Implemented 289 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686677297006 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1686677297006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686677297006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus_compile.map.smsg " "Generated suppressed messages file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/matvec/test-fpga.prj/quartus/quartus_compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677297455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5045 " "Peak virtual memory: 5045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686677298372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 19:28:18 2023 " "Processing ended: Tue Jun 13 19:28:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686677298372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686677298372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686677298372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686677298372 ""}
