# Summary

Date : 2025-04-08 22:28:30

Directory d:\\StudyDocuments\\OOOCoreDesign\\ysyx-workbench\\ysyx-workbench\\npc

Total : 67 files,  94973 codes, 1166 comments, 1061 blanks, all 97200 lines

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Languages
| language | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| Verilog | 6 | 72,688 | 76 | 64 | 72,828 |
| JSON | 1 | 17,516 | 0 | 0 | 17,516 |
| Scala | 47 | 3,816 | 947 | 857 | 5,620 |
| C++ | 8 | 834 | 128 | 102 | 1,064 |
| YAML | 2 | 63 | 7 | 14 | 84 |
| Makefile | 1 | 40 | 8 | 14 | 62 |
| Markdown | 1 | 15 | 0 | 9 | 24 |
| Properties | 1 | 1 | 0 | 1 | 2 |

## Directories
| path | files | code | comment | blank | total |
| :--- | ---: | ---: | ---: | ---: | ---: |
| . | 67 | 94,973 | 1,166 | 1,061 | 97,200 |
| . (Files) | 4 | 103 | 11 | 30 | 144 |
| .github | 2 | 63 | 7 | 14 | 84 |
| .github\\workflows | 2 | 63 | 7 | 14 | 84 |
| csrc | 8 | 834 | 128 | 102 | 1,064 |
| genrtl | 2 | 89,742 | 29 | 1 | 89,772 |
| project | 2 | 2 | 0 | 2 | 4 |
| src | 44 | 3,767 | 944 | 849 | 5,560 |
| src\\test | 44 | 3,767 | 944 | 849 | 5,560 |
| src\\test\\scala | 44 | 3,767 | 944 | 849 | 5,560 |
| src\\test\\scala\\ladder | 44 | 3,767 | 944 | 849 | 5,560 |
| src\\test\\scala\\ladder (Files) | 10 | 812 | 253 | 122 | 1,187 |
| src\\test\\scala\\ladder\\back_end | 19 | 2,013 | 513 | 606 | 3,132 |
| src\\test\\scala\\ladder\\back_end (Files) | 5 | 319 | 32 | 42 | 393 |
| src\\test\\scala\\ladder\\back_end\\commit | 1 | 180 | 54 | 33 | 267 |
| src\\test\\scala\\ladder\\back_end\\dispatch | 1 | 41 | 18 | 8 | 67 |
| src\\test\\scala\\ladder\\back_end\\execute | 6 | 965 | 231 | 179 | 1,375 |
| src\\test\\scala\\ladder\\back_end\\execute (Files) | 2 | 600 | 208 | 119 | 927 |
| src\\test\\scala\\ladder\\back_end\\execute\\mul_div | 4 | 365 | 23 | 60 | 448 |
| src\\test\\scala\\ladder\\back_end\\issue | 2 | 221 | 79 | 53 | 353 |
| src\\test\\scala\\ladder\\back_end\\rename | 4 | 287 | 99 | 291 | 677 |
| src\\test\\scala\\ladder\\cache | 6 | 544 | 106 | 52 | 702 |
| src\\test\\scala\\ladder\\front_end | 9 | 398 | 72 | 69 | 539 |
| verilogtestbench | 3 | 262 | 31 | 45 | 338 |
| vsrc | 2 | 200 | 16 | 18 | 234 |

Summary / [Details](details.md) / [Diff Summary](diff.md) / [Diff Details](diff-details.md)