{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636527993968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636527993984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 23:06:33 2021 " "Processing started: Tue Nov 09 23:06:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636527993984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636527993984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636527993984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1636527994736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636527994736 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1636528007287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux2_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007287 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux2_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux4_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007287 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux4_1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux16_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007287 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux16_1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux32_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007287 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux32_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/D_FF.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007287 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_testbench " "Found entity 2: D_FF_testbench" {  } { { "D_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/D_FF.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder2_4 " "Found entity 1: edecoder2_4" {  } { { "edecoder2_4.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/edecoder2_4.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder2_4_testbench " "Found entity 2: edecoder2_4_testbench" {  } { { "edecoder2_4.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/edecoder2_4.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder3_8.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder3_8 " "Found entity 1: edecoder3_8" {  } { { "edecoder3_8.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/edecoder3_8.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder3_8_testbench " "Found entity 2: edecoder3_8_testbench" {  } { { "edecoder3_8.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/edecoder3_8.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edecoder5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file edecoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edecoder5_32 " "Found entity 1: edecoder5_32" {  } { { "edecoder5_32.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/edecoder5_32.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""} { "Info" "ISGN_ENTITY_NAME" "2 edecoder5_32_testbench " "Found entity 2: edecoder5_32_testbench" {  } { { "edecoder5_32.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/edecoder5_32.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed_ff.sv 2 2 " "Found 2 design units, including 2 entities, in source file ed_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eD_FF " "Found entity 1: eD_FF" {  } { { "eD_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/eD_FF.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""} { "Info" "ISGN_ENTITY_NAME" "2 eD_FF_testbench " "Found entity 2: eD_FF_testbench" {  } { { "eD_FF.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/eD_FF.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64.sv 2 2 " "Found 2 design units, including 2 entities, in source file register64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64 " "Found entity 1: register64" {  } { { "register64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/register64.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""} { "Info" "ISGN_ENTITY_NAME" "2 register64_testbench " "Found entity 2: register64_testbench" {  } { { "register64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/register64.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64_32x.sv 2 2 " "Found 2 design units, including 2 entities, in source file register64_32x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register64_32x " "Found entity 1: register64_32x" {  } { { "register64_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/register64_32x.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""} { "Info" "ISGN_ENTITY_NAME" "2 register64_32x_testbench " "Found entity 2: register64_32x_testbench" {  } { { "register64_32x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/register64_32x.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1_64x " "Found entity 1: mux32_1_64x" {  } { { "mux32_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux32_1_64x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007318 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_64x_testbench " "Found entity 2: mux32_1_64x_testbench" {  } { { "mux32_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux32_1_64x.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/regfile.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007320 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile_testbench " "Found entity 2: regfile_testbench" {  } { { "regfile.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/regfile.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/alu.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007320 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_testbench " "Found entity 2: alu_testbench" {  } { { "alu.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/alu.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/full_adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007320 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_testbench " "Found entity 2: full_adder_testbench" {  } { { "full_adder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/full_adder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file add_sub_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_64 " "Found entity 1: add_sub_64" {  } { { "add_sub_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/add_sub_64.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007320 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_sub_64_testbench " "Found entity 2: add_sub_64_testbench" {  } { { "add_sub_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/add_sub_64.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.sv 2 2 " "Found 2 design units, including 2 entities, in source file add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/add_sub.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_sub_testbench " "Found entity 2: add_sub_testbench" {  } { { "add_sub.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/add_sub.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_and_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file bitwise_and_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_and_64 " "Found entity 1: bitwise_and_64" {  } { { "bitwise_and_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/bitwise_and_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitwise_and_64_testbench " "Found entity 2: bitwise_and_64_testbench" {  } { { "bitwise_and_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/bitwise_and_64.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_or_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file bitwise_or_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_or_64 " "Found entity 1: bitwise_or_64" {  } { { "bitwise_or_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/bitwise_or_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitwise_or_64_testbench " "Found entity 2: bitwise_or_64_testbench" {  } { { "bitwise_or_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/bitwise_or_64.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise_xor_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file bitwise_xor_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise_xor_64 " "Found entity 1: bitwise_xor_64" {  } { { "bitwise_xor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/bitwise_xor_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""} { "Info" "ISGN_ENTITY_NAME" "2 bitwise_xor_64_testbench " "Found entity 2: bitwise_xor_64_testbench" {  } { { "bitwise_xor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/bitwise_xor_64.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux8_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux8_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1_64x " "Found entity 1: mux8_1_64x" {  } { { "mux8_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux8_1_64x.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_64x_testbench " "Found entity 2: mux8_1_64x_testbench" {  } { { "mux8_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux8_1_64x.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file nor_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_64 " "Found entity 1: nor_64" {  } { { "nor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/nor_64.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""} { "Info" "ISGN_ENTITY_NAME" "2 nor_64_testbench " "Found entity 2: nor_64_testbench" {  } { { "nor_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/nor_64.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instructmem.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instructmem.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file flag_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_handler " "Found entity 1: flag_handler" {  } { { "flag_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/flag_handler.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""} { "Info" "ISGN_ENTITY_NAME" "2 flag_handler_testbench " "Found entity 2: flag_handler_testbench" {  } { { "flag_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/flag_handler.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file instruction_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_handler " "Found entity 1: instruction_handler" {  } { { "instruction_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_handler_testbench " "Found entity 2: instruction_handler_testbench" {  } { { "instruction_handler.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/sign_extender.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extender_testbench " "Found entity 2: sign_extender_testbench" {  } { { "sign_extender.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/sign_extender.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file shift_left_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/shift_left_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007367 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_left_2_testbench " "Found entity 2: shift_left_2_testbench" {  } { { "shift_left_2.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/shift_left_2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_64.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_64 " "Found entity 1: D_FF_64" {  } { { "D_FF_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/D_FF_64.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007367 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_64_testbench " "Found entity 2: D_FF_64_testbench" {  } { { "D_FF_64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/D_FF_64.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_64x.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1_64x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_64x " "Found entity 1: mux2_1_64x" {  } { { "mux2_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux2_1_64x.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007367 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_64x_testbench " "Found entity 2: mux2_1_64x_testbench" {  } { { "mux2_1_64x.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux2_1_64x.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder64.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder64 " "Found entity 1: adder64" {  } { { "adder64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/adder64.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007367 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder64_testbench " "Found entity 2: adder64_testbench" {  } { { "adder64.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/adder64.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(34) " "Verilog HDL warning at instruction_decoder.sv(34): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(35) " "Verilog HDL warning at instruction_decoder.sv(35): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(37) " "Verilog HDL warning at instruction_decoder.sv(37): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(40) " "Verilog HDL warning at instruction_decoder.sv(40): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(41) " "Verilog HDL warning at instruction_decoder.sv(41): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(56) " "Verilog HDL warning at instruction_decoder.sv(56): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(57) " "Verilog HDL warning at instruction_decoder.sv(57): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(58) " "Verilog HDL warning at instruction_decoder.sv(58): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(62) " "Verilog HDL warning at instruction_decoder.sv(62): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(63) " "Verilog HDL warning at instruction_decoder.sv(63): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(67) " "Verilog HDL warning at instruction_decoder.sv(67): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(68) " "Verilog HDL warning at instruction_decoder.sv(68): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(69) " "Verilog HDL warning at instruction_decoder.sv(69): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(73) " "Verilog HDL warning at instruction_decoder.sv(73): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(74) " "Verilog HDL warning at instruction_decoder.sv(74): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(86) " "Verilog HDL warning at instruction_decoder.sv(86): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(87) " "Verilog HDL warning at instruction_decoder.sv(87): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(88) " "Verilog HDL warning at instruction_decoder.sv(88): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(89) " "Verilog HDL warning at instruction_decoder.sv(89): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(90) " "Verilog HDL warning at instruction_decoder.sv(90): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(91) " "Verilog HDL warning at instruction_decoder.sv(91): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(92) " "Verilog HDL warning at instruction_decoder.sv(92): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(105) " "Verilog HDL warning at instruction_decoder.sv(105): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(107) " "Verilog HDL warning at instruction_decoder.sv(107): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(108) " "Verilog HDL warning at instruction_decoder.sv(108): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(109) " "Verilog HDL warning at instruction_decoder.sv(109): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(111) " "Verilog HDL warning at instruction_decoder.sv(111): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(112) " "Verilog HDL warning at instruction_decoder.sv(112): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(116) " "Verilog HDL warning at instruction_decoder.sv(116): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(118) " "Verilog HDL warning at instruction_decoder.sv(118): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(119) " "Verilog HDL warning at instruction_decoder.sv(119): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 119 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(120) " "Verilog HDL warning at instruction_decoder.sv(120): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(122) " "Verilog HDL warning at instruction_decoder.sv(122): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(123) " "Verilog HDL warning at instruction_decoder.sv(123): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(141) " "Verilog HDL warning at instruction_decoder.sv(141): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(142) " "Verilog HDL warning at instruction_decoder.sv(142): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 142 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(143) " "Verilog HDL warning at instruction_decoder.sv(143): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(144) " "Verilog HDL warning at instruction_decoder.sv(144): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(152) " "Verilog HDL warning at instruction_decoder.sv(152): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(153) " "Verilog HDL warning at instruction_decoder.sv(153): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 153 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(154) " "Verilog HDL warning at instruction_decoder.sv(154): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 154 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(155) " "Verilog HDL warning at instruction_decoder.sv(155): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 155 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(163) " "Verilog HDL warning at instruction_decoder.sv(163): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(164) " "Verilog HDL warning at instruction_decoder.sv(164): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(165) " "Verilog HDL warning at instruction_decoder.sv(165): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(166) " "Verilog HDL warning at instruction_decoder.sv(166): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(174) " "Verilog HDL warning at instruction_decoder.sv(174): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 174 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(175) " "Verilog HDL warning at instruction_decoder.sv(175): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(176) " "Verilog HDL warning at instruction_decoder.sv(176): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 176 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(177) " "Verilog HDL warning at instruction_decoder.sv(177): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(185) " "Verilog HDL warning at instruction_decoder.sv(185): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(186) " "Verilog HDL warning at instruction_decoder.sv(186): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 186 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(187) " "Verilog HDL warning at instruction_decoder.sv(187): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instruction_decoder.sv(188) " "Verilog HDL warning at instruction_decoder.sv(188): extended using \"x\" or \"z\"" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007367 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_decoder_testbench " "Found entity 2: instruction_decoder_testbench" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_decoder.sv" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636528007367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007367 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instruction_handler " "Elaborating entity \"instruction_handler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636528007445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_64 D_FF_64:d " "Elaborating entity \"D_FF_64\" for hierarchy \"D_FF_64:d\"" {  } { { "instruction_handler.sv" "d" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636528007475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF_64:d\|D_FF:eachBit\[0\].d " "Elaborating entity \"D_FF\" for hierarchy \"D_FF_64:d\|D_FF:eachBit\[0\].d\"" {  } { { "D_FF_64.sv" "eachBit\[0\].d" { Text "C:/Users/hunte/Documents/EE469/Lab3/D_FF_64.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636528007475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:s1 " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:s1\"" {  } { { "instruction_handler.sv" "s1" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636528007491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:s2 " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:s2\"" {  } { { "instruction_handler.sv" "s2" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636528007506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_64x mux2_1_64x:immMux " "Elaborating entity \"mux2_1_64x\" for hierarchy \"mux2_1_64x:immMux\"" {  } { { "instruction_handler.sv" "immMux" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636528007506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1_64x:immMux\|mux2_1:genm\[0\].mux2 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1_64x:immMux\|mux2_1:genm\[0\].mux2\"" {  } { { "mux2_1_64x.sv" "genm\[0\].mux2" { Text "C:/Users/hunte/Documents/EE469/Lab3/mux2_1_64x.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636528007506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:s " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:s\"" {  } { { "instruction_handler.sv" "s" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636528007522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder64 adder64:branchAdder " "Elaborating entity \"adder64\" for hierarchy \"adder64:branchAdder\"" {  } { { "instruction_handler.sv" "branchAdder" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636528007522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder64:branchAdder\|full_adder:f0 " "Elaborating entity \"full_adder\" for hierarchy \"adder64:branchAdder\|full_adder:f0\"" {  } { { "adder64.sv" "f0" { Text "C:/Users/hunte/Documents/EE469/Lab3/adder64.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636528007522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instructmem:imem " "Elaborating entity \"instructmem\" for hierarchy \"instructmem:imem\"" {  } { { "instruction_handler.sv" "imem" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636528007585 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(24) " "Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instructmem.sv" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1636528007585 "|instruction_handler|instructmem:imem"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ test01_AddiB.arm(26) " "Verilog HDL syntax error at test01_AddiB.arm(26) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "./test01_AddiB.arm" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/test01_AddiB.arm" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1636528007585 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(43) " "Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/Users/hunte/Documents/EE469/Lab3/instructmem.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007585 "|instruction_handler|instructmem:imem"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructmem:imem " "Can't elaborate user hierarchy \"instructmem:imem\"" {  } { { "instruction_handler.sv" "imem" { Text "C:/Users/hunte/Documents/EE469/Lab3/instruction_handler.sv" 39 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636528007585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hunte/Documents/EE469/Lab3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/hunte/Documents/EE469/Lab3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007670 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636528007794 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 09 23:06:47 2021 " "Processing ended: Tue Nov 09 23:06:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636528007794 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636528007794 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636528007794 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636528007794 ""}
