
*** Running vivado
    with args -log bram_test_axi_bram_ctrl_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_test_axi_bram_ctrl_1_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bram_test_axi_bram_ctrl_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 1391.504 ; gain = 83.996 ; free physical = 83637 ; free virtual = 90881
INFO: [Synth 8-638] synthesizing module 'bram_test_axi_bram_ctrl_1_0' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_bram_ctrl_1_0/synth/bram_test_axi_bram_ctrl_1_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23908]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22908]
INFO: [Synth 8-638] synthesizing module 'full_axi' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21851]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9216]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17013]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10215]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-638] synthesizing module 'FDR' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-256] done synthesizing module 'FDR' (3#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (4#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (5#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (6#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (7#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (8#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17013]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11495]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21851]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22908]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ipshared/ffa3/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23908]
INFO: [Synth 8-256] done synthesizing module 'bram_test_axi_bram_ctrl_1_0' (14#1) [/home/ecelrc/students/agroszewski/arch18/vivado/lab1/lab1.srcs/sources_1/bd/bram_test/ip/bram_test_axi_bram_ctrl_1_0/synth/bram_test_axi_bram_ctrl_1_0.vhd:104]
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1508.047 ; gain = 200.539 ; free physical = 83183 ; free virtual = 90434
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:02 . Memory (MB): peak = 1508.047 ; gain = 200.539 ; free physical = 83175 ; free virtual = 90425
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1837.773 ; gain = 0.008 ; free physical = 84468 ; free virtual = 91720
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:02:09 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84309 ; free virtual = 91561
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:02:09 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84309 ; free virtual = 91561
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:02:09 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84311 ; free virtual = 91563
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:02:10 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84157 ; free virtual = 91408
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:02:12 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84082 ; free virtual = 91334
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:02:28 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84903 ; free virtual = 92155
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:02:29 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84879 ; free virtual = 92131
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:02:30 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84864 ; free virtual = 92117
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:02:30 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84855 ; free virtual = 92107
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:02:30 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84854 ; free virtual = 92106
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:02:30 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84857 ; free virtual = 92109
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:02:30 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84857 ; free virtual = 92109
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:02:30 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84857 ; free virtual = 92109
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:02:30 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84856 ; free virtual = 92109

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     1|
|2     |LUT2    |    22|
|3     |LUT3    |    64|
|4     |LUT4    |    30|
|5     |LUT5    |    28|
|6     |LUT6    |   119|
|7     |MUXCY_L |     3|
|8     |SRL16E  |     1|
|9     |XORCY   |     4|
|10    |FDR     |     1|
|11    |FDRE    |   204|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:02:30 . Memory (MB): peak = 1837.773 ; gain = 530.266 ; free physical = 84856 ; free virtual = 92109
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:02:32 . Memory (MB): peak = 1849.781 ; gain = 567.098 ; free physical = 84911 ; free virtual = 92163
