-- VHDL Entity RS232_test.serialPortFIFO_tester.interface
--
-- Created:
--          by - jeann.UNKNOWN (DESKTOP-V46KISN)
--          at - 15:06:39 28.06.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;

ENTITY serialPortFIFO_tester IS
    GENERIC( 
        dataBitNb      : positive := 8;
        clockFrequency : real     := 66.0E6;
        baudRate       : real     := 9600.0
    );
    PORT( 
        TxD     : IN     std_ulogic;
        rxData  : IN     std_ulogic_vector (dataBitNb-1 DOWNTO 0);
        rxEmpty : IN     std_ulogic;
        txFull  : IN     std_ulogic;
        RxD     : OUT    std_ulogic;
        clock   : OUT    std_ulogic;
        reset   : OUT    std_ulogic;
        txData  : OUT    std_ulogic_vector (dataBitNb-1 DOWNTO 0);
        txWr    : OUT    std_ulogic
    );

-- Declarations

END serialPortFIFO_tester ;

