
NUCLEO-L152RE-LSM6DSO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e388  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013f8  0800e4c8  0800e4c8  0000f4c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f8c0  0800f8c0  000111ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f8c0  0800f8c0  000108c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f8c8  0800f8c8  000111ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f8c8  0800f8c8  000108c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f8cc  0800f8cc  000108cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800f8d0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011dc  200001ec  0800fabc  000111ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200013c8  0800fabc  000113c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000111ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e9d4  00000000  00000000  00011215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b05  00000000  00000000  0002fbe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c90  00000000  00000000  000326f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001640  00000000  00000000  00034380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199fb  00000000  00000000  000359c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001adab  00000000  00000000  0004f3bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a216c  00000000  00000000  0006a166  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000087  00000000  00000000  0010c2d2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009690  00000000  00000000  0010c35c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  001159ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001ec 	.word	0x200001ec
 800015c:	00000000 	.word	0x00000000
 8000160:	0800e4b0 	.word	0x0800e4b0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001f0 	.word	0x200001f0
 800017c:	0800e4b0 	.word	0x0800e4b0

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	@ 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_d2uiz>:
 8000ab8:	004a      	lsls	r2, r1, #1
 8000aba:	d211      	bcs.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000abc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ac0:	d211      	bcs.n	8000ae6 <__aeabi_d2uiz+0x2e>
 8000ac2:	d50d      	bpl.n	8000ae0 <__aeabi_d2uiz+0x28>
 8000ac4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ac8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000acc:	d40e      	bmi.n	8000aec <__aeabi_d2uiz+0x34>
 8000ace:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ad6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_d2uiz+0x3a>
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0000 	mov.w	r0, #0
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2f>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b00:	bf24      	itt	cs
 8000b02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b0a:	d90d      	bls.n	8000b28 <__aeabi_d2f+0x30>
 8000b0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b20:	bf08      	it	eq
 8000b22:	f020 0001 	biceq.w	r0, r0, #1
 8000b26:	4770      	bx	lr
 8000b28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b2c:	d121      	bne.n	8000b72 <__aeabi_d2f+0x7a>
 8000b2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b32:	bfbc      	itt	lt
 8000b34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b38:	4770      	bxlt	lr
 8000b3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b42:	f1c2 0218 	rsb	r2, r2, #24
 8000b46:	f1c2 0c20 	rsb	ip, r2, #32
 8000b4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b52:	bf18      	it	ne
 8000b54:	f040 0001 	orrne.w	r0, r0, #1
 8000b58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b64:	ea40 000c 	orr.w	r0, r0, ip
 8000b68:	fa23 f302 	lsr.w	r3, r3, r2
 8000b6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b70:	e7cc      	b.n	8000b0c <__aeabi_d2f+0x14>
 8000b72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b76:	d107      	bne.n	8000b88 <__aeabi_d2f+0x90>
 8000b78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b7c:	bf1e      	ittt	ne
 8000b7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b86:	4770      	bxne	lr
 8000b88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_frsub>:
 8000b98:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b9c:	e002      	b.n	8000ba4 <__addsf3>
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_fsub>:
 8000ba0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ba4 <__addsf3>:
 8000ba4:	0042      	lsls	r2, r0, #1
 8000ba6:	bf1f      	itttt	ne
 8000ba8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bac:	ea92 0f03 	teqne	r2, r3
 8000bb0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bb4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bb8:	d06a      	beq.n	8000c90 <__addsf3+0xec>
 8000bba:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bbe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bc2:	bfc1      	itttt	gt
 8000bc4:	18d2      	addgt	r2, r2, r3
 8000bc6:	4041      	eorgt	r1, r0
 8000bc8:	4048      	eorgt	r0, r1
 8000bca:	4041      	eorgt	r1, r0
 8000bcc:	bfb8      	it	lt
 8000bce:	425b      	neglt	r3, r3
 8000bd0:	2b19      	cmp	r3, #25
 8000bd2:	bf88      	it	hi
 8000bd4:	4770      	bxhi	lr
 8000bd6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bda:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bde:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bea:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bee:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bf2:	bf18      	it	ne
 8000bf4:	4249      	negne	r1, r1
 8000bf6:	ea92 0f03 	teq	r2, r3
 8000bfa:	d03f      	beq.n	8000c7c <__addsf3+0xd8>
 8000bfc:	f1a2 0201 	sub.w	r2, r2, #1
 8000c00:	fa41 fc03 	asr.w	ip, r1, r3
 8000c04:	eb10 000c 	adds.w	r0, r0, ip
 8000c08:	f1c3 0320 	rsb	r3, r3, #32
 8000c0c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c10:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	d502      	bpl.n	8000c1c <__addsf3+0x78>
 8000c16:	4249      	negs	r1, r1
 8000c18:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c1c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c20:	d313      	bcc.n	8000c4a <__addsf3+0xa6>
 8000c22:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c26:	d306      	bcc.n	8000c36 <__addsf3+0x92>
 8000c28:	0840      	lsrs	r0, r0, #1
 8000c2a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c2e:	f102 0201 	add.w	r2, r2, #1
 8000c32:	2afe      	cmp	r2, #254	@ 0xfe
 8000c34:	d251      	bcs.n	8000cda <__addsf3+0x136>
 8000c36:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c3a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c3e:	bf08      	it	eq
 8000c40:	f020 0001 	biceq.w	r0, r0, #1
 8000c44:	ea40 0003 	orr.w	r0, r0, r3
 8000c48:	4770      	bx	lr
 8000c4a:	0049      	lsls	r1, r1, #1
 8000c4c:	eb40 0000 	adc.w	r0, r0, r0
 8000c50:	3a01      	subs	r2, #1
 8000c52:	bf28      	it	cs
 8000c54:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c58:	d2ed      	bcs.n	8000c36 <__addsf3+0x92>
 8000c5a:	fab0 fc80 	clz	ip, r0
 8000c5e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c62:	ebb2 020c 	subs.w	r2, r2, ip
 8000c66:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c6a:	bfaa      	itet	ge
 8000c6c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c70:	4252      	neglt	r2, r2
 8000c72:	4318      	orrge	r0, r3
 8000c74:	bfbc      	itt	lt
 8000c76:	40d0      	lsrlt	r0, r2
 8000c78:	4318      	orrlt	r0, r3
 8000c7a:	4770      	bx	lr
 8000c7c:	f092 0f00 	teq	r2, #0
 8000c80:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c84:	bf06      	itte	eq
 8000c86:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c8a:	3201      	addeq	r2, #1
 8000c8c:	3b01      	subne	r3, #1
 8000c8e:	e7b5      	b.n	8000bfc <__addsf3+0x58>
 8000c90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c98:	bf18      	it	ne
 8000c9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c9e:	d021      	beq.n	8000ce4 <__addsf3+0x140>
 8000ca0:	ea92 0f03 	teq	r2, r3
 8000ca4:	d004      	beq.n	8000cb0 <__addsf3+0x10c>
 8000ca6:	f092 0f00 	teq	r2, #0
 8000caa:	bf08      	it	eq
 8000cac:	4608      	moveq	r0, r1
 8000cae:	4770      	bx	lr
 8000cb0:	ea90 0f01 	teq	r0, r1
 8000cb4:	bf1c      	itt	ne
 8000cb6:	2000      	movne	r0, #0
 8000cb8:	4770      	bxne	lr
 8000cba:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cbe:	d104      	bne.n	8000cca <__addsf3+0x126>
 8000cc0:	0040      	lsls	r0, r0, #1
 8000cc2:	bf28      	it	cs
 8000cc4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cc8:	4770      	bx	lr
 8000cca:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cce:	bf3c      	itt	cc
 8000cd0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bxcc	lr
 8000cd6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cda:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cde:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce2:	4770      	bx	lr
 8000ce4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ce8:	bf16      	itet	ne
 8000cea:	4608      	movne	r0, r1
 8000cec:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf0:	4601      	movne	r1, r0
 8000cf2:	0242      	lsls	r2, r0, #9
 8000cf4:	bf06      	itte	eq
 8000cf6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cfa:	ea90 0f01 	teqeq	r0, r1
 8000cfe:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d02:	4770      	bx	lr

08000d04 <__aeabi_ui2f>:
 8000d04:	f04f 0300 	mov.w	r3, #0
 8000d08:	e004      	b.n	8000d14 <__aeabi_i2f+0x8>
 8000d0a:	bf00      	nop

08000d0c <__aeabi_i2f>:
 8000d0c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d10:	bf48      	it	mi
 8000d12:	4240      	negmi	r0, r0
 8000d14:	ea5f 0c00 	movs.w	ip, r0
 8000d18:	bf08      	it	eq
 8000d1a:	4770      	bxeq	lr
 8000d1c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d20:	4601      	mov	r1, r0
 8000d22:	f04f 0000 	mov.w	r0, #0
 8000d26:	e01c      	b.n	8000d62 <__aeabi_l2f+0x2a>

08000d28 <__aeabi_ul2f>:
 8000d28:	ea50 0201 	orrs.w	r2, r0, r1
 8000d2c:	bf08      	it	eq
 8000d2e:	4770      	bxeq	lr
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	e00a      	b.n	8000d4c <__aeabi_l2f+0x14>
 8000d36:	bf00      	nop

08000d38 <__aeabi_l2f>:
 8000d38:	ea50 0201 	orrs.w	r2, r0, r1
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d44:	d502      	bpl.n	8000d4c <__aeabi_l2f+0x14>
 8000d46:	4240      	negs	r0, r0
 8000d48:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4c:	ea5f 0c01 	movs.w	ip, r1
 8000d50:	bf02      	ittt	eq
 8000d52:	4684      	moveq	ip, r0
 8000d54:	4601      	moveq	r1, r0
 8000d56:	2000      	moveq	r0, #0
 8000d58:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d5c:	bf08      	it	eq
 8000d5e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d62:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d66:	fabc f28c 	clz	r2, ip
 8000d6a:	3a08      	subs	r2, #8
 8000d6c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d70:	db10      	blt.n	8000d94 <__aeabi_l2f+0x5c>
 8000d72:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d76:	4463      	add	r3, ip
 8000d78:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d7c:	f1c2 0220 	rsb	r2, r2, #32
 8000d80:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d84:	fa20 f202 	lsr.w	r2, r0, r2
 8000d88:	eb43 0002 	adc.w	r0, r3, r2
 8000d8c:	bf08      	it	eq
 8000d8e:	f020 0001 	biceq.w	r0, r0, #1
 8000d92:	4770      	bx	lr
 8000d94:	f102 0220 	add.w	r2, r2, #32
 8000d98:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d9c:	f1c2 0220 	rsb	r2, r2, #32
 8000da0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000da4:	fa21 f202 	lsr.w	r2, r1, r2
 8000da8:	eb43 0002 	adc.w	r0, r3, r2
 8000dac:	bf08      	it	eq
 8000dae:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000db2:	4770      	bx	lr

08000db4 <__aeabi_fmul>:
 8000db4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000db8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dbc:	bf1e      	ittt	ne
 8000dbe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dc2:	ea92 0f0c 	teqne	r2, ip
 8000dc6:	ea93 0f0c 	teqne	r3, ip
 8000dca:	d06f      	beq.n	8000eac <__aeabi_fmul+0xf8>
 8000dcc:	441a      	add	r2, r3
 8000dce:	ea80 0c01 	eor.w	ip, r0, r1
 8000dd2:	0240      	lsls	r0, r0, #9
 8000dd4:	bf18      	it	ne
 8000dd6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dda:	d01e      	beq.n	8000e1a <__aeabi_fmul+0x66>
 8000ddc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000de0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000de4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000de8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dec:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000df0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000df4:	bf3e      	ittt	cc
 8000df6:	0049      	lslcc	r1, r1, #1
 8000df8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dfc:	005b      	lslcc	r3, r3, #1
 8000dfe:	ea40 0001 	orr.w	r0, r0, r1
 8000e02:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e06:	2afd      	cmp	r2, #253	@ 0xfd
 8000e08:	d81d      	bhi.n	8000e46 <__aeabi_fmul+0x92>
 8000e0a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e12:	bf08      	it	eq
 8000e14:	f020 0001 	biceq.w	r0, r0, #1
 8000e18:	4770      	bx	lr
 8000e1a:	f090 0f00 	teq	r0, #0
 8000e1e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e22:	bf08      	it	eq
 8000e24:	0249      	lsleq	r1, r1, #9
 8000e26:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e2a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e2e:	3a7f      	subs	r2, #127	@ 0x7f
 8000e30:	bfc2      	ittt	gt
 8000e32:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e36:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e3a:	4770      	bxgt	lr
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	3a01      	subs	r2, #1
 8000e46:	dc5d      	bgt.n	8000f04 <__aeabi_fmul+0x150>
 8000e48:	f112 0f19 	cmn.w	r2, #25
 8000e4c:	bfdc      	itt	le
 8000e4e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e52:	4770      	bxle	lr
 8000e54:	f1c2 0200 	rsb	r2, r2, #0
 8000e58:	0041      	lsls	r1, r0, #1
 8000e5a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e5e:	f1c2 0220 	rsb	r2, r2, #32
 8000e62:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e66:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e6a:	f140 0000 	adc.w	r0, r0, #0
 8000e6e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e72:	bf08      	it	eq
 8000e74:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e78:	4770      	bx	lr
 8000e7a:	f092 0f00 	teq	r2, #0
 8000e7e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e82:	bf02      	ittt	eq
 8000e84:	0040      	lsleq	r0, r0, #1
 8000e86:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e8a:	3a01      	subeq	r2, #1
 8000e8c:	d0f9      	beq.n	8000e82 <__aeabi_fmul+0xce>
 8000e8e:	ea40 000c 	orr.w	r0, r0, ip
 8000e92:	f093 0f00 	teq	r3, #0
 8000e96:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e9a:	bf02      	ittt	eq
 8000e9c:	0049      	lsleq	r1, r1, #1
 8000e9e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ea2:	3b01      	subeq	r3, #1
 8000ea4:	d0f9      	beq.n	8000e9a <__aeabi_fmul+0xe6>
 8000ea6:	ea41 010c 	orr.w	r1, r1, ip
 8000eaa:	e78f      	b.n	8000dcc <__aeabi_fmul+0x18>
 8000eac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb0:	ea92 0f0c 	teq	r2, ip
 8000eb4:	bf18      	it	ne
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d00a      	beq.n	8000ed2 <__aeabi_fmul+0x11e>
 8000ebc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000ec0:	bf18      	it	ne
 8000ec2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000ec6:	d1d8      	bne.n	8000e7a <__aeabi_fmul+0xc6>
 8000ec8:	ea80 0001 	eor.w	r0, r0, r1
 8000ecc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed0:	4770      	bx	lr
 8000ed2:	f090 0f00 	teq	r0, #0
 8000ed6:	bf17      	itett	ne
 8000ed8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000edc:	4608      	moveq	r0, r1
 8000ede:	f091 0f00 	teqne	r1, #0
 8000ee2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000ee6:	d014      	beq.n	8000f12 <__aeabi_fmul+0x15e>
 8000ee8:	ea92 0f0c 	teq	r2, ip
 8000eec:	d101      	bne.n	8000ef2 <__aeabi_fmul+0x13e>
 8000eee:	0242      	lsls	r2, r0, #9
 8000ef0:	d10f      	bne.n	8000f12 <__aeabi_fmul+0x15e>
 8000ef2:	ea93 0f0c 	teq	r3, ip
 8000ef6:	d103      	bne.n	8000f00 <__aeabi_fmul+0x14c>
 8000ef8:	024b      	lsls	r3, r1, #9
 8000efa:	bf18      	it	ne
 8000efc:	4608      	movne	r0, r1
 8000efe:	d108      	bne.n	8000f12 <__aeabi_fmul+0x15e>
 8000f00:	ea80 0001 	eor.w	r0, r0, r1
 8000f04:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f10:	4770      	bx	lr
 8000f12:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f16:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f1a:	4770      	bx	lr

08000f1c <__aeabi_fdiv>:
 8000f1c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f24:	bf1e      	ittt	ne
 8000f26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f2a:	ea92 0f0c 	teqne	r2, ip
 8000f2e:	ea93 0f0c 	teqne	r3, ip
 8000f32:	d069      	beq.n	8001008 <__aeabi_fdiv+0xec>
 8000f34:	eba2 0203 	sub.w	r2, r2, r3
 8000f38:	ea80 0c01 	eor.w	ip, r0, r1
 8000f3c:	0249      	lsls	r1, r1, #9
 8000f3e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f42:	d037      	beq.n	8000fb4 <__aeabi_fdiv+0x98>
 8000f44:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f48:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f4c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f50:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f54:	428b      	cmp	r3, r1
 8000f56:	bf38      	it	cc
 8000f58:	005b      	lslcc	r3, r3, #1
 8000f5a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f5e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f62:	428b      	cmp	r3, r1
 8000f64:	bf24      	itt	cs
 8000f66:	1a5b      	subcs	r3, r3, r1
 8000f68:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f6c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f76:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f7a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f7e:	bf24      	itt	cs
 8000f80:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f84:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f88:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f8c:	bf24      	itt	cs
 8000f8e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f92:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f96:	011b      	lsls	r3, r3, #4
 8000f98:	bf18      	it	ne
 8000f9a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f9e:	d1e0      	bne.n	8000f62 <__aeabi_fdiv+0x46>
 8000fa0:	2afd      	cmp	r2, #253	@ 0xfd
 8000fa2:	f63f af50 	bhi.w	8000e46 <__aeabi_fmul+0x92>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fac:	bf08      	it	eq
 8000fae:	f020 0001 	biceq.w	r0, r0, #1
 8000fb2:	4770      	bx	lr
 8000fb4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000fb8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fbc:	327f      	adds	r2, #127	@ 0x7f
 8000fbe:	bfc2      	ittt	gt
 8000fc0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000fc4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fc8:	4770      	bxgt	lr
 8000fca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000fce:	f04f 0300 	mov.w	r3, #0
 8000fd2:	3a01      	subs	r2, #1
 8000fd4:	e737      	b.n	8000e46 <__aeabi_fmul+0x92>
 8000fd6:	f092 0f00 	teq	r2, #0
 8000fda:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fde:	bf02      	ittt	eq
 8000fe0:	0040      	lsleq	r0, r0, #1
 8000fe2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fe6:	3a01      	subeq	r2, #1
 8000fe8:	d0f9      	beq.n	8000fde <__aeabi_fdiv+0xc2>
 8000fea:	ea40 000c 	orr.w	r0, r0, ip
 8000fee:	f093 0f00 	teq	r3, #0
 8000ff2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ff6:	bf02      	ittt	eq
 8000ff8:	0049      	lsleq	r1, r1, #1
 8000ffa:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ffe:	3b01      	subeq	r3, #1
 8001000:	d0f9      	beq.n	8000ff6 <__aeabi_fdiv+0xda>
 8001002:	ea41 010c 	orr.w	r1, r1, ip
 8001006:	e795      	b.n	8000f34 <__aeabi_fdiv+0x18>
 8001008:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800100c:	ea92 0f0c 	teq	r2, ip
 8001010:	d108      	bne.n	8001024 <__aeabi_fdiv+0x108>
 8001012:	0242      	lsls	r2, r0, #9
 8001014:	f47f af7d 	bne.w	8000f12 <__aeabi_fmul+0x15e>
 8001018:	ea93 0f0c 	teq	r3, ip
 800101c:	f47f af70 	bne.w	8000f00 <__aeabi_fmul+0x14c>
 8001020:	4608      	mov	r0, r1
 8001022:	e776      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001024:	ea93 0f0c 	teq	r3, ip
 8001028:	d104      	bne.n	8001034 <__aeabi_fdiv+0x118>
 800102a:	024b      	lsls	r3, r1, #9
 800102c:	f43f af4c 	beq.w	8000ec8 <__aeabi_fmul+0x114>
 8001030:	4608      	mov	r0, r1
 8001032:	e76e      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001034:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001038:	bf18      	it	ne
 800103a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800103e:	d1ca      	bne.n	8000fd6 <__aeabi_fdiv+0xba>
 8001040:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001044:	f47f af5c 	bne.w	8000f00 <__aeabi_fmul+0x14c>
 8001048:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800104c:	f47f af3c 	bne.w	8000ec8 <__aeabi_fmul+0x114>
 8001050:	e75f      	b.n	8000f12 <__aeabi_fmul+0x15e>
 8001052:	bf00      	nop

08001054 <__gesf2>:
 8001054:	f04f 3cff 	mov.w	ip, #4294967295
 8001058:	e006      	b.n	8001068 <__cmpsf2+0x4>
 800105a:	bf00      	nop

0800105c <__lesf2>:
 800105c:	f04f 0c01 	mov.w	ip, #1
 8001060:	e002      	b.n	8001068 <__cmpsf2+0x4>
 8001062:	bf00      	nop

08001064 <__cmpsf2>:
 8001064:	f04f 0c01 	mov.w	ip, #1
 8001068:	f84d cd04 	str.w	ip, [sp, #-4]!
 800106c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001070:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	bf18      	it	ne
 800107a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800107e:	d011      	beq.n	80010a4 <__cmpsf2+0x40>
 8001080:	b001      	add	sp, #4
 8001082:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001086:	bf18      	it	ne
 8001088:	ea90 0f01 	teqne	r0, r1
 800108c:	bf58      	it	pl
 800108e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001092:	bf88      	it	hi
 8001094:	17c8      	asrhi	r0, r1, #31
 8001096:	bf38      	it	cc
 8001098:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800109c:	bf18      	it	ne
 800109e:	f040 0001 	orrne.w	r0, r0, #1
 80010a2:	4770      	bx	lr
 80010a4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010a8:	d102      	bne.n	80010b0 <__cmpsf2+0x4c>
 80010aa:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010ae:	d105      	bne.n	80010bc <__cmpsf2+0x58>
 80010b0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010b4:	d1e4      	bne.n	8001080 <__cmpsf2+0x1c>
 80010b6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ba:	d0e1      	beq.n	8001080 <__cmpsf2+0x1c>
 80010bc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop

080010c4 <__aeabi_cfrcmple>:
 80010c4:	4684      	mov	ip, r0
 80010c6:	4608      	mov	r0, r1
 80010c8:	4661      	mov	r1, ip
 80010ca:	e7ff      	b.n	80010cc <__aeabi_cfcmpeq>

080010cc <__aeabi_cfcmpeq>:
 80010cc:	b50f      	push	{r0, r1, r2, r3, lr}
 80010ce:	f7ff ffc9 	bl	8001064 <__cmpsf2>
 80010d2:	2800      	cmp	r0, #0
 80010d4:	bf48      	it	mi
 80010d6:	f110 0f00 	cmnmi.w	r0, #0
 80010da:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010dc <__aeabi_fcmpeq>:
 80010dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e0:	f7ff fff4 	bl	80010cc <__aeabi_cfcmpeq>
 80010e4:	bf0c      	ite	eq
 80010e6:	2001      	moveq	r0, #1
 80010e8:	2000      	movne	r0, #0
 80010ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ee:	bf00      	nop

080010f0 <__aeabi_fcmplt>:
 80010f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f4:	f7ff ffea 	bl	80010cc <__aeabi_cfcmpeq>
 80010f8:	bf34      	ite	cc
 80010fa:	2001      	movcc	r0, #1
 80010fc:	2000      	movcs	r0, #0
 80010fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001102:	bf00      	nop

08001104 <__aeabi_fcmple>:
 8001104:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001108:	f7ff ffe0 	bl	80010cc <__aeabi_cfcmpeq>
 800110c:	bf94      	ite	ls
 800110e:	2001      	movls	r0, #1
 8001110:	2000      	movhi	r0, #0
 8001112:	f85d fb08 	ldr.w	pc, [sp], #8
 8001116:	bf00      	nop

08001118 <__aeabi_fcmpge>:
 8001118:	f84d ed08 	str.w	lr, [sp, #-8]!
 800111c:	f7ff ffd2 	bl	80010c4 <__aeabi_cfrcmple>
 8001120:	bf94      	ite	ls
 8001122:	2001      	movls	r0, #1
 8001124:	2000      	movhi	r0, #0
 8001126:	f85d fb08 	ldr.w	pc, [sp], #8
 800112a:	bf00      	nop

0800112c <__aeabi_fcmpgt>:
 800112c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001130:	f7ff ffc8 	bl	80010c4 <__aeabi_cfrcmple>
 8001134:	bf34      	ite	cc
 8001136:	2001      	movcc	r0, #1
 8001138:	2000      	movcs	r0, #0
 800113a:	f85d fb08 	ldr.w	pc, [sp], #8
 800113e:	bf00      	nop

08001140 <__aeabi_f2iz>:
 8001140:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001144:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001148:	d30f      	bcc.n	800116a <__aeabi_f2iz+0x2a>
 800114a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800114e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001152:	d90d      	bls.n	8001170 <__aeabi_f2iz+0x30>
 8001154:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001158:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800115c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001160:	fa23 f002 	lsr.w	r0, r3, r2
 8001164:	bf18      	it	ne
 8001166:	4240      	negne	r0, r0
 8001168:	4770      	bx	lr
 800116a:	f04f 0000 	mov.w	r0, #0
 800116e:	4770      	bx	lr
 8001170:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001174:	d101      	bne.n	800117a <__aeabi_f2iz+0x3a>
 8001176:	0242      	lsls	r2, r0, #9
 8001178:	d105      	bne.n	8001186 <__aeabi_f2iz+0x46>
 800117a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800117e:	bf08      	it	eq
 8001180:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001184:	4770      	bx	lr
 8001186:	f04f 0000 	mov.w	r0, #0
 800118a:	4770      	bx	lr

0800118c <__aeabi_uldivmod>:
 800118c:	b953      	cbnz	r3, 80011a4 <__aeabi_uldivmod+0x18>
 800118e:	b94a      	cbnz	r2, 80011a4 <__aeabi_uldivmod+0x18>
 8001190:	2900      	cmp	r1, #0
 8001192:	bf08      	it	eq
 8001194:	2800      	cmpeq	r0, #0
 8001196:	bf1c      	itt	ne
 8001198:	f04f 31ff 	movne.w	r1, #4294967295
 800119c:	f04f 30ff 	movne.w	r0, #4294967295
 80011a0:	f000 b9c2 	b.w	8001528 <__aeabi_idiv0>
 80011a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80011a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011ac:	f000 f83c 	bl	8001228 <__udivmoddi4>
 80011b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011b8:	b004      	add	sp, #16
 80011ba:	4770      	bx	lr

080011bc <__aeabi_d2lz>:
 80011bc:	b538      	push	{r3, r4, r5, lr}
 80011be:	2200      	movs	r2, #0
 80011c0:	2300      	movs	r3, #0
 80011c2:	4604      	mov	r4, r0
 80011c4:	460d      	mov	r5, r1
 80011c6:	f7ff fc11 	bl	80009ec <__aeabi_dcmplt>
 80011ca:	b928      	cbnz	r0, 80011d8 <__aeabi_d2lz+0x1c>
 80011cc:	4620      	mov	r0, r4
 80011ce:	4629      	mov	r1, r5
 80011d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011d4:	f000 b80a 	b.w	80011ec <__aeabi_d2ulz>
 80011d8:	4620      	mov	r0, r4
 80011da:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 80011de:	f000 f805 	bl	80011ec <__aeabi_d2ulz>
 80011e2:	4240      	negs	r0, r0
 80011e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011e8:	bd38      	pop	{r3, r4, r5, pc}
 80011ea:	bf00      	nop

080011ec <__aeabi_d2ulz>:
 80011ec:	b5d0      	push	{r4, r6, r7, lr}
 80011ee:	2200      	movs	r2, #0
 80011f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <__aeabi_d2ulz+0x34>)
 80011f2:	4606      	mov	r6, r0
 80011f4:	460f      	mov	r7, r1
 80011f6:	f7ff f987 	bl	8000508 <__aeabi_dmul>
 80011fa:	f7ff fc5d 	bl	8000ab8 <__aeabi_d2uiz>
 80011fe:	4604      	mov	r4, r0
 8001200:	f7ff f908 	bl	8000414 <__aeabi_ui2d>
 8001204:	2200      	movs	r2, #0
 8001206:	4b07      	ldr	r3, [pc, #28]	@ (8001224 <__aeabi_d2ulz+0x38>)
 8001208:	f7ff f97e 	bl	8000508 <__aeabi_dmul>
 800120c:	4602      	mov	r2, r0
 800120e:	460b      	mov	r3, r1
 8001210:	4630      	mov	r0, r6
 8001212:	4639      	mov	r1, r7
 8001214:	f7fe ffc0 	bl	8000198 <__aeabi_dsub>
 8001218:	f7ff fc4e 	bl	8000ab8 <__aeabi_d2uiz>
 800121c:	4621      	mov	r1, r4
 800121e:	bdd0      	pop	{r4, r6, r7, pc}
 8001220:	3df00000 	.word	0x3df00000
 8001224:	41f00000 	.word	0x41f00000

08001228 <__udivmoddi4>:
 8001228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800122c:	9d08      	ldr	r5, [sp, #32]
 800122e:	468e      	mov	lr, r1
 8001230:	4604      	mov	r4, r0
 8001232:	4688      	mov	r8, r1
 8001234:	2b00      	cmp	r3, #0
 8001236:	d14a      	bne.n	80012ce <__udivmoddi4+0xa6>
 8001238:	428a      	cmp	r2, r1
 800123a:	4617      	mov	r7, r2
 800123c:	d962      	bls.n	8001304 <__udivmoddi4+0xdc>
 800123e:	fab2 f682 	clz	r6, r2
 8001242:	b14e      	cbz	r6, 8001258 <__udivmoddi4+0x30>
 8001244:	f1c6 0320 	rsb	r3, r6, #32
 8001248:	fa01 f806 	lsl.w	r8, r1, r6
 800124c:	fa20 f303 	lsr.w	r3, r0, r3
 8001250:	40b7      	lsls	r7, r6
 8001252:	ea43 0808 	orr.w	r8, r3, r8
 8001256:	40b4      	lsls	r4, r6
 8001258:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800125c:	fbb8 f1fe 	udiv	r1, r8, lr
 8001260:	fa1f fc87 	uxth.w	ip, r7
 8001264:	fb0e 8811 	mls	r8, lr, r1, r8
 8001268:	fb01 f20c 	mul.w	r2, r1, ip
 800126c:	0c23      	lsrs	r3, r4, #16
 800126e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001272:	429a      	cmp	r2, r3
 8001274:	d909      	bls.n	800128a <__udivmoddi4+0x62>
 8001276:	18fb      	adds	r3, r7, r3
 8001278:	f101 30ff 	add.w	r0, r1, #4294967295
 800127c:	f080 80eb 	bcs.w	8001456 <__udivmoddi4+0x22e>
 8001280:	429a      	cmp	r2, r3
 8001282:	f240 80e8 	bls.w	8001456 <__udivmoddi4+0x22e>
 8001286:	3902      	subs	r1, #2
 8001288:	443b      	add	r3, r7
 800128a:	1a9a      	subs	r2, r3, r2
 800128c:	fbb2 f0fe 	udiv	r0, r2, lr
 8001290:	fb0e 2210 	mls	r2, lr, r0, r2
 8001294:	fb00 fc0c 	mul.w	ip, r0, ip
 8001298:	b2a3      	uxth	r3, r4
 800129a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800129e:	459c      	cmp	ip, r3
 80012a0:	d909      	bls.n	80012b6 <__udivmoddi4+0x8e>
 80012a2:	18fb      	adds	r3, r7, r3
 80012a4:	f100 32ff 	add.w	r2, r0, #4294967295
 80012a8:	f080 80d7 	bcs.w	800145a <__udivmoddi4+0x232>
 80012ac:	459c      	cmp	ip, r3
 80012ae:	f240 80d4 	bls.w	800145a <__udivmoddi4+0x232>
 80012b2:	443b      	add	r3, r7
 80012b4:	3802      	subs	r0, #2
 80012b6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80012ba:	2100      	movs	r1, #0
 80012bc:	eba3 030c 	sub.w	r3, r3, ip
 80012c0:	b11d      	cbz	r5, 80012ca <__udivmoddi4+0xa2>
 80012c2:	2200      	movs	r2, #0
 80012c4:	40f3      	lsrs	r3, r6
 80012c6:	e9c5 3200 	strd	r3, r2, [r5]
 80012ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012ce:	428b      	cmp	r3, r1
 80012d0:	d905      	bls.n	80012de <__udivmoddi4+0xb6>
 80012d2:	b10d      	cbz	r5, 80012d8 <__udivmoddi4+0xb0>
 80012d4:	e9c5 0100 	strd	r0, r1, [r5]
 80012d8:	2100      	movs	r1, #0
 80012da:	4608      	mov	r0, r1
 80012dc:	e7f5      	b.n	80012ca <__udivmoddi4+0xa2>
 80012de:	fab3 f183 	clz	r1, r3
 80012e2:	2900      	cmp	r1, #0
 80012e4:	d146      	bne.n	8001374 <__udivmoddi4+0x14c>
 80012e6:	4573      	cmp	r3, lr
 80012e8:	d302      	bcc.n	80012f0 <__udivmoddi4+0xc8>
 80012ea:	4282      	cmp	r2, r0
 80012ec:	f200 8108 	bhi.w	8001500 <__udivmoddi4+0x2d8>
 80012f0:	1a84      	subs	r4, r0, r2
 80012f2:	eb6e 0203 	sbc.w	r2, lr, r3
 80012f6:	2001      	movs	r0, #1
 80012f8:	4690      	mov	r8, r2
 80012fa:	2d00      	cmp	r5, #0
 80012fc:	d0e5      	beq.n	80012ca <__udivmoddi4+0xa2>
 80012fe:	e9c5 4800 	strd	r4, r8, [r5]
 8001302:	e7e2      	b.n	80012ca <__udivmoddi4+0xa2>
 8001304:	2a00      	cmp	r2, #0
 8001306:	f000 8091 	beq.w	800142c <__udivmoddi4+0x204>
 800130a:	fab2 f682 	clz	r6, r2
 800130e:	2e00      	cmp	r6, #0
 8001310:	f040 80a5 	bne.w	800145e <__udivmoddi4+0x236>
 8001314:	1a8a      	subs	r2, r1, r2
 8001316:	2101      	movs	r1, #1
 8001318:	0c03      	lsrs	r3, r0, #16
 800131a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800131e:	b280      	uxth	r0, r0
 8001320:	b2bc      	uxth	r4, r7
 8001322:	fbb2 fcfe 	udiv	ip, r2, lr
 8001326:	fb0e 221c 	mls	r2, lr, ip, r2
 800132a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800132e:	fb04 f20c 	mul.w	r2, r4, ip
 8001332:	429a      	cmp	r2, r3
 8001334:	d907      	bls.n	8001346 <__udivmoddi4+0x11e>
 8001336:	18fb      	adds	r3, r7, r3
 8001338:	f10c 38ff 	add.w	r8, ip, #4294967295
 800133c:	d202      	bcs.n	8001344 <__udivmoddi4+0x11c>
 800133e:	429a      	cmp	r2, r3
 8001340:	f200 80e3 	bhi.w	800150a <__udivmoddi4+0x2e2>
 8001344:	46c4      	mov	ip, r8
 8001346:	1a9b      	subs	r3, r3, r2
 8001348:	fbb3 f2fe 	udiv	r2, r3, lr
 800134c:	fb0e 3312 	mls	r3, lr, r2, r3
 8001350:	fb02 f404 	mul.w	r4, r2, r4
 8001354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001358:	429c      	cmp	r4, r3
 800135a:	d907      	bls.n	800136c <__udivmoddi4+0x144>
 800135c:	18fb      	adds	r3, r7, r3
 800135e:	f102 30ff 	add.w	r0, r2, #4294967295
 8001362:	d202      	bcs.n	800136a <__udivmoddi4+0x142>
 8001364:	429c      	cmp	r4, r3
 8001366:	f200 80cd 	bhi.w	8001504 <__udivmoddi4+0x2dc>
 800136a:	4602      	mov	r2, r0
 800136c:	1b1b      	subs	r3, r3, r4
 800136e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8001372:	e7a5      	b.n	80012c0 <__udivmoddi4+0x98>
 8001374:	f1c1 0620 	rsb	r6, r1, #32
 8001378:	408b      	lsls	r3, r1
 800137a:	fa22 f706 	lsr.w	r7, r2, r6
 800137e:	431f      	orrs	r7, r3
 8001380:	fa2e fa06 	lsr.w	sl, lr, r6
 8001384:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001388:	fbba f8f9 	udiv	r8, sl, r9
 800138c:	fa0e fe01 	lsl.w	lr, lr, r1
 8001390:	fa20 f306 	lsr.w	r3, r0, r6
 8001394:	fb09 aa18 	mls	sl, r9, r8, sl
 8001398:	fa1f fc87 	uxth.w	ip, r7
 800139c:	ea43 030e 	orr.w	r3, r3, lr
 80013a0:	fa00 fe01 	lsl.w	lr, r0, r1
 80013a4:	fb08 f00c 	mul.w	r0, r8, ip
 80013a8:	0c1c      	lsrs	r4, r3, #16
 80013aa:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013ae:	42a0      	cmp	r0, r4
 80013b0:	fa02 f201 	lsl.w	r2, r2, r1
 80013b4:	d90a      	bls.n	80013cc <__udivmoddi4+0x1a4>
 80013b6:	193c      	adds	r4, r7, r4
 80013b8:	f108 3aff 	add.w	sl, r8, #4294967295
 80013bc:	f080 809e 	bcs.w	80014fc <__udivmoddi4+0x2d4>
 80013c0:	42a0      	cmp	r0, r4
 80013c2:	f240 809b 	bls.w	80014fc <__udivmoddi4+0x2d4>
 80013c6:	f1a8 0802 	sub.w	r8, r8, #2
 80013ca:	443c      	add	r4, r7
 80013cc:	1a24      	subs	r4, r4, r0
 80013ce:	b298      	uxth	r0, r3
 80013d0:	fbb4 f3f9 	udiv	r3, r4, r9
 80013d4:	fb09 4413 	mls	r4, r9, r3, r4
 80013d8:	fb03 fc0c 	mul.w	ip, r3, ip
 80013dc:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80013e0:	45a4      	cmp	ip, r4
 80013e2:	d909      	bls.n	80013f8 <__udivmoddi4+0x1d0>
 80013e4:	193c      	adds	r4, r7, r4
 80013e6:	f103 30ff 	add.w	r0, r3, #4294967295
 80013ea:	f080 8085 	bcs.w	80014f8 <__udivmoddi4+0x2d0>
 80013ee:	45a4      	cmp	ip, r4
 80013f0:	f240 8082 	bls.w	80014f8 <__udivmoddi4+0x2d0>
 80013f4:	3b02      	subs	r3, #2
 80013f6:	443c      	add	r4, r7
 80013f8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80013fc:	eba4 040c 	sub.w	r4, r4, ip
 8001400:	fba0 8c02 	umull	r8, ip, r0, r2
 8001404:	4564      	cmp	r4, ip
 8001406:	4643      	mov	r3, r8
 8001408:	46e1      	mov	r9, ip
 800140a:	d364      	bcc.n	80014d6 <__udivmoddi4+0x2ae>
 800140c:	d061      	beq.n	80014d2 <__udivmoddi4+0x2aa>
 800140e:	b15d      	cbz	r5, 8001428 <__udivmoddi4+0x200>
 8001410:	ebbe 0203 	subs.w	r2, lr, r3
 8001414:	eb64 0409 	sbc.w	r4, r4, r9
 8001418:	fa04 f606 	lsl.w	r6, r4, r6
 800141c:	fa22 f301 	lsr.w	r3, r2, r1
 8001420:	431e      	orrs	r6, r3
 8001422:	40cc      	lsrs	r4, r1
 8001424:	e9c5 6400 	strd	r6, r4, [r5]
 8001428:	2100      	movs	r1, #0
 800142a:	e74e      	b.n	80012ca <__udivmoddi4+0xa2>
 800142c:	fbb1 fcf2 	udiv	ip, r1, r2
 8001430:	0c01      	lsrs	r1, r0, #16
 8001432:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001436:	b280      	uxth	r0, r0
 8001438:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800143c:	463b      	mov	r3, r7
 800143e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001442:	4638      	mov	r0, r7
 8001444:	463c      	mov	r4, r7
 8001446:	46b8      	mov	r8, r7
 8001448:	46be      	mov	lr, r7
 800144a:	2620      	movs	r6, #32
 800144c:	eba2 0208 	sub.w	r2, r2, r8
 8001450:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001454:	e765      	b.n	8001322 <__udivmoddi4+0xfa>
 8001456:	4601      	mov	r1, r0
 8001458:	e717      	b.n	800128a <__udivmoddi4+0x62>
 800145a:	4610      	mov	r0, r2
 800145c:	e72b      	b.n	80012b6 <__udivmoddi4+0x8e>
 800145e:	f1c6 0120 	rsb	r1, r6, #32
 8001462:	fa2e fc01 	lsr.w	ip, lr, r1
 8001466:	40b7      	lsls	r7, r6
 8001468:	fa0e fe06 	lsl.w	lr, lr, r6
 800146c:	fa20 f101 	lsr.w	r1, r0, r1
 8001470:	ea41 010e 	orr.w	r1, r1, lr
 8001474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001478:	fbbc f8fe 	udiv	r8, ip, lr
 800147c:	b2bc      	uxth	r4, r7
 800147e:	fb0e cc18 	mls	ip, lr, r8, ip
 8001482:	fb08 f904 	mul.w	r9, r8, r4
 8001486:	0c0a      	lsrs	r2, r1, #16
 8001488:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800148c:	40b0      	lsls	r0, r6
 800148e:	4591      	cmp	r9, r2
 8001490:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001494:	b280      	uxth	r0, r0
 8001496:	d93e      	bls.n	8001516 <__udivmoddi4+0x2ee>
 8001498:	18ba      	adds	r2, r7, r2
 800149a:	f108 3cff 	add.w	ip, r8, #4294967295
 800149e:	d201      	bcs.n	80014a4 <__udivmoddi4+0x27c>
 80014a0:	4591      	cmp	r9, r2
 80014a2:	d81f      	bhi.n	80014e4 <__udivmoddi4+0x2bc>
 80014a4:	eba2 0209 	sub.w	r2, r2, r9
 80014a8:	fbb2 f9fe 	udiv	r9, r2, lr
 80014ac:	fb09 f804 	mul.w	r8, r9, r4
 80014b0:	fb0e 2a19 	mls	sl, lr, r9, r2
 80014b4:	b28a      	uxth	r2, r1
 80014b6:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 80014ba:	4542      	cmp	r2, r8
 80014bc:	d229      	bcs.n	8001512 <__udivmoddi4+0x2ea>
 80014be:	18ba      	adds	r2, r7, r2
 80014c0:	f109 31ff 	add.w	r1, r9, #4294967295
 80014c4:	d2c2      	bcs.n	800144c <__udivmoddi4+0x224>
 80014c6:	4542      	cmp	r2, r8
 80014c8:	d2c0      	bcs.n	800144c <__udivmoddi4+0x224>
 80014ca:	f1a9 0102 	sub.w	r1, r9, #2
 80014ce:	443a      	add	r2, r7
 80014d0:	e7bc      	b.n	800144c <__udivmoddi4+0x224>
 80014d2:	45c6      	cmp	lr, r8
 80014d4:	d29b      	bcs.n	800140e <__udivmoddi4+0x1e6>
 80014d6:	ebb8 0302 	subs.w	r3, r8, r2
 80014da:	eb6c 0c07 	sbc.w	ip, ip, r7
 80014de:	3801      	subs	r0, #1
 80014e0:	46e1      	mov	r9, ip
 80014e2:	e794      	b.n	800140e <__udivmoddi4+0x1e6>
 80014e4:	eba7 0909 	sub.w	r9, r7, r9
 80014e8:	444a      	add	r2, r9
 80014ea:	fbb2 f9fe 	udiv	r9, r2, lr
 80014ee:	f1a8 0c02 	sub.w	ip, r8, #2
 80014f2:	fb09 f804 	mul.w	r8, r9, r4
 80014f6:	e7db      	b.n	80014b0 <__udivmoddi4+0x288>
 80014f8:	4603      	mov	r3, r0
 80014fa:	e77d      	b.n	80013f8 <__udivmoddi4+0x1d0>
 80014fc:	46d0      	mov	r8, sl
 80014fe:	e765      	b.n	80013cc <__udivmoddi4+0x1a4>
 8001500:	4608      	mov	r0, r1
 8001502:	e6fa      	b.n	80012fa <__udivmoddi4+0xd2>
 8001504:	443b      	add	r3, r7
 8001506:	3a02      	subs	r2, #2
 8001508:	e730      	b.n	800136c <__udivmoddi4+0x144>
 800150a:	f1ac 0c02 	sub.w	ip, ip, #2
 800150e:	443b      	add	r3, r7
 8001510:	e719      	b.n	8001346 <__udivmoddi4+0x11e>
 8001512:	4649      	mov	r1, r9
 8001514:	e79a      	b.n	800144c <__udivmoddi4+0x224>
 8001516:	eba2 0209 	sub.w	r2, r2, r9
 800151a:	fbb2 f9fe 	udiv	r9, r2, lr
 800151e:	46c4      	mov	ip, r8
 8001520:	fb09 f804 	mul.w	r8, r9, r4
 8001524:	e7c4      	b.n	80014b0 <__udivmoddi4+0x288>
 8001526:	bf00      	nop

08001528 <__aeabi_idiv0>:
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop

0800152c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  /* Initialize mems driver interface */
  dev_ctx.write_reg = platform_write;
 8001532:	4b47      	ldr	r3, [pc, #284]	@ (8001650 <main+0x124>)
 8001534:	4a47      	ldr	r2, [pc, #284]	@ (8001654 <main+0x128>)
 8001536:	601a      	str	r2, [r3, #0]
  dev_ctx.read_reg = platform_read;
 8001538:	4b45      	ldr	r3, [pc, #276]	@ (8001650 <main+0x124>)
 800153a:	4a47      	ldr	r2, [pc, #284]	@ (8001658 <main+0x12c>)
 800153c:	605a      	str	r2, [r3, #4]
  dev_ctx.handle = &hi2c1;
 800153e:	4b44      	ldr	r3, [pc, #272]	@ (8001650 <main+0x124>)
 8001540:	4a46      	ldr	r2, [pc, #280]	@ (800165c <main+0x130>)
 8001542:	60da      	str	r2, [r3, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001544:	f001 fae9 	bl	8002b1a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001548:	f000 f8a0 	bl	800168c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  iks01a3_i2c_stuck_quirk();
 800154c:	f000 fc76 	bl	8001e3c <iks01a3_i2c_stuck_quirk>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001550:	f000 fa88 	bl	8001a64 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001554:	f000 f940 	bl	80017d8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001558:	f000 fa5a 	bl	8001a10 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800155c:	f000 f96a 	bl	8001834 <MX_SPI1_Init>
  MX_TIM6_Init();
 8001560:	f000 fa20 	bl	80019a4 <MX_TIM6_Init>
  MX_ADC_Init();
 8001564:	f000 f8e0 	bl	8001728 <MX_ADC_Init>
  MX_TIM3_Init();
 8001568:	f000 f99a 	bl	80018a0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  MAX7219_Init();
 800156c:	f006 ffcc 	bl	8008508 <MAX7219_Init>
  lsm6dso_initialize();
 8001570:	f000 fbe2 	bl	8001d38 <lsm6dso_initialize>
  if (NEAI_MODE) {
    neai_state = neai_classification_init(knowledge);
 8001574:	483a      	ldr	r0, [pc, #232]	@ (8001660 <main+0x134>)
 8001576:	f007 f87f 	bl	8008678 <neai_classification_init>
 800157a:	4603      	mov	r3, r0
 800157c:	461a      	mov	r2, r3
 800157e:	4b39      	ldr	r3, [pc, #228]	@ (8001664 <main+0x138>)
 8001580:	701a      	strb	r2, [r3, #0]
    printf("Initialize NEAI library. NEAI init return: %d.\n",  neai_state);
 8001582:	4b38      	ldr	r3, [pc, #224]	@ (8001664 <main+0x138>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	4619      	mov	r1, r3
 8001588:	4837      	ldr	r0, [pc, #220]	@ (8001668 <main+0x13c>)
 800158a:	f008 fe9d 	bl	800a2c8 <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (drdy) {
 800158e:	4b37      	ldr	r3, [pc, #220]	@ (800166c <main+0x140>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	2b00      	cmp	r3, #0
 8001596:	d0fa      	beq.n	800158e <main+0x62>
		  /* Reset data ready condition */
		  drdy = 0;
 8001598:	4b34      	ldr	r3, [pc, #208]	@ (800166c <main+0x140>)
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
		  /* Read acceleration data */
		  memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 800159e:	2206      	movs	r2, #6
 80015a0:	2100      	movs	r1, #0
 80015a2:	4833      	ldr	r0, [pc, #204]	@ (8001670 <main+0x144>)
 80015a4:	f008 fffa 	bl	800a59c <memset>
		  lsm6dso_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 80015a8:	4931      	ldr	r1, [pc, #196]	@ (8001670 <main+0x144>)
 80015aa:	4829      	ldr	r0, [pc, #164]	@ (8001650 <main+0x124>)
 80015ac:	f005 ffec 	bl	8007588 <lsm6dso_acceleration_raw_get>
		  for (uint8_t i = 0; i < AXIS; i++) {
 80015b0:	2300      	movs	r3, #0
 80015b2:	71fb      	strb	r3, [r7, #7]
 80015b4:	e015      	b.n	80015e2 <main+0xb6>
			  neai_buffer[(AXIS * drdy_counter) + i] = lsm6dso_convert_accel_data_to_mg(data_raw_acceleration[i]);
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	4a2d      	ldr	r2, [pc, #180]	@ (8001670 <main+0x144>)
 80015ba:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 80015be:	4b2d      	ldr	r3, [pc, #180]	@ (8001674 <main+0x148>)
 80015c0:	881b      	ldrh	r3, [r3, #0]
 80015c2:	461a      	mov	r2, r3
 80015c4:	4613      	mov	r3, r2
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	441a      	add	r2, r3
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	18d4      	adds	r4, r2, r3
 80015ce:	4608      	mov	r0, r1
 80015d0:	f000 fc20 	bl	8001e14 <lsm6dso_convert_accel_data_to_mg>
 80015d4:	4603      	mov	r3, r0
 80015d6:	4a28      	ldr	r2, [pc, #160]	@ (8001678 <main+0x14c>)
 80015d8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
		  for (uint8_t i = 0; i < AXIS; i++) {
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	3301      	adds	r3, #1
 80015e0:	71fb      	strb	r3, [r7, #7]
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d9e6      	bls.n	80015b6 <main+0x8a>
		  }
		  drdy_counter++;
 80015e8:	4b22      	ldr	r3, [pc, #136]	@ (8001674 <main+0x148>)
 80015ea:	881b      	ldrh	r3, [r3, #0]
 80015ec:	3301      	adds	r3, #1
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	4b20      	ldr	r3, [pc, #128]	@ (8001674 <main+0x148>)
 80015f2:	801a      	strh	r2, [r3, #0]
		  if (drdy_counter >= SAMPLES) {
 80015f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001674 <main+0x148>)
 80015f6:	881b      	ldrh	r3, [r3, #0]
 80015f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80015fa:	d9c8      	bls.n	800158e <main+0x62>
			  /* Set Output Data Rate */
			  lsm6dso_xl_data_rate_set(&dev_ctx, LSM6DSO_XL_ODR_OFF);
 80015fc:	2100      	movs	r1, #0
 80015fe:	4814      	ldr	r0, [pc, #80]	@ (8001650 <main+0x124>)
 8001600:	f005 fec8 	bl	8007394 <lsm6dso_xl_data_rate_set>
#if (NEAI_MODE)
			  neai_state = neai_classification(neai_buffer, class_output_buffer, &id_class);
 8001604:	4a1d      	ldr	r2, [pc, #116]	@ (800167c <main+0x150>)
 8001606:	491e      	ldr	r1, [pc, #120]	@ (8001680 <main+0x154>)
 8001608:	481b      	ldr	r0, [pc, #108]	@ (8001678 <main+0x14c>)
 800160a:	f007 f907 	bl	800881c <neai_classification>
 800160e:	4603      	mov	r3, r0
 8001610:	461a      	mov	r2, r3
 8001612:	4b14      	ldr	r3, [pc, #80]	@ (8001664 <main+0x138>)
 8001614:	701a      	strb	r2, [r3, #0]
			  printf("Class: %s. NEAI classification return: %d.\r\n", id2class[id_class], neai_state);
 8001616:	4b19      	ldr	r3, [pc, #100]	@ (800167c <main+0x150>)
 8001618:	881b      	ldrh	r3, [r3, #0]
 800161a:	461a      	mov	r2, r3
 800161c:	4b19      	ldr	r3, [pc, #100]	@ (8001684 <main+0x158>)
 800161e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001622:	4a10      	ldr	r2, [pc, #64]	@ (8001664 <main+0x138>)
 8001624:	7812      	ldrb	r2, [r2, #0]
 8001626:	4619      	mov	r1, r3
 8001628:	4817      	ldr	r0, [pc, #92]	@ (8001688 <main+0x15c>)
 800162a:	f008 fe4d 	bl	800a2c8 <iprintf>
			  handleMovementActions();
 800162e:	f000 fe0d 	bl	800224c <handleMovementActions>
				  printf("%.3f ", neai_buffer[i]);
			  }
			  printf("\r\n");
#endif
			  /* Reset drdy_counter in order to get a new buffer */
			  drdy_counter = 0;
 8001632:	4b10      	ldr	r3, [pc, #64]	@ (8001674 <main+0x148>)
 8001634:	2200      	movs	r2, #0
 8001636:	801a      	strh	r2, [r3, #0]
			  /* Clean neai buffer */
			  memset(neai_buffer, 0x00, AXIS * SAMPLES * sizeof(float));
 8001638:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800163c:	2100      	movs	r1, #0
 800163e:	480e      	ldr	r0, [pc, #56]	@ (8001678 <main+0x14c>)
 8001640:	f008 ffac 	bl	800a59c <memset>
			  /* Set Output Data Rate */
			  lsm6dso_xl_data_rate_set(&dev_ctx, ACCELEROMETER_ODR);
 8001644:	2106      	movs	r1, #6
 8001646:	4802      	ldr	r0, [pc, #8]	@ (8001650 <main+0x124>)
 8001648:	f005 fea4 	bl	8007394 <lsm6dso_xl_data_rate_set>
	  if (drdy) {
 800164c:	e79f      	b.n	800158e <main+0x62>
 800164e:	bf00      	nop
 8001650:	200009e0 	.word	0x200009e0
 8001654:	08001cc5 	.word	0x08001cc5
 8001658:	08001cff 	.word	0x08001cff
 800165c:	2000025c 	.word	0x2000025c
 8001660:	0800e618 	.word	0x0800e618
 8001664:	200003d8 	.word	0x200003d8
 8001668:	0800e4fc 	.word	0x0800e4fc
 800166c:	200003dc 	.word	0x200003dc
 8001670:	200003d0 	.word	0x200003d0
 8001674:	200003de 	.word	0x200003de
 8001678:	200003e0 	.word	0x200003e0
 800167c:	200003da 	.word	0x200003da
 8001680:	20000a04 	.word	0x20000a04
 8001684:	20000000 	.word	0x20000000
 8001688:	0800e52c 	.word	0x0800e52c

0800168c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b092      	sub	sp, #72	@ 0x48
 8001690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	2234      	movs	r2, #52	@ 0x34
 8001698:	2100      	movs	r1, #0
 800169a:	4618      	mov	r0, r3
 800169c:	f008 ff7e 	bl	800a59c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a0:	463b      	mov	r3, r7
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	605a      	str	r2, [r3, #4]
 80016a8:	609a      	str	r2, [r3, #8]
 80016aa:	60da      	str	r2, [r3, #12]
 80016ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001724 <SystemClock_Config+0x98>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80016b6:	4a1b      	ldr	r2, [pc, #108]	@ (8001724 <SystemClock_Config+0x98>)
 80016b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016bc:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016be:	2302      	movs	r3, #2
 80016c0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016c2:	2301      	movs	r3, #1
 80016c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016c6:	2310      	movs	r3, #16
 80016c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ca:	2302      	movs	r3, #2
 80016cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016ce:	2300      	movs	r3, #0
 80016d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80016d2:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80016d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80016d8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80016dc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016de:	f107 0314 	add.w	r3, r7, #20
 80016e2:	4618      	mov	r0, r3
 80016e4:	f003 fb5a 	bl	8004d9c <HAL_RCC_OscConfig>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80016ee:	f000 fee3 	bl	80024b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016f2:	230f      	movs	r3, #15
 80016f4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016f6:	2303      	movs	r3, #3
 80016f8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016fa:	2300      	movs	r3, #0
 80016fc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016fe:	2300      	movs	r3, #0
 8001700:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001702:	2300      	movs	r3, #0
 8001704:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001706:	463b      	mov	r3, r7
 8001708:	2101      	movs	r1, #1
 800170a:	4618      	mov	r0, r3
 800170c:	f003 fe76 	bl	80053fc <HAL_RCC_ClockConfig>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001716:	f000 fecf 	bl	80024b8 <Error_Handler>
  }
}
 800171a:	bf00      	nop
 800171c:	3748      	adds	r7, #72	@ 0x48
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40007000 	.word	0x40007000

08001728 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800172e:	1d3b      	adds	r3, r7, #4
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001738:	4b25      	ldr	r3, [pc, #148]	@ (80017d0 <MX_ADC_Init+0xa8>)
 800173a:	4a26      	ldr	r2, [pc, #152]	@ (80017d4 <MX_ADC_Init+0xac>)
 800173c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800173e:	4b24      	ldr	r3, [pc, #144]	@ (80017d0 <MX_ADC_Init+0xa8>)
 8001740:	2200      	movs	r2, #0
 8001742:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001744:	4b22      	ldr	r3, [pc, #136]	@ (80017d0 <MX_ADC_Init+0xa8>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800174a:	4b21      	ldr	r3, [pc, #132]	@ (80017d0 <MX_ADC_Init+0xa8>)
 800174c:	2200      	movs	r2, #0
 800174e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001750:	4b1f      	ldr	r3, [pc, #124]	@ (80017d0 <MX_ADC_Init+0xa8>)
 8001752:	2200      	movs	r2, #0
 8001754:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001756:	4b1e      	ldr	r3, [pc, #120]	@ (80017d0 <MX_ADC_Init+0xa8>)
 8001758:	2200      	movs	r2, #0
 800175a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 800175c:	4b1c      	ldr	r3, [pc, #112]	@ (80017d0 <MX_ADC_Init+0xa8>)
 800175e:	2200      	movs	r2, #0
 8001760:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8001762:	4b1b      	ldr	r3, [pc, #108]	@ (80017d0 <MX_ADC_Init+0xa8>)
 8001764:	2200      	movs	r2, #0
 8001766:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8001768:	4b19      	ldr	r3, [pc, #100]	@ (80017d0 <MX_ADC_Init+0xa8>)
 800176a:	2200      	movs	r2, #0
 800176c:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 800176e:	4b18      	ldr	r3, [pc, #96]	@ (80017d0 <MX_ADC_Init+0xa8>)
 8001770:	2200      	movs	r2, #0
 8001772:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc.Init.NbrOfConversion = 1;
 8001776:	4b16      	ldr	r3, [pc, #88]	@ (80017d0 <MX_ADC_Init+0xa8>)
 8001778:	2201      	movs	r2, #1
 800177a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800177c:	4b14      	ldr	r3, [pc, #80]	@ (80017d0 <MX_ADC_Init+0xa8>)
 800177e:	2200      	movs	r2, #0
 8001780:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001784:	4b12      	ldr	r3, [pc, #72]	@ (80017d0 <MX_ADC_Init+0xa8>)
 8001786:	2210      	movs	r2, #16
 8001788:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800178a:	4b11      	ldr	r3, [pc, #68]	@ (80017d0 <MX_ADC_Init+0xa8>)
 800178c:	2200      	movs	r2, #0
 800178e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001790:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <MX_ADC_Init+0xa8>)
 8001792:	2200      	movs	r2, #0
 8001794:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001798:	480d      	ldr	r0, [pc, #52]	@ (80017d0 <MX_ADC_Init+0xa8>)
 800179a:	f001 fa4f 	bl	8002c3c <HAL_ADC_Init>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <MX_ADC_Init+0x80>
  {
    Error_Handler();
 80017a4:	f000 fe88 	bl	80024b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80017a8:	2300      	movs	r3, #0
 80017aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017ac:	2301      	movs	r3, #1
 80017ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 80017b0:	2300      	movs	r3, #0
 80017b2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80017b4:	1d3b      	adds	r3, r7, #4
 80017b6:	4619      	mov	r1, r3
 80017b8:	4805      	ldr	r0, [pc, #20]	@ (80017d0 <MX_ADC_Init+0xa8>)
 80017ba:	f001 fdd1 	bl	8003360 <HAL_ADC_ConfigChannel>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 80017c4:	f000 fe78 	bl	80024b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80017c8:	bf00      	nop
 80017ca:	3710      	adds	r7, #16
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000208 	.word	0x20000208
 80017d4:	40012400 	.word	0x40012400

080017d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017dc:	4b13      	ldr	r3, [pc, #76]	@ (800182c <MX_I2C1_Init+0x54>)
 80017de:	4a14      	ldr	r2, [pc, #80]	@ (8001830 <MX_I2C1_Init+0x58>)
 80017e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400;
 80017e2:	4b12      	ldr	r3, [pc, #72]	@ (800182c <MX_I2C1_Init+0x54>)
 80017e4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80017e8:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017ea:	4b10      	ldr	r3, [pc, #64]	@ (800182c <MX_I2C1_Init+0x54>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017f0:	4b0e      	ldr	r3, [pc, #56]	@ (800182c <MX_I2C1_Init+0x54>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017f6:	4b0d      	ldr	r3, [pc, #52]	@ (800182c <MX_I2C1_Init+0x54>)
 80017f8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017fe:	4b0b      	ldr	r3, [pc, #44]	@ (800182c <MX_I2C1_Init+0x54>)
 8001800:	2200      	movs	r2, #0
 8001802:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <MX_I2C1_Init+0x54>)
 8001806:	2200      	movs	r2, #0
 8001808:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800180a:	4b08      	ldr	r3, [pc, #32]	@ (800182c <MX_I2C1_Init+0x54>)
 800180c:	2200      	movs	r2, #0
 800180e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001810:	4b06      	ldr	r3, [pc, #24]	@ (800182c <MX_I2C1_Init+0x54>)
 8001812:	2200      	movs	r2, #0
 8001814:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001816:	4805      	ldr	r0, [pc, #20]	@ (800182c <MX_I2C1_Init+0x54>)
 8001818:	f002 fa9c 	bl	8003d54 <HAL_I2C_Init>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8001822:	f000 fe49 	bl	80024b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	2000025c 	.word	0x2000025c
 8001830:	40005400 	.word	0x40005400

08001834 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001838:	4b17      	ldr	r3, [pc, #92]	@ (8001898 <MX_SPI1_Init+0x64>)
 800183a:	4a18      	ldr	r2, [pc, #96]	@ (800189c <MX_SPI1_Init+0x68>)
 800183c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800183e:	4b16      	ldr	r3, [pc, #88]	@ (8001898 <MX_SPI1_Init+0x64>)
 8001840:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001844:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001846:	4b14      	ldr	r3, [pc, #80]	@ (8001898 <MX_SPI1_Init+0x64>)
 8001848:	2200      	movs	r2, #0
 800184a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800184c:	4b12      	ldr	r3, [pc, #72]	@ (8001898 <MX_SPI1_Init+0x64>)
 800184e:	2200      	movs	r2, #0
 8001850:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001852:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <MX_SPI1_Init+0x64>)
 8001854:	2200      	movs	r2, #0
 8001856:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001858:	4b0f      	ldr	r3, [pc, #60]	@ (8001898 <MX_SPI1_Init+0x64>)
 800185a:	2200      	movs	r2, #0
 800185c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800185e:	4b0e      	ldr	r3, [pc, #56]	@ (8001898 <MX_SPI1_Init+0x64>)
 8001860:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001864:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001866:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <MX_SPI1_Init+0x64>)
 8001868:	2200      	movs	r2, #0
 800186a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800186c:	4b0a      	ldr	r3, [pc, #40]	@ (8001898 <MX_SPI1_Init+0x64>)
 800186e:	2200      	movs	r2, #0
 8001870:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001872:	4b09      	ldr	r3, [pc, #36]	@ (8001898 <MX_SPI1_Init+0x64>)
 8001874:	2200      	movs	r2, #0
 8001876:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001878:	4b07      	ldr	r3, [pc, #28]	@ (8001898 <MX_SPI1_Init+0x64>)
 800187a:	2200      	movs	r2, #0
 800187c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800187e:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <MX_SPI1_Init+0x64>)
 8001880:	220a      	movs	r2, #10
 8001882:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001884:	4804      	ldr	r0, [pc, #16]	@ (8001898 <MX_SPI1_Init+0x64>)
 8001886:	f004 f87f 	bl	8005988 <HAL_SPI_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001890:	f000 fe12 	bl	80024b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	bd80      	pop	{r7, pc}
 8001898:	200002b0 	.word	0x200002b0
 800189c:	40013000 	.word	0x40013000

080018a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b08a      	sub	sp, #40	@ 0x28
 80018a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018a6:	f107 0318 	add.w	r3, r7, #24
 80018aa:	2200      	movs	r2, #0
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	605a      	str	r2, [r3, #4]
 80018b0:	609a      	str	r2, [r3, #8]
 80018b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b4:	f107 0310 	add.w	r3, r7, #16
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018be:	463b      	mov	r3, r7
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80018ca:	4b34      	ldr	r3, [pc, #208]	@ (800199c <MX_TIM3_Init+0xfc>)
 80018cc:	4a34      	ldr	r2, [pc, #208]	@ (80019a0 <MX_TIM3_Init+0x100>)
 80018ce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31;
 80018d0:	4b32      	ldr	r3, [pc, #200]	@ (800199c <MX_TIM3_Init+0xfc>)
 80018d2:	221f      	movs	r2, #31
 80018d4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018d6:	4b31      	ldr	r3, [pc, #196]	@ (800199c <MX_TIM3_Init+0xfc>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2278;
 80018dc:	4b2f      	ldr	r3, [pc, #188]	@ (800199c <MX_TIM3_Init+0xfc>)
 80018de:	f640 02e6 	movw	r2, #2278	@ 0x8e6
 80018e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018e4:	4b2d      	ldr	r3, [pc, #180]	@ (800199c <MX_TIM3_Init+0xfc>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018ea:	4b2c      	ldr	r3, [pc, #176]	@ (800199c <MX_TIM3_Init+0xfc>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018f0:	482a      	ldr	r0, [pc, #168]	@ (800199c <MX_TIM3_Init+0xfc>)
 80018f2:	f004 faf3 	bl	8005edc <HAL_TIM_Base_Init>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80018fc:	f000 fddc 	bl	80024b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001900:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001904:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001906:	f107 0318 	add.w	r3, r7, #24
 800190a:	4619      	mov	r1, r3
 800190c:	4823      	ldr	r0, [pc, #140]	@ (800199c <MX_TIM3_Init+0xfc>)
 800190e:	f004 fedf 	bl	80066d0 <HAL_TIM_ConfigClockSource>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001918:	f000 fdce 	bl	80024b8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800191c:	481f      	ldr	r0, [pc, #124]	@ (800199c <MX_TIM3_Init+0xfc>)
 800191e:	f004 fb95 	bl	800604c <HAL_TIM_PWM_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001928:	f000 fdc6 	bl	80024b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800192c:	2300      	movs	r3, #0
 800192e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001930:	2300      	movs	r3, #0
 8001932:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001934:	f107 0310 	add.w	r3, r7, #16
 8001938:	4619      	mov	r1, r3
 800193a:	4818      	ldr	r0, [pc, #96]	@ (800199c <MX_TIM3_Init+0xfc>)
 800193c:	f005 f9da 	bl	8006cf4 <HAL_TIMEx_MasterConfigSynchronization>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001946:	f000 fdb7 	bl	80024b8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800194a:	2360      	movs	r3, #96	@ 0x60
 800194c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 800194e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001952:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001954:	2300      	movs	r3, #0
 8001956:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800195c:	463b      	mov	r3, r7
 800195e:	2200      	movs	r2, #0
 8001960:	4619      	mov	r1, r3
 8001962:	480e      	ldr	r0, [pc, #56]	@ (800199c <MX_TIM3_Init+0xfc>)
 8001964:	f004 fdf2 	bl	800654c <HAL_TIM_PWM_ConfigChannel>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 800196e:	f000 fda3 	bl	80024b8 <Error_Handler>
  }
  sConfigOC.Pulse = 1845;
 8001972:	f240 7335 	movw	r3, #1845	@ 0x735
 8001976:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001978:	463b      	mov	r3, r7
 800197a:	2204      	movs	r2, #4
 800197c:	4619      	mov	r1, r3
 800197e:	4807      	ldr	r0, [pc, #28]	@ (800199c <MX_TIM3_Init+0xfc>)
 8001980:	f004 fde4 	bl	800654c <HAL_TIM_PWM_ConfigChannel>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800198a:	f000 fd95 	bl	80024b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800198e:	4803      	ldr	r0, [pc, #12]	@ (800199c <MX_TIM3_Init+0xfc>)
 8001990:	f000 fed2 	bl	8002738 <HAL_TIM_MspPostInit>

}
 8001994:	bf00      	nop
 8001996:	3728      	adds	r7, #40	@ 0x28
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000308 	.word	0x20000308
 80019a0:	40000400 	.word	0x40000400

080019a4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019aa:	463b      	mov	r3, r7
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80019b2:	4b15      	ldr	r3, [pc, #84]	@ (8001a08 <MX_TIM6_Init+0x64>)
 80019b4:	4a15      	ldr	r2, [pc, #84]	@ (8001a0c <MX_TIM6_Init+0x68>)
 80019b6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 31999;
 80019b8:	4b13      	ldr	r3, [pc, #76]	@ (8001a08 <MX_TIM6_Init+0x64>)
 80019ba:	f647 42ff 	movw	r2, #31999	@ 0x7cff
 80019be:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c0:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <MX_TIM6_Init+0x64>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 200;
 80019c6:	4b10      	ldr	r3, [pc, #64]	@ (8001a08 <MX_TIM6_Init+0x64>)
 80019c8:	22c8      	movs	r2, #200	@ 0xc8
 80019ca:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001a08 <MX_TIM6_Init+0x64>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80019d2:	480d      	ldr	r0, [pc, #52]	@ (8001a08 <MX_TIM6_Init+0x64>)
 80019d4:	f004 fa82 	bl	8005edc <HAL_TIM_Base_Init>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d001      	beq.n	80019e2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80019de:	f000 fd6b 	bl	80024b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e2:	2300      	movs	r3, #0
 80019e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80019ea:	463b      	mov	r3, r7
 80019ec:	4619      	mov	r1, r3
 80019ee:	4806      	ldr	r0, [pc, #24]	@ (8001a08 <MX_TIM6_Init+0x64>)
 80019f0:	f005 f980 	bl	8006cf4 <HAL_TIMEx_MasterConfigSynchronization>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80019fa:	f000 fd5d 	bl	80024b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	20000348 	.word	0x20000348
 8001a0c:	40001000 	.word	0x40001000

08001a10 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a14:	4b11      	ldr	r3, [pc, #68]	@ (8001a5c <MX_USART2_UART_Init+0x4c>)
 8001a16:	4a12      	ldr	r2, [pc, #72]	@ (8001a60 <MX_USART2_UART_Init+0x50>)
 8001a18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a1a:	4b10      	ldr	r3, [pc, #64]	@ (8001a5c <MX_USART2_UART_Init+0x4c>)
 8001a1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a22:	4b0e      	ldr	r3, [pc, #56]	@ (8001a5c <MX_USART2_UART_Init+0x4c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a28:	4b0c      	ldr	r3, [pc, #48]	@ (8001a5c <MX_USART2_UART_Init+0x4c>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a5c <MX_USART2_UART_Init+0x4c>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a34:	4b09      	ldr	r3, [pc, #36]	@ (8001a5c <MX_USART2_UART_Init+0x4c>)
 8001a36:	220c      	movs	r2, #12
 8001a38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a3a:	4b08      	ldr	r3, [pc, #32]	@ (8001a5c <MX_USART2_UART_Init+0x4c>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a40:	4b06      	ldr	r3, [pc, #24]	@ (8001a5c <MX_USART2_UART_Init+0x4c>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a46:	4805      	ldr	r0, [pc, #20]	@ (8001a5c <MX_USART2_UART_Init+0x4c>)
 8001a48:	f005 f9b2 	bl	8006db0 <HAL_UART_Init>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a52:	f000 fd31 	bl	80024b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20000388 	.word	0x20000388
 8001a60:	40004400 	.word	0x40004400

08001a64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b088      	sub	sp, #32
 8001a68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6a:	f107 030c 	add.w	r3, r7, #12
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	605a      	str	r2, [r3, #4]
 8001a74:	609a      	str	r2, [r3, #8]
 8001a76:	60da      	str	r2, [r3, #12]
 8001a78:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a7a:	4b45      	ldr	r3, [pc, #276]	@ (8001b90 <MX_GPIO_Init+0x12c>)
 8001a7c:	69db      	ldr	r3, [r3, #28]
 8001a7e:	4a44      	ldr	r2, [pc, #272]	@ (8001b90 <MX_GPIO_Init+0x12c>)
 8001a80:	f043 0304 	orr.w	r3, r3, #4
 8001a84:	61d3      	str	r3, [r2, #28]
 8001a86:	4b42      	ldr	r3, [pc, #264]	@ (8001b90 <MX_GPIO_Init+0x12c>)
 8001a88:	69db      	ldr	r3, [r3, #28]
 8001a8a:	f003 0304 	and.w	r3, r3, #4
 8001a8e:	60bb      	str	r3, [r7, #8]
 8001a90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a92:	4b3f      	ldr	r3, [pc, #252]	@ (8001b90 <MX_GPIO_Init+0x12c>)
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	4a3e      	ldr	r2, [pc, #248]	@ (8001b90 <MX_GPIO_Init+0x12c>)
 8001a98:	f043 0301 	orr.w	r3, r3, #1
 8001a9c:	61d3      	str	r3, [r2, #28]
 8001a9e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b90 <MX_GPIO_Init+0x12c>)
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	f003 0301 	and.w	r3, r3, #1
 8001aa6:	607b      	str	r3, [r7, #4]
 8001aa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aaa:	4b39      	ldr	r3, [pc, #228]	@ (8001b90 <MX_GPIO_Init+0x12c>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	4a38      	ldr	r2, [pc, #224]	@ (8001b90 <MX_GPIO_Init+0x12c>)
 8001ab0:	f043 0302 	orr.w	r3, r3, #2
 8001ab4:	61d3      	str	r3, [r2, #28]
 8001ab6:	4b36      	ldr	r3, [pc, #216]	@ (8001b90 <MX_GPIO_Init+0x12c>)
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	603b      	str	r3, [r7, #0]
 8001ac0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L0_Pin|L1_Pin|L2_Pin|L3_Pin
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f64f 4106 	movw	r1, #64518	@ 0xfc06
 8001ac8:	4832      	ldr	r0, [pc, #200]	@ (8001b94 <MX_GPIO_Init+0x130>)
 8001aca:	f002 f8f9 	bl	8003cc0 <HAL_GPIO_WritePin>
                          |L4_Pin|L5_Pin|L6_Pin|L7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ad4:	4830      	ldr	r0, [pc, #192]	@ (8001b98 <MX_GPIO_Init+0x134>)
 8001ad6:	f002 f8f3 	bl	8003cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ada:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ade:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ae0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ae4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001aea:	f107 030c 	add.w	r3, r7, #12
 8001aee:	4619      	mov	r1, r3
 8001af0:	482a      	ldr	r0, [pc, #168]	@ (8001b9c <MX_GPIO_Init+0x138>)
 8001af2:	f001 ff55 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : L0_Pin L1_Pin L2_Pin L3_Pin
                           L4_Pin L5_Pin L6_Pin L7_Pin */
  GPIO_InitStruct.Pin = L0_Pin|L1_Pin|L2_Pin|L3_Pin
 8001af6:	f64f 4306 	movw	r3, #64518	@ 0xfc06
 8001afa:	60fb      	str	r3, [r7, #12]
                          |L4_Pin|L5_Pin|L6_Pin|L7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afc:	2301      	movs	r3, #1
 8001afe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b00:	2300      	movs	r3, #0
 8001b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b08:	f107 030c 	add.w	r3, r7, #12
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4821      	ldr	r0, [pc, #132]	@ (8001b94 <MX_GPIO_Init+0x130>)
 8001b10:	f001 ff46 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001b14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001b18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b22:	2300      	movs	r3, #0
 8001b24:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001b26:	f107 030c 	add.w	r3, r7, #12
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	481a      	ldr	r0, [pc, #104]	@ (8001b98 <MX_GPIO_Init+0x134>)
 8001b2e:	f001 ff37 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP1_increaseSpeed_Pin BP2_reduceSpeed_Pin */
  GPIO_InitStruct.Pin = BP1_increaseSpeed_Pin|BP2_reduceSpeed_Pin;
 8001b32:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b36:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b38:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b42:	f107 030c 	add.w	r3, r7, #12
 8001b46:	4619      	mov	r1, r3
 8001b48:	4813      	ldr	r0, [pc, #76]	@ (8001b98 <MX_GPIO_Init+0x134>)
 8001b4a:	f001 ff29 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_ACC_INT_Pin */
  GPIO_InitStruct.Pin = GYRO_ACC_INT_Pin;
 8001b4e:	2320      	movs	r3, #32
 8001b50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b52:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_ACC_INT_GPIO_Port, &GPIO_InitStruct);
 8001b5c:	f107 030c 	add.w	r3, r7, #12
 8001b60:	4619      	mov	r1, r3
 8001b62:	480c      	ldr	r0, [pc, #48]	@ (8001b94 <MX_GPIO_Init+0x130>)
 8001b64:	f001 ff1c 	bl	80039a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	2017      	movs	r0, #23
 8001b6e:	f001 fee0 	bl	8003932 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b72:	2017      	movs	r0, #23
 8001b74:	f001 fef9 	bl	800396a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	2028      	movs	r0, #40	@ 0x28
 8001b7e:	f001 fed8 	bl	8003932 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b82:	2028      	movs	r0, #40	@ 0x28
 8001b84:	f001 fef1 	bl	800396a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b88:	bf00      	nop
 8001b8a:	3720      	adds	r7, #32
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40023800 	.word	0x40023800
 8001b94:	40020400 	.word	0x40020400
 8001b98:	40020000 	.word	0x40020000
 8001b9c:	40020800 	.word	0x40020800

08001ba0 <__io_putchar>:
  * @brief  Redirecting stdout to USART2 which is connected on the STLINK port
  * @retval
  * @param
  */
int __io_putchar(int ch)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 uint8_t c[1];
 c[0] = ch & 0x00FF;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	733b      	strb	r3, [r7, #12]
 HAL_UART_Transmit(&huart2, &*c, 1, 10);
 8001bae:	f107 010c 	add.w	r1, r7, #12
 8001bb2:	230a      	movs	r3, #10
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	4804      	ldr	r0, [pc, #16]	@ (8001bc8 <__io_putchar+0x28>)
 8001bb8:	f005 f94a 	bl	8006e50 <HAL_UART_Transmit>
 return ch;
 8001bbc:	687b      	ldr	r3, [r7, #4]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000388 	.word	0x20000388

08001bcc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin) {
 8001bd6:	88fb      	ldrh	r3, [r7, #6]
 8001bd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bdc:	d036      	beq.n	8001c4c <HAL_GPIO_EXTI_Callback+0x80>
 8001bde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001be2:	dc5b      	bgt.n	8001c9c <HAL_GPIO_EXTI_Callback+0xd0>
 8001be4:	2b20      	cmp	r3, #32
 8001be6:	d003      	beq.n	8001bf0 <HAL_GPIO_EXTI_Callback+0x24>
 8001be8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001bec:	d005      	beq.n	8001bfa <HAL_GPIO_EXTI_Callback+0x2e>
				  printf("Motor speed at already at min speed:%lu\r\n", TIM3->CCR1);
			  }
			  flag_ccr1 = TIM3->CCR1;
		  }
	}
}
 8001bee:	e055      	b.n	8001c9c <HAL_GPIO_EXTI_Callback+0xd0>
		  drdy = 1;
 8001bf0:	4b2c      	ldr	r3, [pc, #176]	@ (8001ca4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	701a      	strb	r2, [r3, #0]
		  break;
 8001bf6:	bf00      	nop
}
 8001bf8:	e050      	b.n	8001c9c <HAL_GPIO_EXTI_Callback+0xd0>
		  if (!debounce_flag) {
 8001bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8001ca8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d124      	bne.n	8001c4c <HAL_GPIO_EXTI_Callback+0x80>
			  debounce_flag = 1;
 8001c02:	4b29      	ldr	r3, [pc, #164]	@ (8001ca8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	701a      	strb	r2, [r3, #0]
			  __HAL_TIM_SET_COUNTER(&htim6, 0);
 8001c08:	4b28      	ldr	r3, [pc, #160]	@ (8001cac <HAL_GPIO_EXTI_Callback+0xe0>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	625a      	str	r2, [r3, #36]	@ 0x24
			  HAL_TIM_Base_Start_IT(&htim6);
 8001c10:	4826      	ldr	r0, [pc, #152]	@ (8001cac <HAL_GPIO_EXTI_Callback+0xe0>)
 8001c12:	f004 f9a3 	bl	8005f5c <HAL_TIM_Base_Start_IT>
			  if(TIM3->CCR1 < 1000) {
 8001c16:	4b26      	ldr	r3, [pc, #152]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c1e:	d20b      	bcs.n	8001c38 <HAL_GPIO_EXTI_Callback+0x6c>
				  TIM3->CCR1 = TIM3->CCR1 + 125;
 8001c20:	4b23      	ldr	r3, [pc, #140]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c24:	4a22      	ldr	r2, [pc, #136]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c26:	337d      	adds	r3, #125	@ 0x7d
 8001c28:	6353      	str	r3, [r2, #52]	@ 0x34
				  printf("Motor speed:%lu\r\n", TIM3->CCR1);
 8001c2a:	4b21      	ldr	r3, [pc, #132]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4820      	ldr	r0, [pc, #128]	@ (8001cb4 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001c32:	f008 fb49 	bl	800a2c8 <iprintf>
 8001c36:	e005      	b.n	8001c44 <HAL_GPIO_EXTI_Callback+0x78>
				  printf("Motor speed at already at max speed:%lu\r\n", TIM3->CCR1);
 8001c38:	4b1d      	ldr	r3, [pc, #116]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	481e      	ldr	r0, [pc, #120]	@ (8001cb8 <HAL_GPIO_EXTI_Callback+0xec>)
 8001c40:	f008 fb42 	bl	800a2c8 <iprintf>
			  flag_ccr1 = TIM3->CCR1;
 8001c44:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c48:	4a1c      	ldr	r2, [pc, #112]	@ (8001cbc <HAL_GPIO_EXTI_Callback+0xf0>)
 8001c4a:	6013      	str	r3, [r2, #0]
		  if (!debounce_flag) {
 8001c4c:	4b16      	ldr	r3, [pc, #88]	@ (8001ca8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d123      	bne.n	8001c9c <HAL_GPIO_EXTI_Callback+0xd0>
			  debounce_flag = 1;
 8001c54:	4b14      	ldr	r3, [pc, #80]	@ (8001ca8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	701a      	strb	r2, [r3, #0]
			  __HAL_TIM_SET_COUNTER(&htim6, 0);
 8001c5a:	4b14      	ldr	r3, [pc, #80]	@ (8001cac <HAL_GPIO_EXTI_Callback+0xe0>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	625a      	str	r2, [r3, #36]	@ 0x24
			  HAL_TIM_Base_Start_IT(&htim6);
 8001c62:	4812      	ldr	r0, [pc, #72]	@ (8001cac <HAL_GPIO_EXTI_Callback+0xe0>)
 8001c64:	f004 f97a 	bl	8005f5c <HAL_TIM_Base_Start_IT>
			  if(TIM3->CCR1 > 125) {
 8001c68:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c6c:	2b7d      	cmp	r3, #125	@ 0x7d
 8001c6e:	d90b      	bls.n	8001c88 <HAL_GPIO_EXTI_Callback+0xbc>
				  TIM3->CCR1 = TIM3->CCR1 - 125;
 8001c70:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c74:	4a0e      	ldr	r2, [pc, #56]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c76:	3b7d      	subs	r3, #125	@ 0x7d
 8001c78:	6353      	str	r3, [r2, #52]	@ 0x34
				  printf("Motor speed:%lu\r\n", TIM3->CCR1);
 8001c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c7e:	4619      	mov	r1, r3
 8001c80:	480c      	ldr	r0, [pc, #48]	@ (8001cb4 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001c82:	f008 fb21 	bl	800a2c8 <iprintf>
 8001c86:	e005      	b.n	8001c94 <HAL_GPIO_EXTI_Callback+0xc8>
				  printf("Motor speed at already at min speed:%lu\r\n", TIM3->CCR1);
 8001c88:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	480c      	ldr	r0, [pc, #48]	@ (8001cc0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001c90:	f008 fb1a 	bl	800a2c8 <iprintf>
			  flag_ccr1 = TIM3->CCR1;
 8001c94:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c98:	4a08      	ldr	r2, [pc, #32]	@ (8001cbc <HAL_GPIO_EXTI_Callback+0xf0>)
 8001c9a:	6013      	str	r3, [r2, #0]
}
 8001c9c:	bf00      	nop
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	200003dc 	.word	0x200003dc
 8001ca8:	200009f8 	.word	0x200009f8
 8001cac:	20000348 	.word	0x20000348
 8001cb0:	40000400 	.word	0x40000400
 8001cb4:	0800e55c 	.word	0x0800e55c
 8001cb8:	0800e570 	.word	0x0800e570
 8001cbc:	200009fc 	.word	0x200009fc
 8001cc0:	0800e59c 	.word	0x0800e59c

08001cc4 <platform_write>:
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
                              uint16_t len)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b088      	sub	sp, #32
 8001cc8:	af04      	add	r7, sp, #16
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	607a      	str	r2, [r7, #4]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	460b      	mov	r3, r1
 8001cd2:	72fb      	strb	r3, [r7, #11]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LSM6DSO_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 8001cd8:	7afb      	ldrb	r3, [r7, #11]
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ce0:	9302      	str	r3, [sp, #8]
 8001ce2:	893b      	ldrh	r3, [r7, #8]
 8001ce4:	9301      	str	r3, [sp, #4]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	2301      	movs	r3, #1
 8001cec:	21d7      	movs	r1, #215	@ 0xd7
 8001cee:	68f8      	ldr	r0, [r7, #12]
 8001cf0:	f002 f974 	bl	8003fdc <HAL_I2C_Mem_Write>
  return 0;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <platform_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b088      	sub	sp, #32
 8001d02:	af04      	add	r7, sp, #16
 8001d04:	60f8      	str	r0, [r7, #12]
 8001d06:	607a      	str	r2, [r7, #4]
 8001d08:	461a      	mov	r2, r3
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	72fb      	strb	r3, [r7, #11]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LSM6DSO_I2C_ADD_H, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8001d12:	7afb      	ldrb	r3, [r7, #11]
 8001d14:	b29a      	uxth	r2, r3
 8001d16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d1a:	9302      	str	r3, [sp, #8]
 8001d1c:	893b      	ldrh	r3, [r7, #8]
 8001d1e:	9301      	str	r3, [sp, #4]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	2301      	movs	r3, #1
 8001d26:	21d7      	movs	r1, #215	@ 0xd7
 8001d28:	68f8      	ldr	r0, [r7, #12]
 8001d2a:	f002 fa51 	bl	80041d0 <HAL_I2C_Mem_Read>
  return 0;
 8001d2e:	2300      	movs	r3, #0
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3710      	adds	r7, #16
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <lsm6dso_initialize>:
 *
 * @return No
 *
 */
static void lsm6dso_initialize()
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  lsm6dso_initialize_basics();
 8001d3c:	f000 f80e 	bl	8001d5c <lsm6dso_initialize_basics>
#ifdef ACCELEROMETER
  /* Accelelerometer configuration */
  lsm6dso_xl_data_rate_set(&dev_ctx, ACCELEROMETER_ODR);
 8001d40:	2106      	movs	r1, #6
 8001d42:	4805      	ldr	r0, [pc, #20]	@ (8001d58 <lsm6dso_initialize+0x20>)
 8001d44:	f005 fb26 	bl	8007394 <lsm6dso_xl_data_rate_set>
  lsm6dso_xl_full_scale_set(&dev_ctx, ACCELEROMETER_FS);
 8001d48:	2102      	movs	r1, #2
 8001d4a:	4803      	ldr	r0, [pc, #12]	@ (8001d58 <lsm6dso_initialize+0x20>)
 8001d4c:	f005 fafc 	bl	8007348 <lsm6dso_xl_full_scale_set>
#else
  /* Gyroscope configuration */
  lsm6dso_gy_data_rate_set(&dev_ctx, GYROSCOPE_ODR);
  lsm6dso_gy_full_scale_set(&dev_ctx, GYROSCOPE_FS);
#endif
  lsm6dso_initialize_fifo();
 8001d50:	f000 f82c 	bl	8001dac <lsm6dso_initialize_fifo>
}
 8001d54:	bf00      	nop
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	200009e0 	.word	0x200009e0

08001d5c <lsm6dso_initialize_basics>:
 *
 * @return No
 *
 */
static void lsm6dso_initialize_basics()
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* Check device ID */
  whoamI = 0;
 8001d60:	4b0f      	ldr	r3, [pc, #60]	@ (8001da0 <lsm6dso_initialize_basics+0x44>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	701a      	strb	r2, [r3, #0]

  do {
    HAL_Delay(20);
 8001d66:	2014      	movs	r0, #20
 8001d68:	f000 ff46 	bl	8002bf8 <HAL_Delay>
    lsm6dso_device_id_get(&dev_ctx, &whoamI);
 8001d6c:	490c      	ldr	r1, [pc, #48]	@ (8001da0 <lsm6dso_initialize_basics+0x44>)
 8001d6e:	480d      	ldr	r0, [pc, #52]	@ (8001da4 <lsm6dso_initialize_basics+0x48>)
 8001d70:	f005 fc6f 	bl	8007652 <lsm6dso_device_id_get>
  } while(whoamI != LSM6DSO_ID);
 8001d74:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <lsm6dso_initialize_basics+0x44>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	2b6c      	cmp	r3, #108	@ 0x6c
 8001d7a:	d1f4      	bne.n	8001d66 <lsm6dso_initialize_basics+0xa>

  /* Restore default configuration */
  lsm6dso_reset_set(&dev_ctx, PROPERTY_ENABLE);
 8001d7c:	2101      	movs	r1, #1
 8001d7e:	4809      	ldr	r0, [pc, #36]	@ (8001da4 <lsm6dso_initialize_basics+0x48>)
 8001d80:	f005 fc78 	bl	8007674 <lsm6dso_reset_set>

  do {
    lsm6dso_reset_get(&dev_ctx, &rst);
 8001d84:	4908      	ldr	r1, [pc, #32]	@ (8001da8 <lsm6dso_initialize_basics+0x4c>)
 8001d86:	4807      	ldr	r0, [pc, #28]	@ (8001da4 <lsm6dso_initialize_basics+0x48>)
 8001d88:	f005 fc9a 	bl	80076c0 <lsm6dso_reset_get>
  } while (rst);
 8001d8c:	4b06      	ldr	r3, [pc, #24]	@ (8001da8 <lsm6dso_initialize_basics+0x4c>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1f7      	bne.n	8001d84 <lsm6dso_initialize_basics+0x28>

  /* Disable I3C interface */
  lsm6dso_i3c_disable_set(&dev_ctx, LSM6DSO_I3C_DISABLE);
 8001d94:	2180      	movs	r1, #128	@ 0x80
 8001d96:	4803      	ldr	r0, [pc, #12]	@ (8001da4 <lsm6dso_initialize_basics+0x48>)
 8001d98:	f005 fcab 	bl	80076f2 <lsm6dso_i3c_disable_set>
}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	200003d6 	.word	0x200003d6
 8001da4:	200009e0 	.word	0x200009e0
 8001da8:	200003d7 	.word	0x200003d7

08001dac <lsm6dso_initialize_fifo>:
 *
 * @return No
 *
 */
static void lsm6dso_initialize_fifo()
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
#ifdef ACCELEROMETER
  /* Batch odr config */
  lsm6dso_fifo_xl_batch_set(&dev_ctx, ACCELEROMETER_ODR);
 8001db2:	2106      	movs	r1, #6
 8001db4:	4815      	ldr	r0, [pc, #84]	@ (8001e0c <lsm6dso_initialize_fifo+0x60>)
 8001db6:	f005 fd1c 	bl	80077f2 <lsm6dso_fifo_xl_batch_set>
  lsm6dso_fifo_gy_batch_set(&dev_ctx, 0);
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4813      	ldr	r0, [pc, #76]	@ (8001e0c <lsm6dso_initialize_fifo+0x60>)
 8001dbe:	f005 fd3e 	bl	800783e <lsm6dso_fifo_gy_batch_set>
  /* Batch odr config */
  lsm6dso_fifo_xl_batch_set(&dev_ctx, 0);
  lsm6dso_fifo_gy_batch_set(&dev_ctx, GYROSCOPE_ODR);
#endif
  /* FIFO MODE */
  lsm6dso_fifo_mode_set(&dev_ctx, LSM6DSO_FIFO_MODE);
 8001dc2:	2101      	movs	r1, #1
 8001dc4:	4811      	ldr	r0, [pc, #68]	@ (8001e0c <lsm6dso_initialize_fifo+0x60>)
 8001dc6:	f005 fd60 	bl	800788a <lsm6dso_fifo_mode_set>
  /* Watermark config */
  if (SAMPLES <= MAX_FIFO_SIZE) {
    lsm6dso_fifo_watermark_set(&dev_ctx, (uint16_t) SAMPLES);
 8001dca:	2180      	movs	r1, #128	@ 0x80
 8001dcc:	480f      	ldr	r0, [pc, #60]	@ (8001e0c <lsm6dso_initialize_fifo+0x60>)
 8001dce:	f005 fcd8 	bl	8007782 <lsm6dso_fifo_watermark_set>
  }
  else {
    lsm6dso_fifo_watermark_set(&dev_ctx, (uint16_t) MAX_FIFO_SIZE);
  }
  /* Need to enable interrupt pin when wtm is reached */
  uint8_t ctrl = 0x08;
 8001dd2:	2308      	movs	r3, #8
 8001dd4:	71fb      	strb	r3, [r7, #7]
  lsm6dso_write_reg(&dev_ctx, LSM6DSO_INT1_CTRL, (uint8_t *) &ctrl, 1);
 8001dd6:	1dfa      	adds	r2, r7, #7
 8001dd8:	2301      	movs	r3, #1
 8001dda:	210d      	movs	r1, #13
 8001ddc:	480b      	ldr	r0, [pc, #44]	@ (8001e0c <lsm6dso_initialize_fifo+0x60>)
 8001dde:	f005 fa7f 	bl	80072e0 <lsm6dso_write_reg>

  /* Configuration de l'interrupt DATA_READY sur INT1 */
  lsm6dso_pin_int1_route_t int1_route = {0};
 8001de2:	463b      	mov	r3, r7
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	809a      	strh	r2, [r3, #4]
  int1_route.drdy_xl = 1;  // Active l'interrupt data-ready pour l'acclromtre
 8001dea:	783b      	ldrb	r3, [r7, #0]
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	703b      	strb	r3, [r7, #0]
  lsm6dso_pin_int1_route_set(&dev_ctx, int1_route);
 8001df2:	463b      	mov	r3, r7
 8001df4:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001df8:	4804      	ldr	r0, [pc, #16]	@ (8001e0c <lsm6dso_initialize_fifo+0x60>)
 8001dfa:	f005 fddb 	bl	80079b4 <lsm6dso_pin_int1_route_set>

  printf("Interrupt DATA_READY configuree sur INT1\n");
 8001dfe:	4804      	ldr	r0, [pc, #16]	@ (8001e10 <lsm6dso_initialize_fifo+0x64>)
 8001e00:	f008 faca 	bl	800a398 <puts>
}
 8001e04:	bf00      	nop
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	200009e0 	.word	0x200009e0
 8001e10:	0800e5c8 	.word	0x0800e5c8

08001e14 <lsm6dso_convert_accel_data_to_mg>:
 *
 * @return The converted value in milli-G' (mg)
 *
 */
static float lsm6dso_convert_accel_data_to_mg(int16_t accel_raw_data)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	80fb      	strh	r3, [r7, #6]
  float accel_data_mg = 0.0;
 8001e1e:	f04f 0300 	mov.w	r3, #0
 8001e22:	60fb      	str	r3, [r7, #12]
  {
  case LSM6DSO_2g:
    accel_data_mg = lsm6dso_from_fs2_to_mg(accel_raw_data);
    break;
  case LSM6DSO_4g:
    accel_data_mg = lsm6dso_from_fs4_to_mg(accel_raw_data);
 8001e24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f005 fa77 	bl	800731c <lsm6dso_from_fs4_to_mg>
 8001e2e:	60f8      	str	r0, [r7, #12]
    break;
 8001e30:	bf00      	nop
  default:
    accel_data_mg = 0.0;
    break;
  }
#endif
  return accel_data_mg;
 8001e32:	68fb      	ldr	r3, [r7, #12]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3710      	adds	r7, #16
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <iks01a3_i2c_stuck_quirk>:
 *
 * As a workaround we simply configure the SCL pin as a GPIO and send a burst
 * of pulses to bring the sensor back to an idle state.
 */
static void iks01a3_i2c_stuck_quirk(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b088      	sub	sp, #32
 8001e40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e42:	f107 0308 	add.w	r3, r7, #8
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	605a      	str	r2, [r3, #4]
 8001e4c:	609a      	str	r2, [r3, #8]
 8001e4e:	60da      	str	r2, [r3, #12]
 8001e50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e52:	4b20      	ldr	r3, [pc, #128]	@ (8001ed4 <iks01a3_i2c_stuck_quirk+0x98>)
 8001e54:	69db      	ldr	r3, [r3, #28]
 8001e56:	4a1f      	ldr	r2, [pc, #124]	@ (8001ed4 <iks01a3_i2c_stuck_quirk+0x98>)
 8001e58:	f043 0302 	orr.w	r3, r3, #2
 8001e5c:	61d3      	str	r3, [r2, #28]
 8001e5e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed4 <iks01a3_i2c_stuck_quirk+0x98>)
 8001e60:	69db      	ldr	r3, [r3, #28]
 8001e62:	f003 0302 	and.w	r3, r3, #2
 8001e66:	607b      	str	r3, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]

  /* Configure SCL as a GPIO */
  GPIO_InitStruct.Pin = SCL_PIN;
 8001e6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e70:	2301      	movs	r3, #1
 8001e72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e7c:	2304      	movs	r3, #4
 8001e7e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SCL_PORT, &GPIO_InitStruct);
 8001e80:	f107 0308 	add.w	r3, r7, #8
 8001e84:	4619      	mov	r1, r3
 8001e86:	4814      	ldr	r0, [pc, #80]	@ (8001ed8 <iks01a3_i2c_stuck_quirk+0x9c>)
 8001e88:	f001 fd8a 	bl	80039a0 <HAL_GPIO_Init>

  /* Send a burst of pulses on SCL */
  int pulses = 20;
 8001e8c:	2314      	movs	r3, #20
 8001e8e:	61fb      	str	r3, [r7, #28]
  do {
    HAL_Delay(1);
 8001e90:	2001      	movs	r0, #1
 8001e92:	f000 feb1 	bl	8002bf8 <HAL_Delay>
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_RESET);
 8001e96:	2200      	movs	r2, #0
 8001e98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e9c:	480e      	ldr	r0, [pc, #56]	@ (8001ed8 <iks01a3_i2c_stuck_quirk+0x9c>)
 8001e9e:	f001 ff0f 	bl	8003cc0 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001ea2:	2001      	movs	r0, #1
 8001ea4:	f000 fea8 	bl	8002bf8 <HAL_Delay>
    HAL_GPIO_WritePin(SCL_PORT, SCL_PIN, GPIO_PIN_SET);
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001eae:	480a      	ldr	r0, [pc, #40]	@ (8001ed8 <iks01a3_i2c_stuck_quirk+0x9c>)
 8001eb0:	f001 ff06 	bl	8003cc0 <HAL_GPIO_WritePin>
  } while (pulses--);
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	1e5a      	subs	r2, r3, #1
 8001eb8:	61fa      	str	r2, [r7, #28]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1e8      	bne.n	8001e90 <iks01a3_i2c_stuck_quirk+0x54>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8001ebe:	4b05      	ldr	r3, [pc, #20]	@ (8001ed4 <iks01a3_i2c_stuck_quirk+0x98>)
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	4a04      	ldr	r2, [pc, #16]	@ (8001ed4 <iks01a3_i2c_stuck_quirk+0x98>)
 8001ec4:	f023 0302 	bic.w	r3, r3, #2
 8001ec8:	61d3      	str	r3, [r2, #28]
}
 8001eca:	bf00      	nop
 8001ecc:	3720      	adds	r7, #32
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40023800 	.word	0x40023800
 8001ed8:	40020400 	.word	0x40020400

08001edc <clearAllLEDs>:


void clearAllLEDs(void) {
 8001edc:	b590      	push	{r4, r7, lr}
 8001ede:	b087      	sub	sp, #28
 8001ee0:	af00      	add	r7, sp, #0
    uint16_t L_Pin[8] = {L0_Pin, L1_Pin, L2_Pin, L3_Pin, L4_Pin, L5_Pin, L6_Pin, L7_Pin};
 8001ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8001f20 <clearAllLEDs+0x44>)
 8001ee4:	1d3c      	adds	r4, r7, #4
 8001ee6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ee8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    for (int i = 0; i < 8; i++) {
 8001eec:	2300      	movs	r3, #0
 8001eee:	617b      	str	r3, [r7, #20]
 8001ef0:	e00d      	b.n	8001f0e <clearAllLEDs+0x32>
        HAL_GPIO_WritePin(L0_GPIO_Port, L_Pin[i], GPIO_PIN_RESET);
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	3318      	adds	r3, #24
 8001ef8:	443b      	add	r3, r7
 8001efa:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001efe:	2200      	movs	r2, #0
 8001f00:	4619      	mov	r1, r3
 8001f02:	4808      	ldr	r0, [pc, #32]	@ (8001f24 <clearAllLEDs+0x48>)
 8001f04:	f001 fedc 	bl	8003cc0 <HAL_GPIO_WritePin>
    for (int i = 0; i < 8; i++) {
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	617b      	str	r3, [r7, #20]
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	2b07      	cmp	r3, #7
 8001f12:	ddee      	ble.n	8001ef2 <clearAllLEDs+0x16>
    }
    MAX7219_Clear();
 8001f14:	f006 fb2f 	bl	8008576 <MAX7219_Clear>
}
 8001f18:	bf00      	nop
 8001f1a:	371c      	adds	r7, #28
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd90      	pop	{r4, r7, pc}
 8001f20:	0800e5f4 	.word	0x0800e5f4
 8001f24:	40020400 	.word	0x40020400

08001f28 <upDownSequence>:


void upDownSequence(void) {
 8001f28:	b590      	push	{r4, r7, lr}
 8001f2a:	b087      	sub	sp, #28
 8001f2c:	af00      	add	r7, sp, #0
	uint16_t L_Pin[8] = {L0_Pin, L1_Pin, L2_Pin, L3_Pin, L4_Pin, L5_Pin, L6_Pin, L7_Pin};
 8001f2e:	4b4a      	ldr	r3, [pc, #296]	@ (8002058 <upDownSequence+0x130>)
 8001f30:	463c      	mov	r4, r7
 8001f32:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	MAX7219_DisplayChar(1, 'U');
 8001f38:	2155      	movs	r1, #85	@ 0x55
 8001f3a:	2001      	movs	r0, #1
 8001f3c:	f006 fb31 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(2, 'P');
 8001f40:	2150      	movs	r1, #80	@ 0x50
 8001f42:	2002      	movs	r0, #2
 8001f44:	f006 fb2d 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(3, 'D');
 8001f48:	2144      	movs	r1, #68	@ 0x44
 8001f4a:	2003      	movs	r0, #3
 8001f4c:	f006 fb29 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(4, 'O');
 8001f50:	214f      	movs	r1, #79	@ 0x4f
 8001f52:	2004      	movs	r0, #4
 8001f54:	f006 fb25 	bl	80085a2 <MAX7219_DisplayChar>

	HAL_GPIO_WritePin(L0_GPIO_Port, L0_Pin, GPIO_PIN_SET);
 8001f58:	2201      	movs	r2, #1
 8001f5a:	2102      	movs	r1, #2
 8001f5c:	483f      	ldr	r0, [pc, #252]	@ (800205c <upDownSequence+0x134>)
 8001f5e:	f001 feaf 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 8001f62:	2200      	movs	r2, #0
 8001f64:	2104      	movs	r1, #4
 8001f66:	483d      	ldr	r0, [pc, #244]	@ (800205c <upDownSequence+0x134>)
 8001f68:	f001 feaa 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_SET);
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f72:	483a      	ldr	r0, [pc, #232]	@ (800205c <upDownSequence+0x134>)
 8001f74:	f001 fea4 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L3_GPIO_Port, L3_Pin, GPIO_PIN_RESET);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001f7e:	4837      	ldr	r0, [pc, #220]	@ (800205c <upDownSequence+0x134>)
 8001f80:	f001 fe9e 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L4_GPIO_Port, L4_Pin, GPIO_PIN_SET);
 8001f84:	2201      	movs	r2, #1
 8001f86:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f8a:	4834      	ldr	r0, [pc, #208]	@ (800205c <upDownSequence+0x134>)
 8001f8c:	f001 fe98 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L5_GPIO_Port, L5_Pin, GPIO_PIN_RESET);
 8001f90:	2200      	movs	r2, #0
 8001f92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f96:	4831      	ldr	r0, [pc, #196]	@ (800205c <upDownSequence+0x134>)
 8001f98:	f001 fe92 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L6_GPIO_Port, L6_Pin, GPIO_PIN_SET);
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001fa2:	482e      	ldr	r0, [pc, #184]	@ (800205c <upDownSequence+0x134>)
 8001fa4:	f001 fe8c 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L7_GPIO_Port, L7_Pin, GPIO_PIN_RESET);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fae:	482b      	ldr	r0, [pc, #172]	@ (800205c <upDownSequence+0x134>)
 8001fb0:	f001 fe86 	bl	8003cc0 <HAL_GPIO_WritePin>

	for (int i = 0; i < 8; i++) {
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	e019      	b.n	8001fee <upDownSequence+0xc6>
		for (int j = 0; j < 8; j++) {
 8001fba:	2300      	movs	r3, #0
 8001fbc:	613b      	str	r3, [r7, #16]
 8001fbe:	e00c      	b.n	8001fda <upDownSequence+0xb2>
			HAL_GPIO_TogglePin(L0_GPIO_Port, L_Pin[j]);
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	3318      	adds	r3, #24
 8001fc6:	443b      	add	r3, r7
 8001fc8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4823      	ldr	r0, [pc, #140]	@ (800205c <upDownSequence+0x134>)
 8001fd0:	f001 fe8e 	bl	8003cf0 <HAL_GPIO_TogglePin>
		for (int j = 0; j < 8; j++) {
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	613b      	str	r3, [r7, #16]
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	2b07      	cmp	r3, #7
 8001fde:	ddef      	ble.n	8001fc0 <upDownSequence+0x98>
		}
		HAL_Delay(500);
 8001fe0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001fe4:	f000 fe08 	bl	8002bf8 <HAL_Delay>
	for (int i = 0; i < 8; i++) {
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	3301      	adds	r3, #1
 8001fec:	617b      	str	r3, [r7, #20]
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	2b07      	cmp	r3, #7
 8001ff2:	dde2      	ble.n	8001fba <upDownSequence+0x92>
	}

	HAL_GPIO_WritePin(L0_GPIO_Port, L0_Pin, GPIO_PIN_RESET);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	2102      	movs	r1, #2
 8001ff8:	4818      	ldr	r0, [pc, #96]	@ (800205c <upDownSequence+0x134>)
 8001ffa:	f001 fe61 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L1_GPIO_Port, L1_Pin, GPIO_PIN_RESET);
 8001ffe:	2200      	movs	r2, #0
 8002000:	2104      	movs	r1, #4
 8002002:	4816      	ldr	r0, [pc, #88]	@ (800205c <upDownSequence+0x134>)
 8002004:	f001 fe5c 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L2_GPIO_Port, L2_Pin, GPIO_PIN_RESET);
 8002008:	2200      	movs	r2, #0
 800200a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800200e:	4813      	ldr	r0, [pc, #76]	@ (800205c <upDownSequence+0x134>)
 8002010:	f001 fe56 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L3_GPIO_Port, L3_Pin, GPIO_PIN_RESET);
 8002014:	2200      	movs	r2, #0
 8002016:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800201a:	4810      	ldr	r0, [pc, #64]	@ (800205c <upDownSequence+0x134>)
 800201c:	f001 fe50 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L4_GPIO_Port, L4_Pin, GPIO_PIN_RESET);
 8002020:	2200      	movs	r2, #0
 8002022:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002026:	480d      	ldr	r0, [pc, #52]	@ (800205c <upDownSequence+0x134>)
 8002028:	f001 fe4a 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L5_GPIO_Port, L5_Pin, GPIO_PIN_RESET);
 800202c:	2200      	movs	r2, #0
 800202e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002032:	480a      	ldr	r0, [pc, #40]	@ (800205c <upDownSequence+0x134>)
 8002034:	f001 fe44 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L6_GPIO_Port, L6_Pin, GPIO_PIN_RESET);
 8002038:	2200      	movs	r2, #0
 800203a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800203e:	4807      	ldr	r0, [pc, #28]	@ (800205c <upDownSequence+0x134>)
 8002040:	f001 fe3e 	bl	8003cc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L7_GPIO_Port, L7_Pin, GPIO_PIN_RESET);
 8002044:	2200      	movs	r2, #0
 8002046:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800204a:	4804      	ldr	r0, [pc, #16]	@ (800205c <upDownSequence+0x134>)
 800204c:	f001 fe38 	bl	8003cc0 <HAL_GPIO_WritePin>
}
 8002050:	bf00      	nop
 8002052:	371c      	adds	r7, #28
 8002054:	46bd      	mov	sp, r7
 8002056:	bd90      	pop	{r4, r7, pc}
 8002058:	0800e5f4 	.word	0x0800e5f4
 800205c:	40020400 	.word	0x40020400

08002060 <staticSequence>:


void staticSequence(void) {
 8002060:	b590      	push	{r4, r7, lr}
 8002062:	b087      	sub	sp, #28
 8002064:	af00      	add	r7, sp, #0
	uint16_t L_Pin[8] = {L0_Pin, L1_Pin, L2_Pin, L3_Pin, L4_Pin, L5_Pin, L6_Pin, L7_Pin};
 8002066:	4b17      	ldr	r3, [pc, #92]	@ (80020c4 <staticSequence+0x64>)
 8002068:	1d3c      	adds	r4, r7, #4
 800206a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800206c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	MAX7219_DisplayChar(1, 'S');
 8002070:	2153      	movs	r1, #83	@ 0x53
 8002072:	2001      	movs	r0, #1
 8002074:	f006 fa95 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(2, 'T');
 8002078:	2154      	movs	r1, #84	@ 0x54
 800207a:	2002      	movs	r0, #2
 800207c:	f006 fa91 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(3, 'A');
 8002080:	2141      	movs	r1, #65	@ 0x41
 8002082:	2003      	movs	r0, #3
 8002084:	f006 fa8d 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(4, 'T');
 8002088:	2154      	movs	r1, #84	@ 0x54
 800208a:	2004      	movs	r0, #4
 800208c:	f006 fa89 	bl	80085a2 <MAX7219_DisplayChar>
	for (int i = 0; i < 8; i++) {
 8002090:	2300      	movs	r3, #0
 8002092:	617b      	str	r3, [r7, #20]
 8002094:	e00d      	b.n	80020b2 <staticSequence+0x52>
		HAL_GPIO_WritePin(L0_GPIO_Port, L_Pin[i], GPIO_PIN_SET);
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	3318      	adds	r3, #24
 800209c:	443b      	add	r3, r7
 800209e:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80020a2:	2201      	movs	r2, #1
 80020a4:	4619      	mov	r1, r3
 80020a6:	4808      	ldr	r0, [pc, #32]	@ (80020c8 <staticSequence+0x68>)
 80020a8:	f001 fe0a 	bl	8003cc0 <HAL_GPIO_WritePin>
	for (int i = 0; i < 8; i++) {
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	3301      	adds	r3, #1
 80020b0:	617b      	str	r3, [r7, #20]
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	2b07      	cmp	r3, #7
 80020b6:	ddee      	ble.n	8002096 <staticSequence+0x36>
	}
}
 80020b8:	bf00      	nop
 80020ba:	bf00      	nop
 80020bc:	371c      	adds	r7, #28
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd90      	pop	{r4, r7, pc}
 80020c2:	bf00      	nop
 80020c4:	0800e5f4 	.word	0x0800e5f4
 80020c8:	40020400 	.word	0x40020400

080020cc <forwardBackwardSequence>:


void forwardBackwardSequence(void) {
 80020cc:	b590      	push	{r4, r7, lr}
 80020ce:	b089      	sub	sp, #36	@ 0x24
 80020d0:	af00      	add	r7, sp, #0
	uint16_t L_Pin[8] = {L0_Pin, L1_Pin, L2_Pin, L3_Pin, L4_Pin, L5_Pin, L6_Pin, L7_Pin};
 80020d2:	4b2c      	ldr	r3, [pc, #176]	@ (8002184 <forwardBackwardSequence+0xb8>)
 80020d4:	463c      	mov	r4, r7
 80020d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020d8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	MAX7219_DisplayChar(1, 'F');
 80020dc:	2146      	movs	r1, #70	@ 0x46
 80020de:	2001      	movs	r0, #1
 80020e0:	f006 fa5f 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(2, 'O');
 80020e4:	214f      	movs	r1, #79	@ 0x4f
 80020e6:	2002      	movs	r0, #2
 80020e8:	f006 fa5b 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(3, 'B');
 80020ec:	2142      	movs	r1, #66	@ 0x42
 80020ee:	2003      	movs	r0, #3
 80020f0:	f006 fa57 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(4, 'A');
 80020f4:	2141      	movs	r1, #65	@ 0x41
 80020f6:	2004      	movs	r0, #4
 80020f8:	f006 fa53 	bl	80085a2 <MAX7219_DisplayChar>

	for (int i = 0; i < 2; i++) {
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
 8002100:	e018      	b.n	8002134 <forwardBackwardSequence+0x68>
		for (int j = 7; j > -1; j--) {
 8002102:	2307      	movs	r3, #7
 8002104:	61bb      	str	r3, [r7, #24]
 8002106:	e00f      	b.n	8002128 <forwardBackwardSequence+0x5c>
			HAL_GPIO_TogglePin(L0_GPIO_Port, L_Pin[j]);
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	3320      	adds	r3, #32
 800210e:	443b      	add	r3, r7
 8002110:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8002114:	4619      	mov	r1, r3
 8002116:	481c      	ldr	r0, [pc, #112]	@ (8002188 <forwardBackwardSequence+0xbc>)
 8002118:	f001 fdea 	bl	8003cf0 <HAL_GPIO_TogglePin>
			HAL_Delay(50);
 800211c:	2032      	movs	r0, #50	@ 0x32
 800211e:	f000 fd6b 	bl	8002bf8 <HAL_Delay>
		for (int j = 7; j > -1; j--) {
 8002122:	69bb      	ldr	r3, [r7, #24]
 8002124:	3b01      	subs	r3, #1
 8002126:	61bb      	str	r3, [r7, #24]
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	2b00      	cmp	r3, #0
 800212c:	daec      	bge.n	8002108 <forwardBackwardSequence+0x3c>
	for (int i = 0; i < 2; i++) {
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	3301      	adds	r3, #1
 8002132:	61fb      	str	r3, [r7, #28]
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	2b01      	cmp	r3, #1
 8002138:	dde3      	ble.n	8002102 <forwardBackwardSequence+0x36>
		}
	}
	for (int i = 0; i < 2; i++) {
 800213a:	2300      	movs	r3, #0
 800213c:	617b      	str	r3, [r7, #20]
 800213e:	e018      	b.n	8002172 <forwardBackwardSequence+0xa6>
		for (int j = 0; j < 8; j++) {
 8002140:	2300      	movs	r3, #0
 8002142:	613b      	str	r3, [r7, #16]
 8002144:	e00f      	b.n	8002166 <forwardBackwardSequence+0x9a>
			HAL_GPIO_TogglePin(L0_GPIO_Port, L_Pin[j]);
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	3320      	adds	r3, #32
 800214c:	443b      	add	r3, r7
 800214e:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8002152:	4619      	mov	r1, r3
 8002154:	480c      	ldr	r0, [pc, #48]	@ (8002188 <forwardBackwardSequence+0xbc>)
 8002156:	f001 fdcb 	bl	8003cf0 <HAL_GPIO_TogglePin>
			HAL_Delay(50);
 800215a:	2032      	movs	r0, #50	@ 0x32
 800215c:	f000 fd4c 	bl	8002bf8 <HAL_Delay>
		for (int j = 0; j < 8; j++) {
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	3301      	adds	r3, #1
 8002164:	613b      	str	r3, [r7, #16]
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	2b07      	cmp	r3, #7
 800216a:	ddec      	ble.n	8002146 <forwardBackwardSequence+0x7a>
	for (int i = 0; i < 2; i++) {
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	3301      	adds	r3, #1
 8002170:	617b      	str	r3, [r7, #20]
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	2b01      	cmp	r3, #1
 8002176:	dde3      	ble.n	8002140 <forwardBackwardSequence+0x74>
		}
	}
}
 8002178:	bf00      	nop
 800217a:	bf00      	nop
 800217c:	3724      	adds	r7, #36	@ 0x24
 800217e:	46bd      	mov	sp, r7
 8002180:	bd90      	pop	{r4, r7, pc}
 8002182:	bf00      	nop
 8002184:	0800e5f4 	.word	0x0800e5f4
 8002188:	40020400 	.word	0x40020400

0800218c <circleSequence>:


void circleSequence(void) {
 800218c:	b590      	push	{r4, r7, lr}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
	uint16_t L_Pin[8] = {L0_Pin, L1_Pin, L2_Pin, L3_Pin, L4_Pin, L5_Pin, L6_Pin, L7_Pin};
 8002192:	4b2c      	ldr	r3, [pc, #176]	@ (8002244 <circleSequence+0xb8>)
 8002194:	463c      	mov	r4, r7
 8002196:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002198:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	MAX7219_DisplayChar(1, 'C');
 800219c:	2143      	movs	r1, #67	@ 0x43
 800219e:	2001      	movs	r0, #1
 80021a0:	f006 f9ff 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(2, 'I');
 80021a4:	2149      	movs	r1, #73	@ 0x49
 80021a6:	2002      	movs	r0, #2
 80021a8:	f006 f9fb 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(3, 'R');
 80021ac:	2152      	movs	r1, #82	@ 0x52
 80021ae:	2003      	movs	r0, #3
 80021b0:	f006 f9f7 	bl	80085a2 <MAX7219_DisplayChar>
	MAX7219_DisplayChar(4, 'C');
 80021b4:	2143      	movs	r1, #67	@ 0x43
 80021b6:	2004      	movs	r0, #4
 80021b8:	f006 f9f3 	bl	80085a2 <MAX7219_DisplayChar>

	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);
 80021bc:	2104      	movs	r1, #4
 80021be:	4822      	ldr	r0, [pc, #136]	@ (8002248 <circleSequence+0xbc>)
 80021c0:	f003 ff8c 	bl	80060dc <HAL_TIM_PWM_Start_IT>
	HAL_Delay(500);
 80021c4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80021c8:	f000 fd16 	bl	8002bf8 <HAL_Delay>
	HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_2);
 80021cc:	2104      	movs	r1, #4
 80021ce:	481e      	ldr	r0, [pc, #120]	@ (8002248 <circleSequence+0xbc>)
 80021d0:	f004 f866 	bl	80062a0 <HAL_TIM_PWM_Stop_IT>
	HAL_Delay(500);
 80021d4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80021d8:	f000 fd0e 	bl	8002bf8 <HAL_Delay>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);
 80021dc:	2104      	movs	r1, #4
 80021de:	481a      	ldr	r0, [pc, #104]	@ (8002248 <circleSequence+0xbc>)
 80021e0:	f003 ff7c 	bl	80060dc <HAL_TIM_PWM_Start_IT>
	HAL_Delay(500);
 80021e4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80021e8:	f000 fd06 	bl	8002bf8 <HAL_Delay>
	HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_2);
 80021ec:	2104      	movs	r1, #4
 80021ee:	4816      	ldr	r0, [pc, #88]	@ (8002248 <circleSequence+0xbc>)
 80021f0:	f004 f856 	bl	80062a0 <HAL_TIM_PWM_Stop_IT>
	HAL_Delay(500);
 80021f4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80021f8:	f000 fcfe 	bl	8002bf8 <HAL_Delay>

	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 80021fc:	2100      	movs	r1, #0
 80021fe:	4812      	ldr	r0, [pc, #72]	@ (8002248 <circleSequence+0xbc>)
 8002200:	f003 ff6c 	bl	80060dc <HAL_TIM_PWM_Start_IT>
	HAL_Delay(500);
 8002204:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002208:	f000 fcf6 	bl	8002bf8 <HAL_Delay>
	HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_1);
 800220c:	2100      	movs	r1, #0
 800220e:	480e      	ldr	r0, [pc, #56]	@ (8002248 <circleSequence+0xbc>)
 8002210:	f004 f846 	bl	80062a0 <HAL_TIM_PWM_Stop_IT>
	HAL_Delay(500);
 8002214:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002218:	f000 fcee 	bl	8002bf8 <HAL_Delay>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 800221c:	2100      	movs	r1, #0
 800221e:	480a      	ldr	r0, [pc, #40]	@ (8002248 <circleSequence+0xbc>)
 8002220:	f003 ff5c 	bl	80060dc <HAL_TIM_PWM_Start_IT>
	HAL_Delay(500);
 8002224:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002228:	f000 fce6 	bl	8002bf8 <HAL_Delay>
	HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_1);
 800222c:	2100      	movs	r1, #0
 800222e:	4806      	ldr	r0, [pc, #24]	@ (8002248 <circleSequence+0xbc>)
 8002230:	f004 f836 	bl	80062a0 <HAL_TIM_PWM_Stop_IT>
	HAL_Delay(500);
 8002234:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002238:	f000 fcde 	bl	8002bf8 <HAL_Delay>


}
 800223c:	bf00      	nop
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	bd90      	pop	{r4, r7, pc}
 8002244:	0800e5f4 	.word	0x0800e5f4
 8002248:	20000308 	.word	0x20000308

0800224c <handleMovementActions>:


/* Fonction principale de gestion des mouvements */
void handleMovementActions(void) {
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 8002252:	f000 fcc7 	bl	8002be4 <HAL_GetTick>
 8002256:	6078      	str	r0, [r7, #4]
    uint8_t buzzerState = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	70fb      	strb	r3, [r7, #3]
    uint8_t motorState = 0;
 800225c:	2300      	movs	r3, #0
 800225e:	70bb      	strb	r3, [r7, #2]

    buzzer(buzzerState);
 8002260:	78fb      	ldrb	r3, [r7, #3]
 8002262:	4618      	mov	r0, r3
 8002264:	f000 f866 	bl	8002334 <buzzer>
    motor(motorState);
 8002268:	78bb      	ldrb	r3, [r7, #2]
 800226a:	4618      	mov	r0, r3
 800226c:	f000 f87a 	bl	8002364 <motor>

    // viter les excutions trop frquentes (minimum 2 secondes entre les actions)
    if (current_time - last_movement_time < 2000) {
 8002270:	4b2d      	ldr	r3, [pc, #180]	@ (8002328 <handleMovementActions+0xdc>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800227c:	d350      	bcc.n	8002320 <handleMovementActions+0xd4>
        return;
    }
	clearAllLEDs();  // Nettoyer l'affichage prcdent
 800227e:	f7ff fe2d 	bl	8001edc <clearAllLEDs>
	HAL_Delay(100);
 8002282:	2064      	movs	r0, #100	@ 0x64
 8002284:	f000 fcb8 	bl	8002bf8 <HAL_Delay>

	// Excuter l'action correspondant au mouvement dtect
	switch(id_class) {
 8002288:	4b28      	ldr	r3, [pc, #160]	@ (800232c <handleMovementActions+0xe0>)
 800228a:	881b      	ldrh	r3, [r3, #0]
 800228c:	3b01      	subs	r3, #1
 800228e:	2b03      	cmp	r3, #3
 8002290:	d836      	bhi.n	8002300 <handleMovementActions+0xb4>
 8002292:	a201      	add	r2, pc, #4	@ (adr r2, 8002298 <handleMovementActions+0x4c>)
 8002294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002298:	080022a9 	.word	0x080022a9
 800229c:	080022bf 	.word	0x080022bf
 80022a0:	080022d5 	.word	0x080022d5
 80022a4:	080022f3 	.word	0x080022f3
		case 1: // "up-down"
			buzzerState = 1;
 80022a8:	2301      	movs	r3, #1
 80022aa:	70fb      	strb	r3, [r7, #3]
			motorState = 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	70bb      	strb	r3, [r7, #2]
			buzzer(buzzerState);
 80022b0:	78fb      	ldrb	r3, [r7, #3]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f000 f83e 	bl	8002334 <buzzer>
			upDownSequence();
 80022b8:	f7ff fe36 	bl	8001f28 <upDownSequence>
			break;
 80022bc:	e025      	b.n	800230a <handleMovementActions+0xbe>

		case 2: // "forward-backward"
			buzzerState = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	70fb      	strb	r3, [r7, #3]
			motorState = 1;
 80022c2:	2301      	movs	r3, #1
 80022c4:	70bb      	strb	r3, [r7, #2]
			motor(motorState);
 80022c6:	78bb      	ldrb	r3, [r7, #2]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f000 f84b 	bl	8002364 <motor>
			forwardBackwardSequence();
 80022ce:	f7ff fefd 	bl	80020cc <forwardBackwardSequence>
			break;
 80022d2:	e01a      	b.n	800230a <handleMovementActions+0xbe>

		case 3: // "static"
			buzzerState = 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	70fb      	strb	r3, [r7, #3]
			motorState = 0;
 80022d8:	2300      	movs	r3, #0
 80022da:	70bb      	strb	r3, [r7, #2]
			buzzer(buzzerState);
 80022dc:	78fb      	ldrb	r3, [r7, #3]
 80022de:	4618      	mov	r0, r3
 80022e0:	f000 f828 	bl	8002334 <buzzer>
			motor(motorState);
 80022e4:	78bb      	ldrb	r3, [r7, #2]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 f83c 	bl	8002364 <motor>
			staticSequence();
 80022ec:	f7ff feb8 	bl	8002060 <staticSequence>
			break;
 80022f0:	e00b      	b.n	800230a <handleMovementActions+0xbe>

		case 4: // "circle"
			buzzerState = 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	70fb      	strb	r3, [r7, #3]
			motorState = 0;
 80022f6:	2300      	movs	r3, #0
 80022f8:	70bb      	strb	r3, [r7, #2]
			circleSequence();
 80022fa:	f7ff ff47 	bl	800218c <circleSequence>
			break;
 80022fe:	e004      	b.n	800230a <handleMovementActions+0xbe>

		case 0: // "unknown"
		default:
			// unknownSequence();
			buzzerState = 0;
 8002300:	2300      	movs	r3, #0
 8002302:	70fb      	strb	r3, [r7, #3]
			motorState = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	70bb      	strb	r3, [r7, #2]
			break;
 8002308:	bf00      	nop
	}

	adcFunction();
 800230a:	f000 f843 	bl	8002394 <adcFunction>

	previous_class = id_class;
 800230e:	4b07      	ldr	r3, [pc, #28]	@ (800232c <handleMovementActions+0xe0>)
 8002310:	881b      	ldrh	r3, [r3, #0]
 8002312:	b2da      	uxtb	r2, r3
 8002314:	4b06      	ldr	r3, [pc, #24]	@ (8002330 <handleMovementActions+0xe4>)
 8002316:	701a      	strb	r2, [r3, #0]
	last_movement_time = current_time;
 8002318:	4a03      	ldr	r2, [pc, #12]	@ (8002328 <handleMovementActions+0xdc>)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	e000      	b.n	8002322 <handleMovementActions+0xd6>
        return;
 8002320:	bf00      	nop
}
 8002322:	3708      	adds	r7, #8
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	200009f4 	.word	0x200009f4
 800232c:	200003da 	.word	0x200003da
 8002330:	200009f0 	.word	0x200009f0

08002334 <buzzer>:


void buzzer(uint8_t buzzerState) {
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	71fb      	strb	r3, [r7, #7]
	if(buzzerState) {
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d004      	beq.n	800234e <buzzer+0x1a>
		HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);
 8002344:	2104      	movs	r1, #4
 8002346:	4806      	ldr	r0, [pc, #24]	@ (8002360 <buzzer+0x2c>)
 8002348:	f003 fec8 	bl	80060dc <HAL_TIM_PWM_Start_IT>
	} else {
		HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_2);
	}
}
 800234c:	e003      	b.n	8002356 <buzzer+0x22>
		HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_2);
 800234e:	2104      	movs	r1, #4
 8002350:	4803      	ldr	r0, [pc, #12]	@ (8002360 <buzzer+0x2c>)
 8002352:	f003 ffa5 	bl	80062a0 <HAL_TIM_PWM_Stop_IT>
}
 8002356:	bf00      	nop
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20000308 	.word	0x20000308

08002364 <motor>:



void motor(uint8_t motorState) {
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	4603      	mov	r3, r0
 800236c:	71fb      	strb	r3, [r7, #7]
	if (motorState) {
 800236e:	79fb      	ldrb	r3, [r7, #7]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d004      	beq.n	800237e <motor+0x1a>
		HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8002374:	2100      	movs	r1, #0
 8002376:	4806      	ldr	r0, [pc, #24]	@ (8002390 <motor+0x2c>)
 8002378:	f003 feb0 	bl	80060dc <HAL_TIM_PWM_Start_IT>
	} else {
		HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_1);
	}
}
 800237c:	e003      	b.n	8002386 <motor+0x22>
		HAL_TIM_PWM_Stop_IT(&htim3, TIM_CHANNEL_1);
 800237e:	2100      	movs	r1, #0
 8002380:	4803      	ldr	r0, [pc, #12]	@ (8002390 <motor+0x2c>)
 8002382:	f003 ff8d 	bl	80062a0 <HAL_TIM_PWM_Stop_IT>
}
 8002386:	bf00      	nop
 8002388:	3708      	adds	r7, #8
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	20000308 	.word	0x20000308

08002394 <adcFunction>:
		flag_irq = 1;
	}
}


void adcFunction(void) {
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
	HAL_ADC_Start_IT(&hadc);
 8002398:	4843      	ldr	r0, [pc, #268]	@ (80024a8 <adcFunction+0x114>)
 800239a:	f000 fe25 	bl	8002fe8 <HAL_ADC_Start_IT>
	HAL_ADC_PollForConversion(&hadc, 1000);
 800239e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80023a2:	4841      	ldr	r0, [pc, #260]	@ (80024a8 <adcFunction+0x114>)
 80023a4:	f000 fd90 	bl	8002ec8 <HAL_ADC_PollForConversion>
	digitalValue = HAL_ADC_GetValue(&hadc);
 80023a8:	483f      	ldr	r0, [pc, #252]	@ (80024a8 <adcFunction+0x114>)
 80023aa:	f000 febb 	bl	8003124 <HAL_ADC_GetValue>
 80023ae:	4603      	mov	r3, r0
 80023b0:	4a3e      	ldr	r2, [pc, #248]	@ (80024ac <adcFunction+0x118>)
 80023b2:	6013      	str	r3, [r2, #0]
	HAL_ADC_Stop_IT(&hadc);
 80023b4:	483c      	ldr	r0, [pc, #240]	@ (80024a8 <adcFunction+0x114>)
 80023b6:	f000 fe81 	bl	80030bc <HAL_ADC_Stop_IT>
	printf("Digital value:%lu\r\n", digitalValue);
 80023ba:	4b3c      	ldr	r3, [pc, #240]	@ (80024ac <adcFunction+0x118>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4619      	mov	r1, r3
 80023c0:	483b      	ldr	r0, [pc, #236]	@ (80024b0 <adcFunction+0x11c>)
 80023c2:	f007 ff81 	bl	800a2c8 <iprintf>
	if(digitalValue > 0) {
 80023c6:	4b39      	ldr	r3, [pc, #228]	@ (80024ac <adcFunction+0x118>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <adcFunction+0x42>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1845 * 0);
 80023ce:	4b39      	ldr	r3, [pc, #228]	@ (80024b4 <adcFunction+0x120>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2200      	movs	r2, #0
 80023d4:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(digitalValue > 300) {
 80023d6:	4b35      	ldr	r3, [pc, #212]	@ (80024ac <adcFunction+0x118>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80023de:	d903      	bls.n	80023e8 <adcFunction+0x54>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1845 * 0.1);
 80023e0:	4b34      	ldr	r3, [pc, #208]	@ (80024b4 <adcFunction+0x120>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	22b8      	movs	r2, #184	@ 0xb8
 80023e6:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(digitalValue > 600) {
 80023e8:	4b30      	ldr	r3, [pc, #192]	@ (80024ac <adcFunction+0x118>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80023f0:	d904      	bls.n	80023fc <adcFunction+0x68>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1845 * 0.2);
 80023f2:	4b30      	ldr	r3, [pc, #192]	@ (80024b4 <adcFunction+0x120>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f240 1271 	movw	r2, #369	@ 0x171
 80023fa:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(digitalValue > 900) {
 80023fc:	4b2b      	ldr	r3, [pc, #172]	@ (80024ac <adcFunction+0x118>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8002404:	d904      	bls.n	8002410 <adcFunction+0x7c>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1845 * 0.3);
 8002406:	4b2b      	ldr	r3, [pc, #172]	@ (80024b4 <adcFunction+0x120>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f240 2229 	movw	r2, #553	@ 0x229
 800240e:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(digitalValue > 1200) {
 8002410:	4b26      	ldr	r3, [pc, #152]	@ (80024ac <adcFunction+0x118>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8002418:	d904      	bls.n	8002424 <adcFunction+0x90>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1845 * 0.4);
 800241a:	4b26      	ldr	r3, [pc, #152]	@ (80024b4 <adcFunction+0x120>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f240 22e2 	movw	r2, #738	@ 0x2e2
 8002422:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(digitalValue > 1500) {
 8002424:	4b21      	ldr	r3, [pc, #132]	@ (80024ac <adcFunction+0x118>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800242c:	4293      	cmp	r3, r2
 800242e:	d904      	bls.n	800243a <adcFunction+0xa6>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1845 * 0.5);
 8002430:	4b20      	ldr	r3, [pc, #128]	@ (80024b4 <adcFunction+0x120>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f240 329a 	movw	r2, #922	@ 0x39a
 8002438:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(digitalValue > 1800) {
 800243a:	4b1c      	ldr	r3, [pc, #112]	@ (80024ac <adcFunction+0x118>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8002442:	d904      	bls.n	800244e <adcFunction+0xba>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1845 * 0.6);
 8002444:	4b1b      	ldr	r3, [pc, #108]	@ (80024b4 <adcFunction+0x120>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f240 4253 	movw	r2, #1107	@ 0x453
 800244c:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(digitalValue > 2100) {
 800244e:	4b17      	ldr	r3, [pc, #92]	@ (80024ac <adcFunction+0x118>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f640 0234 	movw	r2, #2100	@ 0x834
 8002456:	4293      	cmp	r3, r2
 8002458:	d904      	bls.n	8002464 <adcFunction+0xd0>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1845 * 0.7);
 800245a:	4b16      	ldr	r3, [pc, #88]	@ (80024b4 <adcFunction+0x120>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f240 520b 	movw	r2, #1291	@ 0x50b
 8002462:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(digitalValue > 2400) {
 8002464:	4b11      	ldr	r3, [pc, #68]	@ (80024ac <adcFunction+0x118>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f5b3 6f16 	cmp.w	r3, #2400	@ 0x960
 800246c:	d904      	bls.n	8002478 <adcFunction+0xe4>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1845 * 0.8);
 800246e:	4b11      	ldr	r3, [pc, #68]	@ (80024b4 <adcFunction+0x120>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f240 52c4 	movw	r2, #1476	@ 0x5c4
 8002476:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(digitalValue > 2700) {
 8002478:	4b0c      	ldr	r3, [pc, #48]	@ (80024ac <adcFunction+0x118>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f640 228c 	movw	r2, #2700	@ 0xa8c
 8002480:	4293      	cmp	r3, r2
 8002482:	d904      	bls.n	800248e <adcFunction+0xfa>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1845 * 0.9);
 8002484:	4b0b      	ldr	r3, [pc, #44]	@ (80024b4 <adcFunction+0x120>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f240 627c 	movw	r2, #1660	@ 0x67c
 800248c:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if(digitalValue > 3000) {
 800248e:	4b07      	ldr	r3, [pc, #28]	@ (80024ac <adcFunction+0x118>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002496:	4293      	cmp	r3, r2
 8002498:	d904      	bls.n	80024a4 <adcFunction+0x110>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 1845 * 1);
 800249a:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <adcFunction+0x120>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f240 7235 	movw	r2, #1845	@ 0x735
 80024a2:	639a      	str	r2, [r3, #56]	@ 0x38
	}
}
 80024a4:	bf00      	nop
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	20000208 	.word	0x20000208
 80024ac:	20000a00 	.word	0x20000a00
 80024b0:	0800e604 	.word	0x0800e604
 80024b4:	20000308 	.word	0x20000308

080024b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024bc:	b672      	cpsid	i
}
 80024be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024c0:	bf00      	nop
 80024c2:	e7fd      	b.n	80024c0 <Error_Handler+0x8>

080024c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80024ca:	4b15      	ldr	r3, [pc, #84]	@ (8002520 <HAL_MspInit+0x5c>)
 80024cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ce:	4a14      	ldr	r2, [pc, #80]	@ (8002520 <HAL_MspInit+0x5c>)
 80024d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80024d4:	6253      	str	r3, [r2, #36]	@ 0x24
 80024d6:	4b12      	ldr	r3, [pc, #72]	@ (8002520 <HAL_MspInit+0x5c>)
 80024d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80024de:	60fb      	str	r3, [r7, #12]
 80024e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024e2:	4b0f      	ldr	r3, [pc, #60]	@ (8002520 <HAL_MspInit+0x5c>)
 80024e4:	6a1b      	ldr	r3, [r3, #32]
 80024e6:	4a0e      	ldr	r2, [pc, #56]	@ (8002520 <HAL_MspInit+0x5c>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	6213      	str	r3, [r2, #32]
 80024ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002520 <HAL_MspInit+0x5c>)
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	60bb      	str	r3, [r7, #8]
 80024f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024fa:	4b09      	ldr	r3, [pc, #36]	@ (8002520 <HAL_MspInit+0x5c>)
 80024fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fe:	4a08      	ldr	r2, [pc, #32]	@ (8002520 <HAL_MspInit+0x5c>)
 8002500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002504:	6253      	str	r3, [r2, #36]	@ 0x24
 8002506:	4b06      	ldr	r3, [pc, #24]	@ (8002520 <HAL_MspInit+0x5c>)
 8002508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800250e:	607b      	str	r3, [r7, #4]
 8002510:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002512:	2007      	movs	r0, #7
 8002514:	f001 fa02 	bl	800391c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002518:	bf00      	nop
 800251a:	3710      	adds	r7, #16
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40023800 	.word	0x40023800

08002524 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b08a      	sub	sp, #40	@ 0x28
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800252c:	f107 0314 	add.w	r3, r7, #20
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	605a      	str	r2, [r3, #4]
 8002536:	609a      	str	r2, [r3, #8]
 8002538:	60da      	str	r2, [r3, #12]
 800253a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a19      	ldr	r2, [pc, #100]	@ (80025a8 <HAL_ADC_MspInit+0x84>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d12b      	bne.n	800259e <HAL_ADC_MspInit+0x7a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002546:	4b19      	ldr	r3, [pc, #100]	@ (80025ac <HAL_ADC_MspInit+0x88>)
 8002548:	6a1b      	ldr	r3, [r3, #32]
 800254a:	4a18      	ldr	r2, [pc, #96]	@ (80025ac <HAL_ADC_MspInit+0x88>)
 800254c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002550:	6213      	str	r3, [r2, #32]
 8002552:	4b16      	ldr	r3, [pc, #88]	@ (80025ac <HAL_ADC_MspInit+0x88>)
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800255a:	613b      	str	r3, [r7, #16]
 800255c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800255e:	4b13      	ldr	r3, [pc, #76]	@ (80025ac <HAL_ADC_MspInit+0x88>)
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	4a12      	ldr	r2, [pc, #72]	@ (80025ac <HAL_ADC_MspInit+0x88>)
 8002564:	f043 0301 	orr.w	r3, r3, #1
 8002568:	61d3      	str	r3, [r2, #28]
 800256a:	4b10      	ldr	r3, [pc, #64]	@ (80025ac <HAL_ADC_MspInit+0x88>)
 800256c:	69db      	ldr	r3, [r3, #28]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	60fb      	str	r3, [r7, #12]
 8002574:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0-WKUP1     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002576:	2301      	movs	r3, #1
 8002578:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800257a:	2303      	movs	r3, #3
 800257c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257e:	2300      	movs	r3, #0
 8002580:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002582:	f107 0314 	add.w	r3, r7, #20
 8002586:	4619      	mov	r1, r3
 8002588:	4809      	ldr	r0, [pc, #36]	@ (80025b0 <HAL_ADC_MspInit+0x8c>)
 800258a:	f001 fa09 	bl	80039a0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800258e:	2200      	movs	r2, #0
 8002590:	2100      	movs	r1, #0
 8002592:	2012      	movs	r0, #18
 8002594:	f001 f9cd 	bl	8003932 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8002598:	2012      	movs	r0, #18
 800259a:	f001 f9e6 	bl	800396a <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800259e:	bf00      	nop
 80025a0:	3728      	adds	r7, #40	@ 0x28
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40012400 	.word	0x40012400
 80025ac:	40023800 	.word	0x40023800
 80025b0:	40020000 	.word	0x40020000

080025b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08a      	sub	sp, #40	@ 0x28
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025bc:	f107 0314 	add.w	r3, r7, #20
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	60da      	str	r2, [r3, #12]
 80025ca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a17      	ldr	r2, [pc, #92]	@ (8002630 <HAL_I2C_MspInit+0x7c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d128      	bne.n	8002628 <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025d6:	4b17      	ldr	r3, [pc, #92]	@ (8002634 <HAL_I2C_MspInit+0x80>)
 80025d8:	69db      	ldr	r3, [r3, #28]
 80025da:	4a16      	ldr	r2, [pc, #88]	@ (8002634 <HAL_I2C_MspInit+0x80>)
 80025dc:	f043 0302 	orr.w	r3, r3, #2
 80025e0:	61d3      	str	r3, [r2, #28]
 80025e2:	4b14      	ldr	r3, [pc, #80]	@ (8002634 <HAL_I2C_MspInit+0x80>)
 80025e4:	69db      	ldr	r3, [r3, #28]
 80025e6:	f003 0302 	and.w	r3, r3, #2
 80025ea:	613b      	str	r3, [r7, #16]
 80025ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80025ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025f4:	2312      	movs	r3, #18
 80025f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f8:	2300      	movs	r3, #0
 80025fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fc:	2303      	movs	r3, #3
 80025fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002600:	2304      	movs	r3, #4
 8002602:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002604:	f107 0314 	add.w	r3, r7, #20
 8002608:	4619      	mov	r1, r3
 800260a:	480b      	ldr	r0, [pc, #44]	@ (8002638 <HAL_I2C_MspInit+0x84>)
 800260c:	f001 f9c8 	bl	80039a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002610:	4b08      	ldr	r3, [pc, #32]	@ (8002634 <HAL_I2C_MspInit+0x80>)
 8002612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002614:	4a07      	ldr	r2, [pc, #28]	@ (8002634 <HAL_I2C_MspInit+0x80>)
 8002616:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800261a:	6253      	str	r3, [r2, #36]	@ 0x24
 800261c:	4b05      	ldr	r3, [pc, #20]	@ (8002634 <HAL_I2C_MspInit+0x80>)
 800261e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002620:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002628:	bf00      	nop
 800262a:	3728      	adds	r7, #40	@ 0x28
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40005400 	.word	0x40005400
 8002634:	40023800 	.word	0x40023800
 8002638:	40020400 	.word	0x40020400

0800263c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b08a      	sub	sp, #40	@ 0x28
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002644:	f107 0314 	add.w	r3, r7, #20
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	609a      	str	r2, [r3, #8]
 8002650:	60da      	str	r2, [r3, #12]
 8002652:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a17      	ldr	r2, [pc, #92]	@ (80026b8 <HAL_SPI_MspInit+0x7c>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d127      	bne.n	80026ae <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800265e:	4b17      	ldr	r3, [pc, #92]	@ (80026bc <HAL_SPI_MspInit+0x80>)
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	4a16      	ldr	r2, [pc, #88]	@ (80026bc <HAL_SPI_MspInit+0x80>)
 8002664:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002668:	6213      	str	r3, [r2, #32]
 800266a:	4b14      	ldr	r3, [pc, #80]	@ (80026bc <HAL_SPI_MspInit+0x80>)
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002672:	613b      	str	r3, [r7, #16]
 8002674:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002676:	4b11      	ldr	r3, [pc, #68]	@ (80026bc <HAL_SPI_MspInit+0x80>)
 8002678:	69db      	ldr	r3, [r3, #28]
 800267a:	4a10      	ldr	r2, [pc, #64]	@ (80026bc <HAL_SPI_MspInit+0x80>)
 800267c:	f043 0301 	orr.w	r3, r3, #1
 8002680:	61d3      	str	r3, [r2, #28]
 8002682:	4b0e      	ldr	r3, [pc, #56]	@ (80026bc <HAL_SPI_MspInit+0x80>)
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	60fb      	str	r3, [r7, #12]
 800268c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_SCK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin;
 800268e:	23e0      	movs	r3, #224	@ 0xe0
 8002690:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002692:	2302      	movs	r3, #2
 8002694:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002696:	2300      	movs	r3, #0
 8002698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800269a:	2303      	movs	r3, #3
 800269c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800269e:	2305      	movs	r3, #5
 80026a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a2:	f107 0314 	add.w	r3, r7, #20
 80026a6:	4619      	mov	r1, r3
 80026a8:	4805      	ldr	r0, [pc, #20]	@ (80026c0 <HAL_SPI_MspInit+0x84>)
 80026aa:	f001 f979 	bl	80039a0 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80026ae:	bf00      	nop
 80026b0:	3728      	adds	r7, #40	@ 0x28
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40013000 	.word	0x40013000
 80026bc:	40023800 	.word	0x40023800
 80026c0:	40020000 	.word	0x40020000

080026c4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a16      	ldr	r2, [pc, #88]	@ (800272c <HAL_TIM_Base_MspInit+0x68>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d10c      	bne.n	80026f0 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026d6:	4b16      	ldr	r3, [pc, #88]	@ (8002730 <HAL_TIM_Base_MspInit+0x6c>)
 80026d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026da:	4a15      	ldr	r2, [pc, #84]	@ (8002730 <HAL_TIM_Base_MspInit+0x6c>)
 80026dc:	f043 0302 	orr.w	r3, r3, #2
 80026e0:	6253      	str	r3, [r2, #36]	@ 0x24
 80026e2:	4b13      	ldr	r3, [pc, #76]	@ (8002730 <HAL_TIM_Base_MspInit+0x6c>)
 80026e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 80026ee:	e018      	b.n	8002722 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM6)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a0f      	ldr	r2, [pc, #60]	@ (8002734 <HAL_TIM_Base_MspInit+0x70>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d113      	bne.n	8002722 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80026fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002730 <HAL_TIM_Base_MspInit+0x6c>)
 80026fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fe:	4a0c      	ldr	r2, [pc, #48]	@ (8002730 <HAL_TIM_Base_MspInit+0x6c>)
 8002700:	f043 0310 	orr.w	r3, r3, #16
 8002704:	6253      	str	r3, [r2, #36]	@ 0x24
 8002706:	4b0a      	ldr	r3, [pc, #40]	@ (8002730 <HAL_TIM_Base_MspInit+0x6c>)
 8002708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270a:	f003 0310 	and.w	r3, r3, #16
 800270e:	60bb      	str	r3, [r7, #8]
 8002710:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002712:	2200      	movs	r2, #0
 8002714:	2100      	movs	r1, #0
 8002716:	202b      	movs	r0, #43	@ 0x2b
 8002718:	f001 f90b 	bl	8003932 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800271c:	202b      	movs	r0, #43	@ 0x2b
 800271e:	f001 f924 	bl	800396a <HAL_NVIC_EnableIRQ>
}
 8002722:	bf00      	nop
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40000400 	.word	0x40000400
 8002730:	40023800 	.word	0x40023800
 8002734:	40001000 	.word	0x40001000

08002738 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b08a      	sub	sp, #40	@ 0x28
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002740:	f107 0314 	add.w	r3, r7, #20
 8002744:	2200      	movs	r2, #0
 8002746:	601a      	str	r2, [r3, #0]
 8002748:	605a      	str	r2, [r3, #4]
 800274a:	609a      	str	r2, [r3, #8]
 800274c:	60da      	str	r2, [r3, #12]
 800274e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a1f      	ldr	r2, [pc, #124]	@ (80027d4 <HAL_TIM_MspPostInit+0x9c>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d137      	bne.n	80027ca <HAL_TIM_MspPostInit+0x92>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800275a:	4b1f      	ldr	r3, [pc, #124]	@ (80027d8 <HAL_TIM_MspPostInit+0xa0>)
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	4a1e      	ldr	r2, [pc, #120]	@ (80027d8 <HAL_TIM_MspPostInit+0xa0>)
 8002760:	f043 0304 	orr.w	r3, r3, #4
 8002764:	61d3      	str	r3, [r2, #28]
 8002766:	4b1c      	ldr	r3, [pc, #112]	@ (80027d8 <HAL_TIM_MspPostInit+0xa0>)
 8002768:	69db      	ldr	r3, [r3, #28]
 800276a:	f003 0304 	and.w	r3, r3, #4
 800276e:	613b      	str	r3, [r7, #16]
 8002770:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002772:	4b19      	ldr	r3, [pc, #100]	@ (80027d8 <HAL_TIM_MspPostInit+0xa0>)
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	4a18      	ldr	r2, [pc, #96]	@ (80027d8 <HAL_TIM_MspPostInit+0xa0>)
 8002778:	f043 0302 	orr.w	r3, r3, #2
 800277c:	61d3      	str	r3, [r2, #28]
 800277e:	4b16      	ldr	r3, [pc, #88]	@ (80027d8 <HAL_TIM_MspPostInit+0xa0>)
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	f003 0302 	and.w	r3, r3, #2
 8002786:	60fb      	str	r3, [r7, #12]
 8002788:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800278a:	2380      	movs	r3, #128	@ 0x80
 800278c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278e:	2302      	movs	r3, #2
 8002790:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002792:	2300      	movs	r3, #0
 8002794:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002796:	2300      	movs	r3, #0
 8002798:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800279a:	2302      	movs	r3, #2
 800279c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800279e:	f107 0314 	add.w	r3, r7, #20
 80027a2:	4619      	mov	r1, r3
 80027a4:	480d      	ldr	r0, [pc, #52]	@ (80027dc <HAL_TIM_MspPostInit+0xa4>)
 80027a6:	f001 f8fb 	bl	80039a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = M1_Pin;
 80027aa:	2310      	movs	r3, #16
 80027ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ae:	2302      	movs	r3, #2
 80027b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b2:	2300      	movs	r3, #0
 80027b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b6:	2300      	movs	r3, #0
 80027b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80027ba:	2302      	movs	r3, #2
 80027bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(M1_GPIO_Port, &GPIO_InitStruct);
 80027be:	f107 0314 	add.w	r3, r7, #20
 80027c2:	4619      	mov	r1, r3
 80027c4:	4806      	ldr	r0, [pc, #24]	@ (80027e0 <HAL_TIM_MspPostInit+0xa8>)
 80027c6:	f001 f8eb 	bl	80039a0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80027ca:	bf00      	nop
 80027cc:	3728      	adds	r7, #40	@ 0x28
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	40000400 	.word	0x40000400
 80027d8:	40023800 	.word	0x40023800
 80027dc:	40020800 	.word	0x40020800
 80027e0:	40020400 	.word	0x40020400

080027e4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b08a      	sub	sp, #40	@ 0x28
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ec:	f107 0314 	add.w	r3, r7, #20
 80027f0:	2200      	movs	r2, #0
 80027f2:	601a      	str	r2, [r3, #0]
 80027f4:	605a      	str	r2, [r3, #4]
 80027f6:	609a      	str	r2, [r3, #8]
 80027f8:	60da      	str	r2, [r3, #12]
 80027fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a17      	ldr	r2, [pc, #92]	@ (8002860 <HAL_UART_MspInit+0x7c>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d127      	bne.n	8002856 <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002806:	4b17      	ldr	r3, [pc, #92]	@ (8002864 <HAL_UART_MspInit+0x80>)
 8002808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280a:	4a16      	ldr	r2, [pc, #88]	@ (8002864 <HAL_UART_MspInit+0x80>)
 800280c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002810:	6253      	str	r3, [r2, #36]	@ 0x24
 8002812:	4b14      	ldr	r3, [pc, #80]	@ (8002864 <HAL_UART_MspInit+0x80>)
 8002814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800281a:	613b      	str	r3, [r7, #16]
 800281c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800281e:	4b11      	ldr	r3, [pc, #68]	@ (8002864 <HAL_UART_MspInit+0x80>)
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	4a10      	ldr	r2, [pc, #64]	@ (8002864 <HAL_UART_MspInit+0x80>)
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	61d3      	str	r3, [r2, #28]
 800282a:	4b0e      	ldr	r3, [pc, #56]	@ (8002864 <HAL_UART_MspInit+0x80>)
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002836:	230c      	movs	r3, #12
 8002838:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283a:	2302      	movs	r3, #2
 800283c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002842:	2303      	movs	r3, #3
 8002844:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002846:	2307      	movs	r3, #7
 8002848:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800284a:	f107 0314 	add.w	r3, r7, #20
 800284e:	4619      	mov	r1, r3
 8002850:	4805      	ldr	r0, [pc, #20]	@ (8002868 <HAL_UART_MspInit+0x84>)
 8002852:	f001 f8a5 	bl	80039a0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002856:	bf00      	nop
 8002858:	3728      	adds	r7, #40	@ 0x28
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	40004400 	.word	0x40004400
 8002864:	40023800 	.word	0x40023800
 8002868:	40020000 	.word	0x40020000

0800286c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002870:	bf00      	nop
 8002872:	e7fd      	b.n	8002870 <NMI_Handler+0x4>

08002874 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002878:	bf00      	nop
 800287a:	e7fd      	b.n	8002878 <HardFault_Handler+0x4>

0800287c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002880:	bf00      	nop
 8002882:	e7fd      	b.n	8002880 <MemManage_Handler+0x4>

08002884 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002888:	bf00      	nop
 800288a:	e7fd      	b.n	8002888 <BusFault_Handler+0x4>

0800288c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002890:	bf00      	nop
 8002892:	e7fd      	b.n	8002890 <UsageFault_Handler+0x4>

08002894 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002898:	bf00      	nop
 800289a:	46bd      	mov	sp, r7
 800289c:	bc80      	pop	{r7}
 800289e:	4770      	bx	lr

080028a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028a4:	bf00      	nop
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028b0:	bf00      	nop
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr

080028b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028bc:	f000 f980 	bl	8002bc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028c0:	bf00      	nop
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 80028c8:	4802      	ldr	r0, [pc, #8]	@ (80028d4 <ADC1_IRQHandler+0x10>)
 80028ca:	f000 fc37 	bl	800313c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80028ce:	bf00      	nop
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	20000208 	.word	0x20000208

080028d8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GYRO_ACC_INT_Pin);
 80028dc:	2020      	movs	r0, #32
 80028de:	f001 fa21 	bl	8003d24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80028e6:	b580      	push	{r7, lr}
 80028e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BP1_increaseSpeed_Pin);
 80028ea:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80028ee:	f001 fa19 	bl	8003d24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BP2_reduceSpeed_Pin);
 80028f2:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80028f6:	f001 fa15 	bl	8003d24 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80028fa:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80028fe:	f001 fa11 	bl	8003d24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002902:	bf00      	nop
 8002904:	bd80      	pop	{r7, pc}
	...

08002908 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800290c:	4802      	ldr	r0, [pc, #8]	@ (8002918 <TIM6_IRQHandler+0x10>)
 800290e:	f003 fd51 	bl	80063b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	20000348 	.word	0x20000348

0800291c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
	debounce_flag = 0;
 8002924:	4b04      	ldr	r3, [pc, #16]	@ (8002938 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8002926:	2200      	movs	r2, #0
 8002928:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Stop_IT(&htim6);
 800292a:	4804      	ldr	r0, [pc, #16]	@ (800293c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800292c:	f003 fb68 	bl	8006000 <HAL_TIM_Base_Stop_IT>
}
 8002930:	bf00      	nop
 8002932:	3708      	adds	r7, #8
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	200009f8 	.word	0x200009f8
 800293c:	20000348 	.word	0x20000348

08002940 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  return 1;
 8002944:	2301      	movs	r3, #1
}
 8002946:	4618      	mov	r0, r3
 8002948:	46bd      	mov	sp, r7
 800294a:	bc80      	pop	{r7}
 800294c:	4770      	bx	lr

0800294e <_kill>:

int _kill(int pid, int sig)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b082      	sub	sp, #8
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
 8002956:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002958:	f007 fe72 	bl	800a640 <__errno>
 800295c:	4603      	mov	r3, r0
 800295e:	2216      	movs	r2, #22
 8002960:	601a      	str	r2, [r3, #0]
  return -1;
 8002962:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002966:	4618      	mov	r0, r3
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <_exit>:

void _exit (int status)
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b082      	sub	sp, #8
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002976:	f04f 31ff 	mov.w	r1, #4294967295
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f7ff ffe7 	bl	800294e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002980:	bf00      	nop
 8002982:	e7fd      	b.n	8002980 <_exit+0x12>

08002984 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002990:	2300      	movs	r3, #0
 8002992:	617b      	str	r3, [r7, #20]
 8002994:	e00a      	b.n	80029ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002996:	f3af 8000 	nop.w
 800299a:	4601      	mov	r1, r0
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	1c5a      	adds	r2, r3, #1
 80029a0:	60ba      	str	r2, [r7, #8]
 80029a2:	b2ca      	uxtb	r2, r1
 80029a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	3301      	adds	r3, #1
 80029aa:	617b      	str	r3, [r7, #20]
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	dbf0      	blt.n	8002996 <_read+0x12>
  }

  return len;
 80029b4:	687b      	ldr	r3, [r7, #4]
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3718      	adds	r7, #24
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b086      	sub	sp, #24
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	60f8      	str	r0, [r7, #12]
 80029c6:	60b9      	str	r1, [r7, #8]
 80029c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ca:	2300      	movs	r3, #0
 80029cc:	617b      	str	r3, [r7, #20]
 80029ce:	e009      	b.n	80029e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	1c5a      	adds	r2, r3, #1
 80029d4:	60ba      	str	r2, [r7, #8]
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff f8e1 	bl	8001ba0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	3301      	adds	r3, #1
 80029e2:	617b      	str	r3, [r7, #20]
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	dbf1      	blt.n	80029d0 <_write+0x12>
  }
  return len;
 80029ec:	687b      	ldr	r3, [r7, #4]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3718      	adds	r7, #24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <_close>:

int _close(int file)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a1c:	605a      	str	r2, [r3, #4]
  return 0;
 8002a1e:	2300      	movs	r3, #0
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bc80      	pop	{r7}
 8002a28:	4770      	bx	lr

08002a2a <_isatty>:

int _isatty(int file)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b083      	sub	sp, #12
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a32:	2301      	movs	r3, #1
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bc80      	pop	{r7}
 8002a3c:	4770      	bx	lr

08002a3e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b085      	sub	sp, #20
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	60f8      	str	r0, [r7, #12]
 8002a46:	60b9      	str	r1, [r7, #8]
 8002a48:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bc80      	pop	{r7}
 8002a54:	4770      	bx	lr
	...

08002a58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b086      	sub	sp, #24
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a60:	4a14      	ldr	r2, [pc, #80]	@ (8002ab4 <_sbrk+0x5c>)
 8002a62:	4b15      	ldr	r3, [pc, #84]	@ (8002ab8 <_sbrk+0x60>)
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a6c:	4b13      	ldr	r3, [pc, #76]	@ (8002abc <_sbrk+0x64>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d102      	bne.n	8002a7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a74:	4b11      	ldr	r3, [pc, #68]	@ (8002abc <_sbrk+0x64>)
 8002a76:	4a12      	ldr	r2, [pc, #72]	@ (8002ac0 <_sbrk+0x68>)
 8002a78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a7a:	4b10      	ldr	r3, [pc, #64]	@ (8002abc <_sbrk+0x64>)
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4413      	add	r3, r2
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d207      	bcs.n	8002a98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a88:	f007 fdda 	bl	800a640 <__errno>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	220c      	movs	r2, #12
 8002a90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a92:	f04f 33ff 	mov.w	r3, #4294967295
 8002a96:	e009      	b.n	8002aac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a98:	4b08      	ldr	r3, [pc, #32]	@ (8002abc <_sbrk+0x64>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a9e:	4b07      	ldr	r3, [pc, #28]	@ (8002abc <_sbrk+0x64>)
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	4a05      	ldr	r2, [pc, #20]	@ (8002abc <_sbrk+0x64>)
 8002aa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	3718      	adds	r7, #24
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	20014000 	.word	0x20014000
 8002ab8:	00000400 	.word	0x00000400
 8002abc:	20000a10 	.word	0x20000a10
 8002ac0:	200013c8 	.word	0x200013c8

08002ac4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ac8:	bf00      	nop
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bc80      	pop	{r7}
 8002ace:	4770      	bx	lr

08002ad0 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ad0:	f7ff fff8 	bl	8002ac4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ad4:	480b      	ldr	r0, [pc, #44]	@ (8002b04 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002ad6:	490c      	ldr	r1, [pc, #48]	@ (8002b08 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002ad8:	4a0c      	ldr	r2, [pc, #48]	@ (8002b0c <LoopFillZerobss+0x16>)
  movs r3, #0
 8002ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002adc:	e002      	b.n	8002ae4 <LoopCopyDataInit>

08002ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ae2:	3304      	adds	r3, #4

08002ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ae8:	d3f9      	bcc.n	8002ade <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002aea:	4a09      	ldr	r2, [pc, #36]	@ (8002b10 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002aec:	4c09      	ldr	r4, [pc, #36]	@ (8002b14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002af0:	e001      	b.n	8002af6 <LoopFillZerobss>

08002af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002af4:	3204      	adds	r2, #4

08002af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002af8:	d3fb      	bcc.n	8002af2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002afa:	f007 fda7 	bl	800a64c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002afe:	f7fe fd15 	bl	800152c <main>
  bx lr
 8002b02:	4770      	bx	lr
  ldr r0, =_sdata
 8002b04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b08:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002b0c:	0800f8d0 	.word	0x0800f8d0
  ldr r2, =_sbss
 8002b10:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002b14:	200013c8 	.word	0x200013c8

08002b18 <COMP_ACQ_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002b18:	e7fe      	b.n	8002b18 <COMP_ACQ_IRQHandler>

08002b1a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b20:	2300      	movs	r3, #0
 8002b22:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b24:	2003      	movs	r0, #3
 8002b26:	f000 fef9 	bl	800391c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b2a:	2000      	movs	r0, #0
 8002b2c:	f000 f80e 	bl	8002b4c <HAL_InitTick>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d002      	beq.n	8002b3c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	71fb      	strb	r3, [r7, #7]
 8002b3a:	e001      	b.n	8002b40 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b3c:	f7ff fcc2 	bl	80024c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b40:	79fb      	ldrb	r3, [r7, #7]
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
	...

08002b4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002b54:	2300      	movs	r3, #0
 8002b56:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002b58:	4b16      	ldr	r3, [pc, #88]	@ (8002bb4 <HAL_InitTick+0x68>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d022      	beq.n	8002ba6 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002b60:	4b15      	ldr	r3, [pc, #84]	@ (8002bb8 <HAL_InitTick+0x6c>)
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	4b13      	ldr	r3, [pc, #76]	@ (8002bb4 <HAL_InitTick+0x68>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002b6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b74:	4618      	mov	r0, r3
 8002b76:	f000 ff06 	bl	8003986 <HAL_SYSTICK_Config>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d10f      	bne.n	8002ba0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2b0f      	cmp	r3, #15
 8002b84:	d809      	bhi.n	8002b9a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b86:	2200      	movs	r2, #0
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8002b8e:	f000 fed0 	bl	8003932 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b92:	4a0a      	ldr	r2, [pc, #40]	@ (8002bbc <HAL_InitTick+0x70>)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6013      	str	r3, [r2, #0]
 8002b98:	e007      	b.n	8002baa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	73fb      	strb	r3, [r7, #15]
 8002b9e:	e004      	b.n	8002baa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	73fb      	strb	r3, [r7, #15]
 8002ba4:	e001      	b.n	8002baa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3710      	adds	r7, #16
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	2000001c 	.word	0x2000001c
 8002bb8:	20000014 	.word	0x20000014
 8002bbc:	20000018 	.word	0x20000018

08002bc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bc4:	4b05      	ldr	r3, [pc, #20]	@ (8002bdc <HAL_IncTick+0x1c>)
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	4b05      	ldr	r3, [pc, #20]	@ (8002be0 <HAL_IncTick+0x20>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4413      	add	r3, r2
 8002bce:	4a03      	ldr	r2, [pc, #12]	@ (8002bdc <HAL_IncTick+0x1c>)
 8002bd0:	6013      	str	r3, [r2, #0]
}
 8002bd2:	bf00      	nop
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bc80      	pop	{r7}
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	20000a14 	.word	0x20000a14
 8002be0:	2000001c 	.word	0x2000001c

08002be4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  return uwTick;
 8002be8:	4b02      	ldr	r3, [pc, #8]	@ (8002bf4 <HAL_GetTick+0x10>)
 8002bea:	681b      	ldr	r3, [r3, #0]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bc80      	pop	{r7}
 8002bf2:	4770      	bx	lr
 8002bf4:	20000a14 	.word	0x20000a14

08002bf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c00:	f7ff fff0 	bl	8002be4 <HAL_GetTick>
 8002c04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c10:	d004      	beq.n	8002c1c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c12:	4b09      	ldr	r3, [pc, #36]	@ (8002c38 <HAL_Delay+0x40>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	68fa      	ldr	r2, [r7, #12]
 8002c18:	4413      	add	r3, r2
 8002c1a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c1c:	bf00      	nop
 8002c1e:	f7ff ffe1 	bl	8002be4 <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	68fa      	ldr	r2, [r7, #12]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d8f7      	bhi.n	8002c1e <HAL_Delay+0x26>
  {
  }
}
 8002c2e:	bf00      	nop
 8002c30:	bf00      	nop
 8002c32:	3710      	adds	r7, #16
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	2000001c 	.word	0x2000001c

08002c3c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b08e      	sub	sp, #56	@ 0x38
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c44:	2300      	movs	r3, #0
 8002c46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t tmp_cr1 = 0;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t tmp_cr2 = 0;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d101      	bne.n	8002c5c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e127      	b.n	8002eac <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d115      	bne.n	8002c96 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	651a      	str	r2, [r3, #80]	@ 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c78:	4b8e      	ldr	r3, [pc, #568]	@ (8002eb4 <HAL_ADC_Init+0x278>)
 8002c7a:	6a1b      	ldr	r3, [r3, #32]
 8002c7c:	4a8d      	ldr	r2, [pc, #564]	@ (8002eb4 <HAL_ADC_Init+0x278>)
 8002c7e:	f043 0301 	orr.w	r3, r3, #1
 8002c82:	6213      	str	r3, [r2, #32]
 8002c84:	4b8b      	ldr	r3, [pc, #556]	@ (8002eb4 <HAL_ADC_Init+0x278>)
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	f003 0301 	and.w	r3, r3, #1
 8002c8c:	60bb      	str	r3, [r7, #8]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f7ff fc47 	bl	8002524 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c9a:	f003 0310 	and.w	r3, r3, #16
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f040 80ff 	bne.w	8002ea2 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ca8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002cac:	f023 0302 	bic.w	r3, r3, #2
 8002cb0:	f043 0202 	orr.w	r2, r3, #2
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8002cb8:	4b7f      	ldr	r3, [pc, #508]	@ (8002eb8 <HAL_ADC_Init+0x27c>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	497c      	ldr	r1, [pc, #496]	@ (8002eb8 <HAL_ADC_Init+0x27c>)
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002cd2:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cda:	4619      	mov	r1, r3
 8002cdc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ce0:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce2:	6a3b      	ldr	r3, [r7, #32]
 8002ce4:	fa93 f3a3 	rbit	r3, r3
 8002ce8:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	fab3 f383 	clz	r3, r3
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8002cf6:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002cfc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d04:	4619      	mov	r1, r3
 8002d06:	2302      	movs	r3, #2
 8002d08:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d0c:	fa93 f3a3 	rbit	r3, r3
 8002d10:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d14:	fab3 f383 	clz	r3, r3
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8002d1e:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8002d20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d22:	4313      	orrs	r3, r2
 8002d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d2a:	2b10      	cmp	r3, #16
 8002d2c:	d007      	beq.n	8002d3e <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002d36:	4313      	orrs	r3, r2
 8002d38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d48:	2b40      	cmp	r3, #64	@ 0x40
 8002d4a:	d04f      	beq.n	8002dec <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d52:	4313      	orrs	r3, r2
 8002d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002d5e:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	6912      	ldr	r2, [r2, #16]
 8002d64:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8002d68:	d003      	beq.n	8002d72 <HAL_ADC_Init+0x136>
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	6912      	ldr	r2, [r2, #16]
 8002d6e:	2a01      	cmp	r2, #1
 8002d70:	d102      	bne.n	8002d78 <HAL_ADC_Init+0x13c>
 8002d72:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d76:	e000      	b.n	8002d7a <HAL_ADC_Init+0x13e>
 8002d78:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8002d7a:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002d7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d125      	bne.n	8002dd8 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d114      	bne.n	8002dc0 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8002da0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	fa92 f2a2 	rbit	r2, r2
 8002da8:	617a      	str	r2, [r7, #20]
  return result;
 8002daa:	697a      	ldr	r2, [r7, #20]
 8002dac:	fab2 f282 	clz	r2, r2
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	4093      	lsls	r3, r2
 8002db4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002db8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002dbe:	e00b      	b.n	8002dd8 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dc4:	f043 0220 	orr.w	r2, r3, #32
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	64da      	str	r2, [r3, #76]	@ 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	651a      	str	r2, [r3, #80]	@ 0x50
      else
      {
        /* do nothing */
      }
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	4b37      	ldr	r3, [pc, #220]	@ (8002ebc <HAL_ADC_Init+0x280>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6812      	ldr	r2, [r2, #0]
 8002de6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002de8:	430b      	orrs	r3, r1
 8002dea:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	689a      	ldr	r2, [r3, #8]
 8002df2:	4b33      	ldr	r3, [pc, #204]	@ (8002ec0 <HAL_ADC_Init+0x284>)
 8002df4:	4013      	ands	r3, r2
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6812      	ldr	r2, [r2, #0]
 8002dfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002dfc:	430b      	orrs	r3, r1
 8002dfe:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e08:	d003      	beq.n	8002e12 <HAL_ADC_Init+0x1d6>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	691b      	ldr	r3, [r3, #16]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d119      	bne.n	8002e46 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e18:	f023 71f8 	bic.w	r1, r3, #32505856	@ 0x1f00000
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e20:	3b01      	subs	r3, #1
 8002e22:	f04f 72f8 	mov.w	r2, #32505856	@ 0x1f00000
 8002e26:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e28:	693a      	ldr	r2, [r7, #16]
 8002e2a:	fa92 f2a2 	rbit	r2, r2
 8002e2e:	60fa      	str	r2, [r7, #12]
  return result;
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	fab2 f282 	clz	r2, r2
 8002e36:	b2d2      	uxtb	r2, r2
 8002e38:	fa03 f202 	lsl.w	r2, r3, r2
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e44:	e007      	b.n	8002e56 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 72f8 	bic.w	r2, r2, #32505856	@ 0x1f00000
 8002e54:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	4b19      	ldr	r3, [pc, #100]	@ (8002ec4 <HAL_ADC_Init+0x288>)
 8002e5e:	4013      	ands	r3, r2
 8002e60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d10b      	bne.n	8002e7e <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	651a      	str	r2, [r3, #80]	@ 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e70:	f023 0303 	bic.w	r3, r3, #3
 8002e74:	f043 0201 	orr.w	r2, r3, #1
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002e7c:	e014      	b.n	8002ea8 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e82:	f023 0312 	bic.w	r3, r3, #18
 8002e86:	f043 0210 	orr.w	r2, r3, #16
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	64da      	str	r2, [r3, #76]	@ 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e92:	f043 0201 	orr.w	r2, r3, #1
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	651a      	str	r2, [r3, #80]	@ 0x50
      
      tmp_hal_status = HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002ea0:	e002      	b.n	8002ea8 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ea8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3738      	adds	r7, #56	@ 0x38
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40023800 	.word	0x40023800
 8002eb8:	40012700 	.word	0x40012700
 8002ebc:	fcfc16ff 	.word	0xfcfc16ff
 8002ec0:	c0fff189 	.word	0xc0fff189
 8002ec4:	bf80fffe 	.word	0xbf80fffe

08002ec8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and and polling for end of each conversion. */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ee0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ee4:	d113      	bne.n	8002f0e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ef0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ef4:	d10b      	bne.n	8002f0e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002efa:	f043 0220 	orr.w	r2, r3, #32
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e068      	b.n	8002fe0 <HAL_ADC_PollForConversion+0x118>
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002f0e:	f7ff fe69 	bl	8002be4 <HAL_GetTick>
 8002f12:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002f14:	e021      	b.n	8002f5a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f1c:	d01d      	beq.n	8002f5a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d007      	beq.n	8002f34 <HAL_ADC_PollForConversion+0x6c>
 8002f24:	f7ff fe5e 	bl	8002be4 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d212      	bcs.n	8002f5a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d10b      	bne.n	8002f5a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f46:	f043 0204 	orr.w	r2, r3, #4
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	64da      	str	r2, [r3, #76]	@ 0x4c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

          return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e042      	b.n	8002fe0 <HAL_ADC_PollForConversion+0x118>
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0d6      	beq.n	8002f16 <HAL_ADC_PollForConversion+0x4e>
  }
  
  /* Clear end of conversion flag of regular group if low power feature     */
  /* "Auto Wait" is disabled, to not interfere with this feature until data */
  /* register is read using function HAL_ADC_GetValue().                    */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d104      	bne.n	8002f7a <HAL_ADC_PollForConversion+0xb2>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f06f 0212 	mvn.w	r2, #18
 8002f78:	601a      	str	r2, [r3, #0]
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f7e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32L1, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d124      	bne.n	8002fde <HAL_ADC_PollForConversion+0x116>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d11f      	bne.n	8002fde <HAL_ADC_PollForConversion+0x116>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa4:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d006      	beq.n	8002fba <HAL_ADC_PollForConversion+0xf2>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d111      	bne.n	8002fde <HAL_ADC_PollForConversion+0x116>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fbe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d105      	bne.n	8002fde <HAL_ADC_PollForConversion+0x116>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fd6:	f043 0201 	orr.w	r2, r3, #1
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002fde:	2300      	movs	r3, #0
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3710      	adds	r7, #16
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d101      	bne.n	8003002 <HAL_ADC_Start_IT+0x1a>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e058      	b.n	80030b4 <HAL_ADC_Start_IT+0xcc>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2201      	movs	r2, #1
 8003006:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f000 fb14 	bl	8003638 <ADC_Enable>
 8003010:	4603      	mov	r3, r0
 8003012:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003014:	7bfb      	ldrb	r3, [r7, #15]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d14b      	bne.n	80030b2 <HAL_ADC_Start_IT+0xca>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800301e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003022:	f023 0301 	bic.w	r3, r3, #1
 8003026:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	64da      	str	r2, [r3, #76]	@ 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003038:	2b00      	cmp	r3, #0
 800303a:	d007      	beq.n	800304c <HAL_ADC_Start_IT+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003040:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003044:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003050:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003054:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003058:	d106      	bne.n	8003068 <HAL_ADC_Start_IT+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800305e:	f023 0206 	bic.w	r2, r3, #6
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	651a      	str	r2, [r3, #80]	@ 0x50
 8003066:	e002      	b.n	800306e <HAL_ADC_Start_IT+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800307e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6812      	ldr	r2, [r2, #0]
 800308a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800308e:	f043 0320 	orr.w	r3, r3, #32
 8003092:	6053      	str	r3, [r2, #4]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d107      	bne.n	80030b2 <HAL_ADC_Start_IT+0xca>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	689a      	ldr	r2, [r3, #8]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80030b0:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3710      	adds	r7, #16
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b084      	sub	sp, #16
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c4:	2300      	movs	r3, #0
 80030c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d101      	bne.n	80030d6 <HAL_ADC_Stop_IT+0x1a>
 80030d2:	2302      	movs	r3, #2
 80030d4:	e022      	b.n	800311c <HAL_ADC_Stop_IT+0x60>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 fb06 	bl	80036f0 <ADC_ConversionStop_Disable>
 80030e4:	4603      	mov	r3, r0
 80030e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80030e8:	7bfb      	ldrb	r3, [r7, #15]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d111      	bne.n	8003112 <HAL_ADC_Stop_IT+0x56>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	685a      	ldr	r2, [r3, #4]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f022 0220 	bic.w	r2, r2, #32
 80030fc:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003102:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003106:	f023 0301 	bic.w	r3, r3, #1
 800310a:	f043 0201 	orr.w	r2, r3, #1
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	64da      	str	r2, [r3, #76]	@ 0x4c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Return function status */
  return tmp_hal_status;
 800311a:	7bfb      	ldrb	r3, [r7, #15]
}
 800311c:	4618      	mov	r0, r3
 800311e:	3710      	adds	r7, #16
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003132:	4618      	mov	r0, r3
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr

0800313c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	f003 0320 	and.w	r3, r3, #32
 800315a:	2b00      	cmp	r3, #0
 800315c:	d04c      	beq.n	80031f8 <HAL_ADC_IRQHandler+0xbc>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	f003 0302 	and.w	r3, r3, #2
 8003164:	2b00      	cmp	r3, #0
 8003166:	d047      	beq.n	80031f8 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800316c:	f003 0310 	and.w	r3, r3, #16
 8003170:	2b00      	cmp	r3, #0
 8003172:	d105      	bne.n	8003180 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003178:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32L1, there is no independent flag of end of sequence.   */
      /*       The test of scan sequence on going is done either with scan    */
      /*       sequence disabled or with end of conversion flag set to        */
      /*       of end of sequence.                                            */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d12c      	bne.n	80031e8 <HAL_ADC_IRQHandler+0xac>
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003194:	2b00      	cmp	r3, #0
 8003196:	d127      	bne.n	80031e8 <HAL_ADC_IRQHandler+0xac>
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319e:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
         (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d006      	beq.n	80031b4 <HAL_ADC_IRQHandler+0x78>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d119      	bne.n	80031e8 <HAL_ADC_IRQHandler+0xac>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	685a      	ldr	r2, [r3, #4]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0220 	bic.w	r2, r2, #32
 80031c2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	64da      	str	r2, [r3, #76]	@ 0x4c
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d105      	bne.n	80031e8 <HAL_ADC_IRQHandler+0xac>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031e0:	f043 0201 	orr.w	r2, r3, #1
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	64da      	str	r2, [r3, #76]	@ 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80031e8:	6878      	ldr	r0, [r7, #4]
 80031ea:	f000 f89e 	bl	800332a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f06f 0212 	mvn.w	r2, #18
 80031f6:	601a      	str	r2, [r3, #0]
    }
  }

  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d05a      	beq.n	80032b8 <HAL_ADC_IRQHandler+0x17c>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f003 0304 	and.w	r3, r3, #4
 8003208:	2b00      	cmp	r3, #0
 800320a:	d055      	beq.n	80032b8 <HAL_ADC_IRQHandler+0x17c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003210:	f003 0310 	and.w	r3, r3, #16
 8003214:	2b00      	cmp	r3, #0
 8003216:	d105      	bne.n	8003224 <HAL_ADC_IRQHandler+0xe8>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800321c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Determine whether any further conversion upcoming on group injected  */
      /* by external trigger, scan sequence on going or by automatic injected */
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d13a      	bne.n	80032a8 <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003238:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800323c:	2b00      	cmp	r3, #0
 800323e:	d006      	beq.n	800324e <HAL_ADC_IRQHandler+0x112>
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800324a:	2b00      	cmp	r3, #0
 800324c:	d12c      	bne.n	80032a8 <HAL_ADC_IRQHandler+0x16c>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
          HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8003258:	2b00      	cmp	r3, #0
 800325a:	d125      	bne.n	80032a8 <HAL_ADC_IRQHandler+0x16c>
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003266:	2b00      	cmp	r3, #0
 8003268:	d11e      	bne.n	80032a8 <HAL_ADC_IRQHandler+0x16c>
          (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
          (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003270:	2b00      	cmp	r3, #0
 8003272:	d119      	bne.n	80032a8 <HAL_ADC_IRQHandler+0x16c>
      {
        /* Disable ADC end of single conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003282:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003288:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	64da      	str	r2, [r3, #76]	@ 0x4c

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003298:	2b00      	cmp	r3, #0
 800329a:	d105      	bne.n	80032a8 <HAL_ADC_IRQHandler+0x16c>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032a0:	f043 0201 	orr.w	r2, r3, #1
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	64da      	str	r2, [r3, #76]	@ 0x4c
      }

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 fa62 	bl	8003772 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f06f 020c 	mvn.w	r2, #12
 80032b6:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d012      	beq.n	80032e8 <HAL_ADC_IRQHandler+0x1ac>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00d      	beq.n	80032e8 <HAL_ADC_IRQHandler+0x1ac>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032d0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	64da      	str	r2, [r3, #76]	@ 0x4c
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f000 f82f 	bl	800333c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f06f 0201 	mvn.w	r2, #1
 80032e6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check Overrun flag ========== */
  if((tmp_cr1 & ADC_IT_OVR) == ADC_IT_OVR)
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d017      	beq.n	8003322 <HAL_ADC_IRQHandler+0x1e6>
  {
    if((tmp_sr & ADC_FLAG_OVR) == ADC_FLAG_OVR)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f003 0320 	and.w	r3, r3, #32
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d012      	beq.n	8003322 <HAL_ADC_IRQHandler+0x1e6>
      /* Note: On STM32L1, ADC overrun can be set through other parameters    */
      /*       refer to description of parameter "EOCSelection" for more      */
      /*       details.                                                       */
      
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003300:	f043 0202 	orr.w	r2, r3, #2
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	651a      	str	r2, [r3, #80]	@ 0x50
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f06f 0220 	mvn.w	r2, #32
 8003310:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	f000 f81b 	bl	800334e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the Overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f06f 0220 	mvn.w	r2, #32
 8003320:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003322:	bf00      	nop
 8003324:	3710      	adds	r7, #16
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800332a:	b480      	push	{r7}
 800332c:	b083      	sub	sp, #12
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003332:	bf00      	nop
 8003334:	370c      	adds	r7, #12
 8003336:	46bd      	mov	sp, r7
 8003338:	bc80      	pop	{r7}
 800333a:	4770      	bx	lr

0800333c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	bc80      	pop	{r7}
 800334c:	4770      	bx	lr

0800334e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800334e:	b480      	push	{r7}
 8003350:	b083      	sub	sp, #12
 8003352:	af00      	add	r7, sp, #0
 8003354:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003356:	bf00      	nop
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	bc80      	pop	{r7}
 800335e:	4770      	bx	lr

08003360 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800336a:	2300      	movs	r3, #0
 800336c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8003378:	2b01      	cmp	r3, #1
 800337a:	d101      	bne.n	8003380 <HAL_ADC_ConfigChannel+0x20>
 800337c:	2302      	movs	r3, #2
 800337e:	e14f      	b.n	8003620 <HAL_ADC_ConfigChannel+0x2c0>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	2b06      	cmp	r3, #6
 800338e:	d81c      	bhi.n	80033ca <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	4613      	mov	r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	4413      	add	r3, r2
 80033a0:	3b05      	subs	r3, #5
 80033a2:	221f      	movs	r2, #31
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	43db      	mvns	r3, r3
 80033aa:	4019      	ands	r1, r3
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	6818      	ldr	r0, [r3, #0]
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	4613      	mov	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	4413      	add	r3, r2
 80033ba:	3b05      	subs	r3, #5
 80033bc:	fa00 f203 	lsl.w	r2, r0, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	430a      	orrs	r2, r1
 80033c6:	641a      	str	r2, [r3, #64]	@ 0x40
 80033c8:	e07e      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2b0c      	cmp	r3, #12
 80033d0:	d81c      	bhi.n	800340c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685a      	ldr	r2, [r3, #4]
 80033dc:	4613      	mov	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	4413      	add	r3, r2
 80033e2:	3b23      	subs	r3, #35	@ 0x23
 80033e4:	221f      	movs	r2, #31
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	43db      	mvns	r3, r3
 80033ec:	4019      	ands	r1, r3
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	6818      	ldr	r0, [r3, #0]
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	4613      	mov	r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4413      	add	r3, r2
 80033fc:	3b23      	subs	r3, #35	@ 0x23
 80033fe:	fa00 f203 	lsl.w	r2, r0, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	430a      	orrs	r2, r1
 8003408:	63da      	str	r2, [r3, #60]	@ 0x3c
 800340a:	e05d      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	2b12      	cmp	r3, #18
 8003412:	d81c      	bhi.n	800344e <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685a      	ldr	r2, [r3, #4]
 800341e:	4613      	mov	r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	4413      	add	r3, r2
 8003424:	3b41      	subs	r3, #65	@ 0x41
 8003426:	221f      	movs	r2, #31
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	43db      	mvns	r3, r3
 800342e:	4019      	ands	r1, r3
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	6818      	ldr	r0, [r3, #0]
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	3b41      	subs	r3, #65	@ 0x41
 8003440:	fa00 f203 	lsl.w	r2, r0, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	430a      	orrs	r2, r1
 800344a:	639a      	str	r2, [r3, #56]	@ 0x38
 800344c:	e03c      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2b18      	cmp	r3, #24
 8003454:	d81c      	bhi.n	8003490 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	4613      	mov	r3, r2
 8003462:	009b      	lsls	r3, r3, #2
 8003464:	4413      	add	r3, r2
 8003466:	3b5f      	subs	r3, #95	@ 0x5f
 8003468:	221f      	movs	r2, #31
 800346a:	fa02 f303 	lsl.w	r3, r2, r3
 800346e:	43db      	mvns	r3, r3
 8003470:	4019      	ands	r1, r3
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	6818      	ldr	r0, [r3, #0]
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685a      	ldr	r2, [r3, #4]
 800347a:	4613      	mov	r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	4413      	add	r3, r2
 8003480:	3b5f      	subs	r3, #95	@ 0x5f
 8003482:	fa00 f203 	lsl.w	r2, r0, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	430a      	orrs	r2, r1
 800348c:	635a      	str	r2, [r3, #52]	@ 0x34
 800348e:	e01b      	b.n	80034c8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	4613      	mov	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	4413      	add	r3, r2
 80034a0:	3b7d      	subs	r3, #125	@ 0x7d
 80034a2:	221f      	movs	r2, #31
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	43db      	mvns	r3, r3
 80034aa:	4019      	ands	r1, r3
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	6818      	ldr	r0, [r3, #0]
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	4613      	mov	r3, r2
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	4413      	add	r3, r2
 80034ba:	3b7d      	subs	r3, #125	@ 0x7d
 80034bc:	fa00 f203 	lsl.w	r2, r0, r3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	430a      	orrs	r2, r1
 80034c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b09      	cmp	r3, #9
 80034ce:	d81a      	bhi.n	8003506 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6959      	ldr	r1, [r3, #20]
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	4613      	mov	r3, r2
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	4413      	add	r3, r2
 80034e0:	2207      	movs	r2, #7
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	4019      	ands	r1, r3
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	6898      	ldr	r0, [r3, #8]
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	4613      	mov	r3, r2
 80034f4:	005b      	lsls	r3, r3, #1
 80034f6:	4413      	add	r3, r2
 80034f8:	fa00 f203 	lsl.w	r2, r0, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	430a      	orrs	r2, r1
 8003502:	615a      	str	r2, [r3, #20]
 8003504:	e05d      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2b13      	cmp	r3, #19
 800350c:	d81c      	bhi.n	8003548 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	6919      	ldr	r1, [r3, #16]
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	4613      	mov	r3, r2
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	4413      	add	r3, r2
 800351e:	3b1e      	subs	r3, #30
 8003520:	2207      	movs	r2, #7
 8003522:	fa02 f303 	lsl.w	r3, r2, r3
 8003526:	43db      	mvns	r3, r3
 8003528:	4019      	ands	r1, r3
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	6898      	ldr	r0, [r3, #8]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	4613      	mov	r3, r2
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	4413      	add	r3, r2
 8003538:	3b1e      	subs	r3, #30
 800353a:	fa00 f203 	lsl.w	r2, r0, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	611a      	str	r2, [r3, #16]
 8003546:	e03c      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2b1d      	cmp	r3, #29
 800354e:	d81c      	bhi.n	800358a <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	68d9      	ldr	r1, [r3, #12]
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	4613      	mov	r3, r2
 800355c:	005b      	lsls	r3, r3, #1
 800355e:	4413      	add	r3, r2
 8003560:	3b3c      	subs	r3, #60	@ 0x3c
 8003562:	2207      	movs	r2, #7
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	4019      	ands	r1, r3
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	6898      	ldr	r0, [r3, #8]
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	4613      	mov	r3, r2
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	4413      	add	r3, r2
 800357a:	3b3c      	subs	r3, #60	@ 0x3c
 800357c:	fa00 f203 	lsl.w	r2, r0, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	430a      	orrs	r2, r1
 8003586:	60da      	str	r2, [r3, #12]
 8003588:	e01b      	b.n	80035c2 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	4613      	mov	r3, r2
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	4413      	add	r3, r2
 800359a:	3b5a      	subs	r3, #90	@ 0x5a
 800359c:	2207      	movs	r2, #7
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43db      	mvns	r3, r3
 80035a4:	4019      	ands	r1, r3
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	6898      	ldr	r0, [r3, #8]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	4613      	mov	r3, r2
 80035b0:	005b      	lsls	r3, r3, #1
 80035b2:	4413      	add	r3, r2
 80035b4:	3b5a      	subs	r3, #90	@ 0x5a
 80035b6:	fa00 f203 	lsl.w	r2, r0, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	430a      	orrs	r2, r1
 80035c0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2b10      	cmp	r3, #16
 80035c8:	d003      	beq.n	80035d2 <HAL_ADC_ConfigChannel+0x272>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80035ce:	2b11      	cmp	r3, #17
 80035d0:	d121      	bne.n	8003616 <HAL_ADC_ConfigChannel+0x2b6>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 80035d2:	4b16      	ldr	r3, [pc, #88]	@ (800362c <HAL_ADC_ConfigChannel+0x2cc>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d11b      	bne.n	8003616 <HAL_ADC_ConfigChannel+0x2b6>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 80035de:	4b13      	ldr	r3, [pc, #76]	@ (800362c <HAL_ADC_ConfigChannel+0x2cc>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	4a12      	ldr	r2, [pc, #72]	@ (800362c <HAL_ADC_ConfigChannel+0x2cc>)
 80035e4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80035e8:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2b10      	cmp	r3, #16
 80035f0:	d111      	bne.n	8003616 <HAL_ADC_ConfigChannel+0x2b6>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80035f2:	4b0f      	ldr	r3, [pc, #60]	@ (8003630 <HAL_ADC_ConfigChannel+0x2d0>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a0f      	ldr	r2, [pc, #60]	@ (8003634 <HAL_ADC_ConfigChannel+0x2d4>)
 80035f8:	fba2 2303 	umull	r2, r3, r2, r3
 80035fc:	0c9a      	lsrs	r2, r3, #18
 80035fe:	4613      	mov	r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4413      	add	r3, r2
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8003608:	e002      	b.n	8003610 <HAL_ADC_ConfigChannel+0x2b0>
          {
            wait_loop_index--;
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	3b01      	subs	r3, #1
 800360e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f9      	bne.n	800360a <HAL_ADC_ConfigChannel+0x2aa>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Return function status */
  return tmp_hal_status;
 800361e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003620:	4618      	mov	r0, r3
 8003622:	3714      	adds	r7, #20
 8003624:	46bd      	mov	sp, r7
 8003626:	bc80      	pop	{r7}
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	40012700 	.word	0x40012700
 8003630:	20000014 	.word	0x20000014
 8003634:	431bde83 	.word	0x431bde83

08003638 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003640:	2300      	movs	r3, #0
 8003642:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8003644:	2300      	movs	r3, #0
 8003646:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003652:	2b40      	cmp	r3, #64	@ 0x40
 8003654:	d043      	beq.n	80036de <ADC_Enable+0xa6>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f042 0201 	orr.w	r2, r2, #1
 8003664:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8003666:	4b20      	ldr	r3, [pc, #128]	@ (80036e8 <ADC_Enable+0xb0>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a20      	ldr	r2, [pc, #128]	@ (80036ec <ADC_Enable+0xb4>)
 800366c:	fba2 2303 	umull	r2, r3, r2, r3
 8003670:	0c9a      	lsrs	r2, r3, #18
 8003672:	4613      	mov	r3, r2
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	4413      	add	r3, r2
 8003678:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 800367a:	e002      	b.n	8003682 <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	3b01      	subs	r3, #1
 8003680:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1f9      	bne.n	800367c <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 8003688:	f7ff faac 	bl	8002be4 <HAL_GetTick>
 800368c:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800368e:	e01f      	b.n	80036d0 <ADC_Enable+0x98>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 8003690:	f7ff faa8 	bl	8002be4 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d918      	bls.n	80036d0 <ADC_Enable+0x98>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036a8:	2b40      	cmp	r3, #64	@ 0x40
 80036aa:	d011      	beq.n	80036d0 <ADC_Enable+0x98>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036b0:	f043 0210 	orr.w	r2, r3, #16
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	64da      	str	r2, [r3, #76]	@ 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036bc:	f043 0201 	orr.w	r2, r3, #1
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

          return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e007      	b.n	80036e0 <ADC_Enable+0xa8>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036da:	2b40      	cmp	r3, #64	@ 0x40
 80036dc:	d1d8      	bne.n	8003690 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3710      	adds	r7, #16
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	20000014 	.word	0x20000014
 80036ec:	431bde83 	.word	0x431bde83

080036f0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80036f8:	2300      	movs	r3, #0
 80036fa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003706:	2b40      	cmp	r3, #64	@ 0x40
 8003708:	d12e      	bne.n	8003768 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 0201 	bic.w	r2, r2, #1
 8003718:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800371a:	f7ff fa63 	bl	8002be4 <HAL_GetTick>
 800371e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */    
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003720:	e01b      	b.n	800375a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 8003722:	f7ff fa5f 	bl	8002be4 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d914      	bls.n	800375a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800373a:	2b40      	cmp	r3, #64	@ 0x40
 800373c:	d10d      	bne.n	800375a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003742:	f043 0210 	orr.w	r2, r3, #16
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	64da      	str	r2, [r3, #76]	@ 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800374e:	f043 0201 	orr.w	r2, r3, #1
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	651a      	str	r2, [r3, #80]	@ 0x50

          return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e007      	b.n	800376a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003764:	2b40      	cmp	r3, #64	@ 0x40
 8003766:	d0dc      	beq.n	8003722 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3710      	adds	r7, #16
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}

08003772 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003772:	b480      	push	{r7}
 8003774:	b083      	sub	sp, #12
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800377a:	bf00      	nop
 800377c:	370c      	adds	r7, #12
 800377e:	46bd      	mov	sp, r7
 8003780:	bc80      	pop	{r7}
 8003782:	4770      	bx	lr

08003784 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f003 0307 	and.w	r3, r3, #7
 8003792:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003794:	4b0c      	ldr	r3, [pc, #48]	@ (80037c8 <__NVIC_SetPriorityGrouping+0x44>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800379a:	68ba      	ldr	r2, [r7, #8]
 800379c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037a0:	4013      	ands	r3, r2
 80037a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037b6:	4a04      	ldr	r2, [pc, #16]	@ (80037c8 <__NVIC_SetPriorityGrouping+0x44>)
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	60d3      	str	r3, [r2, #12]
}
 80037bc:	bf00      	nop
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bc80      	pop	{r7}
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	e000ed00 	.word	0xe000ed00

080037cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037cc:	b480      	push	{r7}
 80037ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037d0:	4b04      	ldr	r3, [pc, #16]	@ (80037e4 <__NVIC_GetPriorityGrouping+0x18>)
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	0a1b      	lsrs	r3, r3, #8
 80037d6:	f003 0307 	and.w	r3, r3, #7
}
 80037da:	4618      	mov	r0, r3
 80037dc:	46bd      	mov	sp, r7
 80037de:	bc80      	pop	{r7}
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	e000ed00 	.word	0xe000ed00

080037e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	db0b      	blt.n	8003812 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037fa:	79fb      	ldrb	r3, [r7, #7]
 80037fc:	f003 021f 	and.w	r2, r3, #31
 8003800:	4906      	ldr	r1, [pc, #24]	@ (800381c <__NVIC_EnableIRQ+0x34>)
 8003802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003806:	095b      	lsrs	r3, r3, #5
 8003808:	2001      	movs	r0, #1
 800380a:	fa00 f202 	lsl.w	r2, r0, r2
 800380e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003812:	bf00      	nop
 8003814:	370c      	adds	r7, #12
 8003816:	46bd      	mov	sp, r7
 8003818:	bc80      	pop	{r7}
 800381a:	4770      	bx	lr
 800381c:	e000e100 	.word	0xe000e100

08003820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	4603      	mov	r3, r0
 8003828:	6039      	str	r1, [r7, #0]
 800382a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800382c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003830:	2b00      	cmp	r3, #0
 8003832:	db0a      	blt.n	800384a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	b2da      	uxtb	r2, r3
 8003838:	490c      	ldr	r1, [pc, #48]	@ (800386c <__NVIC_SetPriority+0x4c>)
 800383a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383e:	0112      	lsls	r2, r2, #4
 8003840:	b2d2      	uxtb	r2, r2
 8003842:	440b      	add	r3, r1
 8003844:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003848:	e00a      	b.n	8003860 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	b2da      	uxtb	r2, r3
 800384e:	4908      	ldr	r1, [pc, #32]	@ (8003870 <__NVIC_SetPriority+0x50>)
 8003850:	79fb      	ldrb	r3, [r7, #7]
 8003852:	f003 030f 	and.w	r3, r3, #15
 8003856:	3b04      	subs	r3, #4
 8003858:	0112      	lsls	r2, r2, #4
 800385a:	b2d2      	uxtb	r2, r2
 800385c:	440b      	add	r3, r1
 800385e:	761a      	strb	r2, [r3, #24]
}
 8003860:	bf00      	nop
 8003862:	370c      	adds	r7, #12
 8003864:	46bd      	mov	sp, r7
 8003866:	bc80      	pop	{r7}
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	e000e100 	.word	0xe000e100
 8003870:	e000ed00 	.word	0xe000ed00

08003874 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003874:	b480      	push	{r7}
 8003876:	b089      	sub	sp, #36	@ 0x24
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f003 0307 	and.w	r3, r3, #7
 8003886:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	f1c3 0307 	rsb	r3, r3, #7
 800388e:	2b04      	cmp	r3, #4
 8003890:	bf28      	it	cs
 8003892:	2304      	movcs	r3, #4
 8003894:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	3304      	adds	r3, #4
 800389a:	2b06      	cmp	r3, #6
 800389c:	d902      	bls.n	80038a4 <NVIC_EncodePriority+0x30>
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	3b03      	subs	r3, #3
 80038a2:	e000      	b.n	80038a6 <NVIC_EncodePriority+0x32>
 80038a4:	2300      	movs	r3, #0
 80038a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038a8:	f04f 32ff 	mov.w	r2, #4294967295
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	43da      	mvns	r2, r3
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	401a      	ands	r2, r3
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038bc:	f04f 31ff 	mov.w	r1, #4294967295
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	fa01 f303 	lsl.w	r3, r1, r3
 80038c6:	43d9      	mvns	r1, r3
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038cc:	4313      	orrs	r3, r2
         );
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3724      	adds	r7, #36	@ 0x24
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bc80      	pop	{r7}
 80038d6:	4770      	bx	lr

080038d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3b01      	subs	r3, #1
 80038e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038e8:	d301      	bcc.n	80038ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038ea:	2301      	movs	r3, #1
 80038ec:	e00f      	b.n	800390e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003918 <SysTick_Config+0x40>)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3b01      	subs	r3, #1
 80038f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038f6:	210f      	movs	r1, #15
 80038f8:	f04f 30ff 	mov.w	r0, #4294967295
 80038fc:	f7ff ff90 	bl	8003820 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003900:	4b05      	ldr	r3, [pc, #20]	@ (8003918 <SysTick_Config+0x40>)
 8003902:	2200      	movs	r2, #0
 8003904:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003906:	4b04      	ldr	r3, [pc, #16]	@ (8003918 <SysTick_Config+0x40>)
 8003908:	2207      	movs	r2, #7
 800390a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	e000e010 	.word	0xe000e010

0800391c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f7ff ff2d 	bl	8003784 <__NVIC_SetPriorityGrouping>
}
 800392a:	bf00      	nop
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003932:	b580      	push	{r7, lr}
 8003934:	b086      	sub	sp, #24
 8003936:	af00      	add	r7, sp, #0
 8003938:	4603      	mov	r3, r0
 800393a:	60b9      	str	r1, [r7, #8]
 800393c:	607a      	str	r2, [r7, #4]
 800393e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003944:	f7ff ff42 	bl	80037cc <__NVIC_GetPriorityGrouping>
 8003948:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	68b9      	ldr	r1, [r7, #8]
 800394e:	6978      	ldr	r0, [r7, #20]
 8003950:	f7ff ff90 	bl	8003874 <NVIC_EncodePriority>
 8003954:	4602      	mov	r2, r0
 8003956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800395a:	4611      	mov	r1, r2
 800395c:	4618      	mov	r0, r3
 800395e:	f7ff ff5f 	bl	8003820 <__NVIC_SetPriority>
}
 8003962:	bf00      	nop
 8003964:	3718      	adds	r7, #24
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b082      	sub	sp, #8
 800396e:	af00      	add	r7, sp, #0
 8003970:	4603      	mov	r3, r0
 8003972:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003978:	4618      	mov	r0, r3
 800397a:	f7ff ff35 	bl	80037e8 <__NVIC_EnableIRQ>
}
 800397e:	bf00      	nop
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b082      	sub	sp, #8
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7ff ffa2 	bl	80038d8 <SysTick_Config>
 8003994:	4603      	mov	r3, r0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
	...

080039a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b087      	sub	sp, #28
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80039aa:	2300      	movs	r3, #0
 80039ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80039ae:	2300      	movs	r3, #0
 80039b0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80039b2:	2300      	movs	r3, #0
 80039b4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80039b6:	e160      	b.n	8003c7a <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	2101      	movs	r1, #1
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	fa01 f303 	lsl.w	r3, r1, r3
 80039c4:	4013      	ands	r3, r2
 80039c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f000 8152 	beq.w	8003c74 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f003 0303 	and.w	r3, r3, #3
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d005      	beq.n	80039e8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d130      	bne.n	8003a4a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	005b      	lsls	r3, r3, #1
 80039f2:	2203      	movs	r2, #3
 80039f4:	fa02 f303 	lsl.w	r3, r2, r3
 80039f8:	43db      	mvns	r3, r3
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	4013      	ands	r3, r2
 80039fe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	68da      	ldr	r2, [r3, #12]
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0c:	693a      	ldr	r2, [r7, #16]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8003a1e:	2201      	movs	r2, #1
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	43db      	mvns	r3, r3
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	4013      	ands	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	091b      	lsrs	r3, r3, #4
 8003a34:	f003 0201 	and.w	r2, r3, #1
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 0303 	and.w	r3, r3, #3
 8003a52:	2b03      	cmp	r3, #3
 8003a54:	d017      	beq.n	8003a86 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	005b      	lsls	r3, r3, #1
 8003a60:	2203      	movs	r2, #3
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	43db      	mvns	r3, r3
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	689a      	ldr	r2, [r3, #8]
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f003 0303 	and.w	r3, r3, #3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d123      	bne.n	8003ada <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	08da      	lsrs	r2, r3, #3
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	3208      	adds	r2, #8
 8003a9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a9e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	f003 0307 	and.w	r3, r3, #7
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	220f      	movs	r2, #15
 8003aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	691a      	ldr	r2, [r3, #16]
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	08da      	lsrs	r2, r3, #3
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	3208      	adds	r2, #8
 8003ad4:	6939      	ldr	r1, [r7, #16]
 8003ad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	2203      	movs	r2, #3
 8003ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aea:	43db      	mvns	r3, r3
 8003aec:	693a      	ldr	r2, [r7, #16]
 8003aee:	4013      	ands	r3, r2
 8003af0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f003 0203 	and.w	r2, r3, #3
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	fa02 f303 	lsl.w	r3, r2, r3
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f000 80ac 	beq.w	8003c74 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b1c:	4b5e      	ldr	r3, [pc, #376]	@ (8003c98 <HAL_GPIO_Init+0x2f8>)
 8003b1e:	6a1b      	ldr	r3, [r3, #32]
 8003b20:	4a5d      	ldr	r2, [pc, #372]	@ (8003c98 <HAL_GPIO_Init+0x2f8>)
 8003b22:	f043 0301 	orr.w	r3, r3, #1
 8003b26:	6213      	str	r3, [r2, #32]
 8003b28:	4b5b      	ldr	r3, [pc, #364]	@ (8003c98 <HAL_GPIO_Init+0x2f8>)
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	60bb      	str	r3, [r7, #8]
 8003b32:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8003b34:	4a59      	ldr	r2, [pc, #356]	@ (8003c9c <HAL_GPIO_Init+0x2fc>)
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	089b      	lsrs	r3, r3, #2
 8003b3a:	3302      	adds	r3, #2
 8003b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b40:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	f003 0303 	and.w	r3, r3, #3
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	220f      	movs	r2, #15
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	43db      	mvns	r3, r3
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	4013      	ands	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	4a51      	ldr	r2, [pc, #324]	@ (8003ca0 <HAL_GPIO_Init+0x300>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d025      	beq.n	8003bac <HAL_GPIO_Init+0x20c>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	4a50      	ldr	r2, [pc, #320]	@ (8003ca4 <HAL_GPIO_Init+0x304>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d01f      	beq.n	8003ba8 <HAL_GPIO_Init+0x208>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	4a4f      	ldr	r2, [pc, #316]	@ (8003ca8 <HAL_GPIO_Init+0x308>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d019      	beq.n	8003ba4 <HAL_GPIO_Init+0x204>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	4a4e      	ldr	r2, [pc, #312]	@ (8003cac <HAL_GPIO_Init+0x30c>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d013      	beq.n	8003ba0 <HAL_GPIO_Init+0x200>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a4d      	ldr	r2, [pc, #308]	@ (8003cb0 <HAL_GPIO_Init+0x310>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d00d      	beq.n	8003b9c <HAL_GPIO_Init+0x1fc>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a4c      	ldr	r2, [pc, #304]	@ (8003cb4 <HAL_GPIO_Init+0x314>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d007      	beq.n	8003b98 <HAL_GPIO_Init+0x1f8>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a4b      	ldr	r2, [pc, #300]	@ (8003cb8 <HAL_GPIO_Init+0x318>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d101      	bne.n	8003b94 <HAL_GPIO_Init+0x1f4>
 8003b90:	2306      	movs	r3, #6
 8003b92:	e00c      	b.n	8003bae <HAL_GPIO_Init+0x20e>
 8003b94:	2307      	movs	r3, #7
 8003b96:	e00a      	b.n	8003bae <HAL_GPIO_Init+0x20e>
 8003b98:	2305      	movs	r3, #5
 8003b9a:	e008      	b.n	8003bae <HAL_GPIO_Init+0x20e>
 8003b9c:	2304      	movs	r3, #4
 8003b9e:	e006      	b.n	8003bae <HAL_GPIO_Init+0x20e>
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e004      	b.n	8003bae <HAL_GPIO_Init+0x20e>
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e002      	b.n	8003bae <HAL_GPIO_Init+0x20e>
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e000      	b.n	8003bae <HAL_GPIO_Init+0x20e>
 8003bac:	2300      	movs	r3, #0
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	f002 0203 	and.w	r2, r2, #3
 8003bb4:	0092      	lsls	r2, r2, #2
 8003bb6:	4093      	lsls	r3, r2
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003bbe:	4937      	ldr	r1, [pc, #220]	@ (8003c9c <HAL_GPIO_Init+0x2fc>)
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	089b      	lsrs	r3, r3, #2
 8003bc4:	3302      	adds	r3, #2
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bcc:	4b3b      	ldr	r3, [pc, #236]	@ (8003cbc <HAL_GPIO_Init+0x31c>)
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003bf0:	4a32      	ldr	r2, [pc, #200]	@ (8003cbc <HAL_GPIO_Init+0x31c>)
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bf6:	4b31      	ldr	r3, [pc, #196]	@ (8003cbc <HAL_GPIO_Init+0x31c>)
 8003bf8:	68db      	ldr	r3, [r3, #12]
 8003bfa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	43db      	mvns	r3, r3
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	4013      	ands	r3, r2
 8003c04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d003      	beq.n	8003c1a <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003c1a:	4a28      	ldr	r2, [pc, #160]	@ (8003cbc <HAL_GPIO_Init+0x31c>)
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c20:	4b26      	ldr	r3, [pc, #152]	@ (8003cbc <HAL_GPIO_Init+0x31c>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	43db      	mvns	r3, r3
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003c44:	4a1d      	ldr	r2, [pc, #116]	@ (8003cbc <HAL_GPIO_Init+0x31c>)
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8003cbc <HAL_GPIO_Init+0x31c>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	43db      	mvns	r3, r3
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	4013      	ands	r3, r2
 8003c58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d003      	beq.n	8003c6e <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8003c66:	693a      	ldr	r2, [r7, #16]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003c6e:	4a13      	ldr	r2, [pc, #76]	@ (8003cbc <HAL_GPIO_Init+0x31c>)
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c74:	697b      	ldr	r3, [r7, #20]
 8003c76:	3301      	adds	r3, #1
 8003c78:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	fa22 f303 	lsr.w	r3, r2, r3
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f47f ae97 	bne.w	80039b8 <HAL_GPIO_Init+0x18>
  }
}
 8003c8a:	bf00      	nop
 8003c8c:	bf00      	nop
 8003c8e:	371c      	adds	r7, #28
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bc80      	pop	{r7}
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	40010000 	.word	0x40010000
 8003ca0:	40020000 	.word	0x40020000
 8003ca4:	40020400 	.word	0x40020400
 8003ca8:	40020800 	.word	0x40020800
 8003cac:	40020c00 	.word	0x40020c00
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	40021400 	.word	0x40021400
 8003cb8:	40021800 	.word	0x40021800
 8003cbc:	40010400 	.word	0x40010400

08003cc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	460b      	mov	r3, r1
 8003cca:	807b      	strh	r3, [r7, #2]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003cd0:	787b      	ldrb	r3, [r7, #1]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d003      	beq.n	8003cde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003cd6:	887a      	ldrh	r2, [r7, #2]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8003cdc:	e003      	b.n	8003ce6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8003cde:	887b      	ldrh	r3, [r7, #2]
 8003ce0:	041a      	lsls	r2, r3, #16
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	619a      	str	r2, [r3, #24]
}
 8003ce6:	bf00      	nop
 8003ce8:	370c      	adds	r7, #12
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bc80      	pop	{r7}
 8003cee:	4770      	bx	lr

08003cf0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	460b      	mov	r3, r1
 8003cfa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d02:	887a      	ldrh	r2, [r7, #2]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	4013      	ands	r3, r2
 8003d08:	041a      	lsls	r2, r3, #16
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	43d9      	mvns	r1, r3
 8003d0e:	887b      	ldrh	r3, [r7, #2]
 8003d10:	400b      	ands	r3, r1
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	619a      	str	r2, [r3, #24]
}
 8003d18:	bf00      	nop
 8003d1a:	3714      	adds	r7, #20
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bc80      	pop	{r7}
 8003d20:	4770      	bx	lr
	...

08003d24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d2e:	4b08      	ldr	r3, [pc, #32]	@ (8003d50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d30:	695a      	ldr	r2, [r3, #20]
 8003d32:	88fb      	ldrh	r3, [r7, #6]
 8003d34:	4013      	ands	r3, r2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d006      	beq.n	8003d48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d3a:	4a05      	ldr	r2, [pc, #20]	@ (8003d50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d3c:	88fb      	ldrh	r3, [r7, #6]
 8003d3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d40:	88fb      	ldrh	r3, [r7, #6]
 8003d42:	4618      	mov	r0, r3
 8003d44:	f7fd ff42 	bl	8001bcc <HAL_GPIO_EXTI_Callback>
  }
}
 8003d48:	bf00      	nop
 8003d4a:	3708      	adds	r7, #8
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	40010400 	.word	0x40010400

08003d54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d101      	bne.n	8003d66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e12b      	b.n	8003fbe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d106      	bne.n	8003d80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7fe fc1a 	bl	80025b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2224      	movs	r2, #36	@ 0x24
 8003d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f022 0201 	bic.w	r2, r2, #1
 8003d96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003da6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003db6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003db8:	f001 fd5e 	bl	8005878 <HAL_RCC_GetPCLK1Freq>
 8003dbc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	4a81      	ldr	r2, [pc, #516]	@ (8003fc8 <HAL_I2C_Init+0x274>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d807      	bhi.n	8003dd8 <HAL_I2C_Init+0x84>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	4a80      	ldr	r2, [pc, #512]	@ (8003fcc <HAL_I2C_Init+0x278>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	bf94      	ite	ls
 8003dd0:	2301      	movls	r3, #1
 8003dd2:	2300      	movhi	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	e006      	b.n	8003de6 <HAL_I2C_Init+0x92>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	4a7d      	ldr	r2, [pc, #500]	@ (8003fd0 <HAL_I2C_Init+0x27c>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	bf94      	ite	ls
 8003de0:	2301      	movls	r3, #1
 8003de2:	2300      	movhi	r3, #0
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	e0e7      	b.n	8003fbe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	4a78      	ldr	r2, [pc, #480]	@ (8003fd4 <HAL_I2C_Init+0x280>)
 8003df2:	fba2 2303 	umull	r2, r3, r2, r3
 8003df6:	0c9b      	lsrs	r3, r3, #18
 8003df8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68ba      	ldr	r2, [r7, #8]
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6a1b      	ldr	r3, [r3, #32]
 8003e14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	4a6a      	ldr	r2, [pc, #424]	@ (8003fc8 <HAL_I2C_Init+0x274>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d802      	bhi.n	8003e28 <HAL_I2C_Init+0xd4>
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	3301      	adds	r3, #1
 8003e26:	e009      	b.n	8003e3c <HAL_I2C_Init+0xe8>
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003e2e:	fb02 f303 	mul.w	r3, r2, r3
 8003e32:	4a69      	ldr	r2, [pc, #420]	@ (8003fd8 <HAL_I2C_Init+0x284>)
 8003e34:	fba2 2303 	umull	r2, r3, r2, r3
 8003e38:	099b      	lsrs	r3, r3, #6
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	6812      	ldr	r2, [r2, #0]
 8003e40:	430b      	orrs	r3, r1
 8003e42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	69db      	ldr	r3, [r3, #28]
 8003e4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003e4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	495c      	ldr	r1, [pc, #368]	@ (8003fc8 <HAL_I2C_Init+0x274>)
 8003e58:	428b      	cmp	r3, r1
 8003e5a:	d819      	bhi.n	8003e90 <HAL_I2C_Init+0x13c>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	1e59      	subs	r1, r3, #1
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e6a:	1c59      	adds	r1, r3, #1
 8003e6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003e70:	400b      	ands	r3, r1
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00a      	beq.n	8003e8c <HAL_I2C_Init+0x138>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	1e59      	subs	r1, r3, #1
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	005b      	lsls	r3, r3, #1
 8003e80:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e84:	3301      	adds	r3, #1
 8003e86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e8a:	e051      	b.n	8003f30 <HAL_I2C_Init+0x1dc>
 8003e8c:	2304      	movs	r3, #4
 8003e8e:	e04f      	b.n	8003f30 <HAL_I2C_Init+0x1dc>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d111      	bne.n	8003ebc <HAL_I2C_Init+0x168>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	1e58      	subs	r0, r3, #1
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6859      	ldr	r1, [r3, #4]
 8003ea0:	460b      	mov	r3, r1
 8003ea2:	005b      	lsls	r3, r3, #1
 8003ea4:	440b      	add	r3, r1
 8003ea6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eaa:	3301      	adds	r3, #1
 8003eac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	bf0c      	ite	eq
 8003eb4:	2301      	moveq	r3, #1
 8003eb6:	2300      	movne	r3, #0
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	e012      	b.n	8003ee2 <HAL_I2C_Init+0x18e>
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	1e58      	subs	r0, r3, #1
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6859      	ldr	r1, [r3, #4]
 8003ec4:	460b      	mov	r3, r1
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	440b      	add	r3, r1
 8003eca:	0099      	lsls	r1, r3, #2
 8003ecc:	440b      	add	r3, r1
 8003ece:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ed2:	3301      	adds	r3, #1
 8003ed4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	bf0c      	ite	eq
 8003edc:	2301      	moveq	r3, #1
 8003ede:	2300      	movne	r3, #0
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d001      	beq.n	8003eea <HAL_I2C_Init+0x196>
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e022      	b.n	8003f30 <HAL_I2C_Init+0x1dc>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10e      	bne.n	8003f10 <HAL_I2C_Init+0x1bc>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	1e58      	subs	r0, r3, #1
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6859      	ldr	r1, [r3, #4]
 8003efa:	460b      	mov	r3, r1
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	440b      	add	r3, r1
 8003f00:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f04:	3301      	adds	r3, #1
 8003f06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f0e:	e00f      	b.n	8003f30 <HAL_I2C_Init+0x1dc>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	1e58      	subs	r0, r3, #1
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6859      	ldr	r1, [r3, #4]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	0099      	lsls	r1, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f26:	3301      	adds	r3, #1
 8003f28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f30:	6879      	ldr	r1, [r7, #4]
 8003f32:	6809      	ldr	r1, [r1, #0]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	69da      	ldr	r2, [r3, #28]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	430a      	orrs	r2, r1
 8003f52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003f5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	6911      	ldr	r1, [r2, #16]
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	68d2      	ldr	r2, [r2, #12]
 8003f6a:	4311      	orrs	r1, r2
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	6812      	ldr	r2, [r2, #0]
 8003f70:	430b      	orrs	r3, r1
 8003f72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	695a      	ldr	r2, [r3, #20]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	699b      	ldr	r3, [r3, #24]
 8003f86:	431a      	orrs	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	430a      	orrs	r2, r1
 8003f8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f042 0201 	orr.w	r2, r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2220      	movs	r2, #32
 8003faa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	000186a0 	.word	0x000186a0
 8003fcc:	001e847f 	.word	0x001e847f
 8003fd0:	003d08ff 	.word	0x003d08ff
 8003fd4:	431bde83 	.word	0x431bde83
 8003fd8:	10624dd3 	.word	0x10624dd3

08003fdc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b088      	sub	sp, #32
 8003fe0:	af02      	add	r7, sp, #8
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	4608      	mov	r0, r1
 8003fe6:	4611      	mov	r1, r2
 8003fe8:	461a      	mov	r2, r3
 8003fea:	4603      	mov	r3, r0
 8003fec:	817b      	strh	r3, [r7, #10]
 8003fee:	460b      	mov	r3, r1
 8003ff0:	813b      	strh	r3, [r7, #8]
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ff6:	f7fe fdf5 	bl	8002be4 <HAL_GetTick>
 8003ffa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b20      	cmp	r3, #32
 8004006:	f040 80d9 	bne.w	80041bc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	9300      	str	r3, [sp, #0]
 800400e:	2319      	movs	r3, #25
 8004010:	2201      	movs	r2, #1
 8004012:	496d      	ldr	r1, [pc, #436]	@ (80041c8 <HAL_I2C_Mem_Write+0x1ec>)
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 fc8b 	bl	8004930 <I2C_WaitOnFlagUntilTimeout>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d001      	beq.n	8004024 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004020:	2302      	movs	r3, #2
 8004022:	e0cc      	b.n	80041be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800402a:	2b01      	cmp	r3, #1
 800402c:	d101      	bne.n	8004032 <HAL_I2C_Mem_Write+0x56>
 800402e:	2302      	movs	r3, #2
 8004030:	e0c5      	b.n	80041be <HAL_I2C_Mem_Write+0x1e2>
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2201      	movs	r2, #1
 8004036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0301 	and.w	r3, r3, #1
 8004044:	2b01      	cmp	r3, #1
 8004046:	d007      	beq.n	8004058 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f042 0201 	orr.w	r2, r2, #1
 8004056:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004066:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2221      	movs	r2, #33	@ 0x21
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2240      	movs	r2, #64	@ 0x40
 8004074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2200      	movs	r2, #0
 800407c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a3a      	ldr	r2, [r7, #32]
 8004082:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004088:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800408e:	b29a      	uxth	r2, r3
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	4a4d      	ldr	r2, [pc, #308]	@ (80041cc <HAL_I2C_Mem_Write+0x1f0>)
 8004098:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800409a:	88f8      	ldrh	r0, [r7, #6]
 800409c:	893a      	ldrh	r2, [r7, #8]
 800409e:	8979      	ldrh	r1, [r7, #10]
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	9301      	str	r3, [sp, #4]
 80040a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	4603      	mov	r3, r0
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f000 fac2 	bl	8004634 <I2C_RequestMemoryWrite>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d052      	beq.n	800415c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e081      	b.n	80041be <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040ba:	697a      	ldr	r2, [r7, #20]
 80040bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040be:	68f8      	ldr	r0, [r7, #12]
 80040c0:	f000 fd50 	bl	8004b64 <I2C_WaitOnTXEFlagUntilTimeout>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00d      	beq.n	80040e6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ce:	2b04      	cmp	r3, #4
 80040d0:	d107      	bne.n	80040e2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040e0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e06b      	b.n	80041be <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ea:	781a      	ldrb	r2, [r3, #0]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f6:	1c5a      	adds	r2, r3, #1
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004100:	3b01      	subs	r3, #1
 8004102:	b29a      	uxth	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800410c:	b29b      	uxth	r3, r3
 800410e:	3b01      	subs	r3, #1
 8004110:	b29a      	uxth	r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	695b      	ldr	r3, [r3, #20]
 800411c:	f003 0304 	and.w	r3, r3, #4
 8004120:	2b04      	cmp	r3, #4
 8004122:	d11b      	bne.n	800415c <HAL_I2C_Mem_Write+0x180>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004128:	2b00      	cmp	r3, #0
 800412a:	d017      	beq.n	800415c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004130:	781a      	ldrb	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800413c:	1c5a      	adds	r2, r3, #1
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004146:	3b01      	subs	r3, #1
 8004148:	b29a      	uxth	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004152:	b29b      	uxth	r3, r3
 8004154:	3b01      	subs	r3, #1
 8004156:	b29a      	uxth	r2, r3
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004160:	2b00      	cmp	r3, #0
 8004162:	d1aa      	bne.n	80040ba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004164:	697a      	ldr	r2, [r7, #20]
 8004166:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004168:	68f8      	ldr	r0, [r7, #12]
 800416a:	f000 fd43 	bl	8004bf4 <I2C_WaitOnBTFFlagUntilTimeout>
 800416e:	4603      	mov	r3, r0
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00d      	beq.n	8004190 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004178:	2b04      	cmp	r3, #4
 800417a:	d107      	bne.n	800418c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800418a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e016      	b.n	80041be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800419e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80041b8:	2300      	movs	r3, #0
 80041ba:	e000      	b.n	80041be <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80041bc:	2302      	movs	r3, #2
  }
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3718      	adds	r7, #24
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	00100002 	.word	0x00100002
 80041cc:	ffff0000 	.word	0xffff0000

080041d0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b08c      	sub	sp, #48	@ 0x30
 80041d4:	af02      	add	r7, sp, #8
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	4608      	mov	r0, r1
 80041da:	4611      	mov	r1, r2
 80041dc:	461a      	mov	r2, r3
 80041de:	4603      	mov	r3, r0
 80041e0:	817b      	strh	r3, [r7, #10]
 80041e2:	460b      	mov	r3, r1
 80041e4:	813b      	strh	r3, [r7, #8]
 80041e6:	4613      	mov	r3, r2
 80041e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80041ea:	f7fe fcfb 	bl	8002be4 <HAL_GetTick>
 80041ee:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	2b20      	cmp	r3, #32
 80041fa:	f040 8214 	bne.w	8004626 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004200:	9300      	str	r3, [sp, #0]
 8004202:	2319      	movs	r3, #25
 8004204:	2201      	movs	r2, #1
 8004206:	497b      	ldr	r1, [pc, #492]	@ (80043f4 <HAL_I2C_Mem_Read+0x224>)
 8004208:	68f8      	ldr	r0, [r7, #12]
 800420a:	f000 fb91 	bl	8004930 <I2C_WaitOnFlagUntilTimeout>
 800420e:	4603      	mov	r3, r0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004214:	2302      	movs	r3, #2
 8004216:	e207      	b.n	8004628 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800421e:	2b01      	cmp	r3, #1
 8004220:	d101      	bne.n	8004226 <HAL_I2C_Mem_Read+0x56>
 8004222:	2302      	movs	r3, #2
 8004224:	e200      	b.n	8004628 <HAL_I2C_Mem_Read+0x458>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2201      	movs	r2, #1
 800422a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0301 	and.w	r3, r3, #1
 8004238:	2b01      	cmp	r3, #1
 800423a:	d007      	beq.n	800424c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f042 0201 	orr.w	r2, r2, #1
 800424a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800425a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2222      	movs	r2, #34	@ 0x22
 8004260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2240      	movs	r2, #64	@ 0x40
 8004268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004276:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800427c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004282:	b29a      	uxth	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4a5b      	ldr	r2, [pc, #364]	@ (80043f8 <HAL_I2C_Mem_Read+0x228>)
 800428c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800428e:	88f8      	ldrh	r0, [r7, #6]
 8004290:	893a      	ldrh	r2, [r7, #8]
 8004292:	8979      	ldrh	r1, [r7, #10]
 8004294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004296:	9301      	str	r3, [sp, #4]
 8004298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800429a:	9300      	str	r3, [sp, #0]
 800429c:	4603      	mov	r3, r0
 800429e:	68f8      	ldr	r0, [r7, #12]
 80042a0:	f000 fa5e 	bl	8004760 <I2C_RequestMemoryRead>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e1bc      	b.n	8004628 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d113      	bne.n	80042de <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042b6:	2300      	movs	r3, #0
 80042b8:	623b      	str	r3, [r7, #32]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	623b      	str	r3, [r7, #32]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	623b      	str	r3, [r7, #32]
 80042ca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	e190      	b.n	8004600 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d11b      	bne.n	800431e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042f6:	2300      	movs	r3, #0
 80042f8:	61fb      	str	r3, [r7, #28]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	695b      	ldr	r3, [r3, #20]
 8004300:	61fb      	str	r3, [r7, #28]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	61fb      	str	r3, [r7, #28]
 800430a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800431a:	601a      	str	r2, [r3, #0]
 800431c:	e170      	b.n	8004600 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004322:	2b02      	cmp	r3, #2
 8004324:	d11b      	bne.n	800435e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004334:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004344:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004346:	2300      	movs	r3, #0
 8004348:	61bb      	str	r3, [r7, #24]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	61bb      	str	r3, [r7, #24]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	699b      	ldr	r3, [r3, #24]
 8004358:	61bb      	str	r3, [r7, #24]
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	e150      	b.n	8004600 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800435e:	2300      	movs	r3, #0
 8004360:	617b      	str	r3, [r7, #20]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	617b      	str	r3, [r7, #20]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	617b      	str	r3, [r7, #20]
 8004372:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004374:	e144      	b.n	8004600 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800437a:	2b03      	cmp	r3, #3
 800437c:	f200 80f1 	bhi.w	8004562 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004384:	2b01      	cmp	r3, #1
 8004386:	d123      	bne.n	80043d0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004388:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800438a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800438c:	68f8      	ldr	r0, [r7, #12]
 800438e:	f000 fc79 	bl	8004c84 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e145      	b.n	8004628 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	691a      	ldr	r2, [r3, #16]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a6:	b2d2      	uxtb	r2, r2
 80043a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ae:	1c5a      	adds	r2, r3, #1
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043b8:	3b01      	subs	r3, #1
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	3b01      	subs	r3, #1
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80043ce:	e117      	b.n	8004600 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043d4:	2b02      	cmp	r3, #2
 80043d6:	d14e      	bne.n	8004476 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043da:	9300      	str	r3, [sp, #0]
 80043dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043de:	2200      	movs	r2, #0
 80043e0:	4906      	ldr	r1, [pc, #24]	@ (80043fc <HAL_I2C_Mem_Read+0x22c>)
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f000 faa4 	bl	8004930 <I2C_WaitOnFlagUntilTimeout>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d008      	beq.n	8004400 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e11a      	b.n	8004628 <HAL_I2C_Mem_Read+0x458>
 80043f2:	bf00      	nop
 80043f4:	00100002 	.word	0x00100002
 80043f8:	ffff0000 	.word	0xffff0000
 80043fc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800440e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	691a      	ldr	r2, [r3, #16]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004422:	1c5a      	adds	r2, r3, #1
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800442c:	3b01      	subs	r3, #1
 800442e:	b29a      	uxth	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004438:	b29b      	uxth	r3, r3
 800443a:	3b01      	subs	r3, #1
 800443c:	b29a      	uxth	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	691a      	ldr	r2, [r3, #16]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444c:	b2d2      	uxtb	r2, r2
 800444e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004454:	1c5a      	adds	r2, r3, #1
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800445e:	3b01      	subs	r3, #1
 8004460:	b29a      	uxth	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800446a:	b29b      	uxth	r3, r3
 800446c:	3b01      	subs	r3, #1
 800446e:	b29a      	uxth	r2, r3
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004474:	e0c4      	b.n	8004600 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004478:	9300      	str	r3, [sp, #0]
 800447a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800447c:	2200      	movs	r2, #0
 800447e:	496c      	ldr	r1, [pc, #432]	@ (8004630 <HAL_I2C_Mem_Read+0x460>)
 8004480:	68f8      	ldr	r0, [r7, #12]
 8004482:	f000 fa55 	bl	8004930 <I2C_WaitOnFlagUntilTimeout>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	d001      	beq.n	8004490 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e0cb      	b.n	8004628 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800449e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	691a      	ldr	r2, [r3, #16]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044aa:	b2d2      	uxtb	r2, r2
 80044ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b2:	1c5a      	adds	r2, r3, #1
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044bc:	3b01      	subs	r3, #1
 80044be:	b29a      	uxth	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	3b01      	subs	r3, #1
 80044cc:	b29a      	uxth	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d4:	9300      	str	r3, [sp, #0]
 80044d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044d8:	2200      	movs	r2, #0
 80044da:	4955      	ldr	r1, [pc, #340]	@ (8004630 <HAL_I2C_Mem_Read+0x460>)
 80044dc:	68f8      	ldr	r0, [r7, #12]
 80044de:	f000 fa27 	bl	8004930 <I2C_WaitOnFlagUntilTimeout>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d001      	beq.n	80044ec <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e09d      	b.n	8004628 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	691a      	ldr	r2, [r3, #16]
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004506:	b2d2      	uxtb	r2, r2
 8004508:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450e:	1c5a      	adds	r2, r3, #1
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004518:	3b01      	subs	r3, #1
 800451a:	b29a      	uxth	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004524:	b29b      	uxth	r3, r3
 8004526:	3b01      	subs	r3, #1
 8004528:	b29a      	uxth	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	691a      	ldr	r2, [r3, #16]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004538:	b2d2      	uxtb	r2, r2
 800453a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004540:	1c5a      	adds	r2, r3, #1
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800454a:	3b01      	subs	r3, #1
 800454c:	b29a      	uxth	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004556:	b29b      	uxth	r3, r3
 8004558:	3b01      	subs	r3, #1
 800455a:	b29a      	uxth	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004560:	e04e      	b.n	8004600 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004562:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004564:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004566:	68f8      	ldr	r0, [r7, #12]
 8004568:	f000 fb8c 	bl	8004c84 <I2C_WaitOnRXNEFlagUntilTimeout>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d001      	beq.n	8004576 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	e058      	b.n	8004628 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	691a      	ldr	r2, [r3, #16]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004580:	b2d2      	uxtb	r2, r2
 8004582:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004588:	1c5a      	adds	r2, r3, #1
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004592:	3b01      	subs	r3, #1
 8004594:	b29a      	uxth	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800459e:	b29b      	uxth	r3, r3
 80045a0:	3b01      	subs	r3, #1
 80045a2:	b29a      	uxth	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	f003 0304 	and.w	r3, r3, #4
 80045b2:	2b04      	cmp	r3, #4
 80045b4:	d124      	bne.n	8004600 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ba:	2b03      	cmp	r3, #3
 80045bc:	d107      	bne.n	80045ce <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045cc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	691a      	ldr	r2, [r3, #16]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d8:	b2d2      	uxtb	r2, r2
 80045da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e0:	1c5a      	adds	r2, r3, #1
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ea:	3b01      	subs	r3, #1
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004604:	2b00      	cmp	r3, #0
 8004606:	f47f aeb6 	bne.w	8004376 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2220      	movs	r2, #32
 800460e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004622:	2300      	movs	r3, #0
 8004624:	e000      	b.n	8004628 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004626:	2302      	movs	r3, #2
  }
}
 8004628:	4618      	mov	r0, r3
 800462a:	3728      	adds	r7, #40	@ 0x28
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	00010004 	.word	0x00010004

08004634 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b088      	sub	sp, #32
 8004638:	af02      	add	r7, sp, #8
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	4608      	mov	r0, r1
 800463e:	4611      	mov	r1, r2
 8004640:	461a      	mov	r2, r3
 8004642:	4603      	mov	r3, r0
 8004644:	817b      	strh	r3, [r7, #10]
 8004646:	460b      	mov	r3, r1
 8004648:	813b      	strh	r3, [r7, #8]
 800464a:	4613      	mov	r3, r2
 800464c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800465c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800465e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004660:	9300      	str	r3, [sp, #0]
 8004662:	6a3b      	ldr	r3, [r7, #32]
 8004664:	2200      	movs	r2, #0
 8004666:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f000 f960 	bl	8004930 <I2C_WaitOnFlagUntilTimeout>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00d      	beq.n	8004692 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004680:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004684:	d103      	bne.n	800468e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800468c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e05f      	b.n	8004752 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004692:	897b      	ldrh	r3, [r7, #10]
 8004694:	b2db      	uxtb	r3, r3
 8004696:	461a      	mov	r2, r3
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a4:	6a3a      	ldr	r2, [r7, #32]
 80046a6:	492d      	ldr	r1, [pc, #180]	@ (800475c <I2C_RequestMemoryWrite+0x128>)
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	f000 f9bb 	bl	8004a24 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e04c      	b.n	8004752 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046b8:	2300      	movs	r3, #0
 80046ba:	617b      	str	r3, [r7, #20]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	617b      	str	r3, [r7, #20]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	699b      	ldr	r3, [r3, #24]
 80046ca:	617b      	str	r3, [r7, #20]
 80046cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046d0:	6a39      	ldr	r1, [r7, #32]
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f000 fa46 	bl	8004b64 <I2C_WaitOnTXEFlagUntilTimeout>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00d      	beq.n	80046fa <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	d107      	bne.n	80046f6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e02b      	b.n	8004752 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046fa:	88fb      	ldrh	r3, [r7, #6]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d105      	bne.n	800470c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004700:	893b      	ldrh	r3, [r7, #8]
 8004702:	b2da      	uxtb	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	611a      	str	r2, [r3, #16]
 800470a:	e021      	b.n	8004750 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800470c:	893b      	ldrh	r3, [r7, #8]
 800470e:	0a1b      	lsrs	r3, r3, #8
 8004710:	b29b      	uxth	r3, r3
 8004712:	b2da      	uxtb	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800471a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800471c:	6a39      	ldr	r1, [r7, #32]
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 fa20 	bl	8004b64 <I2C_WaitOnTXEFlagUntilTimeout>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00d      	beq.n	8004746 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472e:	2b04      	cmp	r3, #4
 8004730:	d107      	bne.n	8004742 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004740:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e005      	b.n	8004752 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004746:	893b      	ldrh	r3, [r7, #8]
 8004748:	b2da      	uxtb	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3718      	adds	r7, #24
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	00010002 	.word	0x00010002

08004760 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b088      	sub	sp, #32
 8004764:	af02      	add	r7, sp, #8
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	4608      	mov	r0, r1
 800476a:	4611      	mov	r1, r2
 800476c:	461a      	mov	r2, r3
 800476e:	4603      	mov	r3, r0
 8004770:	817b      	strh	r3, [r7, #10]
 8004772:	460b      	mov	r3, r1
 8004774:	813b      	strh	r3, [r7, #8]
 8004776:	4613      	mov	r3, r2
 8004778:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004788:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004798:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800479a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479c:	9300      	str	r3, [sp, #0]
 800479e:	6a3b      	ldr	r3, [r7, #32]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f000 f8c2 	bl	8004930 <I2C_WaitOnFlagUntilTimeout>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00d      	beq.n	80047ce <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047c0:	d103      	bne.n	80047ca <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e0aa      	b.n	8004924 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047ce:	897b      	ldrh	r3, [r7, #10]
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	461a      	mov	r2, r3
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e0:	6a3a      	ldr	r2, [r7, #32]
 80047e2:	4952      	ldr	r1, [pc, #328]	@ (800492c <I2C_RequestMemoryRead+0x1cc>)
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f000 f91d 	bl	8004a24 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d001      	beq.n	80047f4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e097      	b.n	8004924 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047f4:	2300      	movs	r3, #0
 80047f6:	617b      	str	r3, [r7, #20]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	695b      	ldr	r3, [r3, #20]
 80047fe:	617b      	str	r3, [r7, #20]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	617b      	str	r3, [r7, #20]
 8004808:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800480a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800480c:	6a39      	ldr	r1, [r7, #32]
 800480e:	68f8      	ldr	r0, [r7, #12]
 8004810:	f000 f9a8 	bl	8004b64 <I2C_WaitOnTXEFlagUntilTimeout>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d00d      	beq.n	8004836 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481e:	2b04      	cmp	r3, #4
 8004820:	d107      	bne.n	8004832 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004830:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e076      	b.n	8004924 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004836:	88fb      	ldrh	r3, [r7, #6]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d105      	bne.n	8004848 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800483c:	893b      	ldrh	r3, [r7, #8]
 800483e:	b2da      	uxtb	r2, r3
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	611a      	str	r2, [r3, #16]
 8004846:	e021      	b.n	800488c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004848:	893b      	ldrh	r3, [r7, #8]
 800484a:	0a1b      	lsrs	r3, r3, #8
 800484c:	b29b      	uxth	r3, r3
 800484e:	b2da      	uxtb	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004858:	6a39      	ldr	r1, [r7, #32]
 800485a:	68f8      	ldr	r0, [r7, #12]
 800485c:	f000 f982 	bl	8004b64 <I2C_WaitOnTXEFlagUntilTimeout>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00d      	beq.n	8004882 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800486a:	2b04      	cmp	r3, #4
 800486c:	d107      	bne.n	800487e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800487c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e050      	b.n	8004924 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004882:	893b      	ldrh	r3, [r7, #8]
 8004884:	b2da      	uxtb	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800488c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800488e:	6a39      	ldr	r1, [r7, #32]
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f000 f967 	bl	8004b64 <I2C_WaitOnTXEFlagUntilTimeout>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00d      	beq.n	80048b8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a0:	2b04      	cmp	r3, #4
 80048a2:	d107      	bne.n	80048b4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048b2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e035      	b.n	8004924 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	681a      	ldr	r2, [r3, #0]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048c6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ca:	9300      	str	r3, [sp, #0]
 80048cc:	6a3b      	ldr	r3, [r7, #32]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80048d4:	68f8      	ldr	r0, [r7, #12]
 80048d6:	f000 f82b 	bl	8004930 <I2C_WaitOnFlagUntilTimeout>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00d      	beq.n	80048fc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048ee:	d103      	bne.n	80048f8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048f6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e013      	b.n	8004924 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80048fc:	897b      	ldrh	r3, [r7, #10]
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	f043 0301 	orr.w	r3, r3, #1
 8004904:	b2da      	uxtb	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800490c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490e:	6a3a      	ldr	r2, [r7, #32]
 8004910:	4906      	ldr	r1, [pc, #24]	@ (800492c <I2C_RequestMemoryRead+0x1cc>)
 8004912:	68f8      	ldr	r0, [r7, #12]
 8004914:	f000 f886 	bl	8004a24 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d001      	beq.n	8004922 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	e000      	b.n	8004924 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3718      	adds	r7, #24
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}
 800492c:	00010002 	.word	0x00010002

08004930 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	60f8      	str	r0, [r7, #12]
 8004938:	60b9      	str	r1, [r7, #8]
 800493a:	603b      	str	r3, [r7, #0]
 800493c:	4613      	mov	r3, r2
 800493e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004940:	e048      	b.n	80049d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004948:	d044      	beq.n	80049d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800494a:	f7fe f94b 	bl	8002be4 <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	683a      	ldr	r2, [r7, #0]
 8004956:	429a      	cmp	r2, r3
 8004958:	d302      	bcc.n	8004960 <I2C_WaitOnFlagUntilTimeout+0x30>
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d139      	bne.n	80049d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	0c1b      	lsrs	r3, r3, #16
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b01      	cmp	r3, #1
 8004968:	d10d      	bne.n	8004986 <I2C_WaitOnFlagUntilTimeout+0x56>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	43da      	mvns	r2, r3
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	4013      	ands	r3, r2
 8004976:	b29b      	uxth	r3, r3
 8004978:	2b00      	cmp	r3, #0
 800497a:	bf0c      	ite	eq
 800497c:	2301      	moveq	r3, #1
 800497e:	2300      	movne	r3, #0
 8004980:	b2db      	uxtb	r3, r3
 8004982:	461a      	mov	r2, r3
 8004984:	e00c      	b.n	80049a0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	43da      	mvns	r2, r3
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	4013      	ands	r3, r2
 8004992:	b29b      	uxth	r3, r3
 8004994:	2b00      	cmp	r3, #0
 8004996:	bf0c      	ite	eq
 8004998:	2301      	moveq	r3, #1
 800499a:	2300      	movne	r3, #0
 800499c:	b2db      	uxtb	r3, r3
 800499e:	461a      	mov	r2, r3
 80049a0:	79fb      	ldrb	r3, [r7, #7]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d116      	bne.n	80049d4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2220      	movs	r2, #32
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c0:	f043 0220 	orr.w	r2, r3, #32
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e023      	b.n	8004a1c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	0c1b      	lsrs	r3, r3, #16
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d10d      	bne.n	80049fa <I2C_WaitOnFlagUntilTimeout+0xca>
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	43da      	mvns	r2, r3
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	4013      	ands	r3, r2
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	bf0c      	ite	eq
 80049f0:	2301      	moveq	r3, #1
 80049f2:	2300      	movne	r3, #0
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	461a      	mov	r2, r3
 80049f8:	e00c      	b.n	8004a14 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	43da      	mvns	r2, r3
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	4013      	ands	r3, r2
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	bf0c      	ite	eq
 8004a0c:	2301      	moveq	r3, #1
 8004a0e:	2300      	movne	r3, #0
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	461a      	mov	r2, r3
 8004a14:	79fb      	ldrb	r3, [r7, #7]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d093      	beq.n	8004942 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3710      	adds	r7, #16
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
 8004a30:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a32:	e071      	b.n	8004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	695b      	ldr	r3, [r3, #20]
 8004a3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a42:	d123      	bne.n	8004a8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681a      	ldr	r2, [r3, #0]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a52:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2220      	movs	r2, #32
 8004a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a78:	f043 0204 	orr.w	r2, r3, #4
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e067      	b.n	8004b5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a92:	d041      	beq.n	8004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a94:	f7fe f8a6 	bl	8002be4 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d302      	bcc.n	8004aaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d136      	bne.n	8004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	0c1b      	lsrs	r3, r3, #16
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d10c      	bne.n	8004ace <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	695b      	ldr	r3, [r3, #20]
 8004aba:	43da      	mvns	r2, r3
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	4013      	ands	r3, r2
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	bf14      	ite	ne
 8004ac6:	2301      	movne	r3, #1
 8004ac8:	2300      	moveq	r3, #0
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	e00b      	b.n	8004ae6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	43da      	mvns	r2, r3
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	bf14      	ite	ne
 8004ae0:	2301      	movne	r3, #1
 8004ae2:	2300      	moveq	r3, #0
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d016      	beq.n	8004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2200      	movs	r2, #0
 8004aee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2220      	movs	r2, #32
 8004af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b04:	f043 0220 	orr.w	r2, r3, #32
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e021      	b.n	8004b5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	0c1b      	lsrs	r3, r3, #16
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d10c      	bne.n	8004b3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	695b      	ldr	r3, [r3, #20]
 8004b28:	43da      	mvns	r2, r3
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	bf14      	ite	ne
 8004b34:	2301      	movne	r3, #1
 8004b36:	2300      	moveq	r3, #0
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	e00b      	b.n	8004b54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	43da      	mvns	r2, r3
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	4013      	ands	r3, r2
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	bf14      	ite	ne
 8004b4e:	2301      	movne	r3, #1
 8004b50:	2300      	moveq	r3, #0
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f47f af6d 	bne.w	8004a34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b70:	e034      	b.n	8004bdc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	f000 f8e3 	bl	8004d3e <I2C_IsAcknowledgeFailed>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d001      	beq.n	8004b82 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e034      	b.n	8004bec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b88:	d028      	beq.n	8004bdc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b8a:	f7fe f82b 	bl	8002be4 <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d302      	bcc.n	8004ba0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d11d      	bne.n	8004bdc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004baa:	2b80      	cmp	r3, #128	@ 0x80
 8004bac:	d016      	beq.n	8004bdc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc8:	f043 0220 	orr.w	r2, r3, #32
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e007      	b.n	8004bec <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	695b      	ldr	r3, [r3, #20]
 8004be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004be6:	2b80      	cmp	r3, #128	@ 0x80
 8004be8:	d1c3      	bne.n	8004b72 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	4618      	mov	r0, r3
 8004bee:	3710      	adds	r7, #16
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c00:	e034      	b.n	8004c6c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f000 f89b 	bl	8004d3e <I2C_IsAcknowledgeFailed>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e034      	b.n	8004c7c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c18:	d028      	beq.n	8004c6c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c1a:	f7fd ffe3 	bl	8002be4 <HAL_GetTick>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	68ba      	ldr	r2, [r7, #8]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d302      	bcc.n	8004c30 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d11d      	bne.n	8004c6c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	f003 0304 	and.w	r3, r3, #4
 8004c3a:	2b04      	cmp	r3, #4
 8004c3c:	d016      	beq.n	8004c6c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2220      	movs	r2, #32
 8004c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c58:	f043 0220 	orr.w	r2, r3, #32
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e007      	b.n	8004c7c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	f003 0304 	and.w	r3, r3, #4
 8004c76:	2b04      	cmp	r3, #4
 8004c78:	d1c3      	bne.n	8004c02 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	60b9      	str	r1, [r7, #8]
 8004c8e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c90:	e049      	b.n	8004d26 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	695b      	ldr	r3, [r3, #20]
 8004c98:	f003 0310 	and.w	r3, r3, #16
 8004c9c:	2b10      	cmp	r3, #16
 8004c9e:	d119      	bne.n	8004cd4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f06f 0210 	mvn.w	r2, #16
 8004ca8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2200      	movs	r2, #0
 8004cae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e030      	b.n	8004d36 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cd4:	f7fd ff86 	bl	8002be4 <HAL_GetTick>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	68ba      	ldr	r2, [r7, #8]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d302      	bcc.n	8004cea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d11d      	bne.n	8004d26 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cf4:	2b40      	cmp	r3, #64	@ 0x40
 8004cf6:	d016      	beq.n	8004d26 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2220      	movs	r2, #32
 8004d02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d12:	f043 0220 	orr.w	r2, r3, #32
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	e007      	b.n	8004d36 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d30:	2b40      	cmp	r3, #64	@ 0x40
 8004d32:	d1ae      	bne.n	8004c92 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d34:	2300      	movs	r3, #0
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3710      	adds	r7, #16
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}

08004d3e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	b083      	sub	sp, #12
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	695b      	ldr	r3, [r3, #20]
 8004d4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d54:	d11b      	bne.n	8004d8e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d5e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2220      	movs	r2, #32
 8004d6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7a:	f043 0204 	orr.w	r2, r3, #4
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e000      	b.n	8004d90 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	370c      	adds	r7, #12
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bc80      	pop	{r7}
 8004d98:	4770      	bx	lr
	...

08004d9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b088      	sub	sp, #32
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e31d      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004dae:	4b94      	ldr	r3, [pc, #592]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f003 030c 	and.w	r3, r3, #12
 8004db6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004db8:	4b91      	ldr	r3, [pc, #580]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dc0:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 0301 	and.w	r3, r3, #1
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d07b      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	2b08      	cmp	r3, #8
 8004dd2:	d006      	beq.n	8004de2 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	2b0c      	cmp	r3, #12
 8004dd8:	d10f      	bne.n	8004dfa <HAL_RCC_OscConfig+0x5e>
 8004dda:	697b      	ldr	r3, [r7, #20]
 8004ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de0:	d10b      	bne.n	8004dfa <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004de2:	4b87      	ldr	r3, [pc, #540]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d06a      	beq.n	8004ec4 <HAL_RCC_OscConfig+0x128>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d166      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e2f7      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d106      	bne.n	8004e10 <HAL_RCC_OscConfig+0x74>
 8004e02:	4b7f      	ldr	r3, [pc, #508]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a7e      	ldr	r2, [pc, #504]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e0c:	6013      	str	r3, [r2, #0]
 8004e0e:	e02d      	b.n	8004e6c <HAL_RCC_OscConfig+0xd0>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10c      	bne.n	8004e32 <HAL_RCC_OscConfig+0x96>
 8004e18:	4b79      	ldr	r3, [pc, #484]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a78      	ldr	r2, [pc, #480]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e22:	6013      	str	r3, [r2, #0]
 8004e24:	4b76      	ldr	r3, [pc, #472]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a75      	ldr	r2, [pc, #468]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e2e:	6013      	str	r3, [r2, #0]
 8004e30:	e01c      	b.n	8004e6c <HAL_RCC_OscConfig+0xd0>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	2b05      	cmp	r3, #5
 8004e38:	d10c      	bne.n	8004e54 <HAL_RCC_OscConfig+0xb8>
 8004e3a:	4b71      	ldr	r3, [pc, #452]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a70      	ldr	r2, [pc, #448]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e44:	6013      	str	r3, [r2, #0]
 8004e46:	4b6e      	ldr	r3, [pc, #440]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a6d      	ldr	r2, [pc, #436]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e50:	6013      	str	r3, [r2, #0]
 8004e52:	e00b      	b.n	8004e6c <HAL_RCC_OscConfig+0xd0>
 8004e54:	4b6a      	ldr	r3, [pc, #424]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a69      	ldr	r2, [pc, #420]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e5e:	6013      	str	r3, [r2, #0]
 8004e60:	4b67      	ldr	r3, [pc, #412]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a66      	ldr	r2, [pc, #408]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d013      	beq.n	8004e9c <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e74:	f7fd feb6 	bl	8002be4 <HAL_GetTick>
 8004e78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004e7a:	e008      	b.n	8004e8e <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004e7c:	f7fd feb2 	bl	8002be4 <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	2b64      	cmp	r3, #100	@ 0x64
 8004e88:	d901      	bls.n	8004e8e <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e2ad      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004e8e:	4b5c      	ldr	r3, [pc, #368]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d0f0      	beq.n	8004e7c <HAL_RCC_OscConfig+0xe0>
 8004e9a:	e014      	b.n	8004ec6 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9c:	f7fd fea2 	bl	8002be4 <HAL_GetTick>
 8004ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004ea2:	e008      	b.n	8004eb6 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ea4:	f7fd fe9e 	bl	8002be4 <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b64      	cmp	r3, #100	@ 0x64
 8004eb0:	d901      	bls.n	8004eb6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e299      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004eb6:	4b52      	ldr	r3, [pc, #328]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1f0      	bne.n	8004ea4 <HAL_RCC_OscConfig+0x108>
 8004ec2:	e000      	b.n	8004ec6 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ec4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 0302 	and.w	r3, r3, #2
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d05a      	beq.n	8004f88 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	2b04      	cmp	r3, #4
 8004ed6:	d005      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	2b0c      	cmp	r3, #12
 8004edc:	d119      	bne.n	8004f12 <HAL_RCC_OscConfig+0x176>
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d116      	bne.n	8004f12 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ee4:	4b46      	ldr	r3, [pc, #280]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d005      	beq.n	8004efc <HAL_RCC_OscConfig+0x160>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d001      	beq.n	8004efc <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e276      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004efc:	4b40      	ldr	r3, [pc, #256]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	021b      	lsls	r3, r3, #8
 8004f0a:	493d      	ldr	r1, [pc, #244]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f10:	e03a      	b.n	8004f88 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d020      	beq.n	8004f5c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f1a:	4b3a      	ldr	r3, [pc, #232]	@ (8005004 <HAL_RCC_OscConfig+0x268>)
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f20:	f7fd fe60 	bl	8002be4 <HAL_GetTick>
 8004f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f26:	e008      	b.n	8004f3a <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f28:	f7fd fe5c 	bl	8002be4 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e257      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004f3a:	4b31      	ldr	r3, [pc, #196]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0302 	and.w	r3, r3, #2
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d0f0      	beq.n	8004f28 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f46:	4b2e      	ldr	r3, [pc, #184]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	021b      	lsls	r3, r3, #8
 8004f54:	492a      	ldr	r1, [pc, #168]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	604b      	str	r3, [r1, #4]
 8004f5a:	e015      	b.n	8004f88 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f5c:	4b29      	ldr	r3, [pc, #164]	@ (8005004 <HAL_RCC_OscConfig+0x268>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f62:	f7fd fe3f 	bl	8002be4 <HAL_GetTick>
 8004f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004f68:	e008      	b.n	8004f7c <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004f6a:	f7fd fe3b 	bl	8002be4 <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	693b      	ldr	r3, [r7, #16]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d901      	bls.n	8004f7c <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e236      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004f7c:	4b20      	ldr	r3, [pc, #128]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0302 	and.w	r3, r3, #2
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1f0      	bne.n	8004f6a <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 0310 	and.w	r3, r3, #16
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 80b8 	beq.w	8005106 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d170      	bne.n	800507e <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004f9c:	4b18      	ldr	r3, [pc, #96]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d005      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x218>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d101      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e21a      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a1a      	ldr	r2, [r3, #32]
 8004fb8:	4b11      	ldr	r3, [pc, #68]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d921      	bls.n	8005008 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f000 fc7d 	bl	80058c8 <RCC_SetFlashLatencyFromMSIRange>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d001      	beq.n	8004fd8 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e208      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004fd8:	4b09      	ldr	r3, [pc, #36]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6a1b      	ldr	r3, [r3, #32]
 8004fe4:	4906      	ldr	r1, [pc, #24]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004fea:	4b05      	ldr	r3, [pc, #20]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	69db      	ldr	r3, [r3, #28]
 8004ff6:	061b      	lsls	r3, r3, #24
 8004ff8:	4901      	ldr	r1, [pc, #4]	@ (8005000 <HAL_RCC_OscConfig+0x264>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	604b      	str	r3, [r1, #4]
 8004ffe:	e020      	b.n	8005042 <HAL_RCC_OscConfig+0x2a6>
 8005000:	40023800 	.word	0x40023800
 8005004:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005008:	4b99      	ldr	r3, [pc, #612]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	4996      	ldr	r1, [pc, #600]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 8005016:	4313      	orrs	r3, r2
 8005018:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800501a:	4b95      	ldr	r3, [pc, #596]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	061b      	lsls	r3, r3, #24
 8005028:	4991      	ldr	r1, [pc, #580]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 800502a:	4313      	orrs	r3, r2
 800502c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6a1b      	ldr	r3, [r3, #32]
 8005032:	4618      	mov	r0, r3
 8005034:	f000 fc48 	bl	80058c8 <RCC_SetFlashLatencyFromMSIRange>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d001      	beq.n	8005042 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e1d3      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	0b5b      	lsrs	r3, r3, #13
 8005048:	3301      	adds	r3, #1
 800504a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800504e:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005052:	4a87      	ldr	r2, [pc, #540]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 8005054:	6892      	ldr	r2, [r2, #8]
 8005056:	0912      	lsrs	r2, r2, #4
 8005058:	f002 020f 	and.w	r2, r2, #15
 800505c:	4985      	ldr	r1, [pc, #532]	@ (8005274 <HAL_RCC_OscConfig+0x4d8>)
 800505e:	5c8a      	ldrb	r2, [r1, r2]
 8005060:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005062:	4a85      	ldr	r2, [pc, #532]	@ (8005278 <HAL_RCC_OscConfig+0x4dc>)
 8005064:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005066:	4b85      	ldr	r3, [pc, #532]	@ (800527c <HAL_RCC_OscConfig+0x4e0>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4618      	mov	r0, r3
 800506c:	f7fd fd6e 	bl	8002b4c <HAL_InitTick>
 8005070:	4603      	mov	r3, r0
 8005072:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005074:	7bfb      	ldrb	r3, [r7, #15]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d045      	beq.n	8005106 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800507a:	7bfb      	ldrb	r3, [r7, #15]
 800507c:	e1b5      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d029      	beq.n	80050da <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005086:	4b7e      	ldr	r3, [pc, #504]	@ (8005280 <HAL_RCC_OscConfig+0x4e4>)
 8005088:	2201      	movs	r2, #1
 800508a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800508c:	f7fd fdaa 	bl	8002be4 <HAL_GetTick>
 8005090:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005092:	e008      	b.n	80050a6 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005094:	f7fd fda6 	bl	8002be4 <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d901      	bls.n	80050a6 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e1a1      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80050a6:	4b72      	ldr	r3, [pc, #456]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0f0      	beq.n	8005094 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050b2:	4b6f      	ldr	r3, [pc, #444]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	496c      	ldr	r1, [pc, #432]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050c4:	4b6a      	ldr	r3, [pc, #424]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	69db      	ldr	r3, [r3, #28]
 80050d0:	061b      	lsls	r3, r3, #24
 80050d2:	4967      	ldr	r1, [pc, #412]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	604b      	str	r3, [r1, #4]
 80050d8:	e015      	b.n	8005106 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80050da:	4b69      	ldr	r3, [pc, #420]	@ (8005280 <HAL_RCC_OscConfig+0x4e4>)
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050e0:	f7fd fd80 	bl	8002be4 <HAL_GetTick>
 80050e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80050e6:	e008      	b.n	80050fa <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80050e8:	f7fd fd7c 	bl	8002be4 <HAL_GetTick>
 80050ec:	4602      	mov	r2, r0
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	1ad3      	subs	r3, r2, r3
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d901      	bls.n	80050fa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e177      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80050fa:	4b5d      	ldr	r3, [pc, #372]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1f0      	bne.n	80050e8 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0308 	and.w	r3, r3, #8
 800510e:	2b00      	cmp	r3, #0
 8005110:	d030      	beq.n	8005174 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d016      	beq.n	8005148 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800511a:	4b5a      	ldr	r3, [pc, #360]	@ (8005284 <HAL_RCC_OscConfig+0x4e8>)
 800511c:	2201      	movs	r2, #1
 800511e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005120:	f7fd fd60 	bl	8002be4 <HAL_GetTick>
 8005124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005126:	e008      	b.n	800513a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005128:	f7fd fd5c 	bl	8002be4 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b02      	cmp	r3, #2
 8005134:	d901      	bls.n	800513a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e157      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800513a:	4b4d      	ldr	r3, [pc, #308]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 800513c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b00      	cmp	r3, #0
 8005144:	d0f0      	beq.n	8005128 <HAL_RCC_OscConfig+0x38c>
 8005146:	e015      	b.n	8005174 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005148:	4b4e      	ldr	r3, [pc, #312]	@ (8005284 <HAL_RCC_OscConfig+0x4e8>)
 800514a:	2200      	movs	r2, #0
 800514c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800514e:	f7fd fd49 	bl	8002be4 <HAL_GetTick>
 8005152:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005154:	e008      	b.n	8005168 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005156:	f7fd fd45 	bl	8002be4 <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d901      	bls.n	8005168 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005164:	2303      	movs	r3, #3
 8005166:	e140      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005168:	4b41      	ldr	r3, [pc, #260]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 800516a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800516c:	f003 0302 	and.w	r3, r3, #2
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1f0      	bne.n	8005156 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0304 	and.w	r3, r3, #4
 800517c:	2b00      	cmp	r3, #0
 800517e:	f000 80b5 	beq.w	80052ec <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005182:	2300      	movs	r3, #0
 8005184:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005186:	4b3a      	ldr	r3, [pc, #232]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 8005188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d10d      	bne.n	80051ae <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005192:	4b37      	ldr	r3, [pc, #220]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 8005194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005196:	4a36      	ldr	r2, [pc, #216]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 8005198:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800519c:	6253      	str	r3, [r2, #36]	@ 0x24
 800519e:	4b34      	ldr	r3, [pc, #208]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 80051a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051a6:	60bb      	str	r3, [r7, #8]
 80051a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051aa:	2301      	movs	r3, #1
 80051ac:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ae:	4b36      	ldr	r3, [pc, #216]	@ (8005288 <HAL_RCC_OscConfig+0x4ec>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d118      	bne.n	80051ec <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051ba:	4b33      	ldr	r3, [pc, #204]	@ (8005288 <HAL_RCC_OscConfig+0x4ec>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a32      	ldr	r2, [pc, #200]	@ (8005288 <HAL_RCC_OscConfig+0x4ec>)
 80051c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051c6:	f7fd fd0d 	bl	8002be4 <HAL_GetTick>
 80051ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051cc:	e008      	b.n	80051e0 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051ce:	f7fd fd09 	bl	8002be4 <HAL_GetTick>
 80051d2:	4602      	mov	r2, r0
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	2b64      	cmp	r3, #100	@ 0x64
 80051da:	d901      	bls.n	80051e0 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80051dc:	2303      	movs	r3, #3
 80051de:	e104      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051e0:	4b29      	ldr	r3, [pc, #164]	@ (8005288 <HAL_RCC_OscConfig+0x4ec>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d0f0      	beq.n	80051ce <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d106      	bne.n	8005202 <HAL_RCC_OscConfig+0x466>
 80051f4:	4b1e      	ldr	r3, [pc, #120]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 80051f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 80051fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051fe:	6353      	str	r3, [r2, #52]	@ 0x34
 8005200:	e02d      	b.n	800525e <HAL_RCC_OscConfig+0x4c2>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10c      	bne.n	8005224 <HAL_RCC_OscConfig+0x488>
 800520a:	4b19      	ldr	r3, [pc, #100]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 800520c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800520e:	4a18      	ldr	r2, [pc, #96]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 8005210:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005214:	6353      	str	r3, [r2, #52]	@ 0x34
 8005216:	4b16      	ldr	r3, [pc, #88]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 8005218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800521a:	4a15      	ldr	r2, [pc, #84]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 800521c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005220:	6353      	str	r3, [r2, #52]	@ 0x34
 8005222:	e01c      	b.n	800525e <HAL_RCC_OscConfig+0x4c2>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	2b05      	cmp	r3, #5
 800522a:	d10c      	bne.n	8005246 <HAL_RCC_OscConfig+0x4aa>
 800522c:	4b10      	ldr	r3, [pc, #64]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 800522e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005230:	4a0f      	ldr	r2, [pc, #60]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 8005232:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005236:	6353      	str	r3, [r2, #52]	@ 0x34
 8005238:	4b0d      	ldr	r3, [pc, #52]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 800523a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800523c:	4a0c      	ldr	r2, [pc, #48]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 800523e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005242:	6353      	str	r3, [r2, #52]	@ 0x34
 8005244:	e00b      	b.n	800525e <HAL_RCC_OscConfig+0x4c2>
 8005246:	4b0a      	ldr	r3, [pc, #40]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 8005248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800524a:	4a09      	ldr	r2, [pc, #36]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 800524c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005250:	6353      	str	r3, [r2, #52]	@ 0x34
 8005252:	4b07      	ldr	r3, [pc, #28]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 8005254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005256:	4a06      	ldr	r2, [pc, #24]	@ (8005270 <HAL_RCC_OscConfig+0x4d4>)
 8005258:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800525c:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d024      	beq.n	80052b0 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005266:	f7fd fcbd 	bl	8002be4 <HAL_GetTick>
 800526a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800526c:	e019      	b.n	80052a2 <HAL_RCC_OscConfig+0x506>
 800526e:	bf00      	nop
 8005270:	40023800 	.word	0x40023800
 8005274:	0800f410 	.word	0x0800f410
 8005278:	20000014 	.word	0x20000014
 800527c:	20000018 	.word	0x20000018
 8005280:	42470020 	.word	0x42470020
 8005284:	42470680 	.word	0x42470680
 8005288:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800528c:	f7fd fcaa 	bl	8002be4 <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800529a:	4293      	cmp	r3, r2
 800529c:	d901      	bls.n	80052a2 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e0a3      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80052a2:	4b54      	ldr	r3, [pc, #336]	@ (80053f4 <HAL_RCC_OscConfig+0x658>)
 80052a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d0ee      	beq.n	800528c <HAL_RCC_OscConfig+0x4f0>
 80052ae:	e014      	b.n	80052da <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052b0:	f7fd fc98 	bl	8002be4 <HAL_GetTick>
 80052b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80052b6:	e00a      	b.n	80052ce <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052b8:	f7fd fc94 	bl	8002be4 <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e08d      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80052ce:	4b49      	ldr	r3, [pc, #292]	@ (80053f4 <HAL_RCC_OscConfig+0x658>)
 80052d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1ee      	bne.n	80052b8 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80052da:	7ffb      	ldrb	r3, [r7, #31]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d105      	bne.n	80052ec <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052e0:	4b44      	ldr	r3, [pc, #272]	@ (80053f4 <HAL_RCC_OscConfig+0x658>)
 80052e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e4:	4a43      	ldr	r2, [pc, #268]	@ (80053f4 <HAL_RCC_OscConfig+0x658>)
 80052e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052ea:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d079      	beq.n	80053e8 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	2b0c      	cmp	r3, #12
 80052f8:	d056      	beq.n	80053a8 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052fe:	2b02      	cmp	r3, #2
 8005300:	d13b      	bne.n	800537a <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005302:	4b3d      	ldr	r3, [pc, #244]	@ (80053f8 <HAL_RCC_OscConfig+0x65c>)
 8005304:	2200      	movs	r2, #0
 8005306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005308:	f7fd fc6c 	bl	8002be4 <HAL_GetTick>
 800530c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800530e:	e008      	b.n	8005322 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005310:	f7fd fc68 	bl	8002be4 <HAL_GetTick>
 8005314:	4602      	mov	r2, r0
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	1ad3      	subs	r3, r2, r3
 800531a:	2b02      	cmp	r3, #2
 800531c:	d901      	bls.n	8005322 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e063      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005322:	4b34      	ldr	r3, [pc, #208]	@ (80053f4 <HAL_RCC_OscConfig+0x658>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1f0      	bne.n	8005310 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800532e:	4b31      	ldr	r3, [pc, #196]	@ (80053f4 <HAL_RCC_OscConfig+0x658>)
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800533e:	4319      	orrs	r1, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005344:	430b      	orrs	r3, r1
 8005346:	492b      	ldr	r1, [pc, #172]	@ (80053f4 <HAL_RCC_OscConfig+0x658>)
 8005348:	4313      	orrs	r3, r2
 800534a:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800534c:	4b2a      	ldr	r3, [pc, #168]	@ (80053f8 <HAL_RCC_OscConfig+0x65c>)
 800534e:	2201      	movs	r2, #1
 8005350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005352:	f7fd fc47 	bl	8002be4 <HAL_GetTick>
 8005356:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005358:	e008      	b.n	800536c <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800535a:	f7fd fc43 	bl	8002be4 <HAL_GetTick>
 800535e:	4602      	mov	r2, r0
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	1ad3      	subs	r3, r2, r3
 8005364:	2b02      	cmp	r3, #2
 8005366:	d901      	bls.n	800536c <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8005368:	2303      	movs	r3, #3
 800536a:	e03e      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800536c:	4b21      	ldr	r3, [pc, #132]	@ (80053f4 <HAL_RCC_OscConfig+0x658>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d0f0      	beq.n	800535a <HAL_RCC_OscConfig+0x5be>
 8005378:	e036      	b.n	80053e8 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800537a:	4b1f      	ldr	r3, [pc, #124]	@ (80053f8 <HAL_RCC_OscConfig+0x65c>)
 800537c:	2200      	movs	r2, #0
 800537e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005380:	f7fd fc30 	bl	8002be4 <HAL_GetTick>
 8005384:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005386:	e008      	b.n	800539a <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005388:	f7fd fc2c 	bl	8002be4 <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d901      	bls.n	800539a <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e027      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800539a:	4b16      	ldr	r3, [pc, #88]	@ (80053f4 <HAL_RCC_OscConfig+0x658>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1f0      	bne.n	8005388 <HAL_RCC_OscConfig+0x5ec>
 80053a6:	e01f      	b.n	80053e8 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d101      	bne.n	80053b4 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	e01a      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80053b4:	4b0f      	ldr	r3, [pc, #60]	@ (80053f4 <HAL_RCC_OscConfig+0x658>)
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d10d      	bne.n	80053e4 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d106      	bne.n	80053e4 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d001      	beq.n	80053e8 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e000      	b.n	80053ea <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3720      	adds	r7, #32
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	40023800 	.word	0x40023800
 80053f8:	42470060 	.word	0x42470060

080053fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b084      	sub	sp, #16
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d101      	bne.n	8005410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e11a      	b.n	8005646 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005410:	4b8f      	ldr	r3, [pc, #572]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0301 	and.w	r3, r3, #1
 8005418:	683a      	ldr	r2, [r7, #0]
 800541a:	429a      	cmp	r2, r3
 800541c:	d919      	bls.n	8005452 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	2b01      	cmp	r3, #1
 8005422:	d105      	bne.n	8005430 <HAL_RCC_ClockConfig+0x34>
 8005424:	4b8a      	ldr	r3, [pc, #552]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a89      	ldr	r2, [pc, #548]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 800542a:	f043 0304 	orr.w	r3, r3, #4
 800542e:	6013      	str	r3, [r2, #0]
 8005430:	4b87      	ldr	r3, [pc, #540]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f023 0201 	bic.w	r2, r3, #1
 8005438:	4985      	ldr	r1, [pc, #532]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	4313      	orrs	r3, r2
 800543e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005440:	4b83      	ldr	r3, [pc, #524]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	683a      	ldr	r2, [r7, #0]
 800544a:	429a      	cmp	r2, r3
 800544c:	d001      	beq.n	8005452 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e0f9      	b.n	8005646 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b00      	cmp	r3, #0
 800545c:	d008      	beq.n	8005470 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800545e:	4b7d      	ldr	r3, [pc, #500]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	497a      	ldr	r1, [pc, #488]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 800546c:	4313      	orrs	r3, r2
 800546e:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 0301 	and.w	r3, r3, #1
 8005478:	2b00      	cmp	r3, #0
 800547a:	f000 808e 	beq.w	800559a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	685b      	ldr	r3, [r3, #4]
 8005482:	2b02      	cmp	r3, #2
 8005484:	d107      	bne.n	8005496 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005486:	4b73      	ldr	r3, [pc, #460]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d121      	bne.n	80054d6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e0d7      	b.n	8005646 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	2b03      	cmp	r3, #3
 800549c:	d107      	bne.n	80054ae <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800549e:	4b6d      	ldr	r3, [pc, #436]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d115      	bne.n	80054d6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e0cb      	b.n	8005646 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d107      	bne.n	80054c6 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80054b6:	4b67      	ldr	r3, [pc, #412]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0302 	and.w	r3, r3, #2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d109      	bne.n	80054d6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e0bf      	b.n	8005646 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80054c6:	4b63      	ldr	r3, [pc, #396]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d101      	bne.n	80054d6 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e0b7      	b.n	8005646 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054d6:	4b5f      	ldr	r3, [pc, #380]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	f023 0203 	bic.w	r2, r3, #3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	495c      	ldr	r1, [pc, #368]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80054e8:	f7fd fb7c 	bl	8002be4 <HAL_GetTick>
 80054ec:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d112      	bne.n	800551c <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80054f6:	e00a      	b.n	800550e <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054f8:	f7fd fb74 	bl	8002be4 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005506:	4293      	cmp	r3, r2
 8005508:	d901      	bls.n	800550e <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e09b      	b.n	8005646 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800550e:	4b51      	ldr	r3, [pc, #324]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	f003 030c 	and.w	r3, r3, #12
 8005516:	2b08      	cmp	r3, #8
 8005518:	d1ee      	bne.n	80054f8 <HAL_RCC_ClockConfig+0xfc>
 800551a:	e03e      	b.n	800559a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	2b03      	cmp	r3, #3
 8005522:	d112      	bne.n	800554a <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005524:	e00a      	b.n	800553c <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005526:	f7fd fb5d 	bl	8002be4 <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005534:	4293      	cmp	r3, r2
 8005536:	d901      	bls.n	800553c <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e084      	b.n	8005646 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800553c:	4b45      	ldr	r3, [pc, #276]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	f003 030c 	and.w	r3, r3, #12
 8005544:	2b0c      	cmp	r3, #12
 8005546:	d1ee      	bne.n	8005526 <HAL_RCC_ClockConfig+0x12a>
 8005548:	e027      	b.n	800559a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	2b01      	cmp	r3, #1
 8005550:	d11d      	bne.n	800558e <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005552:	e00a      	b.n	800556a <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005554:	f7fd fb46 	bl	8002be4 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005562:	4293      	cmp	r3, r2
 8005564:	d901      	bls.n	800556a <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e06d      	b.n	8005646 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800556a:	4b3a      	ldr	r3, [pc, #232]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f003 030c 	and.w	r3, r3, #12
 8005572:	2b04      	cmp	r3, #4
 8005574:	d1ee      	bne.n	8005554 <HAL_RCC_ClockConfig+0x158>
 8005576:	e010      	b.n	800559a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005578:	f7fd fb34 	bl	8002be4 <HAL_GetTick>
 800557c:	4602      	mov	r2, r0
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	1ad3      	subs	r3, r2, r3
 8005582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005586:	4293      	cmp	r3, r2
 8005588:	d901      	bls.n	800558e <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e05b      	b.n	8005646 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800558e:	4b31      	ldr	r3, [pc, #196]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f003 030c 	and.w	r3, r3, #12
 8005596:	2b00      	cmp	r3, #0
 8005598:	d1ee      	bne.n	8005578 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800559a:	4b2d      	ldr	r3, [pc, #180]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 0301 	and.w	r3, r3, #1
 80055a2:	683a      	ldr	r2, [r7, #0]
 80055a4:	429a      	cmp	r2, r3
 80055a6:	d219      	bcs.n	80055dc <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	2b01      	cmp	r3, #1
 80055ac:	d105      	bne.n	80055ba <HAL_RCC_ClockConfig+0x1be>
 80055ae:	4b28      	ldr	r3, [pc, #160]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a27      	ldr	r2, [pc, #156]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 80055b4:	f043 0304 	orr.w	r3, r3, #4
 80055b8:	6013      	str	r3, [r2, #0]
 80055ba:	4b25      	ldr	r3, [pc, #148]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f023 0201 	bic.w	r2, r3, #1
 80055c2:	4923      	ldr	r1, [pc, #140]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ca:	4b21      	ldr	r3, [pc, #132]	@ (8005650 <HAL_RCC_ClockConfig+0x254>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0301 	and.w	r3, r3, #1
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d001      	beq.n	80055dc <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e034      	b.n	8005646 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0304 	and.w	r3, r3, #4
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d008      	beq.n	80055fa <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055e8:	4b1a      	ldr	r3, [pc, #104]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	4917      	ldr	r1, [pc, #92]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0308 	and.w	r3, r3, #8
 8005602:	2b00      	cmp	r3, #0
 8005604:	d009      	beq.n	800561a <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005606:	4b13      	ldr	r3, [pc, #76]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	691b      	ldr	r3, [r3, #16]
 8005612:	00db      	lsls	r3, r3, #3
 8005614:	490f      	ldr	r1, [pc, #60]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 8005616:	4313      	orrs	r3, r2
 8005618:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800561a:	f000 f823 	bl	8005664 <HAL_RCC_GetSysClockFreq>
 800561e:	4602      	mov	r2, r0
 8005620:	4b0c      	ldr	r3, [pc, #48]	@ (8005654 <HAL_RCC_ClockConfig+0x258>)
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	091b      	lsrs	r3, r3, #4
 8005626:	f003 030f 	and.w	r3, r3, #15
 800562a:	490b      	ldr	r1, [pc, #44]	@ (8005658 <HAL_RCC_ClockConfig+0x25c>)
 800562c:	5ccb      	ldrb	r3, [r1, r3]
 800562e:	fa22 f303 	lsr.w	r3, r2, r3
 8005632:	4a0a      	ldr	r2, [pc, #40]	@ (800565c <HAL_RCC_ClockConfig+0x260>)
 8005634:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005636:	4b0a      	ldr	r3, [pc, #40]	@ (8005660 <HAL_RCC_ClockConfig+0x264>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4618      	mov	r0, r3
 800563c:	f7fd fa86 	bl	8002b4c <HAL_InitTick>
 8005640:	4603      	mov	r3, r0
 8005642:	72fb      	strb	r3, [r7, #11]

  return status;
 8005644:	7afb      	ldrb	r3, [r7, #11]
}
 8005646:	4618      	mov	r0, r3
 8005648:	3710      	adds	r7, #16
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	40023c00 	.word	0x40023c00
 8005654:	40023800 	.word	0x40023800
 8005658:	0800f410 	.word	0x0800f410
 800565c:	20000014 	.word	0x20000014
 8005660:	20000018 	.word	0x20000018

08005664 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005664:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005668:	b092      	sub	sp, #72	@ 0x48
 800566a:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 800566c:	4b79      	ldr	r3, [pc, #484]	@ (8005854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005672:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005674:	f003 030c 	and.w	r3, r3, #12
 8005678:	2b0c      	cmp	r3, #12
 800567a:	d00d      	beq.n	8005698 <HAL_RCC_GetSysClockFreq+0x34>
 800567c:	2b0c      	cmp	r3, #12
 800567e:	f200 80d5 	bhi.w	800582c <HAL_RCC_GetSysClockFreq+0x1c8>
 8005682:	2b04      	cmp	r3, #4
 8005684:	d002      	beq.n	800568c <HAL_RCC_GetSysClockFreq+0x28>
 8005686:	2b08      	cmp	r3, #8
 8005688:	d003      	beq.n	8005692 <HAL_RCC_GetSysClockFreq+0x2e>
 800568a:	e0cf      	b.n	800582c <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800568c:	4b72      	ldr	r3, [pc, #456]	@ (8005858 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800568e:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8005690:	e0da      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005692:	4b72      	ldr	r3, [pc, #456]	@ (800585c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005694:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8005696:	e0d7      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800569a:	0c9b      	lsrs	r3, r3, #18
 800569c:	f003 020f 	and.w	r2, r3, #15
 80056a0:	4b6f      	ldr	r3, [pc, #444]	@ (8005860 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80056a2:	5c9b      	ldrb	r3, [r3, r2]
 80056a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80056a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056a8:	0d9b      	lsrs	r3, r3, #22
 80056aa:	f003 0303 	and.w	r3, r3, #3
 80056ae:	3301      	adds	r3, #1
 80056b0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80056b2:	4b68      	ldr	r3, [pc, #416]	@ (8005854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d05d      	beq.n	800577a <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80056be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056c0:	2200      	movs	r2, #0
 80056c2:	4618      	mov	r0, r3
 80056c4:	4611      	mov	r1, r2
 80056c6:	4604      	mov	r4, r0
 80056c8:	460d      	mov	r5, r1
 80056ca:	4622      	mov	r2, r4
 80056cc:	462b      	mov	r3, r5
 80056ce:	f04f 0000 	mov.w	r0, #0
 80056d2:	f04f 0100 	mov.w	r1, #0
 80056d6:	0159      	lsls	r1, r3, #5
 80056d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056dc:	0150      	lsls	r0, r2, #5
 80056de:	4602      	mov	r2, r0
 80056e0:	460b      	mov	r3, r1
 80056e2:	4621      	mov	r1, r4
 80056e4:	1a51      	subs	r1, r2, r1
 80056e6:	6139      	str	r1, [r7, #16]
 80056e8:	4629      	mov	r1, r5
 80056ea:	eb63 0301 	sbc.w	r3, r3, r1
 80056ee:	617b      	str	r3, [r7, #20]
 80056f0:	f04f 0200 	mov.w	r2, #0
 80056f4:	f04f 0300 	mov.w	r3, #0
 80056f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80056fc:	4659      	mov	r1, fp
 80056fe:	018b      	lsls	r3, r1, #6
 8005700:	4651      	mov	r1, sl
 8005702:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005706:	4651      	mov	r1, sl
 8005708:	018a      	lsls	r2, r1, #6
 800570a:	46d4      	mov	ip, sl
 800570c:	ebb2 080c 	subs.w	r8, r2, ip
 8005710:	4659      	mov	r1, fp
 8005712:	eb63 0901 	sbc.w	r9, r3, r1
 8005716:	f04f 0200 	mov.w	r2, #0
 800571a:	f04f 0300 	mov.w	r3, #0
 800571e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005722:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005726:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800572a:	4690      	mov	r8, r2
 800572c:	4699      	mov	r9, r3
 800572e:	4623      	mov	r3, r4
 8005730:	eb18 0303 	adds.w	r3, r8, r3
 8005734:	60bb      	str	r3, [r7, #8]
 8005736:	462b      	mov	r3, r5
 8005738:	eb49 0303 	adc.w	r3, r9, r3
 800573c:	60fb      	str	r3, [r7, #12]
 800573e:	f04f 0200 	mov.w	r2, #0
 8005742:	f04f 0300 	mov.w	r3, #0
 8005746:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800574a:	4629      	mov	r1, r5
 800574c:	024b      	lsls	r3, r1, #9
 800574e:	4620      	mov	r0, r4
 8005750:	4629      	mov	r1, r5
 8005752:	4604      	mov	r4, r0
 8005754:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8005758:	4601      	mov	r1, r0
 800575a:	024a      	lsls	r2, r1, #9
 800575c:	4610      	mov	r0, r2
 800575e:	4619      	mov	r1, r3
 8005760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005762:	2200      	movs	r2, #0
 8005764:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005766:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005768:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800576c:	f7fb fd0e 	bl	800118c <__aeabi_uldivmod>
 8005770:	4602      	mov	r2, r0
 8005772:	460b      	mov	r3, r1
 8005774:	4613      	mov	r3, r2
 8005776:	647b      	str	r3, [r7, #68]	@ 0x44
 8005778:	e055      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800577a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800577c:	2200      	movs	r2, #0
 800577e:	623b      	str	r3, [r7, #32]
 8005780:	627a      	str	r2, [r7, #36]	@ 0x24
 8005782:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005786:	4642      	mov	r2, r8
 8005788:	464b      	mov	r3, r9
 800578a:	f04f 0000 	mov.w	r0, #0
 800578e:	f04f 0100 	mov.w	r1, #0
 8005792:	0159      	lsls	r1, r3, #5
 8005794:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005798:	0150      	lsls	r0, r2, #5
 800579a:	4602      	mov	r2, r0
 800579c:	460b      	mov	r3, r1
 800579e:	46c4      	mov	ip, r8
 80057a0:	ebb2 0a0c 	subs.w	sl, r2, ip
 80057a4:	4640      	mov	r0, r8
 80057a6:	4649      	mov	r1, r9
 80057a8:	468c      	mov	ip, r1
 80057aa:	eb63 0b0c 	sbc.w	fp, r3, ip
 80057ae:	f04f 0200 	mov.w	r2, #0
 80057b2:	f04f 0300 	mov.w	r3, #0
 80057b6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80057ba:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80057be:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80057c2:	ebb2 040a 	subs.w	r4, r2, sl
 80057c6:	eb63 050b 	sbc.w	r5, r3, fp
 80057ca:	f04f 0200 	mov.w	r2, #0
 80057ce:	f04f 0300 	mov.w	r3, #0
 80057d2:	00eb      	lsls	r3, r5, #3
 80057d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057d8:	00e2      	lsls	r2, r4, #3
 80057da:	4614      	mov	r4, r2
 80057dc:	461d      	mov	r5, r3
 80057de:	4603      	mov	r3, r0
 80057e0:	18e3      	adds	r3, r4, r3
 80057e2:	603b      	str	r3, [r7, #0]
 80057e4:	460b      	mov	r3, r1
 80057e6:	eb45 0303 	adc.w	r3, r5, r3
 80057ea:	607b      	str	r3, [r7, #4]
 80057ec:	f04f 0200 	mov.w	r2, #0
 80057f0:	f04f 0300 	mov.w	r3, #0
 80057f4:	e9d7 4500 	ldrd	r4, r5, [r7]
 80057f8:	4629      	mov	r1, r5
 80057fa:	028b      	lsls	r3, r1, #10
 80057fc:	4620      	mov	r0, r4
 80057fe:	4629      	mov	r1, r5
 8005800:	4604      	mov	r4, r0
 8005802:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8005806:	4601      	mov	r1, r0
 8005808:	028a      	lsls	r2, r1, #10
 800580a:	4610      	mov	r0, r2
 800580c:	4619      	mov	r1, r3
 800580e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005810:	2200      	movs	r2, #0
 8005812:	61bb      	str	r3, [r7, #24]
 8005814:	61fa      	str	r2, [r7, #28]
 8005816:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800581a:	f7fb fcb7 	bl	800118c <__aeabi_uldivmod>
 800581e:	4602      	mov	r2, r0
 8005820:	460b      	mov	r3, r1
 8005822:	4613      	mov	r3, r2
 8005824:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8005826:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005828:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800582a:	e00d      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800582c:	4b09      	ldr	r3, [pc, #36]	@ (8005854 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	0b5b      	lsrs	r3, r3, #13
 8005832:	f003 0307 	and.w	r3, r3, #7
 8005836:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8005838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583a:	3301      	adds	r3, #1
 800583c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005840:	fa02 f303 	lsl.w	r3, r2, r3
 8005844:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8005846:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005848:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800584a:	4618      	mov	r0, r3
 800584c:	3748      	adds	r7, #72	@ 0x48
 800584e:	46bd      	mov	sp, r7
 8005850:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005854:	40023800 	.word	0x40023800
 8005858:	00f42400 	.word	0x00f42400
 800585c:	007a1200 	.word	0x007a1200
 8005860:	0800f404 	.word	0x0800f404

08005864 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005864:	b480      	push	{r7}
 8005866:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005868:	4b02      	ldr	r3, [pc, #8]	@ (8005874 <HAL_RCC_GetHCLKFreq+0x10>)
 800586a:	681b      	ldr	r3, [r3, #0]
}
 800586c:	4618      	mov	r0, r3
 800586e:	46bd      	mov	sp, r7
 8005870:	bc80      	pop	{r7}
 8005872:	4770      	bx	lr
 8005874:	20000014 	.word	0x20000014

08005878 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800587c:	f7ff fff2 	bl	8005864 <HAL_RCC_GetHCLKFreq>
 8005880:	4602      	mov	r2, r0
 8005882:	4b05      	ldr	r3, [pc, #20]	@ (8005898 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	0a1b      	lsrs	r3, r3, #8
 8005888:	f003 0307 	and.w	r3, r3, #7
 800588c:	4903      	ldr	r1, [pc, #12]	@ (800589c <HAL_RCC_GetPCLK1Freq+0x24>)
 800588e:	5ccb      	ldrb	r3, [r1, r3]
 8005890:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005894:	4618      	mov	r0, r3
 8005896:	bd80      	pop	{r7, pc}
 8005898:	40023800 	.word	0x40023800
 800589c:	0800f420 	.word	0x0800f420

080058a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058a4:	f7ff ffde 	bl	8005864 <HAL_RCC_GetHCLKFreq>
 80058a8:	4602      	mov	r2, r0
 80058aa:	4b05      	ldr	r3, [pc, #20]	@ (80058c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	0adb      	lsrs	r3, r3, #11
 80058b0:	f003 0307 	and.w	r3, r3, #7
 80058b4:	4903      	ldr	r1, [pc, #12]	@ (80058c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058b6:	5ccb      	ldrb	r3, [r1, r3]
 80058b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058bc:	4618      	mov	r0, r3
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	40023800 	.word	0x40023800
 80058c4:	0800f420 	.word	0x0800f420

080058c8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b087      	sub	sp, #28
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80058d0:	2300      	movs	r3, #0
 80058d2:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80058d4:	4b29      	ldr	r3, [pc, #164]	@ (800597c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d12c      	bne.n	800593a <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80058e0:	4b26      	ldr	r3, [pc, #152]	@ (800597c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80058e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d005      	beq.n	80058f8 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80058ec:	4b24      	ldr	r3, [pc, #144]	@ (8005980 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80058f4:	617b      	str	r3, [r7, #20]
 80058f6:	e016      	b.n	8005926 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058f8:	4b20      	ldr	r3, [pc, #128]	@ (800597c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80058fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058fc:	4a1f      	ldr	r2, [pc, #124]	@ (800597c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80058fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005902:	6253      	str	r3, [r2, #36]	@ 0x24
 8005904:	4b1d      	ldr	r3, [pc, #116]	@ (800597c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005908:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800590c:	60fb      	str	r3, [r7, #12]
 800590e:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005910:	4b1b      	ldr	r3, [pc, #108]	@ (8005980 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8005918:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800591a:	4b18      	ldr	r3, [pc, #96]	@ (800597c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800591c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800591e:	4a17      	ldr	r2, [pc, #92]	@ (800597c <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005920:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005924:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 800592c:	d105      	bne.n	800593a <RCC_SetFlashLatencyFromMSIRange+0x72>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005934:	d101      	bne.n	800593a <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8005936:	2301      	movs	r3, #1
 8005938:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	2b01      	cmp	r3, #1
 800593e:	d105      	bne.n	800594c <RCC_SetFlashLatencyFromMSIRange+0x84>
 8005940:	4b10      	ldr	r3, [pc, #64]	@ (8005984 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a0f      	ldr	r2, [pc, #60]	@ (8005984 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005946:	f043 0304 	orr.w	r3, r3, #4
 800594a:	6013      	str	r3, [r2, #0]
 800594c:	4b0d      	ldr	r3, [pc, #52]	@ (8005984 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f023 0201 	bic.w	r2, r3, #1
 8005954:	490b      	ldr	r1, [pc, #44]	@ (8005984 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	4313      	orrs	r3, r2
 800595a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800595c:	4b09      	ldr	r3, [pc, #36]	@ (8005984 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 0301 	and.w	r3, r3, #1
 8005964:	693a      	ldr	r2, [r7, #16]
 8005966:	429a      	cmp	r2, r3
 8005968:	d001      	beq.n	800596e <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e000      	b.n	8005970 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	371c      	adds	r7, #28
 8005974:	46bd      	mov	sp, r7
 8005976:	bc80      	pop	{r7}
 8005978:	4770      	bx	lr
 800597a:	bf00      	nop
 800597c:	40023800 	.word	0x40023800
 8005980:	40007000 	.word	0x40007000
 8005984:	40023c00 	.word	0x40023c00

08005988 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d101      	bne.n	800599a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e07b      	b.n	8005a92 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d108      	bne.n	80059b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059aa:	d009      	beq.n	80059c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	61da      	str	r2, [r3, #28]
 80059b2:	e005      	b.n	80059c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d106      	bne.n	80059e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f7fc fe2e 	bl	800263c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2202      	movs	r2, #2
 80059e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059f6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005a08:	431a      	orrs	r2, r3
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a12:	431a      	orrs	r2, r3
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	431a      	orrs	r2, r3
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	695b      	ldr	r3, [r3, #20]
 8005a22:	f003 0301 	and.w	r3, r3, #1
 8005a26:	431a      	orrs	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005a30:	431a      	orrs	r2, r3
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	69db      	ldr	r3, [r3, #28]
 8005a36:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a3a:	431a      	orrs	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a1b      	ldr	r3, [r3, #32]
 8005a40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a44:	ea42 0103 	orr.w	r1, r2, r3
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a4c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	430a      	orrs	r2, r1
 8005a56:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	0c1b      	lsrs	r3, r3, #16
 8005a5e:	f003 0104 	and.w	r1, r3, #4
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a66:	f003 0210 	and.w	r2, r3, #16
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	69da      	ldr	r2, [r3, #28]
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a80:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3708      	adds	r7, #8
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b088      	sub	sp, #32
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	60f8      	str	r0, [r7, #12]
 8005aa2:	60b9      	str	r1, [r7, #8]
 8005aa4:	603b      	str	r3, [r7, #0]
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005aaa:	f7fd f89b 	bl	8002be4 <HAL_GetTick>
 8005aae:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005ab0:	88fb      	ldrh	r3, [r7, #6]
 8005ab2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d001      	beq.n	8005ac4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	e12a      	b.n	8005d1a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d002      	beq.n	8005ad0 <HAL_SPI_Transmit+0x36>
 8005aca:	88fb      	ldrh	r3, [r7, #6]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d101      	bne.n	8005ad4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e122      	b.n	8005d1a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d101      	bne.n	8005ae2 <HAL_SPI_Transmit+0x48>
 8005ade:	2302      	movs	r3, #2
 8005ae0:	e11b      	b.n	8005d1a <HAL_SPI_Transmit+0x280>
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2203      	movs	r2, #3
 8005aee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	68ba      	ldr	r2, [r7, #8]
 8005afc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	88fa      	ldrh	r2, [r7, #6]
 8005b02:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	88fa      	ldrh	r2, [r7, #6]
 8005b08:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	2200      	movs	r2, #0
 8005b14:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b30:	d10f      	bne.n	8005b52 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b50:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b5c:	2b40      	cmp	r3, #64	@ 0x40
 8005b5e:	d007      	beq.n	8005b70 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	68db      	ldr	r3, [r3, #12]
 8005b74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b78:	d152      	bne.n	8005c20 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d002      	beq.n	8005b88 <HAL_SPI_Transmit+0xee>
 8005b82:	8b7b      	ldrh	r3, [r7, #26]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d145      	bne.n	8005c14 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b8c:	881a      	ldrh	r2, [r3, #0]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b98:	1c9a      	adds	r2, r3, #2
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	b29a      	uxth	r2, r3
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005bac:	e032      	b.n	8005c14 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	f003 0302 	and.w	r3, r3, #2
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d112      	bne.n	8005be2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bc0:	881a      	ldrh	r2, [r3, #0]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bcc:	1c9a      	adds	r2, r3, #2
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	3b01      	subs	r3, #1
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005be0:	e018      	b.n	8005c14 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005be2:	f7fc ffff 	bl	8002be4 <HAL_GetTick>
 8005be6:	4602      	mov	r2, r0
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	683a      	ldr	r2, [r7, #0]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d803      	bhi.n	8005bfa <HAL_SPI_Transmit+0x160>
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf8:	d102      	bne.n	8005c00 <HAL_SPI_Transmit+0x166>
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d109      	bne.n	8005c14 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005c10:	2303      	movs	r3, #3
 8005c12:	e082      	b.n	8005d1a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d1c7      	bne.n	8005bae <HAL_SPI_Transmit+0x114>
 8005c1e:	e053      	b.n	8005cc8 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d002      	beq.n	8005c2e <HAL_SPI_Transmit+0x194>
 8005c28:	8b7b      	ldrh	r3, [r7, #26]
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d147      	bne.n	8005cbe <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	330c      	adds	r3, #12
 8005c38:	7812      	ldrb	r2, [r2, #0]
 8005c3a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c40:	1c5a      	adds	r2, r3, #1
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	b29a      	uxth	r2, r3
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005c54:	e033      	b.n	8005cbe <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	f003 0302 	and.w	r3, r3, #2
 8005c60:	2b02      	cmp	r3, #2
 8005c62:	d113      	bne.n	8005c8c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	330c      	adds	r3, #12
 8005c6e:	7812      	ldrb	r2, [r2, #0]
 8005c70:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005c8a:	e018      	b.n	8005cbe <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c8c:	f7fc ffaa 	bl	8002be4 <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d803      	bhi.n	8005ca4 <HAL_SPI_Transmit+0x20a>
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca2:	d102      	bne.n	8005caa <HAL_SPI_Transmit+0x210>
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d109      	bne.n	8005cbe <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e02d      	b.n	8005d1a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d1c6      	bne.n	8005c56 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cc8:	69fa      	ldr	r2, [r7, #28]
 8005cca:	6839      	ldr	r1, [r7, #0]
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	f000 f8b1 	bl	8005e34 <SPI_EndRxTxTransaction>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d002      	beq.n	8005cde <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2220      	movs	r2, #32
 8005cdc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10a      	bne.n	8005cfc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	617b      	str	r3, [r7, #20]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	68db      	ldr	r3, [r3, #12]
 8005cf0:	617b      	str	r3, [r7, #20]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	617b      	str	r3, [r7, #20]
 8005cfa:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2200      	movs	r2, #0
 8005d08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d001      	beq.n	8005d18 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005d14:	2301      	movs	r3, #1
 8005d16:	e000      	b.n	8005d1a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005d18:	2300      	movs	r3, #0
  }
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3720      	adds	r7, #32
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
	...

08005d24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b088      	sub	sp, #32
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	603b      	str	r3, [r7, #0]
 8005d30:	4613      	mov	r3, r2
 8005d32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d34:	f7fc ff56 	bl	8002be4 <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d3c:	1a9b      	subs	r3, r3, r2
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	4413      	add	r3, r2
 8005d42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d44:	f7fc ff4e 	bl	8002be4 <HAL_GetTick>
 8005d48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d4a:	4b39      	ldr	r3, [pc, #228]	@ (8005e30 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	015b      	lsls	r3, r3, #5
 8005d50:	0d1b      	lsrs	r3, r3, #20
 8005d52:	69fa      	ldr	r2, [r7, #28]
 8005d54:	fb02 f303 	mul.w	r3, r2, r3
 8005d58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d5a:	e054      	b.n	8005e06 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d62:	d050      	beq.n	8005e06 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d64:	f7fc ff3e 	bl	8002be4 <HAL_GetTick>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	69fa      	ldr	r2, [r7, #28]
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d902      	bls.n	8005d7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d13d      	bne.n	8005df6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	685a      	ldr	r2, [r3, #4]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005d88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d92:	d111      	bne.n	8005db8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d9c:	d004      	beq.n	8005da8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005da6:	d107      	bne.n	8005db8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005db6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005dc0:	d10f      	bne.n	8005de2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005dd0:	601a      	str	r2, [r3, #0]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005de0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e017      	b.n	8005e26 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d101      	bne.n	8005e00 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	3b01      	subs	r3, #1
 8005e04:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	689a      	ldr	r2, [r3, #8]
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	4013      	ands	r3, r2
 8005e10:	68ba      	ldr	r2, [r7, #8]
 8005e12:	429a      	cmp	r2, r3
 8005e14:	bf0c      	ite	eq
 8005e16:	2301      	moveq	r3, #1
 8005e18:	2300      	movne	r3, #0
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	79fb      	ldrb	r3, [r7, #7]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d19b      	bne.n	8005d5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3720      	adds	r7, #32
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	20000014 	.word	0x20000014

08005e34 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b088      	sub	sp, #32
 8005e38:	af02      	add	r7, sp, #8
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	9300      	str	r3, [sp, #0]
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	2201      	movs	r2, #1
 8005e48:	2102      	movs	r1, #2
 8005e4a:	68f8      	ldr	r0, [r7, #12]
 8005e4c:	f7ff ff6a 	bl	8005d24 <SPI_WaitFlagStateUntilTimeout>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d007      	beq.n	8005e66 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e5a:	f043 0220 	orr.w	r2, r3, #32
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005e62:	2303      	movs	r3, #3
 8005e64:	e032      	b.n	8005ecc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005e66:	4b1b      	ldr	r3, [pc, #108]	@ (8005ed4 <SPI_EndRxTxTransaction+0xa0>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a1b      	ldr	r2, [pc, #108]	@ (8005ed8 <SPI_EndRxTxTransaction+0xa4>)
 8005e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e70:	0d5b      	lsrs	r3, r3, #21
 8005e72:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005e76:	fb02 f303 	mul.w	r3, r2, r3
 8005e7a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e84:	d112      	bne.n	8005eac <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	2180      	movs	r1, #128	@ 0x80
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f7ff ff47 	bl	8005d24 <SPI_WaitFlagStateUntilTimeout>
 8005e96:	4603      	mov	r3, r0
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d016      	beq.n	8005eca <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ea0:	f043 0220 	orr.w	r2, r3, #32
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005ea8:	2303      	movs	r3, #3
 8005eaa:	e00f      	b.n	8005ecc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00a      	beq.n	8005ec8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ec2:	2b80      	cmp	r3, #128	@ 0x80
 8005ec4:	d0f2      	beq.n	8005eac <SPI_EndRxTxTransaction+0x78>
 8005ec6:	e000      	b.n	8005eca <SPI_EndRxTxTransaction+0x96>
        break;
 8005ec8:	bf00      	nop
  }

  return HAL_OK;
 8005eca:	2300      	movs	r3, #0
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	3718      	adds	r7, #24
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	20000014 	.word	0x20000014
 8005ed8:	165e9f81 	.word	0x165e9f81

08005edc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b082      	sub	sp, #8
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e031      	b.n	8005f52 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d106      	bne.n	8005f08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7fc fbde 	bl	80026c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	3304      	adds	r3, #4
 8005f18:	4619      	mov	r1, r3
 8005f1a:	4610      	mov	r0, r2
 8005f1c:	f000 fcc4 	bl	80068a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3708      	adds	r7, #8
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
	...

08005f5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b085      	sub	sp, #20
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8005f6a:	b2db      	uxtb	r3, r3
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d001      	beq.n	8005f74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e03a      	b.n	8005fea <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2202      	movs	r2, #2
 8005f78:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	68da      	ldr	r2, [r3, #12]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f042 0201 	orr.w	r2, r2, #1
 8005f8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f94:	d00e      	beq.n	8005fb4 <HAL_TIM_Base_Start_IT+0x58>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a16      	ldr	r2, [pc, #88]	@ (8005ff4 <HAL_TIM_Base_Start_IT+0x98>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d009      	beq.n	8005fb4 <HAL_TIM_Base_Start_IT+0x58>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a14      	ldr	r2, [pc, #80]	@ (8005ff8 <HAL_TIM_Base_Start_IT+0x9c>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d004      	beq.n	8005fb4 <HAL_TIM_Base_Start_IT+0x58>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a13      	ldr	r2, [pc, #76]	@ (8005ffc <HAL_TIM_Base_Start_IT+0xa0>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d111      	bne.n	8005fd8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	f003 0307 	and.w	r3, r3, #7
 8005fbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2b06      	cmp	r3, #6
 8005fc4:	d010      	beq.n	8005fe8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f042 0201 	orr.w	r2, r2, #1
 8005fd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fd6:	e007      	b.n	8005fe8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f042 0201 	orr.w	r2, r2, #1
 8005fe6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	3714      	adds	r7, #20
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bc80      	pop	{r7}
 8005ff2:	4770      	bx	lr
 8005ff4:	40000400 	.word	0x40000400
 8005ff8:	40000800 	.word	0x40000800
 8005ffc:	40010800 	.word	0x40010800

08006000 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	68da      	ldr	r2, [r3, #12]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f022 0201 	bic.w	r2, r2, #1
 8006016:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	6a1a      	ldr	r2, [r3, #32]
 800601e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006022:	4013      	ands	r3, r2
 8006024:	2b00      	cmp	r3, #0
 8006026:	d107      	bne.n	8006038 <HAL_TIM_Base_Stop_IT+0x38>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f022 0201 	bic.w	r2, r2, #1
 8006036:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Return function status */
  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	370c      	adds	r7, #12
 8006046:	46bd      	mov	sp, r7
 8006048:	bc80      	pop	{r7}
 800604a:	4770      	bx	lr

0800604c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e031      	b.n	80060c2 <HAL_TIM_PWM_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b00      	cmp	r3, #0
 8006068:	d106      	bne.n	8006078 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 f829 	bl	80060ca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2202      	movs	r2, #2
 800607c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	3304      	adds	r3, #4
 8006088:	4619      	mov	r1, r3
 800608a:	4610      	mov	r0, r2
 800608c:	f000 fc0c 	bl	80068a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2201      	movs	r2, #1
 80060ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3708      	adds	r7, #8
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b083      	sub	sp, #12
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80060d2:	bf00      	nop
 80060d4:	370c      	adds	r7, #12
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bc80      	pop	{r7}
 80060da:	4770      	bx	lr

080060dc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060e6:	2300      	movs	r3, #0
 80060e8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d109      	bne.n	8006104 <HAL_TIM_PWM_Start_IT+0x28>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	2b01      	cmp	r3, #1
 80060fa:	bf14      	ite	ne
 80060fc:	2301      	movne	r3, #1
 80060fe:	2300      	moveq	r3, #0
 8006100:	b2db      	uxtb	r3, r3
 8006102:	e022      	b.n	800614a <HAL_TIM_PWM_Start_IT+0x6e>
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	2b04      	cmp	r3, #4
 8006108:	d109      	bne.n	800611e <HAL_TIM_PWM_Start_IT+0x42>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8006110:	b2db      	uxtb	r3, r3
 8006112:	2b01      	cmp	r3, #1
 8006114:	bf14      	ite	ne
 8006116:	2301      	movne	r3, #1
 8006118:	2300      	moveq	r3, #0
 800611a:	b2db      	uxtb	r3, r3
 800611c:	e015      	b.n	800614a <HAL_TIM_PWM_Start_IT+0x6e>
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	2b08      	cmp	r3, #8
 8006122:	d109      	bne.n	8006138 <HAL_TIM_PWM_Start_IT+0x5c>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800612a:	b2db      	uxtb	r3, r3
 800612c:	2b01      	cmp	r3, #1
 800612e:	bf14      	ite	ne
 8006130:	2301      	movne	r3, #1
 8006132:	2300      	moveq	r3, #0
 8006134:	b2db      	uxtb	r3, r3
 8006136:	e008      	b.n	800614a <HAL_TIM_PWM_Start_IT+0x6e>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b01      	cmp	r3, #1
 8006142:	bf14      	ite	ne
 8006144:	2301      	movne	r3, #1
 8006146:	2300      	moveq	r3, #0
 8006148:	b2db      	uxtb	r3, r3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d001      	beq.n	8006152 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	e09c      	b.n	800628c <HAL_TIM_PWM_Start_IT+0x1b0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d104      	bne.n	8006162 <HAL_TIM_PWM_Start_IT+0x86>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2202      	movs	r2, #2
 800615c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8006160:	e013      	b.n	800618a <HAL_TIM_PWM_Start_IT+0xae>
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	2b04      	cmp	r3, #4
 8006166:	d104      	bne.n	8006172 <HAL_TIM_PWM_Start_IT+0x96>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2202      	movs	r2, #2
 800616c:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
 8006170:	e00b      	b.n	800618a <HAL_TIM_PWM_Start_IT+0xae>
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	2b08      	cmp	r3, #8
 8006176:	d104      	bne.n	8006182 <HAL_TIM_PWM_Start_IT+0xa6>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2202      	movs	r2, #2
 800617c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8006180:	e003      	b.n	800618a <HAL_TIM_PWM_Start_IT+0xae>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2202      	movs	r2, #2
 8006186:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  switch (Channel)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b0c      	cmp	r3, #12
 800618e:	d841      	bhi.n	8006214 <HAL_TIM_PWM_Start_IT+0x138>
 8006190:	a201      	add	r2, pc, #4	@ (adr r2, 8006198 <HAL_TIM_PWM_Start_IT+0xbc>)
 8006192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006196:	bf00      	nop
 8006198:	080061cd 	.word	0x080061cd
 800619c:	08006215 	.word	0x08006215
 80061a0:	08006215 	.word	0x08006215
 80061a4:	08006215 	.word	0x08006215
 80061a8:	080061df 	.word	0x080061df
 80061ac:	08006215 	.word	0x08006215
 80061b0:	08006215 	.word	0x08006215
 80061b4:	08006215 	.word	0x08006215
 80061b8:	080061f1 	.word	0x080061f1
 80061bc:	08006215 	.word	0x08006215
 80061c0:	08006215 	.word	0x08006215
 80061c4:	08006215 	.word	0x08006215
 80061c8:	08006203 	.word	0x08006203
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f042 0202 	orr.w	r2, r2, #2
 80061da:	60da      	str	r2, [r3, #12]
      break;
 80061dc:	e01d      	b.n	800621a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	68da      	ldr	r2, [r3, #12]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f042 0204 	orr.w	r2, r2, #4
 80061ec:	60da      	str	r2, [r3, #12]
      break;
 80061ee:	e014      	b.n	800621a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68da      	ldr	r2, [r3, #12]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f042 0208 	orr.w	r2, r2, #8
 80061fe:	60da      	str	r2, [r3, #12]
      break;
 8006200:	e00b      	b.n	800621a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68da      	ldr	r2, [r3, #12]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f042 0210 	orr.w	r2, r2, #16
 8006210:	60da      	str	r2, [r3, #12]
      break;
 8006212:	e002      	b.n	800621a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	73fb      	strb	r3, [r7, #15]
      break;
 8006218:	bf00      	nop
  }

  if (status == HAL_OK)
 800621a:	7bfb      	ldrb	r3, [r7, #15]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d134      	bne.n	800628a <HAL_TIM_PWM_Start_IT+0x1ae>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2201      	movs	r2, #1
 8006226:	6839      	ldr	r1, [r7, #0]
 8006228:	4618      	mov	r0, r3
 800622a:	f000 fd3e 	bl	8006caa <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006236:	d00e      	beq.n	8006256 <HAL_TIM_PWM_Start_IT+0x17a>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a15      	ldr	r2, [pc, #84]	@ (8006294 <HAL_TIM_PWM_Start_IT+0x1b8>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d009      	beq.n	8006256 <HAL_TIM_PWM_Start_IT+0x17a>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a14      	ldr	r2, [pc, #80]	@ (8006298 <HAL_TIM_PWM_Start_IT+0x1bc>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d004      	beq.n	8006256 <HAL_TIM_PWM_Start_IT+0x17a>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a12      	ldr	r2, [pc, #72]	@ (800629c <HAL_TIM_PWM_Start_IT+0x1c0>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d111      	bne.n	800627a <HAL_TIM_PWM_Start_IT+0x19e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	f003 0307 	and.w	r3, r3, #7
 8006260:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	2b06      	cmp	r3, #6
 8006266:	d010      	beq.n	800628a <HAL_TIM_PWM_Start_IT+0x1ae>
      {
        __HAL_TIM_ENABLE(htim);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f042 0201 	orr.w	r2, r2, #1
 8006276:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006278:	e007      	b.n	800628a <HAL_TIM_PWM_Start_IT+0x1ae>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	681a      	ldr	r2, [r3, #0]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f042 0201 	orr.w	r2, r2, #1
 8006288:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800628a:	7bfb      	ldrb	r3, [r7, #15]
}
 800628c:	4618      	mov	r0, r3
 800628e:	3710      	adds	r7, #16
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	40000400 	.word	0x40000400
 8006298:	40000800 	.word	0x40000800
 800629c:	40010800 	.word	0x40010800

080062a0 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062aa:	2300      	movs	r3, #0
 80062ac:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80062ae:	683b      	ldr	r3, [r7, #0]
 80062b0:	2b0c      	cmp	r3, #12
 80062b2:	d841      	bhi.n	8006338 <HAL_TIM_PWM_Stop_IT+0x98>
 80062b4:	a201      	add	r2, pc, #4	@ (adr r2, 80062bc <HAL_TIM_PWM_Stop_IT+0x1c>)
 80062b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ba:	bf00      	nop
 80062bc:	080062f1 	.word	0x080062f1
 80062c0:	08006339 	.word	0x08006339
 80062c4:	08006339 	.word	0x08006339
 80062c8:	08006339 	.word	0x08006339
 80062cc:	08006303 	.word	0x08006303
 80062d0:	08006339 	.word	0x08006339
 80062d4:	08006339 	.word	0x08006339
 80062d8:	08006339 	.word	0x08006339
 80062dc:	08006315 	.word	0x08006315
 80062e0:	08006339 	.word	0x08006339
 80062e4:	08006339 	.word	0x08006339
 80062e8:	08006339 	.word	0x08006339
 80062ec:	08006327 	.word	0x08006327
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68da      	ldr	r2, [r3, #12]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f022 0202 	bic.w	r2, r2, #2
 80062fe:	60da      	str	r2, [r3, #12]
      break;
 8006300:	e01d      	b.n	800633e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68da      	ldr	r2, [r3, #12]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f022 0204 	bic.w	r2, r2, #4
 8006310:	60da      	str	r2, [r3, #12]
      break;
 8006312:	e014      	b.n	800633e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68da      	ldr	r2, [r3, #12]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f022 0208 	bic.w	r2, r2, #8
 8006322:	60da      	str	r2, [r3, #12]
      break;
 8006324:	e00b      	b.n	800633e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68da      	ldr	r2, [r3, #12]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 0210 	bic.w	r2, r2, #16
 8006334:	60da      	str	r2, [r3, #12]
      break;
 8006336:	e002      	b.n	800633e <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	73fb      	strb	r3, [r7, #15]
      break;
 800633c:	bf00      	nop
  }

  if (status == HAL_OK)
 800633e:	7bfb      	ldrb	r3, [r7, #15]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d132      	bne.n	80063aa <HAL_TIM_PWM_Stop_IT+0x10a>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2200      	movs	r2, #0
 800634a:	6839      	ldr	r1, [r7, #0]
 800634c:	4618      	mov	r0, r3
 800634e:	f000 fcac 	bl	8006caa <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	6a1a      	ldr	r2, [r3, #32]
 8006358:	f241 1311 	movw	r3, #4369	@ 0x1111
 800635c:	4013      	ands	r3, r2
 800635e:	2b00      	cmp	r3, #0
 8006360:	d107      	bne.n	8006372 <HAL_TIM_PWM_Stop_IT+0xd2>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f022 0201 	bic.w	r2, r2, #1
 8006370:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d104      	bne.n	8006382 <HAL_TIM_PWM_Stop_IT+0xe2>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 8006380:	e013      	b.n	80063aa <HAL_TIM_PWM_Stop_IT+0x10a>
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	2b04      	cmp	r3, #4
 8006386:	d104      	bne.n	8006392 <HAL_TIM_PWM_Stop_IT+0xf2>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
 8006390:	e00b      	b.n	80063aa <HAL_TIM_PWM_Stop_IT+0x10a>
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b08      	cmp	r3, #8
 8006396:	d104      	bne.n	80063a2 <HAL_TIM_PWM_Stop_IT+0x102>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80063a0:	e003      	b.n	80063aa <HAL_TIM_PWM_Stop_IT+0x10a>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

  /* Return function status */
  return status;
 80063aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3710      	adds	r7, #16
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}

080063b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	f003 0302 	and.w	r3, r3, #2
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d020      	beq.n	8006418 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f003 0302 	and.w	r3, r3, #2
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d01b      	beq.n	8006418 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f06f 0202 	mvn.w	r2, #2
 80063e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2201      	movs	r2, #1
 80063ee:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	699b      	ldr	r3, [r3, #24]
 80063f6:	f003 0303 	and.w	r3, r3, #3
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d003      	beq.n	8006406 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f000 fa36 	bl	8006870 <HAL_TIM_IC_CaptureCallback>
 8006404:	e005      	b.n	8006412 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 fa29 	bl	800685e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 fa38 	bl	8006882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	f003 0304 	and.w	r3, r3, #4
 800641e:	2b00      	cmp	r3, #0
 8006420:	d020      	beq.n	8006464 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f003 0304 	and.w	r3, r3, #4
 8006428:	2b00      	cmp	r3, #0
 800642a:	d01b      	beq.n	8006464 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f06f 0204 	mvn.w	r2, #4
 8006434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2202      	movs	r2, #2
 800643a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	699b      	ldr	r3, [r3, #24]
 8006442:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006446:	2b00      	cmp	r3, #0
 8006448:	d003      	beq.n	8006452 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f000 fa10 	bl	8006870 <HAL_TIM_IC_CaptureCallback>
 8006450:	e005      	b.n	800645e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 fa03 	bl	800685e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f000 fa12 	bl	8006882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	f003 0308 	and.w	r3, r3, #8
 800646a:	2b00      	cmp	r3, #0
 800646c:	d020      	beq.n	80064b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f003 0308 	and.w	r3, r3, #8
 8006474:	2b00      	cmp	r3, #0
 8006476:	d01b      	beq.n	80064b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f06f 0208 	mvn.w	r2, #8
 8006480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2204      	movs	r2, #4
 8006486:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	69db      	ldr	r3, [r3, #28]
 800648e:	f003 0303 	and.w	r3, r3, #3
 8006492:	2b00      	cmp	r3, #0
 8006494:	d003      	beq.n	800649e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 f9ea 	bl	8006870 <HAL_TIM_IC_CaptureCallback>
 800649c:	e005      	b.n	80064aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 f9dd 	bl	800685e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f000 f9ec 	bl	8006882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2200      	movs	r2, #0
 80064ae:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	f003 0310 	and.w	r3, r3, #16
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d020      	beq.n	80064fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f003 0310 	and.w	r3, r3, #16
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d01b      	beq.n	80064fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f06f 0210 	mvn.w	r2, #16
 80064cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2208      	movs	r2, #8
 80064d2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	69db      	ldr	r3, [r3, #28]
 80064da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d003      	beq.n	80064ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f000 f9c4 	bl	8006870 <HAL_TIM_IC_CaptureCallback>
 80064e8:	e005      	b.n	80064f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	f000 f9b7 	bl	800685e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 f9c6 	bl	8006882 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	f003 0301 	and.w	r3, r3, #1
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00c      	beq.n	8006520 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f003 0301 	and.w	r3, r3, #1
 800650c:	2b00      	cmp	r3, #0
 800650e:	d007      	beq.n	8006520 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f06f 0201 	mvn.w	r2, #1
 8006518:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f7fc f9fe 	bl	800291c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00c      	beq.n	8006544 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006530:	2b00      	cmp	r3, #0
 8006532:	d007      	beq.n	8006544 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800653c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f000 f9a8 	bl	8006894 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006544:	bf00      	nop
 8006546:	3710      	adds	r7, #16
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b086      	sub	sp, #24
 8006550:	af00      	add	r7, sp, #0
 8006552:	60f8      	str	r0, [r7, #12]
 8006554:	60b9      	str	r1, [r7, #8]
 8006556:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006558:	2300      	movs	r3, #0
 800655a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006562:	2b01      	cmp	r3, #1
 8006564:	d101      	bne.n	800656a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006566:	2302      	movs	r3, #2
 8006568:	e0ae      	b.n	80066c8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2201      	movs	r2, #1
 800656e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  switch (Channel)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2b0c      	cmp	r3, #12
 8006576:	f200 809f 	bhi.w	80066b8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800657a:	a201      	add	r2, pc, #4	@ (adr r2, 8006580 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800657c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006580:	080065b5 	.word	0x080065b5
 8006584:	080066b9 	.word	0x080066b9
 8006588:	080066b9 	.word	0x080066b9
 800658c:	080066b9 	.word	0x080066b9
 8006590:	080065f5 	.word	0x080065f5
 8006594:	080066b9 	.word	0x080066b9
 8006598:	080066b9 	.word	0x080066b9
 800659c:	080066b9 	.word	0x080066b9
 80065a0:	08006637 	.word	0x08006637
 80065a4:	080066b9 	.word	0x080066b9
 80065a8:	080066b9 	.word	0x080066b9
 80065ac:	080066b9 	.word	0x080066b9
 80065b0:	08006677 	.word	0x08006677
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68b9      	ldr	r1, [r7, #8]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f000 f9ea 	bl	8006994 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	699a      	ldr	r2, [r3, #24]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f042 0208 	orr.w	r2, r2, #8
 80065ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	699a      	ldr	r2, [r3, #24]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f022 0204 	bic.w	r2, r2, #4
 80065de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	6999      	ldr	r1, [r3, #24]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	68da      	ldr	r2, [r3, #12]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	430a      	orrs	r2, r1
 80065f0:	619a      	str	r2, [r3, #24]
      break;
 80065f2:	e064      	b.n	80066be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	68b9      	ldr	r1, [r7, #8]
 80065fa:	4618      	mov	r0, r3
 80065fc:	f000 fa06 	bl	8006a0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	699a      	ldr	r2, [r3, #24]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800660e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	699a      	ldr	r2, [r3, #24]
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800661e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	6999      	ldr	r1, [r3, #24]
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	021a      	lsls	r2, r3, #8
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	430a      	orrs	r2, r1
 8006632:	619a      	str	r2, [r3, #24]
      break;
 8006634:	e043      	b.n	80066be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	68b9      	ldr	r1, [r7, #8]
 800663c:	4618      	mov	r0, r3
 800663e:	f000 fa23 	bl	8006a88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	69da      	ldr	r2, [r3, #28]
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f042 0208 	orr.w	r2, r2, #8
 8006650:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	69da      	ldr	r2, [r3, #28]
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f022 0204 	bic.w	r2, r2, #4
 8006660:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	69d9      	ldr	r1, [r3, #28]
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	68da      	ldr	r2, [r3, #12]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	430a      	orrs	r2, r1
 8006672:	61da      	str	r2, [r3, #28]
      break;
 8006674:	e023      	b.n	80066be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	68b9      	ldr	r1, [r7, #8]
 800667c:	4618      	mov	r0, r3
 800667e:	f000 fa40 	bl	8006b02 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	69da      	ldr	r2, [r3, #28]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006690:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	69da      	ldr	r2, [r3, #28]
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	69d9      	ldr	r1, [r3, #28]
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	021a      	lsls	r2, r3, #8
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	430a      	orrs	r2, r1
 80066b4:	61da      	str	r2, [r3, #28]
      break;
 80066b6:	e002      	b.n	80066be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	75fb      	strb	r3, [r7, #23]
      break;
 80066bc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2200      	movs	r2, #0
 80066c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 80066c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3718      	adds	r7, #24
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066da:	2300      	movs	r3, #0
 80066dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d101      	bne.n	80066ec <HAL_TIM_ConfigClockSource+0x1c>
 80066e8:	2302      	movs	r3, #2
 80066ea:	e0b4      	b.n	8006856 <HAL_TIM_ConfigClockSource+0x186>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2202      	movs	r2, #2
 80066f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800670a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006712:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	68ba      	ldr	r2, [r7, #8]
 800671a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006724:	d03e      	beq.n	80067a4 <HAL_TIM_ConfigClockSource+0xd4>
 8006726:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800672a:	f200 8087 	bhi.w	800683c <HAL_TIM_ConfigClockSource+0x16c>
 800672e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006732:	f000 8086 	beq.w	8006842 <HAL_TIM_ConfigClockSource+0x172>
 8006736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800673a:	d87f      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x16c>
 800673c:	2b70      	cmp	r3, #112	@ 0x70
 800673e:	d01a      	beq.n	8006776 <HAL_TIM_ConfigClockSource+0xa6>
 8006740:	2b70      	cmp	r3, #112	@ 0x70
 8006742:	d87b      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x16c>
 8006744:	2b60      	cmp	r3, #96	@ 0x60
 8006746:	d050      	beq.n	80067ea <HAL_TIM_ConfigClockSource+0x11a>
 8006748:	2b60      	cmp	r3, #96	@ 0x60
 800674a:	d877      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x16c>
 800674c:	2b50      	cmp	r3, #80	@ 0x50
 800674e:	d03c      	beq.n	80067ca <HAL_TIM_ConfigClockSource+0xfa>
 8006750:	2b50      	cmp	r3, #80	@ 0x50
 8006752:	d873      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x16c>
 8006754:	2b40      	cmp	r3, #64	@ 0x40
 8006756:	d058      	beq.n	800680a <HAL_TIM_ConfigClockSource+0x13a>
 8006758:	2b40      	cmp	r3, #64	@ 0x40
 800675a:	d86f      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x16c>
 800675c:	2b30      	cmp	r3, #48	@ 0x30
 800675e:	d064      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x15a>
 8006760:	2b30      	cmp	r3, #48	@ 0x30
 8006762:	d86b      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x16c>
 8006764:	2b20      	cmp	r3, #32
 8006766:	d060      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x15a>
 8006768:	2b20      	cmp	r3, #32
 800676a:	d867      	bhi.n	800683c <HAL_TIM_ConfigClockSource+0x16c>
 800676c:	2b00      	cmp	r3, #0
 800676e:	d05c      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x15a>
 8006770:	2b10      	cmp	r3, #16
 8006772:	d05a      	beq.n	800682a <HAL_TIM_ConfigClockSource+0x15a>
 8006774:	e062      	b.n	800683c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006786:	f000 fa71 	bl	8006c6c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006798:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68ba      	ldr	r2, [r7, #8]
 80067a0:	609a      	str	r2, [r3, #8]
      break;
 80067a2:	e04f      	b.n	8006844 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80067b4:	f000 fa5a 	bl	8006c6c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	689a      	ldr	r2, [r3, #8]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80067c6:	609a      	str	r2, [r3, #8]
      break;
 80067c8:	e03c      	b.n	8006844 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067d6:	461a      	mov	r2, r3
 80067d8:	f000 f9d1 	bl	8006b7e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2150      	movs	r1, #80	@ 0x50
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 fa28 	bl	8006c38 <TIM_ITRx_SetConfig>
      break;
 80067e8:	e02c      	b.n	8006844 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067f6:	461a      	mov	r2, r3
 80067f8:	f000 f9ef 	bl	8006bda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	2160      	movs	r1, #96	@ 0x60
 8006802:	4618      	mov	r0, r3
 8006804:	f000 fa18 	bl	8006c38 <TIM_ITRx_SetConfig>
      break;
 8006808:	e01c      	b.n	8006844 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006816:	461a      	mov	r2, r3
 8006818:	f000 f9b1 	bl	8006b7e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2140      	movs	r1, #64	@ 0x40
 8006822:	4618      	mov	r0, r3
 8006824:	f000 fa08 	bl	8006c38 <TIM_ITRx_SetConfig>
      break;
 8006828:	e00c      	b.n	8006844 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4619      	mov	r1, r3
 8006834:	4610      	mov	r0, r2
 8006836:	f000 f9ff 	bl	8006c38 <TIM_ITRx_SetConfig>
      break;
 800683a:	e003      	b.n	8006844 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	73fb      	strb	r3, [r7, #15]
      break;
 8006840:	e000      	b.n	8006844 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006842:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2201      	movs	r2, #1
 8006848:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  __HAL_UNLOCK(htim);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 8006854:	7bfb      	ldrb	r3, [r7, #15]
}
 8006856:	4618      	mov	r0, r3
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}

0800685e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800685e:	b480      	push	{r7}
 8006860:	b083      	sub	sp, #12
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006866:	bf00      	nop
 8006868:	370c      	adds	r7, #12
 800686a:	46bd      	mov	sp, r7
 800686c:	bc80      	pop	{r7}
 800686e:	4770      	bx	lr

08006870 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006878:	bf00      	nop
 800687a:	370c      	adds	r7, #12
 800687c:	46bd      	mov	sp, r7
 800687e:	bc80      	pop	{r7}
 8006880:	4770      	bx	lr

08006882 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006882:	b480      	push	{r7}
 8006884:	b083      	sub	sp, #12
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800688a:	bf00      	nop
 800688c:	370c      	adds	r7, #12
 800688e:	46bd      	mov	sp, r7
 8006890:	bc80      	pop	{r7}
 8006892:	4770      	bx	lr

08006894 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006894:	b480      	push	{r7}
 8006896:	b083      	sub	sp, #12
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800689c:	bf00      	nop
 800689e:	370c      	adds	r7, #12
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bc80      	pop	{r7}
 80068a4:	4770      	bx	lr
	...

080068a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068be:	d00f      	beq.n	80068e0 <TIM_Base_SetConfig+0x38>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4a2e      	ldr	r2, [pc, #184]	@ (800697c <TIM_Base_SetConfig+0xd4>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d00b      	beq.n	80068e0 <TIM_Base_SetConfig+0x38>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4a2d      	ldr	r2, [pc, #180]	@ (8006980 <TIM_Base_SetConfig+0xd8>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d007      	beq.n	80068e0 <TIM_Base_SetConfig+0x38>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a2c      	ldr	r2, [pc, #176]	@ (8006984 <TIM_Base_SetConfig+0xdc>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d003      	beq.n	80068e0 <TIM_Base_SetConfig+0x38>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	4a2b      	ldr	r2, [pc, #172]	@ (8006988 <TIM_Base_SetConfig+0xe0>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d108      	bne.n	80068f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	68fa      	ldr	r2, [r7, #12]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068f8:	d017      	beq.n	800692a <TIM_Base_SetConfig+0x82>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	4a1f      	ldr	r2, [pc, #124]	@ (800697c <TIM_Base_SetConfig+0xd4>)
 80068fe:	4293      	cmp	r3, r2
 8006900:	d013      	beq.n	800692a <TIM_Base_SetConfig+0x82>
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	4a1e      	ldr	r2, [pc, #120]	@ (8006980 <TIM_Base_SetConfig+0xd8>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d00f      	beq.n	800692a <TIM_Base_SetConfig+0x82>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a1d      	ldr	r2, [pc, #116]	@ (8006984 <TIM_Base_SetConfig+0xdc>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d00b      	beq.n	800692a <TIM_Base_SetConfig+0x82>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a1c      	ldr	r2, [pc, #112]	@ (8006988 <TIM_Base_SetConfig+0xe0>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d007      	beq.n	800692a <TIM_Base_SetConfig+0x82>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a1b      	ldr	r2, [pc, #108]	@ (800698c <TIM_Base_SetConfig+0xe4>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d003      	beq.n	800692a <TIM_Base_SetConfig+0x82>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a1a      	ldr	r2, [pc, #104]	@ (8006990 <TIM_Base_SetConfig+0xe8>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d108      	bne.n	800693c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006930:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	4313      	orrs	r3, r2
 800693a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	691b      	ldr	r3, [r3, #16]
 8006946:	4313      	orrs	r3, r2
 8006948:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	689a      	ldr	r2, [r3, #8]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f043 0204 	orr.w	r2, r3, #4
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2201      	movs	r2, #1
 800696a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	601a      	str	r2, [r3, #0]
}
 8006972:	bf00      	nop
 8006974:	3714      	adds	r7, #20
 8006976:	46bd      	mov	sp, r7
 8006978:	bc80      	pop	{r7}
 800697a:	4770      	bx	lr
 800697c:	40000400 	.word	0x40000400
 8006980:	40000800 	.word	0x40000800
 8006984:	40000c00 	.word	0x40000c00
 8006988:	40010800 	.word	0x40010800
 800698c:	40010c00 	.word	0x40010c00
 8006990:	40011000 	.word	0x40011000

08006994 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006994:	b480      	push	{r7}
 8006996:	b087      	sub	sp, #28
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
 800699c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6a1b      	ldr	r3, [r3, #32]
 80069a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6a1b      	ldr	r3, [r3, #32]
 80069a8:	f023 0201 	bic.w	r2, r3, #1
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	699b      	ldr	r3, [r3, #24]
 80069ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f023 0303 	bic.w	r3, r3, #3
 80069ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	f023 0302 	bic.w	r3, r3, #2
 80069dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	697a      	ldr	r2, [r7, #20]
 80069e4:	4313      	orrs	r3, r2
 80069e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	685a      	ldr	r2, [r3, #4]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	697a      	ldr	r2, [r7, #20]
 8006a00:	621a      	str	r2, [r3, #32]
}
 8006a02:	bf00      	nop
 8006a04:	371c      	adds	r7, #28
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bc80      	pop	{r7}
 8006a0a:	4770      	bx	lr

08006a0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b087      	sub	sp, #28
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6a1b      	ldr	r3, [r3, #32]
 8006a1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6a1b      	ldr	r3, [r3, #32]
 8006a20:	f023 0210 	bic.w	r2, r3, #16
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	699b      	ldr	r3, [r3, #24]
 8006a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	021b      	lsls	r3, r3, #8
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	4313      	orrs	r3, r2
 8006a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	f023 0320 	bic.w	r3, r3, #32
 8006a56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	011b      	lsls	r3, r3, #4
 8006a5e:	697a      	ldr	r2, [r7, #20]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	693a      	ldr	r2, [r7, #16]
 8006a68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	68fa      	ldr	r2, [r7, #12]
 8006a6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	685a      	ldr	r2, [r3, #4]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	697a      	ldr	r2, [r7, #20]
 8006a7c:	621a      	str	r2, [r3, #32]
}
 8006a7e:	bf00      	nop
 8006a80:	371c      	adds	r7, #28
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bc80      	pop	{r7}
 8006a86:	4770      	bx	lr

08006a88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a88:	b480      	push	{r7}
 8006a8a:	b087      	sub	sp, #28
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6a1b      	ldr	r3, [r3, #32]
 8006a96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6a1b      	ldr	r3, [r3, #32]
 8006a9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	69db      	ldr	r3, [r3, #28]
 8006aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f023 0303 	bic.w	r3, r3, #3
 8006abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	021b      	lsls	r3, r3, #8
 8006ad8:	697a      	ldr	r2, [r7, #20]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	693a      	ldr	r2, [r7, #16]
 8006ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	68fa      	ldr	r2, [r7, #12]
 8006ae8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	685a      	ldr	r2, [r3, #4]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	697a      	ldr	r2, [r7, #20]
 8006af6:	621a      	str	r2, [r3, #32]
}
 8006af8:	bf00      	nop
 8006afa:	371c      	adds	r7, #28
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bc80      	pop	{r7}
 8006b00:	4770      	bx	lr

08006b02 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b02:	b480      	push	{r7}
 8006b04:	b087      	sub	sp, #28
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
 8006b0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6a1b      	ldr	r3, [r3, #32]
 8006b10:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a1b      	ldr	r3, [r3, #32]
 8006b16:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	69db      	ldr	r3, [r3, #28]
 8006b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b30:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b38:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	021b      	lsls	r3, r3, #8
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	031b      	lsls	r3, r3, #12
 8006b54:	697a      	ldr	r2, [r7, #20]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	693a      	ldr	r2, [r7, #16]
 8006b5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	68fa      	ldr	r2, [r7, #12]
 8006b64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	685a      	ldr	r2, [r3, #4]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	697a      	ldr	r2, [r7, #20]
 8006b72:	621a      	str	r2, [r3, #32]
}
 8006b74:	bf00      	nop
 8006b76:	371c      	adds	r7, #28
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bc80      	pop	{r7}
 8006b7c:	4770      	bx	lr

08006b7e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b7e:	b480      	push	{r7}
 8006b80:	b087      	sub	sp, #28
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	60f8      	str	r0, [r7, #12]
 8006b86:	60b9      	str	r1, [r7, #8]
 8006b88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6a1b      	ldr	r3, [r3, #32]
 8006b8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	6a1b      	ldr	r3, [r3, #32]
 8006b94:	f023 0201 	bic.w	r2, r3, #1
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	699b      	ldr	r3, [r3, #24]
 8006ba0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ba8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	011b      	lsls	r3, r3, #4
 8006bae:	693a      	ldr	r2, [r7, #16]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	f023 030a 	bic.w	r3, r3, #10
 8006bba:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bbc:	697a      	ldr	r2, [r7, #20]
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	693a      	ldr	r2, [r7, #16]
 8006bc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	621a      	str	r2, [r3, #32]
}
 8006bd0:	bf00      	nop
 8006bd2:	371c      	adds	r7, #28
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bc80      	pop	{r7}
 8006bd8:	4770      	bx	lr

08006bda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bda:	b480      	push	{r7}
 8006bdc:	b087      	sub	sp, #28
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	60f8      	str	r0, [r7, #12]
 8006be2:	60b9      	str	r1, [r7, #8]
 8006be4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6a1b      	ldr	r3, [r3, #32]
 8006bea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6a1b      	ldr	r3, [r3, #32]
 8006bf0:	f023 0210 	bic.w	r2, r3, #16
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	699b      	ldr	r3, [r3, #24]
 8006bfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	031b      	lsls	r3, r3, #12
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c16:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	011b      	lsls	r3, r3, #4
 8006c1c:	697a      	ldr	r2, [r7, #20]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	693a      	ldr	r2, [r7, #16]
 8006c26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	697a      	ldr	r2, [r7, #20]
 8006c2c:	621a      	str	r2, [r3, #32]
}
 8006c2e:	bf00      	nop
 8006c30:	371c      	adds	r7, #28
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bc80      	pop	{r7}
 8006c36:	4770      	bx	lr

08006c38 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b085      	sub	sp, #20
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c4e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c50:	683a      	ldr	r2, [r7, #0]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	f043 0307 	orr.w	r3, r3, #7
 8006c5a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	68fa      	ldr	r2, [r7, #12]
 8006c60:	609a      	str	r2, [r3, #8]
}
 8006c62:	bf00      	nop
 8006c64:	3714      	adds	r7, #20
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bc80      	pop	{r7}
 8006c6a:	4770      	bx	lr

08006c6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b087      	sub	sp, #28
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	60f8      	str	r0, [r7, #12]
 8006c74:	60b9      	str	r1, [r7, #8]
 8006c76:	607a      	str	r2, [r7, #4]
 8006c78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	021a      	lsls	r2, r3, #8
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	431a      	orrs	r2, r3
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	697a      	ldr	r2, [r7, #20]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	697a      	ldr	r2, [r7, #20]
 8006c9e:	609a      	str	r2, [r3, #8]
}
 8006ca0:	bf00      	nop
 8006ca2:	371c      	adds	r7, #28
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bc80      	pop	{r7}
 8006ca8:	4770      	bx	lr

08006caa <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006caa:	b480      	push	{r7}
 8006cac:	b087      	sub	sp, #28
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	60f8      	str	r0, [r7, #12]
 8006cb2:	60b9      	str	r1, [r7, #8]
 8006cb4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	f003 031f 	and.w	r3, r3, #31
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006cc2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6a1a      	ldr	r2, [r3, #32]
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	43db      	mvns	r3, r3
 8006ccc:	401a      	ands	r2, r3
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6a1a      	ldr	r2, [r3, #32]
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	f003 031f 	and.w	r3, r3, #31
 8006cdc:	6879      	ldr	r1, [r7, #4]
 8006cde:	fa01 f303 	lsl.w	r3, r1, r3
 8006ce2:	431a      	orrs	r2, r3
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	621a      	str	r2, [r3, #32]
}
 8006ce8:	bf00      	nop
 8006cea:	371c      	adds	r7, #28
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bc80      	pop	{r7}
 8006cf0:	4770      	bx	lr
	...

08006cf4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006d04:	2b01      	cmp	r3, #1
 8006d06:	d101      	bne.n	8006d0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006d08:	2302      	movs	r3, #2
 8006d0a:	e046      	b.n	8006d9a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	2202      	movs	r2, #2
 8006d18:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	68fa      	ldr	r2, [r7, #12]
 8006d44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d4e:	d00e      	beq.n	8006d6e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a13      	ldr	r2, [pc, #76]	@ (8006da4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d009      	beq.n	8006d6e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a12      	ldr	r2, [pc, #72]	@ (8006da8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d004      	beq.n	8006d6e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a10      	ldr	r2, [pc, #64]	@ (8006dac <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d10c      	bne.n	8006d88 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	68ba      	ldr	r2, [r7, #8]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	68ba      	ldr	r2, [r7, #8]
 8006d86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  __HAL_UNLOCK(htim);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8006d98:	2300      	movs	r3, #0
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3714      	adds	r7, #20
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bc80      	pop	{r7}
 8006da2:	4770      	bx	lr
 8006da4:	40000400 	.word	0x40000400
 8006da8:	40000800 	.word	0x40000800
 8006dac:	40010800 	.word	0x40010800

08006db0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d101      	bne.n	8006dc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e042      	b.n	8006e48 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d106      	bne.n	8006ddc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f7fb fd04 	bl	80027e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2224      	movs	r2, #36	@ 0x24
 8006de0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	68da      	ldr	r2, [r3, #12]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006df2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 f971 	bl	80070dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	691a      	ldr	r2, [r3, #16]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	695a      	ldr	r2, [r3, #20]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	68da      	ldr	r2, [r3, #12]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2220      	movs	r2, #32
 8006e34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2220      	movs	r2, #32
 8006e3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006e46:	2300      	movs	r3, #0
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3708      	adds	r7, #8
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}

08006e50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b08a      	sub	sp, #40	@ 0x28
 8006e54:	af02      	add	r7, sp, #8
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	603b      	str	r3, [r7, #0]
 8006e5c:	4613      	mov	r3, r2
 8006e5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006e60:	2300      	movs	r3, #0
 8006e62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	2b20      	cmp	r3, #32
 8006e6e:	d175      	bne.n	8006f5c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d002      	beq.n	8006e7c <HAL_UART_Transmit+0x2c>
 8006e76:	88fb      	ldrh	r3, [r7, #6]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d101      	bne.n	8006e80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	e06e      	b.n	8006f5e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2200      	movs	r2, #0
 8006e84:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2221      	movs	r2, #33	@ 0x21
 8006e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e8e:	f7fb fea9 	bl	8002be4 <HAL_GetTick>
 8006e92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	88fa      	ldrh	r2, [r7, #6]
 8006e98:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	88fa      	ldrh	r2, [r7, #6]
 8006e9e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	689b      	ldr	r3, [r3, #8]
 8006ea4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ea8:	d108      	bne.n	8006ebc <HAL_UART_Transmit+0x6c>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	691b      	ldr	r3, [r3, #16]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d104      	bne.n	8006ebc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	61bb      	str	r3, [r7, #24]
 8006eba:	e003      	b.n	8006ec4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ec4:	e02e      	b.n	8006f24 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	9300      	str	r3, [sp, #0]
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	2180      	movs	r1, #128	@ 0x80
 8006ed0:	68f8      	ldr	r0, [r7, #12]
 8006ed2:	f000 f848 	bl	8006f66 <UART_WaitOnFlagUntilTimeout>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d005      	beq.n	8006ee8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	2220      	movs	r2, #32
 8006ee0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e03a      	b.n	8006f5e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006ee8:	69fb      	ldr	r3, [r7, #28]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d10b      	bne.n	8006f06 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	881b      	ldrh	r3, [r3, #0]
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006efc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	3302      	adds	r3, #2
 8006f02:	61bb      	str	r3, [r7, #24]
 8006f04:	e007      	b.n	8006f16 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f06:	69fb      	ldr	r3, [r7, #28]
 8006f08:	781a      	ldrb	r2, [r3, #0]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006f10:	69fb      	ldr	r3, [r7, #28]
 8006f12:	3301      	adds	r3, #1
 8006f14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	3b01      	subs	r3, #1
 8006f1e:	b29a      	uxth	r2, r3
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d1cb      	bne.n	8006ec6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	9300      	str	r3, [sp, #0]
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	2200      	movs	r2, #0
 8006f36:	2140      	movs	r1, #64	@ 0x40
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f000 f814 	bl	8006f66 <UART_WaitOnFlagUntilTimeout>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d005      	beq.n	8006f50 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2220      	movs	r2, #32
 8006f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	e006      	b.n	8006f5e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2220      	movs	r2, #32
 8006f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	e000      	b.n	8006f5e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006f5c:	2302      	movs	r3, #2
  }
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3720      	adds	r7, #32
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}

08006f66 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b086      	sub	sp, #24
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	60f8      	str	r0, [r7, #12]
 8006f6e:	60b9      	str	r1, [r7, #8]
 8006f70:	603b      	str	r3, [r7, #0]
 8006f72:	4613      	mov	r3, r2
 8006f74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f76:	e03b      	b.n	8006ff0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f78:	6a3b      	ldr	r3, [r7, #32]
 8006f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f7e:	d037      	beq.n	8006ff0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f80:	f7fb fe30 	bl	8002be4 <HAL_GetTick>
 8006f84:	4602      	mov	r2, r0
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	1ad3      	subs	r3, r2, r3
 8006f8a:	6a3a      	ldr	r2, [r7, #32]
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d302      	bcc.n	8006f96 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f90:	6a3b      	ldr	r3, [r7, #32]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d101      	bne.n	8006f9a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f96:	2303      	movs	r3, #3
 8006f98:	e03a      	b.n	8007010 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	68db      	ldr	r3, [r3, #12]
 8006fa0:	f003 0304 	and.w	r3, r3, #4
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d023      	beq.n	8006ff0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	2b80      	cmp	r3, #128	@ 0x80
 8006fac:	d020      	beq.n	8006ff0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	2b40      	cmp	r3, #64	@ 0x40
 8006fb2:	d01d      	beq.n	8006ff0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f003 0308 	and.w	r3, r3, #8
 8006fbe:	2b08      	cmp	r3, #8
 8006fc0:	d116      	bne.n	8006ff0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	617b      	str	r3, [r7, #20]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	617b      	str	r3, [r7, #20]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	617b      	str	r3, [r7, #20]
 8006fd6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fd8:	68f8      	ldr	r0, [r7, #12]
 8006fda:	f000 f81d 	bl	8007018 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2208      	movs	r2, #8
 8006fe2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	e00f      	b.n	8007010 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	681a      	ldr	r2, [r3, #0]
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	68ba      	ldr	r2, [r7, #8]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	bf0c      	ite	eq
 8007000:	2301      	moveq	r3, #1
 8007002:	2300      	movne	r3, #0
 8007004:	b2db      	uxtb	r3, r3
 8007006:	461a      	mov	r2, r3
 8007008:	79fb      	ldrb	r3, [r7, #7]
 800700a:	429a      	cmp	r2, r3
 800700c:	d0b4      	beq.n	8006f78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800700e:	2300      	movs	r3, #0
}
 8007010:	4618      	mov	r0, r3
 8007012:	3718      	adds	r7, #24
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007018:	b480      	push	{r7}
 800701a:	b095      	sub	sp, #84	@ 0x54
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	330c      	adds	r3, #12
 8007026:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800702a:	e853 3f00 	ldrex	r3, [r3]
 800702e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007032:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007036:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	330c      	adds	r3, #12
 800703e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007040:	643a      	str	r2, [r7, #64]	@ 0x40
 8007042:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007044:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007046:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007048:	e841 2300 	strex	r3, r2, [r1]
 800704c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800704e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007050:	2b00      	cmp	r3, #0
 8007052:	d1e5      	bne.n	8007020 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	3314      	adds	r3, #20
 800705a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800705c:	6a3b      	ldr	r3, [r7, #32]
 800705e:	e853 3f00 	ldrex	r3, [r3]
 8007062:	61fb      	str	r3, [r7, #28]
   return(result);
 8007064:	69fb      	ldr	r3, [r7, #28]
 8007066:	f023 0301 	bic.w	r3, r3, #1
 800706a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	3314      	adds	r3, #20
 8007072:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007074:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007076:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007078:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800707a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800707c:	e841 2300 	strex	r3, r2, [r1]
 8007080:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007084:	2b00      	cmp	r3, #0
 8007086:	d1e5      	bne.n	8007054 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800708c:	2b01      	cmp	r3, #1
 800708e:	d119      	bne.n	80070c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	330c      	adds	r3, #12
 8007096:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	e853 3f00 	ldrex	r3, [r3]
 800709e:	60bb      	str	r3, [r7, #8]
   return(result);
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	f023 0310 	bic.w	r3, r3, #16
 80070a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	330c      	adds	r3, #12
 80070ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070b0:	61ba      	str	r2, [r7, #24]
 80070b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070b4:	6979      	ldr	r1, [r7, #20]
 80070b6:	69ba      	ldr	r2, [r7, #24]
 80070b8:	e841 2300 	strex	r3, r2, [r1]
 80070bc:	613b      	str	r3, [r7, #16]
   return(result);
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d1e5      	bne.n	8007090 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2220      	movs	r2, #32
 80070c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80070d2:	bf00      	nop
 80070d4:	3754      	adds	r7, #84	@ 0x54
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bc80      	pop	{r7}
 80070da:	4770      	bx	lr

080070dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b084      	sub	sp, #16
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	68da      	ldr	r2, [r3, #12]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	430a      	orrs	r2, r1
 80070f8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	689a      	ldr	r2, [r3, #8]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	691b      	ldr	r3, [r3, #16]
 8007102:	431a      	orrs	r2, r3
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	695b      	ldr	r3, [r3, #20]
 8007108:	431a      	orrs	r2, r3
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	69db      	ldr	r3, [r3, #28]
 800710e:	4313      	orrs	r3, r2
 8007110:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	68db      	ldr	r3, [r3, #12]
 8007118:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800711c:	f023 030c 	bic.w	r3, r3, #12
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	6812      	ldr	r2, [r2, #0]
 8007124:	68b9      	ldr	r1, [r7, #8]
 8007126:	430b      	orrs	r3, r1
 8007128:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	695b      	ldr	r3, [r3, #20]
 8007130:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	699a      	ldr	r2, [r3, #24]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	430a      	orrs	r2, r1
 800713e:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a55      	ldr	r2, [pc, #340]	@ (800729c <UART_SetConfig+0x1c0>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d103      	bne.n	8007152 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800714a:	f7fe fba9 	bl	80058a0 <HAL_RCC_GetPCLK2Freq>
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	e002      	b.n	8007158 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007152:	f7fe fb91 	bl	8005878 <HAL_RCC_GetPCLK1Freq>
 8007156:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	69db      	ldr	r3, [r3, #28]
 800715c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007160:	d14c      	bne.n	80071fc <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007162:	68fa      	ldr	r2, [r7, #12]
 8007164:	4613      	mov	r3, r2
 8007166:	009b      	lsls	r3, r3, #2
 8007168:	4413      	add	r3, r2
 800716a:	009a      	lsls	r2, r3, #2
 800716c:	441a      	add	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	005b      	lsls	r3, r3, #1
 8007174:	fbb2 f3f3 	udiv	r3, r2, r3
 8007178:	4a49      	ldr	r2, [pc, #292]	@ (80072a0 <UART_SetConfig+0x1c4>)
 800717a:	fba2 2303 	umull	r2, r3, r2, r3
 800717e:	095b      	lsrs	r3, r3, #5
 8007180:	0119      	lsls	r1, r3, #4
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	4613      	mov	r3, r2
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	4413      	add	r3, r2
 800718a:	009a      	lsls	r2, r3, #2
 800718c:	441a      	add	r2, r3
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	005b      	lsls	r3, r3, #1
 8007194:	fbb2 f2f3 	udiv	r2, r2, r3
 8007198:	4b41      	ldr	r3, [pc, #260]	@ (80072a0 <UART_SetConfig+0x1c4>)
 800719a:	fba3 0302 	umull	r0, r3, r3, r2
 800719e:	095b      	lsrs	r3, r3, #5
 80071a0:	2064      	movs	r0, #100	@ 0x64
 80071a2:	fb00 f303 	mul.w	r3, r0, r3
 80071a6:	1ad3      	subs	r3, r2, r3
 80071a8:	00db      	lsls	r3, r3, #3
 80071aa:	3332      	adds	r3, #50	@ 0x32
 80071ac:	4a3c      	ldr	r2, [pc, #240]	@ (80072a0 <UART_SetConfig+0x1c4>)
 80071ae:	fba2 2303 	umull	r2, r3, r2, r3
 80071b2:	095b      	lsrs	r3, r3, #5
 80071b4:	005b      	lsls	r3, r3, #1
 80071b6:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80071ba:	4419      	add	r1, r3
 80071bc:	68fa      	ldr	r2, [r7, #12]
 80071be:	4613      	mov	r3, r2
 80071c0:	009b      	lsls	r3, r3, #2
 80071c2:	4413      	add	r3, r2
 80071c4:	009a      	lsls	r2, r3, #2
 80071c6:	441a      	add	r2, r3
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	005b      	lsls	r3, r3, #1
 80071ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80071d2:	4b33      	ldr	r3, [pc, #204]	@ (80072a0 <UART_SetConfig+0x1c4>)
 80071d4:	fba3 0302 	umull	r0, r3, r3, r2
 80071d8:	095b      	lsrs	r3, r3, #5
 80071da:	2064      	movs	r0, #100	@ 0x64
 80071dc:	fb00 f303 	mul.w	r3, r0, r3
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	00db      	lsls	r3, r3, #3
 80071e4:	3332      	adds	r3, #50	@ 0x32
 80071e6:	4a2e      	ldr	r2, [pc, #184]	@ (80072a0 <UART_SetConfig+0x1c4>)
 80071e8:	fba2 2303 	umull	r2, r3, r2, r3
 80071ec:	095b      	lsrs	r3, r3, #5
 80071ee:	f003 0207 	and.w	r2, r3, #7
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	440a      	add	r2, r1
 80071f8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80071fa:	e04a      	b.n	8007292 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80071fc:	68fa      	ldr	r2, [r7, #12]
 80071fe:	4613      	mov	r3, r2
 8007200:	009b      	lsls	r3, r3, #2
 8007202:	4413      	add	r3, r2
 8007204:	009a      	lsls	r2, r3, #2
 8007206:	441a      	add	r2, r3
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	009b      	lsls	r3, r3, #2
 800720e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007212:	4a23      	ldr	r2, [pc, #140]	@ (80072a0 <UART_SetConfig+0x1c4>)
 8007214:	fba2 2303 	umull	r2, r3, r2, r3
 8007218:	095b      	lsrs	r3, r3, #5
 800721a:	0119      	lsls	r1, r3, #4
 800721c:	68fa      	ldr	r2, [r7, #12]
 800721e:	4613      	mov	r3, r2
 8007220:	009b      	lsls	r3, r3, #2
 8007222:	4413      	add	r3, r2
 8007224:	009a      	lsls	r2, r3, #2
 8007226:	441a      	add	r2, r3
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	685b      	ldr	r3, [r3, #4]
 800722c:	009b      	lsls	r3, r3, #2
 800722e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007232:	4b1b      	ldr	r3, [pc, #108]	@ (80072a0 <UART_SetConfig+0x1c4>)
 8007234:	fba3 0302 	umull	r0, r3, r3, r2
 8007238:	095b      	lsrs	r3, r3, #5
 800723a:	2064      	movs	r0, #100	@ 0x64
 800723c:	fb00 f303 	mul.w	r3, r0, r3
 8007240:	1ad3      	subs	r3, r2, r3
 8007242:	011b      	lsls	r3, r3, #4
 8007244:	3332      	adds	r3, #50	@ 0x32
 8007246:	4a16      	ldr	r2, [pc, #88]	@ (80072a0 <UART_SetConfig+0x1c4>)
 8007248:	fba2 2303 	umull	r2, r3, r2, r3
 800724c:	095b      	lsrs	r3, r3, #5
 800724e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007252:	4419      	add	r1, r3
 8007254:	68fa      	ldr	r2, [r7, #12]
 8007256:	4613      	mov	r3, r2
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	4413      	add	r3, r2
 800725c:	009a      	lsls	r2, r3, #2
 800725e:	441a      	add	r2, r3
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	fbb2 f2f3 	udiv	r2, r2, r3
 800726a:	4b0d      	ldr	r3, [pc, #52]	@ (80072a0 <UART_SetConfig+0x1c4>)
 800726c:	fba3 0302 	umull	r0, r3, r3, r2
 8007270:	095b      	lsrs	r3, r3, #5
 8007272:	2064      	movs	r0, #100	@ 0x64
 8007274:	fb00 f303 	mul.w	r3, r0, r3
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	011b      	lsls	r3, r3, #4
 800727c:	3332      	adds	r3, #50	@ 0x32
 800727e:	4a08      	ldr	r2, [pc, #32]	@ (80072a0 <UART_SetConfig+0x1c4>)
 8007280:	fba2 2303 	umull	r2, r3, r2, r3
 8007284:	095b      	lsrs	r3, r3, #5
 8007286:	f003 020f 	and.w	r2, r3, #15
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	440a      	add	r2, r1
 8007290:	609a      	str	r2, [r3, #8]
}
 8007292:	bf00      	nop
 8007294:	3710      	adds	r7, #16
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}
 800729a:	bf00      	nop
 800729c:	40013800 	.word	0x40013800
 80072a0:	51eb851f 	.word	0x51eb851f

080072a4 <lsm6dso_read_reg>:
  *
  */
int32_t __weak lsm6dso_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 80072a4:	b590      	push	{r4, r7, lr}
 80072a6:	b087      	sub	sp, #28
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	60f8      	str	r0, [r7, #12]
 80072ac:	607a      	str	r2, [r7, #4]
 80072ae:	461a      	mov	r2, r3
 80072b0:	460b      	mov	r3, r1
 80072b2:	72fb      	strb	r3, [r7, #11]
 80072b4:	4613      	mov	r3, r2
 80072b6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d102      	bne.n	80072c4 <lsm6dso_read_reg+0x20>
 80072be:	f04f 33ff 	mov.w	r3, #4294967295
 80072c2:	e009      	b.n	80072d8 <lsm6dso_read_reg+0x34>

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	685c      	ldr	r4, [r3, #4]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	68d8      	ldr	r0, [r3, #12]
 80072cc:	893b      	ldrh	r3, [r7, #8]
 80072ce:	7af9      	ldrb	r1, [r7, #11]
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	47a0      	blx	r4
 80072d4:	6178      	str	r0, [r7, #20]

  return ret;
 80072d6:	697b      	ldr	r3, [r7, #20]
}
 80072d8:	4618      	mov	r0, r3
 80072da:	371c      	adds	r7, #28
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd90      	pop	{r4, r7, pc}

080072e0 <lsm6dso_write_reg>:
  *
  */
int32_t __weak lsm6dso_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80072e0:	b590      	push	{r4, r7, lr}
 80072e2:	b087      	sub	sp, #28
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	607a      	str	r2, [r7, #4]
 80072ea:	461a      	mov	r2, r3
 80072ec:	460b      	mov	r3, r1
 80072ee:	72fb      	strb	r3, [r7, #11]
 80072f0:	4613      	mov	r3, r2
 80072f2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL) return -1;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d102      	bne.n	8007300 <lsm6dso_write_reg+0x20>
 80072fa:	f04f 33ff 	mov.w	r3, #4294967295
 80072fe:	e009      	b.n	8007314 <lsm6dso_write_reg+0x34>

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681c      	ldr	r4, [r3, #0]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	68d8      	ldr	r0, [r3, #12]
 8007308:	893b      	ldrh	r3, [r7, #8]
 800730a:	7af9      	ldrb	r1, [r7, #11]
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	47a0      	blx	r4
 8007310:	6178      	str	r0, [r7, #20]

  return ret;
 8007312:	697b      	ldr	r3, [r7, #20]
}
 8007314:	4618      	mov	r0, r3
 8007316:	371c      	adds	r7, #28
 8007318:	46bd      	mov	sp, r7
 800731a:	bd90      	pop	{r4, r7, pc}

0800731c <lsm6dso_from_fs4_to_mg>:
{
  return ((float_t)lsb) * 0.061f;
}

float_t lsm6dso_from_fs4_to_mg(int16_t lsb)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	4603      	mov	r3, r0
 8007324:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb) * 0.122f;
 8007326:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800732a:	4618      	mov	r0, r3
 800732c:	f7f9 fcee 	bl	8000d0c <__aeabi_i2f>
 8007330:	4603      	mov	r3, r0
 8007332:	4904      	ldr	r1, [pc, #16]	@ (8007344 <lsm6dso_from_fs4_to_mg+0x28>)
 8007334:	4618      	mov	r0, r3
 8007336:	f7f9 fd3d 	bl	8000db4 <__aeabi_fmul>
 800733a:	4603      	mov	r3, r0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3708      	adds	r7, #8
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}
 8007344:	3df9db23 	.word	0x3df9db23

08007348 <lsm6dso_xl_full_scale_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                  lsm6dso_fs_xl_t val)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	460b      	mov	r3, r1
 8007352:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8007354:	f107 0208 	add.w	r2, r7, #8
 8007358:	2301      	movs	r3, #1
 800735a:	2110      	movs	r1, #16
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f7ff ffa1 	bl	80072a4 <lsm6dso_read_reg>
 8007362:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d10f      	bne.n	800738a <lsm6dso_xl_full_scale_set+0x42>
  {
    reg.fs_xl = (uint8_t) val;
 800736a:	78fb      	ldrb	r3, [r7, #3]
 800736c:	f003 0303 	and.w	r3, r3, #3
 8007370:	b2da      	uxtb	r2, r3
 8007372:	7a3b      	ldrb	r3, [r7, #8]
 8007374:	f362 0383 	bfi	r3, r2, #2, #2
 8007378:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 800737a:	f107 0208 	add.w	r2, r7, #8
 800737e:	2301      	movs	r3, #1
 8007380:	2110      	movs	r1, #16
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f7ff ffac 	bl	80072e0 <lsm6dso_write_reg>
 8007388:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800738a:	68fb      	ldr	r3, [r7, #12]
}
 800738c:	4618      	mov	r0, r3
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <lsm6dso_xl_data_rate_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_xl_data_rate_set(const stmdev_ctx_t *ctx,
                                 lsm6dso_odr_xl_t val)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b086      	sub	sp, #24
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	460b      	mov	r3, r1
 800739e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_odr_xl_t odr_xl =  val;
 80073a0:	78fb      	ldrb	r3, [r7, #3]
 80073a2:	75fb      	strb	r3, [r7, #23]
  lsm6dso_fsm_odr_t fsm_odr;
  lsm6dso_ctrl1_xl_t reg;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dso_fsm_enable_get(ctx, &fsm_enable);
 80073a4:	f107 030c 	add.w	r3, r7, #12
 80073a8:	4619      	mov	r1, r3
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fa93 	bl	80078d6 <lsm6dso_fsm_enable_get>
 80073b0:	6138      	str	r0, [r7, #16]
  if (ret != 0) { return ret; }
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d001      	beq.n	80073bc <lsm6dso_xl_data_rate_set+0x28>
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	e0e0      	b.n	800757e <lsm6dso_xl_data_rate_set+0x1ea>

  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80073bc:	7b3b      	ldrb	r3, [r7, #12]
 80073be:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80073c2:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm2_en  |
 80073c4:	7b3b      	ldrb	r3, [r7, #12]
 80073c6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80073ca:	b2db      	uxtb	r3, r3
  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80073cc:	4313      	orrs	r3, r2
 80073ce:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm3_en  |
 80073d0:	7b3b      	ldrb	r3, [r7, #12]
 80073d2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80073d6:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm2_en  |
 80073d8:	4313      	orrs	r3, r2
 80073da:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm4_en  |
 80073dc:	7b3b      	ldrb	r3, [r7, #12]
 80073de:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80073e2:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm3_en  |
 80073e4:	4313      	orrs	r3, r2
 80073e6:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm5_en  |
 80073e8:	7b3b      	ldrb	r3, [r7, #12]
 80073ea:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80073ee:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm4_en  |
 80073f0:	4313      	orrs	r3, r2
 80073f2:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm6_en  |
 80073f4:	7b3b      	ldrb	r3, [r7, #12]
 80073f6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80073fa:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm5_en  |
 80073fc:	4313      	orrs	r3, r2
 80073fe:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm7_en  |
 8007400:	7b3b      	ldrb	r3, [r7, #12]
 8007402:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007406:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm6_en  |
 8007408:	4313      	orrs	r3, r2
 800740a:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_a.fsm8_en  |
 800740c:	7b3b      	ldrb	r3, [r7, #12]
 800740e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007412:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm7_en  |
 8007414:	4313      	orrs	r3, r2
 8007416:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm9_en  |
 8007418:	7b7b      	ldrb	r3, [r7, #13]
 800741a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800741e:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_a.fsm8_en  |
 8007420:	4313      	orrs	r3, r2
 8007422:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm10_en |
 8007424:	7b7b      	ldrb	r3, [r7, #13]
 8007426:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800742a:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm9_en  |
 800742c:	4313      	orrs	r3, r2
 800742e:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm11_en |
 8007430:	7b7b      	ldrb	r3, [r7, #13]
 8007432:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007436:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm10_en |
 8007438:	4313      	orrs	r3, r2
 800743a:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm12_en |
 800743c:	7b7b      	ldrb	r3, [r7, #13]
 800743e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007442:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm11_en |
 8007444:	4313      	orrs	r3, r2
 8007446:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm13_en |
 8007448:	7b7b      	ldrb	r3, [r7, #13]
 800744a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800744e:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm12_en |
 8007450:	4313      	orrs	r3, r2
 8007452:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm14_en |
 8007454:	7b7b      	ldrb	r3, [r7, #13]
 8007456:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800745a:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm13_en |
 800745c:	4313      	orrs	r3, r2
 800745e:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm15_en |
 8007460:	7b7b      	ldrb	r3, [r7, #13]
 8007462:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007466:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm14_en |
 8007468:	4313      	orrs	r3, r2
 800746a:	b2da      	uxtb	r2, r3
       fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800746c:	7b7b      	ldrb	r3, [r7, #13]
 800746e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007472:	b2db      	uxtb	r3, r3
       fsm_enable.fsm_enable_b.fsm15_en |
 8007474:	4313      	orrs	r3, r2
 8007476:	b2db      	uxtb	r3, r3
  if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8007478:	2b01      	cmp	r3, #1
 800747a:	d164      	bne.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>
  {
    ret =  lsm6dso_fsm_data_rate_get(ctx, &fsm_odr);
 800747c:	f107 030b 	add.w	r3, r7, #11
 8007480:	4619      	mov	r1, r3
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f000 fa48 	bl	8007918 <lsm6dso_fsm_data_rate_get>
 8007488:	6138      	str	r0, [r7, #16]
    if (ret != 0) { return ret; }
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d001      	beq.n	8007494 <lsm6dso_xl_data_rate_set+0x100>
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	e074      	b.n	800757e <lsm6dso_xl_data_rate_set+0x1ea>

    switch (fsm_odr)
 8007494:	7afb      	ldrb	r3, [r7, #11]
 8007496:	2b03      	cmp	r3, #3
 8007498:	d852      	bhi.n	8007540 <lsm6dso_xl_data_rate_set+0x1ac>
 800749a:	a201      	add	r2, pc, #4	@ (adr r2, 80074a0 <lsm6dso_xl_data_rate_set+0x10c>)
 800749c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a0:	080074b1 	.word	0x080074b1
 80074a4:	080074c3 	.word	0x080074c3
 80074a8:	080074e1 	.word	0x080074e1
 80074ac:	0800750b 	.word	0x0800750b
    {
      case LSM6DSO_ODR_FSM_12Hz5:
        if (val == LSM6DSO_XL_ODR_OFF)
 80074b0:	78fb      	ldrb	r3, [r7, #3]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d102      	bne.n	80074bc <lsm6dso_xl_data_rate_set+0x128>
        {
          odr_xl = LSM6DSO_XL_ODR_12Hz5;
 80074b6:	2301      	movs	r3, #1
 80074b8:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 80074ba:	e044      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 80074bc:	78fb      	ldrb	r3, [r7, #3]
 80074be:	75fb      	strb	r3, [r7, #23]
        break;
 80074c0:	e041      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_26Hz:
        if (val == LSM6DSO_XL_ODR_OFF)
 80074c2:	78fb      	ldrb	r3, [r7, #3]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d102      	bne.n	80074ce <lsm6dso_xl_data_rate_set+0x13a>
        {
          odr_xl = LSM6DSO_XL_ODR_26Hz;
 80074c8:	2302      	movs	r3, #2
 80074ca:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 80074cc:	e03b      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_12Hz5)
 80074ce:	78fb      	ldrb	r3, [r7, #3]
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d102      	bne.n	80074da <lsm6dso_xl_data_rate_set+0x146>
          odr_xl = LSM6DSO_XL_ODR_26Hz;
 80074d4:	2302      	movs	r3, #2
 80074d6:	75fb      	strb	r3, [r7, #23]
        break;
 80074d8:	e035      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 80074da:	78fb      	ldrb	r3, [r7, #3]
 80074dc:	75fb      	strb	r3, [r7, #23]
        break;
 80074de:	e032      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_52Hz:
        if (val == LSM6DSO_XL_ODR_OFF)
 80074e0:	78fb      	ldrb	r3, [r7, #3]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d102      	bne.n	80074ec <lsm6dso_xl_data_rate_set+0x158>
        {
          odr_xl = LSM6DSO_XL_ODR_52Hz;
 80074e6:	2303      	movs	r3, #3
 80074e8:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 80074ea:	e02c      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_12Hz5)
 80074ec:	78fb      	ldrb	r3, [r7, #3]
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d102      	bne.n	80074f8 <lsm6dso_xl_data_rate_set+0x164>
          odr_xl = LSM6DSO_XL_ODR_52Hz;
 80074f2:	2303      	movs	r3, #3
 80074f4:	75fb      	strb	r3, [r7, #23]
        break;
 80074f6:	e026      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_26Hz)
 80074f8:	78fb      	ldrb	r3, [r7, #3]
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d102      	bne.n	8007504 <lsm6dso_xl_data_rate_set+0x170>
          odr_xl = LSM6DSO_XL_ODR_52Hz;
 80074fe:	2303      	movs	r3, #3
 8007500:	75fb      	strb	r3, [r7, #23]
        break;
 8007502:	e020      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 8007504:	78fb      	ldrb	r3, [r7, #3]
 8007506:	75fb      	strb	r3, [r7, #23]
        break;
 8007508:	e01d      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>

      case LSM6DSO_ODR_FSM_104Hz:
        if (val == LSM6DSO_XL_ODR_OFF)
 800750a:	78fb      	ldrb	r3, [r7, #3]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d102      	bne.n	8007516 <lsm6dso_xl_data_rate_set+0x182>
        {
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 8007510:	2304      	movs	r3, #4
 8007512:	75fb      	strb	r3, [r7, #23]
        else
        {
          odr_xl = val;
        }

        break;
 8007514:	e017      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_12Hz5)
 8007516:	78fb      	ldrb	r3, [r7, #3]
 8007518:	2b01      	cmp	r3, #1
 800751a:	d102      	bne.n	8007522 <lsm6dso_xl_data_rate_set+0x18e>
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 800751c:	2304      	movs	r3, #4
 800751e:	75fb      	strb	r3, [r7, #23]
        break;
 8007520:	e011      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_26Hz)
 8007522:	78fb      	ldrb	r3, [r7, #3]
 8007524:	2b02      	cmp	r3, #2
 8007526:	d102      	bne.n	800752e <lsm6dso_xl_data_rate_set+0x19a>
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 8007528:	2304      	movs	r3, #4
 800752a:	75fb      	strb	r3, [r7, #23]
        break;
 800752c:	e00b      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>
        else if (val == LSM6DSO_XL_ODR_52Hz)
 800752e:	78fb      	ldrb	r3, [r7, #3]
 8007530:	2b03      	cmp	r3, #3
 8007532:	d102      	bne.n	800753a <lsm6dso_xl_data_rate_set+0x1a6>
          odr_xl = LSM6DSO_XL_ODR_104Hz;
 8007534:	2304      	movs	r3, #4
 8007536:	75fb      	strb	r3, [r7, #23]
        break;
 8007538:	e005      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>
          odr_xl = val;
 800753a:	78fb      	ldrb	r3, [r7, #3]
 800753c:	75fb      	strb	r3, [r7, #23]
        break;
 800753e:	e002      	b.n	8007546 <lsm6dso_xl_data_rate_set+0x1b2>

      default:
        odr_xl = val;
 8007540:	78fb      	ldrb	r3, [r7, #3]
 8007542:	75fb      	strb	r3, [r7, #23]
        break;
 8007544:	bf00      	nop
    }
  }

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8007546:	f107 0208 	add.w	r2, r7, #8
 800754a:	2301      	movs	r3, #1
 800754c:	2110      	movs	r1, #16
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f7ff fea8 	bl	80072a4 <lsm6dso_read_reg>
 8007554:	6138      	str	r0, [r7, #16]
  reg.odr_xl = (uint8_t) odr_xl;
 8007556:	7dfb      	ldrb	r3, [r7, #23]
 8007558:	f003 030f 	and.w	r3, r3, #15
 800755c:	b2da      	uxtb	r2, r3
 800755e:	7a3b      	ldrb	r3, [r7, #8]
 8007560:	f362 1307 	bfi	r3, r2, #4, #4
 8007564:	723b      	strb	r3, [r7, #8]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_CTRL1_XL, (uint8_t *)&reg, 1);
 8007566:	f107 0208 	add.w	r2, r7, #8
 800756a:	2301      	movs	r3, #1
 800756c:	2110      	movs	r1, #16
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f7ff feb6 	bl	80072e0 <lsm6dso_write_reg>
 8007574:	4602      	mov	r2, r0
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	4413      	add	r3, r2
 800757a:	613b      	str	r3, [r7, #16]

  return ret;
 800757c:	693b      	ldr	r3, [r7, #16]
}
 800757e:	4618      	mov	r0, r3
 8007580:	3718      	adds	r7, #24
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
 8007586:	bf00      	nop

08007588 <lsm6dso_acceleration_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_acceleration_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b086      	sub	sp, #24
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_OUTX_L_A, buff, 6);
 8007592:	f107 020c 	add.w	r2, r7, #12
 8007596:	2306      	movs	r3, #6
 8007598:	2128      	movs	r1, #40	@ 0x28
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f7ff fe82 	bl	80072a4 <lsm6dso_read_reg>
 80075a0:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80075a2:	7b7b      	ldrb	r3, [r7, #13]
 80075a4:	b21a      	sxth	r2, r3
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	021b      	lsls	r3, r3, #8
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	7b3a      	ldrb	r2, [r7, #12]
 80075b8:	4413      	add	r3, r2
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	b21a      	sxth	r2, r3
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80075c2:	7bfa      	ldrb	r2, [r7, #15]
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	3302      	adds	r3, #2
 80075c8:	b212      	sxth	r2, r2
 80075ca:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	3302      	adds	r3, #2
 80075d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	021b      	lsls	r3, r3, #8
 80075d8:	b29b      	uxth	r3, r3
 80075da:	7bba      	ldrb	r2, [r7, #14]
 80075dc:	4413      	add	r3, r2
 80075de:	b29a      	uxth	r2, r3
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	3302      	adds	r3, #2
 80075e4:	b212      	sxth	r2, r2
 80075e6:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80075e8:	7c7a      	ldrb	r2, [r7, #17]
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	3304      	adds	r3, #4
 80075ee:	b212      	sxth	r2, r2
 80075f0:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	3304      	adds	r3, #4
 80075f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	021b      	lsls	r3, r3, #8
 80075fe:	b29b      	uxth	r3, r3
 8007600:	7c3a      	ldrb	r2, [r7, #16]
 8007602:	4413      	add	r3, r2
 8007604:	b29a      	uxth	r2, r3
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	3304      	adds	r3, #4
 800760a:	b212      	sxth	r2, r2
 800760c:	801a      	strh	r2, [r3, #0]

  return ret;
 800760e:	697b      	ldr	r3, [r7, #20]
}
 8007610:	4618      	mov	r0, r3
 8007612:	3718      	adds	r7, #24
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}

08007618 <lsm6dso_mem_bank_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_mem_bank_set(const stmdev_ctx_t *ctx,
                             lsm6dso_reg_access_t val)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
 8007620:	460b      	mov	r3, r1
 8007622:	70fb      	strb	r3, [r7, #3]
  lsm6dso_func_cfg_access_t reg = {0};
 8007624:	2300      	movs	r3, #0
 8007626:	723b      	strb	r3, [r7, #8]
  int32_t ret;

  /*  no need to read it first as the pther bits are reserved and must be zero */
  reg.reg_access = (uint8_t)val;
 8007628:	78fb      	ldrb	r3, [r7, #3]
 800762a:	f003 0303 	and.w	r3, r3, #3
 800762e:	b2da      	uxtb	r2, r3
 8007630:	7a3b      	ldrb	r3, [r7, #8]
 8007632:	f362 1387 	bfi	r3, r2, #6, #2
 8007636:	723b      	strb	r3, [r7, #8]
  ret = lsm6dso_write_reg(ctx, LSM6DSO_FUNC_CFG_ACCESS, (uint8_t *)&reg, 1);
 8007638:	f107 0208 	add.w	r2, r7, #8
 800763c:	2301      	movs	r3, #1
 800763e:	2101      	movs	r1, #1
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f7ff fe4d 	bl	80072e0 <lsm6dso_write_reg>
 8007646:	60f8      	str	r0, [r7, #12]

  return ret;
 8007648:	68fb      	ldr	r3, [r7, #12]
}
 800764a:	4618      	mov	r0, r3
 800764c:	3710      	adds	r7, #16
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}

08007652 <lsm6dso_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8007652:	b580      	push	{r7, lr}
 8007654:	b084      	sub	sp, #16
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
 800765a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_WHO_AM_I, buff, 1);
 800765c:	2301      	movs	r3, #1
 800765e:	683a      	ldr	r2, [r7, #0]
 8007660:	210f      	movs	r1, #15
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f7ff fe1e 	bl	80072a4 <lsm6dso_read_reg>
 8007668:	60f8      	str	r0, [r7, #12]

  return ret;
 800766a:	68fb      	ldr	r3, [r7, #12]
}
 800766c:	4618      	mov	r0, r3
 800766e:	3710      	adds	r7, #16
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <lsm6dso_reset_set>:
  * @param  val      change the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_reset_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	460b      	mov	r3, r1
 800767e:	70fb      	strb	r3, [r7, #3]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 8007680:	f107 0208 	add.w	r2, r7, #8
 8007684:	2301      	movs	r3, #1
 8007686:	2112      	movs	r1, #18
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f7ff fe0b 	bl	80072a4 <lsm6dso_read_reg>
 800768e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d10f      	bne.n	80076b6 <lsm6dso_reset_set+0x42>
  {
    reg.sw_reset = val;
 8007696:	78fb      	ldrb	r3, [r7, #3]
 8007698:	f003 0301 	and.w	r3, r3, #1
 800769c:	b2da      	uxtb	r2, r3
 800769e:	7a3b      	ldrb	r3, [r7, #8]
 80076a0:	f362 0300 	bfi	r3, r2, #0, #1
 80076a4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80076a6:	f107 0208 	add.w	r2, r7, #8
 80076aa:	2301      	movs	r3, #1
 80076ac:	2112      	movs	r1, #18
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff fe16 	bl	80072e0 <lsm6dso_write_reg>
 80076b4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80076b6:	68fb      	ldr	r3, [r7, #12]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3710      	adds	r7, #16
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <lsm6dso_reset_get>:
  * @param  val      Get the values of sw_reset in reg CTRL3_C
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_reset_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  lsm6dso_ctrl3_c_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL3_C, (uint8_t *)&reg, 1);
 80076ca:	f107 0208 	add.w	r2, r7, #8
 80076ce:	2301      	movs	r3, #1
 80076d0:	2112      	movs	r1, #18
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f7ff fde6 	bl	80072a4 <lsm6dso_read_reg>
 80076d8:	60f8      	str	r0, [r7, #12]
  *val = reg.sw_reset;
 80076da:	7a3b      	ldrb	r3, [r7, #8]
 80076dc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	461a      	mov	r2, r3
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	701a      	strb	r2, [r3, #0]

  return ret;
 80076e8:	68fb      	ldr	r3, [r7, #12]
}
 80076ea:	4618      	mov	r0, r3
 80076ec:	3710      	adds	r7, #16
 80076ee:	46bd      	mov	sp, r7
 80076f0:	bd80      	pop	{r7, pc}

080076f2 <lsm6dso_i3c_disable_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_i3c_disable_set(const stmdev_ctx_t *ctx,
                                lsm6dso_i3c_disable_t val)
{
 80076f2:	b580      	push	{r7, lr}
 80076f4:	b086      	sub	sp, #24
 80076f6:	af00      	add	r7, sp, #0
 80076f8:	6078      	str	r0, [r7, #4]
 80076fa:	460b      	mov	r3, r1
 80076fc:	70fb      	strb	r3, [r7, #3]
  lsm6dso_i3c_bus_avb_t i3c_bus_avb;
  lsm6dso_ctrl9_xl_t ctrl9_xl;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 80076fe:	f107 020c 	add.w	r2, r7, #12
 8007702:	2301      	movs	r3, #1
 8007704:	2118      	movs	r1, #24
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f7ff fdcc 	bl	80072a4 <lsm6dso_read_reg>
 800770c:	6178      	str	r0, [r7, #20]
  ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 800770e:	78fb      	ldrb	r3, [r7, #3]
 8007710:	09db      	lsrs	r3, r3, #7
 8007712:	b2db      	uxtb	r3, r3
 8007714:	f003 0301 	and.w	r3, r3, #1
 8007718:	b2da      	uxtb	r2, r3
 800771a:	7b3b      	ldrb	r3, [r7, #12]
 800771c:	f362 0341 	bfi	r3, r2, #1, #1
 8007720:	733b      	strb	r3, [r7, #12]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8007722:	f107 020c 	add.w	r2, r7, #12
 8007726:	2301      	movs	r3, #1
 8007728:	2118      	movs	r1, #24
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f7ff fdd8 	bl	80072e0 <lsm6dso_write_reg>
 8007730:	4602      	mov	r2, r0
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	4413      	add	r3, r2
 8007736:	617b      	str	r3, [r7, #20]
  if (ret != 0) { return ret; }
 8007738:	697b      	ldr	r3, [r7, #20]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d001      	beq.n	8007742 <lsm6dso_i3c_disable_set+0x50>
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	e01b      	b.n	800777a <lsm6dso_i3c_disable_set+0x88>

  ret = lsm6dso_read_reg(ctx, LSM6DSO_I3C_BUS_AVB, (uint8_t *)&i3c_bus_avb, 1);
 8007742:	f107 0210 	add.w	r2, r7, #16
 8007746:	2301      	movs	r3, #1
 8007748:	2162      	movs	r1, #98	@ 0x62
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f7ff fdaa 	bl	80072a4 <lsm6dso_read_reg>
 8007750:	6178      	str	r0, [r7, #20]
  i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 8007752:	78fb      	ldrb	r3, [r7, #3]
 8007754:	f003 0303 	and.w	r3, r3, #3
 8007758:	b2da      	uxtb	r2, r3
 800775a:	7c3b      	ldrb	r3, [r7, #16]
 800775c:	f362 03c4 	bfi	r3, r2, #3, #2
 8007760:	743b      	strb	r3, [r7, #16]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_I3C_BUS_AVB, (uint8_t *)&i3c_bus_avb, 1);
 8007762:	f107 0210 	add.w	r2, r7, #16
 8007766:	2301      	movs	r3, #1
 8007768:	2162      	movs	r1, #98	@ 0x62
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f7ff fdb8 	bl	80072e0 <lsm6dso_write_reg>
 8007770:	4602      	mov	r2, r0
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	4413      	add	r3, r2
 8007776:	617b      	str	r3, [r7, #20]

  return ret;
 8007778:	697b      	ldr	r3, [r7, #20]
}
 800777a:	4618      	mov	r0, r3
 800777c:	3718      	adds	r7, #24
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}

08007782 <lsm6dso_fifo_watermark_set>:
  * @param  val      change the values of wtm in reg FIFO_CTRL1
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_watermark_set(const stmdev_ctx_t *ctx, uint16_t val)
{
 8007782:	b580      	push	{r7, lr}
 8007784:	b086      	sub	sp, #24
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
 800778a:	460b      	mov	r3, r1
 800778c:	807b      	strh	r3, [r7, #2]
  lsm6dso_fifo_ctrl1_t fifo_ctrl1;
  lsm6dso_fifo_ctrl2_t fifo_ctrl2;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
 800778e:	f107 020c 	add.w	r2, r7, #12
 8007792:	2301      	movs	r3, #1
 8007794:	2108      	movs	r1, #8
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f7ff fd84 	bl	80072a4 <lsm6dso_read_reg>
 800779c:	6178      	str	r0, [r7, #20]
  if (ret != 0) { return ret; }
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d001      	beq.n	80077a8 <lsm6dso_fifo_watermark_set+0x26>
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	e020      	b.n	80077ea <lsm6dso_fifo_watermark_set+0x68>

  fifo_ctrl1.wtm = 0x00FFU & (uint8_t)val;
 80077a8:	887b      	ldrh	r3, [r7, #2]
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	743b      	strb	r3, [r7, #16]
  fifo_ctrl2.wtm = (uint8_t)((0x0100U & val) >> 8);
 80077ae:	887b      	ldrh	r3, [r7, #2]
 80077b0:	0a1b      	lsrs	r3, r3, #8
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	f003 0301 	and.w	r3, r3, #1
 80077b8:	b2da      	uxtb	r2, r3
 80077ba:	7b3b      	ldrb	r3, [r7, #12]
 80077bc:	f362 0300 	bfi	r3, r2, #0, #1
 80077c0:	733b      	strb	r3, [r7, #12]

  ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL1, (uint8_t *)&fifo_ctrl1, 1);
 80077c2:	f107 0210 	add.w	r2, r7, #16
 80077c6:	2301      	movs	r3, #1
 80077c8:	2107      	movs	r1, #7
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f7ff fd88 	bl	80072e0 <lsm6dso_write_reg>
 80077d0:	6178      	str	r0, [r7, #20]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL2, (uint8_t *)&fifo_ctrl2, 1);
 80077d2:	f107 020c 	add.w	r2, r7, #12
 80077d6:	2301      	movs	r3, #1
 80077d8:	2108      	movs	r1, #8
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f7ff fd80 	bl	80072e0 <lsm6dso_write_reg>
 80077e0:	4602      	mov	r2, r0
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	4413      	add	r3, r2
 80077e6:	617b      	str	r3, [r7, #20]

  return ret;
 80077e8:	697b      	ldr	r3, [r7, #20]
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3718      	adds	r7, #24
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}

080077f2 <lsm6dso_fifo_xl_batch_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_xl_batch_set(const stmdev_ctx_t *ctx,
                                  lsm6dso_bdr_xl_t val)
{
 80077f2:	b580      	push	{r7, lr}
 80077f4:	b084      	sub	sp, #16
 80077f6:	af00      	add	r7, sp, #0
 80077f8:	6078      	str	r0, [r7, #4]
 80077fa:	460b      	mov	r3, r1
 80077fc:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl3_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL3, (uint8_t *)&reg, 1);
 80077fe:	f107 0208 	add.w	r2, r7, #8
 8007802:	2301      	movs	r3, #1
 8007804:	2109      	movs	r1, #9
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f7ff fd4c 	bl	80072a4 <lsm6dso_read_reg>
 800780c:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d10f      	bne.n	8007834 <lsm6dso_fifo_xl_batch_set+0x42>
  {
    reg.bdr_xl = (uint8_t)val;
 8007814:	78fb      	ldrb	r3, [r7, #3]
 8007816:	f003 030f 	and.w	r3, r3, #15
 800781a:	b2da      	uxtb	r2, r3
 800781c:	7a3b      	ldrb	r3, [r7, #8]
 800781e:	f362 0303 	bfi	r3, r2, #0, #4
 8007822:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL3, (uint8_t *)&reg, 1);
 8007824:	f107 0208 	add.w	r2, r7, #8
 8007828:	2301      	movs	r3, #1
 800782a:	2109      	movs	r1, #9
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f7ff fd57 	bl	80072e0 <lsm6dso_write_reg>
 8007832:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007834:	68fb      	ldr	r3, [r7, #12]
}
 8007836:	4618      	mov	r0, r3
 8007838:	3710      	adds	r7, #16
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}

0800783e <lsm6dso_fifo_gy_batch_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_gy_batch_set(const stmdev_ctx_t *ctx,
                                  lsm6dso_bdr_gy_t val)
{
 800783e:	b580      	push	{r7, lr}
 8007840:	b084      	sub	sp, #16
 8007842:	af00      	add	r7, sp, #0
 8007844:	6078      	str	r0, [r7, #4]
 8007846:	460b      	mov	r3, r1
 8007848:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl3_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL3, (uint8_t *)&reg, 1);
 800784a:	f107 0208 	add.w	r2, r7, #8
 800784e:	2301      	movs	r3, #1
 8007850:	2109      	movs	r1, #9
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f7ff fd26 	bl	80072a4 <lsm6dso_read_reg>
 8007858:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d10f      	bne.n	8007880 <lsm6dso_fifo_gy_batch_set+0x42>
  {
    reg.bdr_gy = (uint8_t)val;
 8007860:	78fb      	ldrb	r3, [r7, #3]
 8007862:	f003 030f 	and.w	r3, r3, #15
 8007866:	b2da      	uxtb	r2, r3
 8007868:	7a3b      	ldrb	r3, [r7, #8]
 800786a:	f362 1307 	bfi	r3, r2, #4, #4
 800786e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL3, (uint8_t *)&reg, 1);
 8007870:	f107 0208 	add.w	r2, r7, #8
 8007874:	2301      	movs	r3, #1
 8007876:	2109      	movs	r1, #9
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f7ff fd31 	bl	80072e0 <lsm6dso_write_reg>
 800787e:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007880:	68fb      	ldr	r3, [r7, #12]
}
 8007882:	4618      	mov	r0, r3
 8007884:	3710      	adds	r7, #16
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}

0800788a <lsm6dso_fifo_mode_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fifo_mode_set(const stmdev_ctx_t *ctx,
                              lsm6dso_fifo_mode_t val)
{
 800788a:	b580      	push	{r7, lr}
 800788c:	b084      	sub	sp, #16
 800788e:	af00      	add	r7, sp, #0
 8007890:	6078      	str	r0, [r7, #4]
 8007892:	460b      	mov	r3, r1
 8007894:	70fb      	strb	r3, [r7, #3]
  lsm6dso_fifo_ctrl4_t reg;
  int32_t ret;

  ret = lsm6dso_read_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 8007896:	f107 0208 	add.w	r2, r7, #8
 800789a:	2301      	movs	r3, #1
 800789c:	210a      	movs	r1, #10
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f7ff fd00 	bl	80072a4 <lsm6dso_read_reg>
 80078a4:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d10f      	bne.n	80078cc <lsm6dso_fifo_mode_set+0x42>
  {
    reg.fifo_mode = (uint8_t)val;
 80078ac:	78fb      	ldrb	r3, [r7, #3]
 80078ae:	f003 0307 	and.w	r3, r3, #7
 80078b2:	b2da      	uxtb	r2, r3
 80078b4:	7a3b      	ldrb	r3, [r7, #8]
 80078b6:	f362 0302 	bfi	r3, r2, #0, #3
 80078ba:	723b      	strb	r3, [r7, #8]
    ret = lsm6dso_write_reg(ctx, LSM6DSO_FIFO_CTRL4, (uint8_t *)&reg, 1);
 80078bc:	f107 0208 	add.w	r2, r7, #8
 80078c0:	2301      	movs	r3, #1
 80078c2:	210a      	movs	r1, #10
 80078c4:	6878      	ldr	r0, [r7, #4]
 80078c6:	f7ff fd0b 	bl	80072e0 <lsm6dso_write_reg>
 80078ca:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80078cc:	68fb      	ldr	r3, [r7, #12]
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <lsm6dso_fsm_enable_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_enable_get(const stmdev_ctx_t *ctx,
                               lsm6dso_emb_fsm_enable_t *val)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b084      	sub	sp, #16
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
 80078de:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 80078e0:	2102      	movs	r1, #2
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f7ff fe98 	bl	8007618 <lsm6dso_mem_bank_set>
 80078e8:	60f8      	str	r0, [r7, #12]
  ret += lsm6dso_read_reg(ctx, LSM6DSO_FSM_ENABLE_A, (uint8_t *) val, 2);
 80078ea:	2302      	movs	r3, #2
 80078ec:	683a      	ldr	r2, [r7, #0]
 80078ee:	2146      	movs	r1, #70	@ 0x46
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f7ff fcd7 	bl	80072a4 <lsm6dso_read_reg>
 80078f6:	4602      	mov	r2, r0
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	4413      	add	r3, r2
 80078fc:	60fb      	str	r3, [r7, #12]
  ret += lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 80078fe:	2100      	movs	r1, #0
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f7ff fe89 	bl	8007618 <lsm6dso_mem_bank_set>
 8007906:	4602      	mov	r2, r0
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	4413      	add	r3, r2
 800790c:	60fb      	str	r3, [r7, #12]

  return ret;
 800790e:	68fb      	ldr	r3, [r7, #12]
}
 8007910:	4618      	mov	r0, r3
 8007912:	3710      	adds	r7, #16
 8007914:	46bd      	mov	sp, r7
 8007916:	bd80      	pop	{r7, pc}

08007918 <lsm6dso_fsm_data_rate_get>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_fsm_data_rate_get(const stmdev_ctx_t *ctx,
                                  lsm6dso_fsm_odr_t *val)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b084      	sub	sp, #16
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
 8007920:	6039      	str	r1, [r7, #0]
  lsm6dso_emb_func_odr_cfg_b_t reg;
  int32_t ret;

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8007922:	2102      	movs	r1, #2
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f7ff fe77 	bl	8007618 <lsm6dso_mem_bank_set>
 800792a:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { return ret; }
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d001      	beq.n	8007936 <lsm6dso_fsm_data_rate_get+0x1e>
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	e03a      	b.n	80079ac <lsm6dso_fsm_data_rate_get+0x94>

  ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_ODR_CFG_B, (uint8_t *)&reg, 1);
 8007936:	f107 0208 	add.w	r2, r7, #8
 800793a:	2301      	movs	r3, #1
 800793c:	215f      	movs	r1, #95	@ 0x5f
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f7ff fcb0 	bl	80072a4 <lsm6dso_read_reg>
 8007944:	60f8      	str	r0, [r7, #12]
  if (ret != 0) { goto exit; }
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d125      	bne.n	8007998 <lsm6dso_fsm_data_rate_get+0x80>

  switch (reg.fsm_odr)
 800794c:	7a3b      	ldrb	r3, [r7, #8]
 800794e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007952:	b2db      	uxtb	r3, r3
 8007954:	2b03      	cmp	r3, #3
 8007956:	d81b      	bhi.n	8007990 <lsm6dso_fsm_data_rate_get+0x78>
 8007958:	a201      	add	r2, pc, #4	@ (adr r2, 8007960 <lsm6dso_fsm_data_rate_get+0x48>)
 800795a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800795e:	bf00      	nop
 8007960:	08007971 	.word	0x08007971
 8007964:	08007979 	.word	0x08007979
 8007968:	08007981 	.word	0x08007981
 800796c:	08007989 	.word	0x08007989
  {
    case LSM6DSO_ODR_FSM_12Hz5:
      *val = LSM6DSO_ODR_FSM_12Hz5;
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	2200      	movs	r2, #0
 8007974:	701a      	strb	r2, [r3, #0]
      break;
 8007976:	e010      	b.n	800799a <lsm6dso_fsm_data_rate_get+0x82>

    case LSM6DSO_ODR_FSM_26Hz:
      *val = LSM6DSO_ODR_FSM_26Hz;
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	2201      	movs	r2, #1
 800797c:	701a      	strb	r2, [r3, #0]
      break;
 800797e:	e00c      	b.n	800799a <lsm6dso_fsm_data_rate_get+0x82>

    case LSM6DSO_ODR_FSM_52Hz:
      *val = LSM6DSO_ODR_FSM_52Hz;
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	2202      	movs	r2, #2
 8007984:	701a      	strb	r2, [r3, #0]
      break;
 8007986:	e008      	b.n	800799a <lsm6dso_fsm_data_rate_get+0x82>

    case LSM6DSO_ODR_FSM_104Hz:
      *val = LSM6DSO_ODR_FSM_104Hz;
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	2203      	movs	r2, #3
 800798c:	701a      	strb	r2, [r3, #0]
      break;
 800798e:	e004      	b.n	800799a <lsm6dso_fsm_data_rate_get+0x82>

    default:
      *val = LSM6DSO_ODR_FSM_12Hz5;
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	2200      	movs	r2, #0
 8007994:	701a      	strb	r2, [r3, #0]
      break;
 8007996:	e000      	b.n	800799a <lsm6dso_fsm_data_rate_get+0x82>
  if (ret != 0) { goto exit; }
 8007998:	bf00      	nop
  }

exit:
  ret += lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 800799a:	2100      	movs	r1, #0
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f7ff fe3b 	bl	8007618 <lsm6dso_mem_bank_set>
 80079a2:	4602      	mov	r2, r0
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	4413      	add	r3, r2
 80079a8:	60fb      	str	r3, [r7, #12]

  return ret;
 80079aa:	68fb      	ldr	r3, [r7, #12]
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3710      	adds	r7, #16
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <lsm6dso_pin_int1_route_set>:
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dso_pin_int1_route_set(const stmdev_ctx_t *ctx,
                                   lsm6dso_pin_int1_route_t val)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b090      	sub	sp, #64	@ 0x40
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	60f8      	str	r0, [r7, #12]
 80079bc:	1d3b      	adds	r3, r7, #4
 80079be:	e883 0006 	stmia.w	r3, {r1, r2}
  lsm6dso_pin_int2_route_t  pin_int2_route;
  lsm6dso_emb_func_int1_t   emb_func_int1;
  lsm6dso_fsm_int1_a_t      fsm_int1_a;
  lsm6dso_fsm_int1_b_t      fsm_int1_b;
  lsm6dso_int1_ctrl_t       int1_ctrl = {0};
 80079c2:	2300      	movs	r3, #0
 80079c4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  lsm6dso_md1_cfg_t         md1_cfg;
  lsm6dso_ctrl4_c_t         ctrl4_c;
  int32_t                    ret;

  /* INT1_CTRL */
  int1_ctrl.int1_drdy_xl   = val.drdy_xl;
 80079c8:	793b      	ldrb	r3, [r7, #4]
 80079ca:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80079ce:	b2da      	uxtb	r2, r3
 80079d0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80079d4:	f362 0300 	bfi	r3, r2, #0, #1
 80079d8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_drdy_g    = val.drdy_g;
 80079dc:	793b      	ldrb	r3, [r7, #4]
 80079de:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80079e2:	b2da      	uxtb	r2, r3
 80079e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80079e8:	f362 0341 	bfi	r3, r2, #1, #1
 80079ec:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_boot      = val.boot;
 80079f0:	793b      	ldrb	r3, [r7, #4]
 80079f2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80079f6:	b2da      	uxtb	r2, r3
 80079f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80079fc:	f362 0382 	bfi	r3, r2, #2, #1
 8007a00:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_fifo_th   = val.fifo_th;
 8007a04:	793b      	ldrb	r3, [r7, #4]
 8007a06:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007a0a:	b2da      	uxtb	r2, r3
 8007a0c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a10:	f362 03c3 	bfi	r3, r2, #3, #1
 8007a14:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_fifo_ovr  = val.fifo_ovr;
 8007a18:	793b      	ldrb	r3, [r7, #4]
 8007a1a:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007a1e:	b2da      	uxtb	r2, r3
 8007a20:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a24:	f362 1304 	bfi	r3, r2, #4, #1
 8007a28:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_fifo_full = val.fifo_full;
 8007a2c:	793b      	ldrb	r3, [r7, #4]
 8007a2e:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007a32:	b2da      	uxtb	r2, r3
 8007a34:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a38:	f362 1345 	bfi	r3, r2, #5, #1
 8007a3c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.int1_cnt_bdr   = val.fifo_bdr;
 8007a40:	793b      	ldrb	r3, [r7, #4]
 8007a42:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007a46:	b2da      	uxtb	r2, r3
 8007a48:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a4c:	f362 1386 	bfi	r3, r2, #6, #1
 8007a50:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  int1_ctrl.den_drdy_flag  = val.den_flag;
 8007a54:	797b      	ldrb	r3, [r7, #5]
 8007a56:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007a5a:	b2da      	uxtb	r2, r3
 8007a5c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a60:	f362 13c7 	bfi	r3, r2, #7, #1
 8007a64:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  ret = lsm6dso_write_reg(ctx, LSM6DSO_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8007a68:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	210d      	movs	r1, #13
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f7ff fc35 	bl	80072e0 <lsm6dso_write_reg>
 8007a76:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8007a78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d001      	beq.n	8007a82 <lsm6dso_pin_int1_route_set+0xce>
 8007a7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a80:	e33a      	b.n	80080f8 <lsm6dso_pin_int1_route_set+0x744>

  /* DRDY for temperature and/or timestamp */
  ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8007a82:	f107 0210 	add.w	r2, r7, #16
 8007a86:	2301      	movs	r3, #1
 8007a88:	2113      	movs	r1, #19
 8007a8a:	68f8      	ldr	r0, [r7, #12]
 8007a8c:	f7ff fc0a 	bl	80072a4 <lsm6dso_read_reg>
 8007a90:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8007a92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d001      	beq.n	8007a9c <lsm6dso_pin_int1_route_set+0xe8>
 8007a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a9a:	e32d      	b.n	80080f8 <lsm6dso_pin_int1_route_set+0x744>

  if ((val.drdy_temp | val.timestamp) != PROPERTY_DISABLE)
 8007a9c:	793b      	ldrb	r3, [r7, #4]
 8007a9e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007aa2:	b2da      	uxtb	r2, r3
 8007aa4:	797b      	ldrb	r3, [r7, #5]
 8007aa6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	4313      	orrs	r3, r2
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d004      	beq.n	8007abe <lsm6dso_pin_int1_route_set+0x10a>
  {
    ctrl4_c.int2_on_int1 = PROPERTY_ENABLE;
 8007ab4:	7c3b      	ldrb	r3, [r7, #16]
 8007ab6:	f043 0320 	orr.w	r3, r3, #32
 8007aba:	743b      	strb	r3, [r7, #16]
 8007abc:	e003      	b.n	8007ac6 <lsm6dso_pin_int1_route_set+0x112>
  }
  else
  {
    ctrl4_c.int2_on_int1 = PROPERTY_DISABLE;
 8007abe:	7c3b      	ldrb	r3, [r7, #16]
 8007ac0:	f023 0320 	bic.w	r3, r3, #32
 8007ac4:	743b      	strb	r3, [r7, #16]
  }

  ret = lsm6dso_write_reg(ctx, LSM6DSO_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8007ac6:	f107 0210 	add.w	r2, r7, #16
 8007aca:	2301      	movs	r3, #1
 8007acc:	2113      	movs	r1, #19
 8007ace:	68f8      	ldr	r0, [r7, #12]
 8007ad0:	f7ff fc06 	bl	80072e0 <lsm6dso_write_reg>
 8007ad4:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8007ad6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d001      	beq.n	8007ae0 <lsm6dso_pin_int1_route_set+0x12c>
 8007adc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ade:	e30b      	b.n	80080f8 <lsm6dso_pin_int1_route_set+0x744>

  ret = lsm6dso_read_reg(ctx, LSM6DSO_INT2_CTRL, (uint8_t *)&int2_ctrl, 1);
 8007ae0:	f107 0220 	add.w	r2, r7, #32
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	210e      	movs	r1, #14
 8007ae8:	68f8      	ldr	r0, [r7, #12]
 8007aea:	f7ff fbdb 	bl	80072a4 <lsm6dso_read_reg>
 8007aee:	63f8      	str	r0, [r7, #60]	@ 0x3c
  int2_ctrl.int2_drdy_temp = val.drdy_temp;
 8007af0:	793b      	ldrb	r3, [r7, #4]
 8007af2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007af6:	b2da      	uxtb	r2, r3
 8007af8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007afc:	f362 0382 	bfi	r3, r2, #2, #1
 8007b00:	f887 3020 	strb.w	r3, [r7, #32]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_INT2_CTRL, (uint8_t *)&int2_ctrl, 1);
 8007b04:	f107 0220 	add.w	r2, r7, #32
 8007b08:	2301      	movs	r3, #1
 8007b0a:	210e      	movs	r1, #14
 8007b0c:	68f8      	ldr	r0, [r7, #12]
 8007b0e:	f7ff fbe7 	bl	80072e0 <lsm6dso_write_reg>
 8007b12:	4602      	mov	r2, r0
 8007b14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b16:	4413      	add	r3, r2
 8007b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8007b1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d001      	beq.n	8007b24 <lsm6dso_pin_int1_route_set+0x170>
 8007b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b22:	e2e9      	b.n	80080f8 <lsm6dso_pin_int1_route_set+0x744>

  ret = lsm6dso_read_reg(ctx, LSM6DSO_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 8007b24:	f107 0218 	add.w	r2, r7, #24
 8007b28:	2301      	movs	r3, #1
 8007b2a:	215f      	movs	r1, #95	@ 0x5f
 8007b2c:	68f8      	ldr	r0, [r7, #12]
 8007b2e:	f7ff fbb9 	bl	80072a4 <lsm6dso_read_reg>
 8007b32:	63f8      	str	r0, [r7, #60]	@ 0x3c
  md2_cfg.int2_timestamp = val.timestamp;
 8007b34:	797b      	ldrb	r3, [r7, #5]
 8007b36:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007b3a:	b2da      	uxtb	r2, r3
 8007b3c:	7e3b      	ldrb	r3, [r7, #24]
 8007b3e:	f362 0300 	bfi	r3, r2, #0, #1
 8007b42:	763b      	strb	r3, [r7, #24]
  ret += lsm6dso_write_reg(ctx, LSM6DSO_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 8007b44:	f107 0218 	add.w	r2, r7, #24
 8007b48:	2301      	movs	r3, #1
 8007b4a:	215f      	movs	r1, #95	@ 0x5f
 8007b4c:	68f8      	ldr	r0, [r7, #12]
 8007b4e:	f7ff fbc7 	bl	80072e0 <lsm6dso_write_reg>
 8007b52:	4602      	mov	r2, r0
 8007b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b56:	4413      	add	r3, r2
 8007b58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8007b5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d001      	beq.n	8007b64 <lsm6dso_pin_int1_route_set+0x1b0>
 8007b60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b62:	e2c9      	b.n	80080f8 <lsm6dso_pin_int1_route_set+0x744>

  /* emmbedded and FSM events */
  emb_func_int1.not_used_01 = 0;
 8007b64:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007b68:	f023 0307 	bic.w	r3, r3, #7
 8007b6c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  emb_func_int1.int1_step_detector = val.step_detector;
 8007b70:	79bb      	ldrb	r3, [r7, #6]
 8007b72:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007b76:	b2da      	uxtb	r2, r3
 8007b78:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007b7c:	f362 03c3 	bfi	r3, r2, #3, #1
 8007b80:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  emb_func_int1.int1_tilt          = val.tilt;
 8007b84:	79bb      	ldrb	r3, [r7, #6]
 8007b86:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007b8a:	b2da      	uxtb	r2, r3
 8007b8c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007b90:	f362 1304 	bfi	r3, r2, #4, #1
 8007b94:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  emb_func_int1.int1_sig_mot       = val.sig_mot;
 8007b98:	79bb      	ldrb	r3, [r7, #6]
 8007b9a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007b9e:	b2da      	uxtb	r2, r3
 8007ba0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007ba4:	f362 1345 	bfi	r3, r2, #5, #1
 8007ba8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  emb_func_int1.not_used_02 = 0;
 8007bac:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007bb0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bb4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  emb_func_int1.int1_fsm_lc        = val.fsm_lc;
 8007bb8:	79bb      	ldrb	r3, [r7, #6]
 8007bba:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007bbe:	b2da      	uxtb	r2, r3
 8007bc0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007bc4:	f362 13c7 	bfi	r3, r2, #7, #1
 8007bc8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  fsm_int1_a.int1_fsm1 = val.fsm1;
 8007bcc:	79bb      	ldrb	r3, [r7, #6]
 8007bce:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007bd2:	b2da      	uxtb	r2, r3
 8007bd4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007bd8:	f362 0300 	bfi	r3, r2, #0, #1
 8007bdc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm2 = val.fsm2;
 8007be0:	79bb      	ldrb	r3, [r7, #6]
 8007be2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007be6:	b2da      	uxtb	r2, r3
 8007be8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007bec:	f362 0341 	bfi	r3, r2, #1, #1
 8007bf0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm3 = val.fsm3;
 8007bf4:	79bb      	ldrb	r3, [r7, #6]
 8007bf6:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007bfa:	b2da      	uxtb	r2, r3
 8007bfc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c00:	f362 0382 	bfi	r3, r2, #2, #1
 8007c04:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm4 = val.fsm4;
 8007c08:	79fb      	ldrb	r3, [r7, #7]
 8007c0a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007c0e:	b2da      	uxtb	r2, r3
 8007c10:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c14:	f362 03c3 	bfi	r3, r2, #3, #1
 8007c18:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm5 = val.fsm5;
 8007c1c:	79fb      	ldrb	r3, [r7, #7]
 8007c1e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007c22:	b2da      	uxtb	r2, r3
 8007c24:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c28:	f362 1304 	bfi	r3, r2, #4, #1
 8007c2c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm6 = val.fsm6;
 8007c30:	79fb      	ldrb	r3, [r7, #7]
 8007c32:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007c36:	b2da      	uxtb	r2, r3
 8007c38:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c3c:	f362 1345 	bfi	r3, r2, #5, #1
 8007c40:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm7 = val.fsm7;
 8007c44:	79fb      	ldrb	r3, [r7, #7]
 8007c46:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007c4a:	b2da      	uxtb	r2, r3
 8007c4c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c50:	f362 1386 	bfi	r3, r2, #6, #1
 8007c54:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_a.int1_fsm8 = val.fsm8;
 8007c58:	79fb      	ldrb	r3, [r7, #7]
 8007c5a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007c5e:	b2da      	uxtb	r2, r3
 8007c60:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007c64:	f362 13c7 	bfi	r3, r2, #7, #1
 8007c68:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  fsm_int1_b.int1_fsm9  = val.fsm9 ;
 8007c6c:	79fb      	ldrb	r3, [r7, #7]
 8007c6e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007c72:	b2da      	uxtb	r2, r3
 8007c74:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c78:	f362 0300 	bfi	r3, r2, #0, #1
 8007c7c:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm10 = val.fsm10;
 8007c80:	79fb      	ldrb	r3, [r7, #7]
 8007c82:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007c86:	b2da      	uxtb	r2, r3
 8007c88:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007c8c:	f362 0341 	bfi	r3, r2, #1, #1
 8007c90:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm11 = val.fsm11;
 8007c94:	79fb      	ldrb	r3, [r7, #7]
 8007c96:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007c9a:	b2da      	uxtb	r2, r3
 8007c9c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ca0:	f362 0382 	bfi	r3, r2, #2, #1
 8007ca4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm12 = val.fsm12;
 8007ca8:	7a3b      	ldrb	r3, [r7, #8]
 8007caa:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007cae:	b2da      	uxtb	r2, r3
 8007cb0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007cb4:	f362 03c3 	bfi	r3, r2, #3, #1
 8007cb8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm13 = val.fsm13;
 8007cbc:	7a3b      	ldrb	r3, [r7, #8]
 8007cbe:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007cc2:	b2da      	uxtb	r2, r3
 8007cc4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007cc8:	f362 1304 	bfi	r3, r2, #4, #1
 8007ccc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm14 = val.fsm14;
 8007cd0:	7a3b      	ldrb	r3, [r7, #8]
 8007cd2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007cd6:	b2da      	uxtb	r2, r3
 8007cd8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007cdc:	f362 1345 	bfi	r3, r2, #5, #1
 8007ce0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm15 = val.fsm15;
 8007ce4:	7a3b      	ldrb	r3, [r7, #8]
 8007ce6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007cea:	b2da      	uxtb	r2, r3
 8007cec:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007cf0:	f362 1386 	bfi	r3, r2, #6, #1
 8007cf4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  fsm_int1_b.int1_fsm16 = val.fsm16;
 8007cf8:	7a3b      	ldrb	r3, [r7, #8]
 8007cfa:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007cfe:	b2da      	uxtb	r2, r3
 8007d00:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007d04:	f362 13c7 	bfi	r3, r2, #7, #1
 8007d08:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28

  ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8007d0c:	2102      	movs	r1, #2
 8007d0e:	68f8      	ldr	r0, [r7, #12]
 8007d10:	f7ff fc82 	bl	8007618 <lsm6dso_mem_bank_set>
 8007d14:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8007d16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d001      	beq.n	8007d20 <lsm6dso_pin_int1_route_set+0x36c>
 8007d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d1e:	e1eb      	b.n	80080f8 <lsm6dso_pin_int1_route_set+0x744>

  ret = lsm6dso_write_reg(ctx, LSM6DSO_EMB_FUNC_INT1, (uint8_t *)&emb_func_int1, 1);
 8007d20:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8007d24:	2301      	movs	r3, #1
 8007d26:	210a      	movs	r1, #10
 8007d28:	68f8      	ldr	r0, [r7, #12]
 8007d2a:	f7ff fad9 	bl	80072e0 <lsm6dso_write_reg>
 8007d2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  ret += lsm6dso_write_reg(ctx, LSM6DSO_FSM_INT1_A, (uint8_t *)&fsm_int1_a, 1);
 8007d30:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8007d34:	2301      	movs	r3, #1
 8007d36:	210b      	movs	r1, #11
 8007d38:	68f8      	ldr	r0, [r7, #12]
 8007d3a:	f7ff fad1 	bl	80072e0 <lsm6dso_write_reg>
 8007d3e:	4602      	mov	r2, r0
 8007d40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d42:	4413      	add	r3, r2
 8007d44:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ret += lsm6dso_write_reg(ctx, LSM6DSO_FSM_INT1_B, (uint8_t *)&fsm_int1_b, 1);
 8007d46:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	210c      	movs	r1, #12
 8007d4e:	68f8      	ldr	r0, [r7, #12]
 8007d50:	f7ff fac6 	bl	80072e0 <lsm6dso_write_reg>
 8007d54:	4602      	mov	r2, r0
 8007d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d58:	4413      	add	r3, r2
 8007d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  ret += lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8007d5c:	2100      	movs	r1, #0
 8007d5e:	68f8      	ldr	r0, [r7, #12]
 8007d60:	f7ff fc5a 	bl	8007618 <lsm6dso_mem_bank_set>
 8007d64:	4602      	mov	r2, r0
 8007d66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d68:	4413      	add	r3, r2
 8007d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8007d6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d001      	beq.n	8007d76 <lsm6dso_pin_int1_route_set+0x3c2>
 8007d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d74:	e1c0      	b.n	80080f8 <lsm6dso_pin_int1_route_set+0x744>

  /* MD1_CFG */
  md1_cfg.int1_shub         = val.sh_endop;
 8007d76:	797b      	ldrb	r3, [r7, #5]
 8007d78:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007d7c:	b2da      	uxtb	r2, r3
 8007d7e:	7d3b      	ldrb	r3, [r7, #20]
 8007d80:	f362 0300 	bfi	r3, r2, #0, #1
 8007d84:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_6d           = val.six_d;
 8007d86:	797b      	ldrb	r3, [r7, #5]
 8007d88:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007d8c:	b2da      	uxtb	r2, r3
 8007d8e:	7d3b      	ldrb	r3, [r7, #20]
 8007d90:	f362 0382 	bfi	r3, r2, #2, #1
 8007d94:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_double_tap   = val.double_tap;
 8007d96:	797b      	ldrb	r3, [r7, #5]
 8007d98:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007d9c:	b2da      	uxtb	r2, r3
 8007d9e:	7d3b      	ldrb	r3, [r7, #20]
 8007da0:	f362 03c3 	bfi	r3, r2, #3, #1
 8007da4:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_ff           = val.free_fall;
 8007da6:	797b      	ldrb	r3, [r7, #5]
 8007da8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007dac:	b2da      	uxtb	r2, r3
 8007dae:	7d3b      	ldrb	r3, [r7, #20]
 8007db0:	f362 1304 	bfi	r3, r2, #4, #1
 8007db4:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_wu           = val.wake_up;
 8007db6:	797b      	ldrb	r3, [r7, #5]
 8007db8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007dbc:	b2da      	uxtb	r2, r3
 8007dbe:	7d3b      	ldrb	r3, [r7, #20]
 8007dc0:	f362 1345 	bfi	r3, r2, #5, #1
 8007dc4:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_single_tap   = val.single_tap;
 8007dc6:	797b      	ldrb	r3, [r7, #5]
 8007dc8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007dcc:	b2da      	uxtb	r2, r3
 8007dce:	7d3b      	ldrb	r3, [r7, #20]
 8007dd0:	f362 1386 	bfi	r3, r2, #6, #1
 8007dd4:	753b      	strb	r3, [r7, #20]
  md1_cfg.int1_sleep_change = val.sleep_change;
 8007dd6:	79bb      	ldrb	r3, [r7, #6]
 8007dd8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007ddc:	b2da      	uxtb	r2, r3
 8007dde:	7d3b      	ldrb	r3, [r7, #20]
 8007de0:	f362 13c7 	bfi	r3, r2, #7, #1
 8007de4:	753b      	strb	r3, [r7, #20]

  if ((emb_func_int1.int1_fsm_lc
 8007de6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007dea:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007dee:	b2da      	uxtb	r2, r3
       | emb_func_int1.int1_sig_mot
 8007df0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007df4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	b2da      	uxtb	r2, r3
       | emb_func_int1.int1_step_detector
 8007dfe:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007e02:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	b2da      	uxtb	r2, r3
       | emb_func_int1.int1_tilt
 8007e0c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8007e10:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	4313      	orrs	r3, r2
 8007e18:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm1
 8007e1a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e1e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	4313      	orrs	r3, r2
 8007e26:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm2
 8007e28:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e2c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	4313      	orrs	r3, r2
 8007e34:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm3
 8007e36:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e3a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	4313      	orrs	r3, r2
 8007e42:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm4
 8007e44:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e48:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007e4c:	b2db      	uxtb	r3, r3
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm5
 8007e52:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e56:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007e5a:	b2db      	uxtb	r3, r3
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm6
 8007e60:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e64:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm7
 8007e6e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e72:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007e76:	b2db      	uxtb	r3, r3
 8007e78:	4313      	orrs	r3, r2
 8007e7a:	b2da      	uxtb	r2, r3
       | fsm_int1_a.int1_fsm8
 8007e7c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e80:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007e84:	b2db      	uxtb	r3, r3
 8007e86:	4313      	orrs	r3, r2
 8007e88:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm9
 8007e8a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007e8e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	4313      	orrs	r3, r2
 8007e96:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm10
 8007e98:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007e9c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm11
 8007ea6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007eaa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm12
 8007eb4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007eb8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007ebc:	b2db      	uxtb	r3, r3
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm13
 8007ec2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ec6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007eca:	b2db      	uxtb	r3, r3
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm14
 8007ed0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ed4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	4313      	orrs	r3, r2
 8007edc:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm15
 8007ede:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ee2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	b2da      	uxtb	r2, r3
       | fsm_int1_b.int1_fsm16) != PROPERTY_DISABLE)
 8007eec:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ef0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	b2db      	uxtb	r3, r3
  if ((emb_func_int1.int1_fsm_lc
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d004      	beq.n	8007f08 <lsm6dso_pin_int1_route_set+0x554>
  {
    md1_cfg.int1_emb_func = PROPERTY_ENABLE;
 8007efe:	7d3b      	ldrb	r3, [r7, #20]
 8007f00:	f043 0302 	orr.w	r3, r3, #2
 8007f04:	753b      	strb	r3, [r7, #20]
 8007f06:	e003      	b.n	8007f10 <lsm6dso_pin_int1_route_set+0x55c>
  }
  else
  {
    md1_cfg.int1_emb_func = PROPERTY_DISABLE;
 8007f08:	7d3b      	ldrb	r3, [r7, #20]
 8007f0a:	f023 0302 	bic.w	r3, r3, #2
 8007f0e:	753b      	strb	r3, [r7, #20]
  }

  ret = lsm6dso_write_reg(ctx, LSM6DSO_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8007f10:	f107 0214 	add.w	r2, r7, #20
 8007f14:	2301      	movs	r3, #1
 8007f16:	215e      	movs	r1, #94	@ 0x5e
 8007f18:	68f8      	ldr	r0, [r7, #12]
 8007f1a:	f7ff f9e1 	bl	80072e0 <lsm6dso_write_reg>
 8007f1e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8007f20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d001      	beq.n	8007f2a <lsm6dso_pin_int1_route_set+0x576>
 8007f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f28:	e0e6      	b.n	80080f8 <lsm6dso_pin_int1_route_set+0x744>

  /* set interrupts_enable = 1 in TAP_CFG2 if it is the case */
  ret = lsm6dso_read_reg(ctx, LSM6DSO_TAP_CFG2, (uint8_t *) &tap_cfg2, 1);
 8007f2a:	f107 021c 	add.w	r2, r7, #28
 8007f2e:	2301      	movs	r3, #1
 8007f30:	2158      	movs	r1, #88	@ 0x58
 8007f32:	68f8      	ldr	r0, [r7, #12]
 8007f34:	f7ff f9b6 	bl	80072a4 <lsm6dso_read_reg>
 8007f38:	63f8      	str	r0, [r7, #60]	@ 0x3c
  ret += lsm6dso_pin_int2_route_get(ctx, NULL, &pin_int2_route);
 8007f3a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8007f3e:	461a      	mov	r2, r3
 8007f40:	2100      	movs	r1, #0
 8007f42:	68f8      	ldr	r0, [r7, #12]
 8007f44:	f000 f8dc 	bl	8008100 <lsm6dso_pin_int2_route_get>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f4c:	4413      	add	r3, r2
 8007f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (ret != 0) { return ret; }
 8007f50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d001      	beq.n	8007f5a <lsm6dso_pin_int1_route_set+0x5a6>
 8007f56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f58:	e0ce      	b.n	80080f8 <lsm6dso_pin_int1_route_set+0x744>

  if ((pin_int2_route.fifo_bdr
 8007f5a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007f5e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007f62:	b2da      	uxtb	r2, r3
       | pin_int2_route.drdy_g
 8007f64:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007f68:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007f6c:	b2db      	uxtb	r3, r3
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	b2da      	uxtb	r2, r3
       | pin_int2_route.drdy_temp
 8007f72:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007f76:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	4313      	orrs	r3, r2
 8007f7e:	b2da      	uxtb	r2, r3
       | pin_int2_route.drdy_xl
 8007f80:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007f84:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	b2da      	uxtb	r2, r3
       | pin_int2_route.fifo_full
 8007f8e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007f92:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	b2da      	uxtb	r2, r3
       | pin_int2_route.fifo_ovr
 8007f9c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007fa0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	b2da      	uxtb	r2, r3
       | pin_int2_route.fifo_th
 8007faa:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8007fae:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007fb2:	b2db      	uxtb	r3, r3
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	b2da      	uxtb	r2, r3
       | pin_int2_route.six_d
 8007fb8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8007fbc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	b2da      	uxtb	r2, r3
       | pin_int2_route.double_tap
 8007fc6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8007fca:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007fce:	b2db      	uxtb	r3, r3
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	b2da      	uxtb	r2, r3
       | pin_int2_route.free_fall
 8007fd4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8007fd8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	b2da      	uxtb	r2, r3
       | pin_int2_route.wake_up
 8007fe2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8007fe6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	4313      	orrs	r3, r2
 8007fee:	b2da      	uxtb	r2, r3
       | pin_int2_route.single_tap
 8007ff0:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8007ff4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	b2da      	uxtb	r2, r3
       | pin_int2_route.sleep_change
 8007ffe:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8008002:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008006:	b2db      	uxtb	r3, r3
 8008008:	4313      	orrs	r3, r2
 800800a:	b2da      	uxtb	r2, r3
       | int1_ctrl.den_drdy_flag
 800800c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008010:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008014:	b2db      	uxtb	r3, r3
 8008016:	4313      	orrs	r3, r2
 8008018:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_boot
 800801a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800801e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008022:	b2db      	uxtb	r3, r3
 8008024:	4313      	orrs	r3, r2
 8008026:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_cnt_bdr
 8008028:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800802c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008030:	b2db      	uxtb	r3, r3
 8008032:	4313      	orrs	r3, r2
 8008034:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_drdy_g
 8008036:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800803a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800803e:	b2db      	uxtb	r3, r3
 8008040:	4313      	orrs	r3, r2
 8008042:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_drdy_xl
 8008044:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008048:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800804c:	b2db      	uxtb	r3, r3
 800804e:	4313      	orrs	r3, r2
 8008050:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_fifo_full
 8008052:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008056:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800805a:	b2db      	uxtb	r3, r3
 800805c:	4313      	orrs	r3, r2
 800805e:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_fifo_ovr
 8008060:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008064:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008068:	b2db      	uxtb	r3, r3
 800806a:	4313      	orrs	r3, r2
 800806c:	b2da      	uxtb	r2, r3
       | int1_ctrl.int1_fifo_th
 800806e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008072:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008076:	b2db      	uxtb	r3, r3
 8008078:	4313      	orrs	r3, r2
 800807a:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_shub
 800807c:	7d3b      	ldrb	r3, [r7, #20]
 800807e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008082:	b2db      	uxtb	r3, r3
 8008084:	4313      	orrs	r3, r2
 8008086:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_6d
 8008088:	7d3b      	ldrb	r3, [r7, #20]
 800808a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800808e:	b2db      	uxtb	r3, r3
 8008090:	4313      	orrs	r3, r2
 8008092:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_double_tap
 8008094:	7d3b      	ldrb	r3, [r7, #20]
 8008096:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800809a:	b2db      	uxtb	r3, r3
 800809c:	4313      	orrs	r3, r2
 800809e:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_ff
 80080a0:	7d3b      	ldrb	r3, [r7, #20]
 80080a2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	4313      	orrs	r3, r2
 80080aa:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_wu
 80080ac:	7d3b      	ldrb	r3, [r7, #20]
 80080ae:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80080b2:	b2db      	uxtb	r3, r3
 80080b4:	4313      	orrs	r3, r2
 80080b6:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_single_tap
 80080b8:	7d3b      	ldrb	r3, [r7, #20]
 80080ba:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80080be:	b2db      	uxtb	r3, r3
 80080c0:	4313      	orrs	r3, r2
 80080c2:	b2da      	uxtb	r2, r3
       | md1_cfg.int1_sleep_change) != PROPERTY_DISABLE)
 80080c4:	7d3b      	ldrb	r3, [r7, #20]
 80080c6:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	4313      	orrs	r3, r2
 80080ce:	b2db      	uxtb	r3, r3
  if ((pin_int2_route.fifo_bdr
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d004      	beq.n	80080de <lsm6dso_pin_int1_route_set+0x72a>
  {
    tap_cfg2.interrupts_enable = PROPERTY_ENABLE;
 80080d4:	7f3b      	ldrb	r3, [r7, #28]
 80080d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080da:	773b      	strb	r3, [r7, #28]
 80080dc:	e003      	b.n	80080e6 <lsm6dso_pin_int1_route_set+0x732>
  }
  else
  {
    tap_cfg2.interrupts_enable = PROPERTY_DISABLE;
 80080de:	7f3b      	ldrb	r3, [r7, #28]
 80080e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080e4:	773b      	strb	r3, [r7, #28]
  }

  ret = lsm6dso_write_reg(ctx, LSM6DSO_TAP_CFG2, (uint8_t *) &tap_cfg2, 1);
 80080e6:	f107 021c 	add.w	r2, r7, #28
 80080ea:	2301      	movs	r3, #1
 80080ec:	2158      	movs	r1, #88	@ 0x58
 80080ee:	68f8      	ldr	r0, [r7, #12]
 80080f0:	f7ff f8f6 	bl	80072e0 <lsm6dso_write_reg>
 80080f4:	63f8      	str	r0, [r7, #60]	@ 0x3c

  return ret;
 80080f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3740      	adds	r7, #64	@ 0x40
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <lsm6dso_pin_int2_route_get>:
  *
  */
int32_t lsm6dso_pin_int2_route_get(const stmdev_ctx_t *ctx,
                                   stmdev_ctx_t *aux_ctx,
                                   lsm6dso_pin_int2_route_t *val)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b08c      	sub	sp, #48	@ 0x30
 8008104:	af00      	add	r7, sp, #0
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	607a      	str	r2, [r7, #4]
  lsm6dso_int2_ctrl_t      int2_ctrl;
  lsm6dso_md2_cfg_t        md2_cfg;
  lsm6dso_ctrl4_c_t        ctrl4_c;
  lsm6dso_int_ois_t        int_ois;
  int32_t                   ret;
  ret = 0;
 800810c:	2300      	movs	r3, #0
 800810e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (aux_ctx != NULL)
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d010      	beq.n	8008138 <lsm6dso_pin_int2_route_get+0x38>
  {
    ret = lsm6dso_read_reg(aux_ctx, LSM6DSO_INT_OIS,
 8008116:	f107 0210 	add.w	r2, r7, #16
 800811a:	2301      	movs	r3, #1
 800811c:	216f      	movs	r1, #111	@ 0x6f
 800811e:	68b8      	ldr	r0, [r7, #8]
 8008120:	f7ff f8c0 	bl	80072a4 <lsm6dso_read_reg>
 8008124:	62f8      	str	r0, [r7, #44]	@ 0x2c
                           (uint8_t *)&int_ois, 1);
    val->drdy_ois = int_ois.int2_drdy_ois;
 8008126:	7c3b      	ldrb	r3, [r7, #16]
 8008128:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800812c:	b2d9      	uxtb	r1, r3
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	7813      	ldrb	r3, [r2, #0]
 8008132:	f361 0300 	bfi	r3, r1, #0, #1
 8008136:	7013      	strb	r3, [r2, #0]
  }

  if (ctx != NULL)
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2b00      	cmp	r3, #0
 800813c:	f000 81c7 	beq.w	80084ce <lsm6dso_pin_int2_route_get+0x3ce>
  {
    if (ret == 0)
 8008140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008142:	2b00      	cmp	r3, #0
 8008144:	d104      	bne.n	8008150 <lsm6dso_pin_int2_route_get+0x50>
    {
      ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_EMBEDDED_FUNC_BANK);
 8008146:	2102      	movs	r1, #2
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f7ff fa65 	bl	8007618 <lsm6dso_mem_bank_set>
 800814e:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }

    if (ret == 0)
 8008150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008152:	2b00      	cmp	r3, #0
 8008154:	d107      	bne.n	8008166 <lsm6dso_pin_int2_route_get+0x66>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_EMB_FUNC_INT2,
 8008156:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800815a:	2301      	movs	r3, #1
 800815c:	210e      	movs	r1, #14
 800815e:	68f8      	ldr	r0, [r7, #12]
 8008160:	f7ff f8a0 	bl	80072a4 <lsm6dso_read_reg>
 8008164:	62f8      	str	r0, [r7, #44]	@ 0x2c
                             (uint8_t *)&emb_func_int2, 1);
    }

    if (ret == 0)
 8008166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008168:	2b00      	cmp	r3, #0
 800816a:	d107      	bne.n	800817c <lsm6dso_pin_int2_route_get+0x7c>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_INT2_A,
 800816c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8008170:	2301      	movs	r3, #1
 8008172:	210f      	movs	r1, #15
 8008174:	68f8      	ldr	r0, [r7, #12]
 8008176:	f7ff f895 	bl	80072a4 <lsm6dso_read_reg>
 800817a:	62f8      	str	r0, [r7, #44]	@ 0x2c
                             (uint8_t *)&fsm_int2_a, 1);
    }

    if (ret == 0)
 800817c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800817e:	2b00      	cmp	r3, #0
 8008180:	d107      	bne.n	8008192 <lsm6dso_pin_int2_route_get+0x92>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_FSM_INT2_B,
 8008182:	f107 0220 	add.w	r2, r7, #32
 8008186:	2301      	movs	r3, #1
 8008188:	2110      	movs	r1, #16
 800818a:	68f8      	ldr	r0, [r7, #12]
 800818c:	f7ff f88a 	bl	80072a4 <lsm6dso_read_reg>
 8008190:	62f8      	str	r0, [r7, #44]	@ 0x2c
                             (uint8_t *)&fsm_int2_b, 1);
    }

    if (ret == 0)
 8008192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008194:	2b00      	cmp	r3, #0
 8008196:	d104      	bne.n	80081a2 <lsm6dso_pin_int2_route_get+0xa2>
    {
      ret = lsm6dso_mem_bank_set(ctx, LSM6DSO_USER_BANK);
 8008198:	2100      	movs	r1, #0
 800819a:	68f8      	ldr	r0, [r7, #12]
 800819c:	f7ff fa3c 	bl	8007618 <lsm6dso_mem_bank_set>
 80081a0:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }

    if (ret == 0)
 80081a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d107      	bne.n	80081b8 <lsm6dso_pin_int2_route_get+0xb8>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_INT2_CTRL,
 80081a8:	f107 021c 	add.w	r2, r7, #28
 80081ac:	2301      	movs	r3, #1
 80081ae:	210e      	movs	r1, #14
 80081b0:	68f8      	ldr	r0, [r7, #12]
 80081b2:	f7ff f877 	bl	80072a4 <lsm6dso_read_reg>
 80081b6:	62f8      	str	r0, [r7, #44]	@ 0x2c
                             (uint8_t *)&int2_ctrl, 1);
    }

    if (ret == 0)
 80081b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d107      	bne.n	80081ce <lsm6dso_pin_int2_route_get+0xce>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_MD2_CFG,
 80081be:	f107 0218 	add.w	r2, r7, #24
 80081c2:	2301      	movs	r3, #1
 80081c4:	215f      	movs	r1, #95	@ 0x5f
 80081c6:	68f8      	ldr	r0, [r7, #12]
 80081c8:	f7ff f86c 	bl	80072a4 <lsm6dso_read_reg>
 80081cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
                             (uint8_t *)&md2_cfg, 1);
    }

    if (ret == 0)
 80081ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d107      	bne.n	80081e4 <lsm6dso_pin_int2_route_get+0xe4>
    {
      ret = lsm6dso_read_reg(ctx, LSM6DSO_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 80081d4:	f107 0214 	add.w	r2, r7, #20
 80081d8:	2301      	movs	r3, #1
 80081da:	2113      	movs	r1, #19
 80081dc:	68f8      	ldr	r0, [r7, #12]
 80081de:	f7ff f861 	bl	80072a4 <lsm6dso_read_reg>
 80081e2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }

    if (ctrl4_c.int2_on_int1 == PROPERTY_DISABLE)
 80081e4:	7d3b      	ldrb	r3, [r7, #20]
 80081e6:	f003 0320 	and.w	r3, r3, #32
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d128      	bne.n	8008242 <lsm6dso_pin_int2_route_get+0x142>
    {
      if (ret == 0)
 80081f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d110      	bne.n	8008218 <lsm6dso_pin_int2_route_get+0x118>
      {
        ret = lsm6dso_read_reg(ctx, LSM6DSO_INT2_CTRL,
 80081f6:	f107 021c 	add.w	r2, r7, #28
 80081fa:	2301      	movs	r3, #1
 80081fc:	210e      	movs	r1, #14
 80081fe:	68f8      	ldr	r0, [r7, #12]
 8008200:	f7ff f850 	bl	80072a4 <lsm6dso_read_reg>
 8008204:	62f8      	str	r0, [r7, #44]	@ 0x2c
                               (uint8_t *)&int2_ctrl, 1);
        val->drdy_temp = int2_ctrl.int2_drdy_temp;
 8008206:	7f3b      	ldrb	r3, [r7, #28]
 8008208:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800820c:	b2d9      	uxtb	r1, r3
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	7813      	ldrb	r3, [r2, #0]
 8008212:	f361 03c3 	bfi	r3, r1, #3, #1
 8008216:	7013      	strb	r3, [r2, #0]
      }

      if (ret == 0)
 8008218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800821a:	2b00      	cmp	r3, #0
 800821c:	d11b      	bne.n	8008256 <lsm6dso_pin_int2_route_get+0x156>
      {
        ret = lsm6dso_read_reg(ctx, LSM6DSO_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 800821e:	f107 0218 	add.w	r2, r7, #24
 8008222:	2301      	movs	r3, #1
 8008224:	215f      	movs	r1, #95	@ 0x5f
 8008226:	68f8      	ldr	r0, [r7, #12]
 8008228:	f7ff f83c 	bl	80072a4 <lsm6dso_read_reg>
 800822c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        val->timestamp = md2_cfg.int2_timestamp;
 800822e:	7e3b      	ldrb	r3, [r7, #24]
 8008230:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008234:	b2d9      	uxtb	r1, r3
 8008236:	687a      	ldr	r2, [r7, #4]
 8008238:	7853      	ldrb	r3, [r2, #1]
 800823a:	f361 0300 	bfi	r3, r1, #0, #1
 800823e:	7053      	strb	r3, [r2, #1]
 8008240:	e009      	b.n	8008256 <lsm6dso_pin_int2_route_get+0x156>
      }
    }

    else
    {
      val->drdy_temp = PROPERTY_DISABLE;
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	7813      	ldrb	r3, [r2, #0]
 8008246:	f023 0308 	bic.w	r3, r3, #8
 800824a:	7013      	strb	r3, [r2, #0]
      val->timestamp = PROPERTY_DISABLE;
 800824c:	687a      	ldr	r2, [r7, #4]
 800824e:	7853      	ldrb	r3, [r2, #1]
 8008250:	f023 0301 	bic.w	r3, r3, #1
 8008254:	7053      	strb	r3, [r2, #1]
    }

    val->drdy_xl   = int2_ctrl.int2_drdy_xl;
 8008256:	7f3b      	ldrb	r3, [r7, #28]
 8008258:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800825c:	b2d9      	uxtb	r1, r3
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	7813      	ldrb	r3, [r2, #0]
 8008262:	f361 0341 	bfi	r3, r1, #1, #1
 8008266:	7013      	strb	r3, [r2, #0]
    val->drdy_g    = int2_ctrl.int2_drdy_g;
 8008268:	7f3b      	ldrb	r3, [r7, #28]
 800826a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800826e:	b2d9      	uxtb	r1, r3
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	7813      	ldrb	r3, [r2, #0]
 8008274:	f361 0382 	bfi	r3, r1, #2, #1
 8008278:	7013      	strb	r3, [r2, #0]
    val->drdy_temp = int2_ctrl.int2_drdy_temp;
 800827a:	7f3b      	ldrb	r3, [r7, #28]
 800827c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008280:	b2d9      	uxtb	r1, r3
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	7813      	ldrb	r3, [r2, #0]
 8008286:	f361 03c3 	bfi	r3, r1, #3, #1
 800828a:	7013      	strb	r3, [r2, #0]
    val->fifo_th   = int2_ctrl.int2_fifo_th;
 800828c:	7f3b      	ldrb	r3, [r7, #28]
 800828e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008292:	b2d9      	uxtb	r1, r3
 8008294:	687a      	ldr	r2, [r7, #4]
 8008296:	7813      	ldrb	r3, [r2, #0]
 8008298:	f361 1304 	bfi	r3, r1, #4, #1
 800829c:	7013      	strb	r3, [r2, #0]
    val->fifo_ovr  = int2_ctrl.int2_fifo_ovr;
 800829e:	7f3b      	ldrb	r3, [r7, #28]
 80082a0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80082a4:	b2d9      	uxtb	r1, r3
 80082a6:	687a      	ldr	r2, [r7, #4]
 80082a8:	7813      	ldrb	r3, [r2, #0]
 80082aa:	f361 1345 	bfi	r3, r1, #5, #1
 80082ae:	7013      	strb	r3, [r2, #0]
    val->fifo_full = int2_ctrl.int2_fifo_full;
 80082b0:	7f3b      	ldrb	r3, [r7, #28]
 80082b2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80082b6:	b2d9      	uxtb	r1, r3
 80082b8:	687a      	ldr	r2, [r7, #4]
 80082ba:	7813      	ldrb	r3, [r2, #0]
 80082bc:	f361 1386 	bfi	r3, r1, #6, #1
 80082c0:	7013      	strb	r3, [r2, #0]
    val->fifo_bdr   = int2_ctrl.int2_cnt_bdr;
 80082c2:	7f3b      	ldrb	r3, [r7, #28]
 80082c4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80082c8:	b2d9      	uxtb	r1, r3
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	7813      	ldrb	r3, [r2, #0]
 80082ce:	f361 13c7 	bfi	r3, r1, #7, #1
 80082d2:	7013      	strb	r3, [r2, #0]
    val->timestamp    = md2_cfg.int2_timestamp;
 80082d4:	7e3b      	ldrb	r3, [r7, #24]
 80082d6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80082da:	b2d9      	uxtb	r1, r3
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	7853      	ldrb	r3, [r2, #1]
 80082e0:	f361 0300 	bfi	r3, r1, #0, #1
 80082e4:	7053      	strb	r3, [r2, #1]
    val->six_d        = md2_cfg.int2_6d;
 80082e6:	7e3b      	ldrb	r3, [r7, #24]
 80082e8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80082ec:	b2d9      	uxtb	r1, r3
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	7853      	ldrb	r3, [r2, #1]
 80082f2:	f361 0341 	bfi	r3, r1, #1, #1
 80082f6:	7053      	strb	r3, [r2, #1]
    val->double_tap   = md2_cfg.int2_double_tap;
 80082f8:	7e3b      	ldrb	r3, [r7, #24]
 80082fa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80082fe:	b2d9      	uxtb	r1, r3
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	7853      	ldrb	r3, [r2, #1]
 8008304:	f361 0382 	bfi	r3, r1, #2, #1
 8008308:	7053      	strb	r3, [r2, #1]
    val->free_fall    = md2_cfg.int2_ff;
 800830a:	7e3b      	ldrb	r3, [r7, #24]
 800830c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008310:	b2d9      	uxtb	r1, r3
 8008312:	687a      	ldr	r2, [r7, #4]
 8008314:	7853      	ldrb	r3, [r2, #1]
 8008316:	f361 03c3 	bfi	r3, r1, #3, #1
 800831a:	7053      	strb	r3, [r2, #1]
    val->wake_up      = md2_cfg.int2_wu;
 800831c:	7e3b      	ldrb	r3, [r7, #24]
 800831e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8008322:	b2d9      	uxtb	r1, r3
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	7853      	ldrb	r3, [r2, #1]
 8008328:	f361 1304 	bfi	r3, r1, #4, #1
 800832c:	7053      	strb	r3, [r2, #1]
    val->single_tap   = md2_cfg.int2_single_tap;
 800832e:	7e3b      	ldrb	r3, [r7, #24]
 8008330:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8008334:	b2d9      	uxtb	r1, r3
 8008336:	687a      	ldr	r2, [r7, #4]
 8008338:	7853      	ldrb	r3, [r2, #1]
 800833a:	f361 1345 	bfi	r3, r1, #5, #1
 800833e:	7053      	strb	r3, [r2, #1]
    val->sleep_change = md2_cfg.int2_sleep_change;
 8008340:	7e3b      	ldrb	r3, [r7, #24]
 8008342:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008346:	b2d9      	uxtb	r1, r3
 8008348:	687a      	ldr	r2, [r7, #4]
 800834a:	7853      	ldrb	r3, [r2, #1]
 800834c:	f361 1386 	bfi	r3, r1, #6, #1
 8008350:	7053      	strb	r3, [r2, #1]
    val->step_detector = emb_func_int2. int2_step_detector;
 8008352:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008356:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800835a:	b2d9      	uxtb	r1, r3
 800835c:	687a      	ldr	r2, [r7, #4]
 800835e:	7853      	ldrb	r3, [r2, #1]
 8008360:	f361 13c7 	bfi	r3, r1, #7, #1
 8008364:	7053      	strb	r3, [r2, #1]
    val->tilt          = emb_func_int2.int2_tilt;
 8008366:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800836a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800836e:	b2d9      	uxtb	r1, r3
 8008370:	687a      	ldr	r2, [r7, #4]
 8008372:	7893      	ldrb	r3, [r2, #2]
 8008374:	f361 0300 	bfi	r3, r1, #0, #1
 8008378:	7093      	strb	r3, [r2, #2]
    val->fsm_lc        = emb_func_int2.int2_fsm_lc;
 800837a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800837e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008382:	b2d9      	uxtb	r1, r3
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	7893      	ldrb	r3, [r2, #2]
 8008388:	f361 0382 	bfi	r3, r1, #2, #1
 800838c:	7093      	strb	r3, [r2, #2]
    val->fsm1 = fsm_int2_a.int2_fsm1;
 800838e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008392:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008396:	b2d9      	uxtb	r1, r3
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	7893      	ldrb	r3, [r2, #2]
 800839c:	f361 03c3 	bfi	r3, r1, #3, #1
 80083a0:	7093      	strb	r3, [r2, #2]
    val->fsm2 = fsm_int2_a.int2_fsm2;
 80083a2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80083a6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80083aa:	b2d9      	uxtb	r1, r3
 80083ac:	687a      	ldr	r2, [r7, #4]
 80083ae:	7893      	ldrb	r3, [r2, #2]
 80083b0:	f361 1304 	bfi	r3, r1, #4, #1
 80083b4:	7093      	strb	r3, [r2, #2]
    val->fsm3 = fsm_int2_a.int2_fsm3;
 80083b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80083ba:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80083be:	b2d9      	uxtb	r1, r3
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	7893      	ldrb	r3, [r2, #2]
 80083c4:	f361 1345 	bfi	r3, r1, #5, #1
 80083c8:	7093      	strb	r3, [r2, #2]
    val->fsm4 = fsm_int2_a.int2_fsm4;
 80083ca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80083ce:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80083d2:	b2d9      	uxtb	r1, r3
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	7893      	ldrb	r3, [r2, #2]
 80083d8:	f361 1386 	bfi	r3, r1, #6, #1
 80083dc:	7093      	strb	r3, [r2, #2]
    val->fsm5 = fsm_int2_a.int2_fsm5;
 80083de:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80083e2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80083e6:	b2d9      	uxtb	r1, r3
 80083e8:	687a      	ldr	r2, [r7, #4]
 80083ea:	7893      	ldrb	r3, [r2, #2]
 80083ec:	f361 13c7 	bfi	r3, r1, #7, #1
 80083f0:	7093      	strb	r3, [r2, #2]
    val->fsm6 = fsm_int2_a.int2_fsm6;
 80083f2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80083f6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80083fa:	b2d9      	uxtb	r1, r3
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	78d3      	ldrb	r3, [r2, #3]
 8008400:	f361 0300 	bfi	r3, r1, #0, #1
 8008404:	70d3      	strb	r3, [r2, #3]
    val->fsm7 = fsm_int2_a.int2_fsm7;
 8008406:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800840a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800840e:	b2d9      	uxtb	r1, r3
 8008410:	687a      	ldr	r2, [r7, #4]
 8008412:	78d3      	ldrb	r3, [r2, #3]
 8008414:	f361 0341 	bfi	r3, r1, #1, #1
 8008418:	70d3      	strb	r3, [r2, #3]
    val->fsm8 = fsm_int2_a.int2_fsm8;
 800841a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800841e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008422:	b2d9      	uxtb	r1, r3
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	78d3      	ldrb	r3, [r2, #3]
 8008428:	f361 0382 	bfi	r3, r1, #2, #1
 800842c:	70d3      	strb	r3, [r2, #3]
    val->fsm9  = fsm_int2_b.int2_fsm9;
 800842e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008432:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8008436:	b2d9      	uxtb	r1, r3
 8008438:	687a      	ldr	r2, [r7, #4]
 800843a:	78d3      	ldrb	r3, [r2, #3]
 800843c:	f361 03c3 	bfi	r3, r1, #3, #1
 8008440:	70d3      	strb	r3, [r2, #3]
    val->fsm10 = fsm_int2_b.int2_fsm10;
 8008442:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008446:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800844a:	b2d9      	uxtb	r1, r3
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	78d3      	ldrb	r3, [r2, #3]
 8008450:	f361 1304 	bfi	r3, r1, #4, #1
 8008454:	70d3      	strb	r3, [r2, #3]
    val->fsm11 = fsm_int2_b.int2_fsm11;
 8008456:	f897 3020 	ldrb.w	r3, [r7, #32]
 800845a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800845e:	b2d9      	uxtb	r1, r3
 8008460:	687a      	ldr	r2, [r7, #4]
 8008462:	78d3      	ldrb	r3, [r2, #3]
 8008464:	f361 1345 	bfi	r3, r1, #5, #1
 8008468:	70d3      	strb	r3, [r2, #3]
    val->fsm12 = fsm_int2_b.int2_fsm12;
 800846a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800846e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8008472:	b2d9      	uxtb	r1, r3
 8008474:	687a      	ldr	r2, [r7, #4]
 8008476:	78d3      	ldrb	r3, [r2, #3]
 8008478:	f361 1386 	bfi	r3, r1, #6, #1
 800847c:	70d3      	strb	r3, [r2, #3]
    val->fsm13 = fsm_int2_b.int2_fsm13;
 800847e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008482:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8008486:	b2d9      	uxtb	r1, r3
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	78d3      	ldrb	r3, [r2, #3]
 800848c:	f361 13c7 	bfi	r3, r1, #7, #1
 8008490:	70d3      	strb	r3, [r2, #3]
    val->fsm14 = fsm_int2_b.int2_fsm14;
 8008492:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008496:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800849a:	b2d9      	uxtb	r1, r3
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	7913      	ldrb	r3, [r2, #4]
 80084a0:	f361 0300 	bfi	r3, r1, #0, #1
 80084a4:	7113      	strb	r3, [r2, #4]
    val->fsm15 = fsm_int2_b.int2_fsm15;
 80084a6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80084aa:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80084ae:	b2d9      	uxtb	r1, r3
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	7913      	ldrb	r3, [r2, #4]
 80084b4:	f361 0341 	bfi	r3, r1, #1, #1
 80084b8:	7113      	strb	r3, [r2, #4]
    val->fsm16 = fsm_int2_b.int2_fsm16;
 80084ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80084be:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80084c2:	b2d9      	uxtb	r1, r3
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	7913      	ldrb	r3, [r2, #4]
 80084c8:	f361 0382 	bfi	r3, r1, #2, #1
 80084cc:	7113      	strb	r3, [r2, #4]
  }

  return ret;
 80084ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3730      	adds	r7, #48	@ 0x30
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <SPI_CS_High>:
#define LOAD_0()      SPI_CS_High()
#define LOAD_1()      SPI_CS_Low()


 void SPI_CS_High()
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 80084dc:	2201      	movs	r2, #1
 80084de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80084e2:	4802      	ldr	r0, [pc, #8]	@ (80084ec <SPI_CS_High+0x14>)
 80084e4:	f7fb fbec 	bl	8003cc0 <HAL_GPIO_WritePin>
}
 80084e8:	bf00      	nop
 80084ea:	bd80      	pop	{r7, pc}
 80084ec:	40020000 	.word	0x40020000

080084f0 <SPI_CS_Low>:

 void SPI_CS_Low()
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80084f4:	2200      	movs	r2, #0
 80084f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80084fa:	4802      	ldr	r0, [pc, #8]	@ (8008504 <SPI_CS_Low+0x14>)
 80084fc:	f7fb fbe0 	bl	8003cc0 <HAL_GPIO_WritePin>
}
 8008500:	bf00      	nop
 8008502:	bd80      	pop	{r7, pc}
 8008504:	40020000 	.word	0x40020000

08008508 <MAX7219_Init>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_Init (void)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	af00      	add	r7, sp, #0
  //DATA_DDR |= DATA_BIT;                               // configure "DATA" as output
  //CLK_DDR  |= CLK_BIT;                                // configure "CLK"  as output
  //LOAD_DDR |= LOAD_BIT;                               // configure "LOAD" as output

  MAX7219_Write(REG_SCAN_LIMIT, 7);                   // set up to scan all eight digits
 800850c:	2107      	movs	r1, #7
 800850e:	200b      	movs	r0, #11
 8008510:	f000 f884 	bl	800861c <MAX7219_Write>
  MAX7219_Write(REG_DECODE, 0x00);                    // set to "no decode" for all digits
 8008514:	2100      	movs	r1, #0
 8008516:	2009      	movs	r0, #9
 8008518:	f000 f880 	bl	800861c <MAX7219_Write>
  MAX7219_ShutdownStop();                             // select normal operation (i.e. not shutdown)
 800851c:	f000 f809 	bl	8008532 <MAX7219_ShutdownStop>
  MAX7219_DisplayTestStop();                          // select normal operation (i.e. not test mode)
 8008520:	f000 f80f 	bl	8008542 <MAX7219_DisplayTestStop>
  MAX7219_Clear();                                    // clear all digits
 8008524:	f000 f827 	bl	8008576 <MAX7219_Clear>
  MAX7219_SetBrightness(INTENSITY_MAX);               // set to maximum intensity
 8008528:	200f      	movs	r0, #15
 800852a:	f000 f812 	bl	8008552 <MAX7219_SetBrightness>
}
 800852e:	bf00      	nop
 8008530:	bd80      	pop	{r7, pc}

08008532 <MAX7219_ShutdownStop>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_ShutdownStop (void)
{
 8008532:	b580      	push	{r7, lr}
 8008534:	af00      	add	r7, sp, #0
  MAX7219_Write(REG_SHUTDOWN, 1);                     // put MAX7219 into "normal" mode
 8008536:	2101      	movs	r1, #1
 8008538:	200c      	movs	r0, #12
 800853a:	f000 f86f 	bl	800861c <MAX7219_Write>
}
 800853e:	bf00      	nop
 8008540:	bd80      	pop	{r7, pc}

08008542 <MAX7219_DisplayTestStop>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_DisplayTestStop (void)
{
 8008542:	b580      	push	{r7, lr}
 8008544:	af00      	add	r7, sp, #0
  MAX7219_Write(REG_DISPLAY_TEST, 0);                 // put MAX7219 into "normal" mode
 8008546:	2100      	movs	r1, #0
 8008548:	200f      	movs	r0, #15
 800854a:	f000 f867 	bl	800861c <MAX7219_Write>
}
 800854e:	bf00      	nop
 8008550:	bd80      	pop	{r7, pc}

08008552 <MAX7219_SetBrightness>:
* Arguments  : brightness (0-15)
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_SetBrightness (char brightness)
{
 8008552:	b580      	push	{r7, lr}
 8008554:	b082      	sub	sp, #8
 8008556:	af00      	add	r7, sp, #0
 8008558:	4603      	mov	r3, r0
 800855a:	71fb      	strb	r3, [r7, #7]
  brightness &= 0x0f;                                 // mask off extra bits
 800855c:	79fb      	ldrb	r3, [r7, #7]
 800855e:	f003 030f 	and.w	r3, r3, #15
 8008562:	71fb      	strb	r3, [r7, #7]
  MAX7219_Write(REG_INTENSITY, brightness);           // set brightness
 8008564:	79fb      	ldrb	r3, [r7, #7]
 8008566:	4619      	mov	r1, r3
 8008568:	200a      	movs	r0, #10
 800856a:	f000 f857 	bl	800861c <MAX7219_Write>
}
 800856e:	bf00      	nop
 8008570:	3708      	adds	r7, #8
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <MAX7219_Clear>:
* Arguments  : none
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_Clear (void)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b082      	sub	sp, #8
 800857a:	af00      	add	r7, sp, #0
  char i;
  for (i=0; i < 8; i++)
 800857c:	2300      	movs	r3, #0
 800857e:	71fb      	strb	r3, [r7, #7]
 8008580:	e007      	b.n	8008592 <MAX7219_Clear+0x1c>
    MAX7219_Write(i, 0x00);                           // turn all segments off
 8008582:	79fb      	ldrb	r3, [r7, #7]
 8008584:	2100      	movs	r1, #0
 8008586:	4618      	mov	r0, r3
 8008588:	f000 f848 	bl	800861c <MAX7219_Write>
  for (i=0; i < 8; i++)
 800858c:	79fb      	ldrb	r3, [r7, #7]
 800858e:	3301      	adds	r3, #1
 8008590:	71fb      	strb	r3, [r7, #7]
 8008592:	79fb      	ldrb	r3, [r7, #7]
 8008594:	2b07      	cmp	r3, #7
 8008596:	d9f4      	bls.n	8008582 <MAX7219_Clear+0xc>
}
 8008598:	bf00      	nop
 800859a:	bf00      	nop
 800859c:	3708      	adds	r7, #8
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <MAX7219_DisplayChar>:
*              character = character to display (0-9, A-Z)
* Returns    : none
*********************************************************************************************************
*/
void MAX7219_DisplayChar (char digit, char character)
{
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b082      	sub	sp, #8
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	4603      	mov	r3, r0
 80085aa:	460a      	mov	r2, r1
 80085ac:	71fb      	strb	r3, [r7, #7]
 80085ae:	4613      	mov	r3, r2
 80085b0:	71bb      	strb	r3, [r7, #6]
  MAX7219_Write(digit, MAX7219_LookupCode(character));
 80085b2:	79bb      	ldrb	r3, [r7, #6]
 80085b4:	4618      	mov	r0, r3
 80085b6:	f000 f80b 	bl	80085d0 <MAX7219_LookupCode>
 80085ba:	4603      	mov	r3, r0
 80085bc:	461a      	mov	r2, r3
 80085be:	79fb      	ldrb	r3, [r7, #7]
 80085c0:	4611      	mov	r1, r2
 80085c2:	4618      	mov	r0, r3
 80085c4:	f000 f82a 	bl	800861c <MAX7219_Write>
}
 80085c8:	bf00      	nop
 80085ca:	3708      	adds	r7, #8
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <MAX7219_LookupCode>:
* Arguments  : character to display
* Returns    : segment code
*********************************************************************************************************
*/
static unsigned char MAX7219_LookupCode (char character)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b085      	sub	sp, #20
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	4603      	mov	r3, r0
 80085d8:	71fb      	strb	r3, [r7, #7]
  char i;
  for (i = 0; MAX7219_Font[i].ascii; i++)             // scan font table for ascii code
 80085da:	2300      	movs	r3, #0
 80085dc:	73fb      	strb	r3, [r7, #15]
 80085de:	e00f      	b.n	8008600 <MAX7219_LookupCode+0x30>
    if (character == MAX7219_Font[i].ascii)
 80085e0:	7bfb      	ldrb	r3, [r7, #15]
 80085e2:	4a0d      	ldr	r2, [pc, #52]	@ (8008618 <MAX7219_LookupCode+0x48>)
 80085e4:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80085e8:	79fa      	ldrb	r2, [r7, #7]
 80085ea:	429a      	cmp	r2, r3
 80085ec:	d105      	bne.n	80085fa <MAX7219_LookupCode+0x2a>
      return MAX7219_Font[i].segs;                    // return segments code
 80085ee:	7bfb      	ldrb	r3, [r7, #15]
 80085f0:	4a09      	ldr	r2, [pc, #36]	@ (8008618 <MAX7219_LookupCode+0x48>)
 80085f2:	005b      	lsls	r3, r3, #1
 80085f4:	4413      	add	r3, r2
 80085f6:	785b      	ldrb	r3, [r3, #1]
 80085f8:	e009      	b.n	800860e <MAX7219_LookupCode+0x3e>
  for (i = 0; MAX7219_Font[i].ascii; i++)             // scan font table for ascii code
 80085fa:	7bfb      	ldrb	r3, [r7, #15]
 80085fc:	3301      	adds	r3, #1
 80085fe:	73fb      	strb	r3, [r7, #15]
 8008600:	7bfb      	ldrb	r3, [r7, #15]
 8008602:	4a05      	ldr	r2, [pc, #20]	@ (8008618 <MAX7219_LookupCode+0x48>)
 8008604:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d1e9      	bne.n	80085e0 <MAX7219_LookupCode+0x10>
  return 0;                                           // code not found, return null (blank)
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3714      	adds	r7, #20
 8008612:	46bd      	mov	sp, r7
 8008614:	bc80      	pop	{r7}
 8008616:	4770      	bx	lr
 8008618:	0800f428 	.word	0x0800f428

0800861c <MAX7219_Write>:
*              dataout = data to write to MAX7219
* Returns    : none
*********************************************************************************************************
*/
static void MAX7219_Write (unsigned char reg_number, unsigned char dataout)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b082      	sub	sp, #8
 8008620:	af00      	add	r7, sp, #0
 8008622:	4603      	mov	r3, r0
 8008624:	460a      	mov	r2, r1
 8008626:	71fb      	strb	r3, [r7, #7]
 8008628:	4613      	mov	r3, r2
 800862a:	71bb      	strb	r3, [r7, #6]
  LOAD_1();                                           // take LOAD high to begin
 800862c:	f7ff ff60 	bl	80084f0 <SPI_CS_Low>
  MAX7219_SendByte(reg_number);                       // write register number to MAX7219
 8008630:	79fb      	ldrb	r3, [r7, #7]
 8008632:	4618      	mov	r0, r3
 8008634:	f000 f80c 	bl	8008650 <MAX7219_SendByte>
  MAX7219_SendByte(dataout);                          // write data to MAX7219
 8008638:	79bb      	ldrb	r3, [r7, #6]
 800863a:	4618      	mov	r0, r3
 800863c:	f000 f808 	bl	8008650 <MAX7219_SendByte>
  LOAD_0();                                           // take LOAD low to latch in data
 8008640:	f7ff ff4a 	bl	80084d8 <SPI_CS_High>
  LOAD_1();                                           // take LOAD high to end
 8008644:	f7ff ff54 	bl	80084f0 <SPI_CS_Low>
}
 8008648:	bf00      	nop
 800864a:	3708      	adds	r7, #8
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <MAX7219_SendByte>:
      DATA_0();                                       //  "0"
    CLK_1();                                          // bring CLK high
	}
}*/
static void MAX7219_SendByte (unsigned char dataout)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b082      	sub	sp, #8
 8008654:	af00      	add	r7, sp, #0
 8008656:	4603      	mov	r3, r0
 8008658:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &dataout, 1, 1000);
 800865a:	1df9      	adds	r1, r7, #7
 800865c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8008660:	2201      	movs	r2, #1
 8008662:	4803      	ldr	r0, [pc, #12]	@ (8008670 <MAX7219_SendByte+0x20>)
 8008664:	f7fd fa19 	bl	8005a9a <HAL_SPI_Transmit>
}
 8008668:	bf00      	nop
 800866a:	3708      	adds	r7, #8
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}
 8008670:	200002b0 	.word	0x200002b0

08008674 <_fminf>:
 8008674:	f005 bdd2 	b.w	800e21c <fminf>

08008678 <neai_classification_init>:
 8008678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800867a:	4605      	mov	r5, r0
 800867c:	4958      	ldr	r1, [pc, #352]	@ (80087e0 <neai_classification_init+0x168>)
 800867e:	4b59      	ldr	r3, [pc, #356]	@ (80087e4 <neai_classification_init+0x16c>)
 8008680:	f500 62c0 	add.w	r2, r0, #1536	@ 0x600
 8008684:	601a      	str	r2, [r3, #0]
 8008686:	600d      	str	r5, [r1, #0]
 8008688:	f8d0 0c00 	ldr.w	r0, [r0, #3072]	@ 0xc00
 800868c:	f7f8 fd58 	bl	8001140 <__aeabi_f2iz>
 8008690:	2300      	movs	r3, #0
 8008692:	2107      	movs	r1, #7
 8008694:	4a54      	ldr	r2, [pc, #336]	@ (80087e8 <neai_classification_init+0x170>)
 8008696:	4e55      	ldr	r6, [pc, #340]	@ (80087ec <neai_classification_init+0x174>)
 8008698:	6013      	str	r3, [r2, #0]
 800869a:	6033      	str	r3, [r6, #0]
 800869c:	4b54      	ldr	r3, [pc, #336]	@ (80087f0 <neai_classification_init+0x178>)
 800869e:	4c55      	ldr	r4, [pc, #340]	@ (80087f4 <neai_classification_init+0x17c>)
 80086a0:	6019      	str	r1, [r3, #0]
 80086a2:	4b55      	ldr	r3, [pc, #340]	@ (80087f8 <neai_classification_init+0x180>)
 80086a4:	4955      	ldr	r1, [pc, #340]	@ (80087fc <neai_classification_init+0x184>)
 80086a6:	6018      	str	r0, [r3, #0]
 80086a8:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 80086ac:	6020      	str	r0, [r4, #0]
 80086ae:	4e54      	ldr	r6, [pc, #336]	@ (8008800 <neai_classification_init+0x188>)
 80086b0:	eb03 0480 	add.w	r4, r3, r0, lsl #2
 80086b4:	6053      	str	r3, [r2, #4]
 80086b6:	f203 3301 	addw	r3, r3, #769	@ 0x301
 80086ba:	f204 3405 	addw	r4, r4, #773	@ 0x305
 80086be:	f605 4704 	addw	r7, r5, #3076	@ 0xc04
 80086c2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80086c6:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 80086ca:	600f      	str	r7, [r1, #0]
 80086cc:	6033      	str	r3, [r6, #0]
 80086ce:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 80086d2:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 80086d6:	f7f8 fd01 	bl	80010dc <__aeabi_fcmpeq>
 80086da:	2800      	cmp	r0, #0
 80086dc:	d06f      	beq.n	80087be <neai_classification_init+0x146>
 80086de:	4949      	ldr	r1, [pc, #292]	@ (8008804 <neai_classification_init+0x18c>)
 80086e0:	6860      	ldr	r0, [r4, #4]
 80086e2:	f7f8 fcfb 	bl	80010dc <__aeabi_fcmpeq>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	d069      	beq.n	80087be <neai_classification_init+0x146>
 80086ea:	f04f 4186 	mov.w	r1, #1124073472	@ 0x43000000
 80086ee:	68a0      	ldr	r0, [r4, #8]
 80086f0:	f7f8 fcf4 	bl	80010dc <__aeabi_fcmpeq>
 80086f4:	2800      	cmp	r0, #0
 80086f6:	d062      	beq.n	80087be <neai_classification_init+0x146>
 80086f8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80086fc:	68e0      	ldr	r0, [r4, #12]
 80086fe:	f7f8 fced 	bl	80010dc <__aeabi_fcmpeq>
 8008702:	2800      	cmp	r0, #0
 8008704:	d05b      	beq.n	80087be <neai_classification_init+0x146>
 8008706:	2100      	movs	r1, #0
 8008708:	6920      	ldr	r0, [r4, #16]
 800870a:	f7f8 fce7 	bl	80010dc <__aeabi_fcmpeq>
 800870e:	2800      	cmp	r0, #0
 8008710:	d055      	beq.n	80087be <neai_classification_init+0x146>
 8008712:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8008716:	6960      	ldr	r0, [r4, #20]
 8008718:	f7f8 fce0 	bl	80010dc <__aeabi_fcmpeq>
 800871c:	2800      	cmp	r0, #0
 800871e:	d04e      	beq.n	80087be <neai_classification_init+0x146>
 8008720:	2100      	movs	r1, #0
 8008722:	69a0      	ldr	r0, [r4, #24]
 8008724:	f7f8 fcda 	bl	80010dc <__aeabi_fcmpeq>
 8008728:	2800      	cmp	r0, #0
 800872a:	d048      	beq.n	80087be <neai_classification_init+0x146>
 800872c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8008730:	69e0      	ldr	r0, [r4, #28]
 8008732:	f7f8 fcd3 	bl	80010dc <__aeabi_fcmpeq>
 8008736:	2800      	cmp	r0, #0
 8008738:	d041      	beq.n	80087be <neai_classification_init+0x146>
 800873a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800873e:	6a20      	ldr	r0, [r4, #32]
 8008740:	f7f8 fccc 	bl	80010dc <__aeabi_fcmpeq>
 8008744:	2800      	cmp	r0, #0
 8008746:	d03a      	beq.n	80087be <neai_classification_init+0x146>
 8008748:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800874c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800874e:	f7f8 fcc5 	bl	80010dc <__aeabi_fcmpeq>
 8008752:	2800      	cmp	r0, #0
 8008754:	d033      	beq.n	80087be <neai_classification_init+0x146>
 8008756:	2100      	movs	r1, #0
 8008758:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800875a:	f7f8 fcbf 	bl	80010dc <__aeabi_fcmpeq>
 800875e:	b370      	cbz	r0, 80087be <neai_classification_init+0x146>
 8008760:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8008764:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8008766:	f7f8 fcb9 	bl	80010dc <__aeabi_fcmpeq>
 800876a:	b340      	cbz	r0, 80087be <neai_classification_init+0x146>
 800876c:	2100      	movs	r1, #0
 800876e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8008770:	f7f8 fcb4 	bl	80010dc <__aeabi_fcmpeq>
 8008774:	b318      	cbz	r0, 80087be <neai_classification_init+0x146>
 8008776:	2100      	movs	r1, #0
 8008778:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800877a:	f7f8 fcaf 	bl	80010dc <__aeabi_fcmpeq>
 800877e:	b1f0      	cbz	r0, 80087be <neai_classification_init+0x146>
 8008780:	2100      	movs	r1, #0
 8008782:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8008784:	f7f8 fcaa 	bl	80010dc <__aeabi_fcmpeq>
 8008788:	b1c8      	cbz	r0, 80087be <neai_classification_init+0x146>
 800878a:	491f      	ldr	r1, [pc, #124]	@ (8008808 <neai_classification_init+0x190>)
 800878c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800878e:	f7f8 fca5 	bl	80010dc <__aeabi_fcmpeq>
 8008792:	b1a0      	cbz	r0, 80087be <neai_classification_init+0x146>
 8008794:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8008798:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 800879a:	f7f8 fc9f 	bl	80010dc <__aeabi_fcmpeq>
 800879e:	b170      	cbz	r0, 80087be <neai_classification_init+0x146>
 80087a0:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80087a4:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80087a6:	f7f8 fc99 	bl	80010dc <__aeabi_fcmpeq>
 80087aa:	b140      	cbz	r0, 80087be <neai_classification_init+0x146>
 80087ac:	4917      	ldr	r1, [pc, #92]	@ (800880c <neai_classification_init+0x194>)
 80087ae:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80087b0:	f7f8 fc94 	bl	80010dc <__aeabi_fcmpeq>
 80087b4:	2800      	cmp	r0, #0
 80087b6:	bf0c      	ite	eq
 80087b8:	237d      	moveq	r3, #125	@ 0x7d
 80087ba:	2300      	movne	r3, #0
 80087bc:	e000      	b.n	80087c0 <neai_classification_init+0x148>
 80087be:	237d      	movs	r3, #125	@ 0x7d
 80087c0:	4c13      	ldr	r4, [pc, #76]	@ (8008810 <neai_classification_init+0x198>)
 80087c2:	4914      	ldr	r1, [pc, #80]	@ (8008814 <neai_classification_init+0x19c>)
 80087c4:	4814      	ldr	r0, [pc, #80]	@ (8008818 <neai_classification_init+0x1a0>)
 80087c6:	7023      	strb	r3, [r4, #0]
 80087c8:	f7ff ff54 	bl	8008674 <_fminf>
 80087cc:	4912      	ldr	r1, [pc, #72]	@ (8008818 <neai_classification_init+0x1a0>)
 80087ce:	f7f8 fc85 	bl	80010dc <__aeabi_fcmpeq>
 80087d2:	b108      	cbz	r0, 80087d8 <neai_classification_init+0x160>
 80087d4:	7820      	ldrb	r0, [r4, #0]
 80087d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087d8:	2381      	movs	r3, #129	@ 0x81
 80087da:	7023      	strb	r3, [r4, #0]
 80087dc:	4618      	mov	r0, r3
 80087de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087e0:	2000125c 	.word	0x2000125c
 80087e4:	20001260 	.word	0x20001260
 80087e8:	20000a3c 	.word	0x20000a3c
 80087ec:	20000a4c 	.word	0x20000a4c
 80087f0:	20000a48 	.word	0x20000a48
 80087f4:	20000a50 	.word	0x20000a50
 80087f8:	20000a44 	.word	0x20000a44
 80087fc:	20000a58 	.word	0x20000a58
 8008800:	20000a54 	.word	0x20000a54
 8008804:	40400000 	.word	0x40400000
 8008808:	49742400 	.word	0x49742400
 800880c:	41100000 	.word	0x41100000
 8008810:	20000020 	.word	0x20000020
 8008814:	40066666 	.word	0x40066666
 8008818:	3f8ccccd 	.word	0x3f8ccccd

0800881c <neai_classification>:
 800881c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008820:	4bab      	ldr	r3, [pc, #684]	@ (8008ad0 <neai_classification+0x2b4>)
 8008822:	b08d      	sub	sp, #52	@ 0x34
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	9102      	str	r1, [sp, #8]
 8008828:	930a      	str	r3, [sp, #40]	@ 0x28
 800882a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800882c:	b113      	cbz	r3, 8008834 <neai_classification+0x18>
 800882e:	2b81      	cmp	r3, #129	@ 0x81
 8008830:	f040 860f 	bne.w	8009452 <neai_classification+0xc36>
 8008834:	4da7      	ldr	r5, [pc, #668]	@ (8008ad4 <neai_classification+0x2b8>)
 8008836:	4ba8      	ldr	r3, [pc, #672]	@ (8008ad8 <neai_classification+0x2bc>)
 8008838:	462c      	mov	r4, r5
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	1f06      	subs	r6, r0, #4
 800883e:	f1a3 0904 	sub.w	r9, r3, #4
 8008842:	4ba6      	ldr	r3, [pc, #664]	@ (8008adc <neai_classification+0x2c0>)
 8008844:	f505 68c0 	add.w	r8, r5, #1536	@ 0x600
 8008848:	681f      	ldr	r7, [r3, #0]
 800884a:	3f04      	subs	r7, #4
 800884c:	f859 1f04 	ldr.w	r1, [r9, #4]!
 8008850:	f856 0f04 	ldr.w	r0, [r6, #4]!
 8008854:	f7f8 f9a4 	bl	8000ba0 <__aeabi_fsub>
 8008858:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800885c:	f7f8 faaa 	bl	8000db4 <__aeabi_fmul>
 8008860:	f844 0b04 	str.w	r0, [r4], #4
 8008864:	45a0      	cmp	r8, r4
 8008866:	d1f1      	bne.n	800884c <neai_classification+0x30>
 8008868:	2700      	movs	r7, #0
 800886a:	4b9d      	ldr	r3, [pc, #628]	@ (8008ae0 <neai_classification+0x2c4>)
 800886c:	4e9d      	ldr	r6, [pc, #628]	@ (8008ae4 <neai_classification+0x2c8>)
 800886e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008870:	2300      	movs	r3, #0
 8008872:	4a9d      	ldr	r2, [pc, #628]	@ (8008ae8 <neai_classification+0x2cc>)
 8008874:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8008878:	3303      	adds	r3, #3
 800887a:	f5b3 7fc0 	cmp.w	r3, #384	@ 0x180
 800887e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008882:	d1f7      	bne.n	8008874 <neai_classification+0x58>
 8008884:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008886:	f8d3 8000 	ldr.w	r8, [r3]
 800888a:	4b95      	ldr	r3, [pc, #596]	@ (8008ae0 <neai_classification+0x2c4>)
 800888c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008890:	461c      	mov	r4, r3
 8008892:	9309      	str	r3, [sp, #36]	@ 0x24
 8008894:	f854 9f04 	ldr.w	r9, [r4, #4]!
 8008898:	4641      	mov	r1, r8
 800889a:	4648      	mov	r0, r9
 800889c:	f7f8 fc28 	bl	80010f0 <__aeabi_fcmplt>
 80088a0:	b100      	cbz	r0, 80088a4 <neai_classification+0x88>
 80088a2:	46c8      	mov	r8, r9
 80088a4:	4b91      	ldr	r3, [pc, #580]	@ (8008aec <neai_classification+0x2d0>)
 80088a6:	42a3      	cmp	r3, r4
 80088a8:	d1f4      	bne.n	8008894 <neai_classification+0x78>
 80088aa:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80088ae:	4640      	mov	r0, r8
 80088b0:	f7f8 f976 	bl	8000ba0 <__aeabi_fsub>
 80088b4:	f04f 0b00 	mov.w	fp, #0
 80088b8:	4682      	mov	sl, r0
 80088ba:	4634      	mov	r4, r6
 80088bc:	4b89      	ldr	r3, [pc, #548]	@ (8008ae4 <neai_classification+0x2c8>)
 80088be:	e9cd 5604 	strd	r5, r6, [sp, #16]
 80088c2:	f8cd b000 	str.w	fp, [sp]
 80088c6:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 80088ca:	9706      	str	r7, [sp, #24]
 80088cc:	f10b 0701 	add.w	r7, fp, #1
 80088d0:	9401      	str	r4, [sp, #4]
 80088d2:	4638      	mov	r0, r7
 80088d4:	f844 ab04 	str.w	sl, [r4], #4
 80088d8:	f7f8 fa18 	bl	8000d0c <__aeabi_i2f>
 80088dc:	f04f 4185 	mov.w	r1, #1115684864	@ 0x42800000
 80088e0:	f7f8 fa68 	bl	8000db4 <__aeabi_fmul>
 80088e4:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80088e8:	f7f8 f95a 	bl	8000ba0 <__aeabi_fsub>
 80088ec:	4605      	mov	r5, r0
 80088ee:	9800      	ldr	r0, [sp, #0]
 80088f0:	f7f8 fa08 	bl	8000d04 <__aeabi_ui2f>
 80088f4:	4601      	mov	r1, r0
 80088f6:	4628      	mov	r0, r5
 80088f8:	f7f8 fc0e 	bl	8001118 <__aeabi_fcmpge>
 80088fc:	4656      	mov	r6, sl
 80088fe:	2800      	cmp	r0, #0
 8008900:	d02e      	beq.n	8008960 <neai_classification+0x144>
 8008902:	2300      	movs	r3, #0
 8008904:	4622      	mov	r2, r4
 8008906:	462c      	mov	r4, r5
 8008908:	461d      	mov	r5, r3
 800890a:	4613      	mov	r3, r2
 800890c:	b2aa      	uxth	r2, r5
 800890e:	4610      	mov	r0, r2
 8008910:	9308      	str	r3, [sp, #32]
 8008912:	9207      	str	r2, [sp, #28]
 8008914:	f7f8 f9fa 	bl	8000d0c <__aeabi_i2f>
 8008918:	4631      	mov	r1, r6
 800891a:	f7f8 fa4b 	bl	8000db4 <__aeabi_fmul>
 800891e:	9b00      	ldr	r3, [sp, #0]
 8008920:	4a6f      	ldr	r2, [pc, #444]	@ (8008ae0 <neai_classification+0x2c4>)
 8008922:	3501      	adds	r5, #1
 8008924:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008928:	f7f8 f93c 	bl	8000ba4 <__addsf3>
 800892c:	9a07      	ldr	r2, [sp, #28]
 800892e:	4606      	mov	r6, r0
 8008930:	1c50      	adds	r0, r2, #1
 8008932:	f7f8 f9eb 	bl	8000d0c <__aeabi_i2f>
 8008936:	4601      	mov	r1, r0
 8008938:	4630      	mov	r0, r6
 800893a:	f7f8 faef 	bl	8000f1c <__aeabi_fdiv>
 800893e:	9b00      	ldr	r3, [sp, #0]
 8008940:	4606      	mov	r6, r0
 8008942:	1c5a      	adds	r2, r3, #1
 8008944:	b293      	uxth	r3, r2
 8008946:	4618      	mov	r0, r3
 8008948:	9300      	str	r3, [sp, #0]
 800894a:	f7f8 f9db 	bl	8000d04 <__aeabi_ui2f>
 800894e:	4621      	mov	r1, r4
 8008950:	f7f8 fbd8 	bl	8001104 <__aeabi_fcmple>
 8008954:	9b08      	ldr	r3, [sp, #32]
 8008956:	2800      	cmp	r0, #0
 8008958:	d1d8      	bne.n	800890c <neai_classification+0xf0>
 800895a:	461c      	mov	r4, r3
 800895c:	f843 6c04 	str.w	r6, [r3, #-4]
 8008960:	4641      	mov	r1, r8
 8008962:	f8d9 0000 	ldr.w	r0, [r9]
 8008966:	f7f8 fbc3 	bl	80010f0 <__aeabi_fcmplt>
 800896a:	b120      	cbz	r0, 8008976 <neai_classification+0x15a>
 800896c:	9b03      	ldr	r3, [sp, #12]
 800896e:	f8c9 3000 	str.w	r3, [r9]
 8008972:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8008976:	4631      	mov	r1, r6
 8008978:	4640      	mov	r0, r8
 800897a:	f7f8 fbd7 	bl	800112c <__aeabi_fcmpgt>
 800897e:	2800      	cmp	r0, #0
 8008980:	f000 856b 	beq.w	800945a <neai_classification+0xc3e>
 8008984:	f1bb 0f00 	cmp.w	fp, #0
 8008988:	f000 8567 	beq.w	800945a <neai_classification+0xc3e>
 800898c:	e9dd 5604 	ldrd	r5, r6, [sp, #16]
 8008990:	4b54      	ldr	r3, [pc, #336]	@ (8008ae4 <neai_classification+0x2c8>)
 8008992:	9a01      	ldr	r2, [sp, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	9f06      	ldr	r7, [sp, #24]
 8008998:	6013      	str	r3, [r2, #0]
 800899a:	3701      	adds	r7, #1
 800899c:	2f03      	cmp	r7, #3
 800899e:	f106 0608 	add.w	r6, r6, #8
 80089a2:	f105 0504 	add.w	r5, r5, #4
 80089a6:	f47f af63 	bne.w	8008870 <neai_classification+0x54>
 80089aa:	4b4e      	ldr	r3, [pc, #312]	@ (8008ae4 <neai_classification+0x2c8>)
 80089ac:	2100      	movs	r1, #0
 80089ae:	681c      	ldr	r4, [r3, #0]
 80089b0:	4620      	mov	r0, r4
 80089b2:	f7f8 fb9d 	bl	80010f0 <__aeabi_fcmplt>
 80089b6:	b108      	cbz	r0, 80089bc <neai_classification+0x1a0>
 80089b8:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 80089bc:	4b49      	ldr	r3, [pc, #292]	@ (8008ae4 <neai_classification+0x2c8>)
 80089be:	2100      	movs	r1, #0
 80089c0:	601c      	str	r4, [r3, #0]
 80089c2:	685c      	ldr	r4, [r3, #4]
 80089c4:	4620      	mov	r0, r4
 80089c6:	f7f8 fb93 	bl	80010f0 <__aeabi_fcmplt>
 80089ca:	b108      	cbz	r0, 80089d0 <neai_classification+0x1b4>
 80089cc:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 80089d0:	4b44      	ldr	r3, [pc, #272]	@ (8008ae4 <neai_classification+0x2c8>)
 80089d2:	2100      	movs	r1, #0
 80089d4:	605c      	str	r4, [r3, #4]
 80089d6:	689c      	ldr	r4, [r3, #8]
 80089d8:	4620      	mov	r0, r4
 80089da:	f7f8 fb89 	bl	80010f0 <__aeabi_fcmplt>
 80089de:	b108      	cbz	r0, 80089e4 <neai_classification+0x1c8>
 80089e0:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 80089e4:	4b3f      	ldr	r3, [pc, #252]	@ (8008ae4 <neai_classification+0x2c8>)
 80089e6:	2100      	movs	r1, #0
 80089e8:	609c      	str	r4, [r3, #8]
 80089ea:	68dc      	ldr	r4, [r3, #12]
 80089ec:	4620      	mov	r0, r4
 80089ee:	f7f8 fb7f 	bl	80010f0 <__aeabi_fcmplt>
 80089f2:	b108      	cbz	r0, 80089f8 <neai_classification+0x1dc>
 80089f4:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 80089f8:	4b3a      	ldr	r3, [pc, #232]	@ (8008ae4 <neai_classification+0x2c8>)
 80089fa:	2100      	movs	r1, #0
 80089fc:	60dc      	str	r4, [r3, #12]
 80089fe:	691c      	ldr	r4, [r3, #16]
 8008a00:	4620      	mov	r0, r4
 8008a02:	f7f8 fb75 	bl	80010f0 <__aeabi_fcmplt>
 8008a06:	b108      	cbz	r0, 8008a0c <neai_classification+0x1f0>
 8008a08:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 8008a0c:	4b35      	ldr	r3, [pc, #212]	@ (8008ae4 <neai_classification+0x2c8>)
 8008a0e:	2100      	movs	r1, #0
 8008a10:	611c      	str	r4, [r3, #16]
 8008a12:	695c      	ldr	r4, [r3, #20]
 8008a14:	4620      	mov	r0, r4
 8008a16:	f7f8 fb6b 	bl	80010f0 <__aeabi_fcmplt>
 8008a1a:	b108      	cbz	r0, 8008a20 <neai_classification+0x204>
 8008a1c:	f104 4400 	add.w	r4, r4, #2147483648	@ 0x80000000
 8008a20:	4b30      	ldr	r3, [pc, #192]	@ (8008ae4 <neai_classification+0x2c8>)
 8008a22:	615c      	str	r4, [r3, #20]
 8008a24:	4b32      	ldr	r3, [pc, #200]	@ (8008af0 <neai_classification+0x2d4>)
 8008a26:	681e      	ldr	r6, [r3, #0]
 8008a28:	4b32      	ldr	r3, [pc, #200]	@ (8008af4 <neai_classification+0x2d8>)
 8008a2a:	2e00      	cmp	r6, #0
 8008a2c:	681f      	ldr	r7, [r3, #0]
 8008a2e:	f340 8271 	ble.w	8008f14 <neai_classification+0x6f8>
 8008a32:	4b31      	ldr	r3, [pc, #196]	@ (8008af8 <neai_classification+0x2dc>)
 8008a34:	4d31      	ldr	r5, [pc, #196]	@ (8008afc <neai_classification+0x2e0>)
 8008a36:	f8d3 8000 	ldr.w	r8, [r3]
 8008a3a:	4b31      	ldr	r3, [pc, #196]	@ (8008b00 <neai_classification+0x2e4>)
 8008a3c:	4c31      	ldr	r4, [pc, #196]	@ (8008b04 <neai_classification+0x2e8>)
 8008a3e:	f8d3 b000 	ldr.w	fp, [r3]
 8008a42:	686b      	ldr	r3, [r5, #4]
 8008a44:	eb04 008b 	add.w	r0, r4, fp, lsl #2
 8008a48:	1b9b      	subs	r3, r3, r6
 8008a4a:	eb08 0183 	add.w	r1, r8, r3, lsl #2
 8008a4e:	00b3      	lsls	r3, r6, #2
 8008a50:	461a      	mov	r2, r3
 8008a52:	9304      	str	r3, [sp, #16]
 8008a54:	f001 fe2f 	bl	800a6b6 <memcpy>
 8008a58:	2f01      	cmp	r7, #1
 8008a5a:	f340 81e1 	ble.w	8008e20 <neai_classification+0x604>
 8008a5e:	2f03      	cmp	r7, #3
 8008a60:	bfd8      	it	le
 8008a62:	2200      	movle	r2, #0
 8008a64:	f8d5 a000 	ldr.w	sl, [r5]
 8008a68:	f340 8133 	ble.w	8008cd2 <neai_classification+0x4b6>
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	1f3a      	subs	r2, r7, #4
 8008a70:	9300      	str	r3, [sp, #0]
 8008a72:	f022 0201 	bic.w	r2, r2, #1
 8008a76:	eb06 030a 	add.w	r3, r6, sl
 8008a7a:	e9cd 8a06 	strd	r8, sl, [sp, #24]
 8008a7e:	3202      	adds	r2, #2
 8008a80:	eb08 0983 	add.w	r9, r8, r3, lsl #2
 8008a84:	00f3      	lsls	r3, r6, #3
 8008a86:	9303      	str	r3, [sp, #12]
 8008a88:	eb08 058a 	add.w	r5, r8, sl, lsl #2
 8008a8c:	9201      	str	r2, [sp, #4]
 8008a8e:	9708      	str	r7, [sp, #32]
 8008a90:	9b00      	ldr	r3, [sp, #0]
 8008a92:	4a14      	ldr	r2, [pc, #80]	@ (8008ae4 <neai_classification+0x2c8>)
 8008a94:	6829      	ldr	r1, [r5, #0]
 8008a96:	f852 8023 	ldr.w	r8, [r2, r3, lsl #2]
 8008a9a:	3204      	adds	r2, #4
 8008a9c:	4640      	mov	r0, r8
 8008a9e:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]
 8008aa2:	f7f8 f987 	bl	8000db4 <__aeabi_fmul>
 8008aa6:	f854 102b 	ldr.w	r1, [r4, fp, lsl #2]
 8008aaa:	f7f8 f87b 	bl	8000ba4 <__addsf3>
 8008aae:	4682      	mov	sl, r0
 8008ab0:	f844 a02b 	str.w	sl, [r4, fp, lsl #2]
 8008ab4:	f8d9 1000 	ldr.w	r1, [r9]
 8008ab8:	4638      	mov	r0, r7
 8008aba:	f7f8 f97b 	bl	8000db4 <__aeabi_fmul>
 8008abe:	4651      	mov	r1, sl
 8008ac0:	f7f8 f870 	bl	8000ba4 <__addsf3>
 8008ac4:	2e01      	cmp	r6, #1
 8008ac6:	f844 002b 	str.w	r0, [r4, fp, lsl #2]
 8008aca:	f000 80f5 	beq.w	8008cb8 <neai_classification+0x49c>
 8008ace:	e01b      	b.n	8008b08 <neai_classification+0x2ec>
 8008ad0:	20000020 	.word	0x20000020
 8008ad4:	20000c5c 	.word	0x20000c5c
 8008ad8:	2000125c 	.word	0x2000125c
 8008adc:	20001260 	.word	0x20001260
 8008ae0:	20000a5c 	.word	0x20000a5c
 8008ae4:	20001264 	.word	0x20001264
 8008ae8:	20000a58 	.word	0x20000a58
 8008aec:	20000c58 	.word	0x20000c58
 8008af0:	20000a44 	.word	0x20000a44
 8008af4:	20000a48 	.word	0x20000a48
 8008af8:	20000a58 	.word	0x20000a58
 8008afc:	20000a3c 	.word	0x20000a3c
 8008b00:	20000a4c 	.word	0x20000a4c
 8008b04:	20000a18 	.word	0x20000a18
 8008b08:	6869      	ldr	r1, [r5, #4]
 8008b0a:	f10b 0a01 	add.w	sl, fp, #1
 8008b0e:	4640      	mov	r0, r8
 8008b10:	f7f8 f950 	bl	8000db4 <__aeabi_fmul>
 8008b14:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 8008b18:	f7f8 f844 	bl	8000ba4 <__addsf3>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 8008b22:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008b26:	4638      	mov	r0, r7
 8008b28:	9305      	str	r3, [sp, #20]
 8008b2a:	f7f8 f943 	bl	8000db4 <__aeabi_fmul>
 8008b2e:	9b05      	ldr	r3, [sp, #20]
 8008b30:	4619      	mov	r1, r3
 8008b32:	f7f8 f837 	bl	8000ba4 <__addsf3>
 8008b36:	2e02      	cmp	r6, #2
 8008b38:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 8008b3c:	f000 80bc 	beq.w	8008cb8 <neai_classification+0x49c>
 8008b40:	68a9      	ldr	r1, [r5, #8]
 8008b42:	f10b 0a02 	add.w	sl, fp, #2
 8008b46:	4640      	mov	r0, r8
 8008b48:	f7f8 f934 	bl	8000db4 <__aeabi_fmul>
 8008b4c:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 8008b50:	f7f8 f828 	bl	8000ba4 <__addsf3>
 8008b54:	4603      	mov	r3, r0
 8008b56:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 8008b5a:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8008b5e:	4638      	mov	r0, r7
 8008b60:	9305      	str	r3, [sp, #20]
 8008b62:	f7f8 f927 	bl	8000db4 <__aeabi_fmul>
 8008b66:	9b05      	ldr	r3, [sp, #20]
 8008b68:	4619      	mov	r1, r3
 8008b6a:	f7f8 f81b 	bl	8000ba4 <__addsf3>
 8008b6e:	2e03      	cmp	r6, #3
 8008b70:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 8008b74:	f000 80a0 	beq.w	8008cb8 <neai_classification+0x49c>
 8008b78:	68e9      	ldr	r1, [r5, #12]
 8008b7a:	f10b 0a03 	add.w	sl, fp, #3
 8008b7e:	4640      	mov	r0, r8
 8008b80:	f7f8 f918 	bl	8000db4 <__aeabi_fmul>
 8008b84:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 8008b88:	f7f8 f80c 	bl	8000ba4 <__addsf3>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 8008b92:	f8d9 100c 	ldr.w	r1, [r9, #12]
 8008b96:	4638      	mov	r0, r7
 8008b98:	9305      	str	r3, [sp, #20]
 8008b9a:	f7f8 f90b 	bl	8000db4 <__aeabi_fmul>
 8008b9e:	9b05      	ldr	r3, [sp, #20]
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	f7f7 ffff 	bl	8000ba4 <__addsf3>
 8008ba6:	2e04      	cmp	r6, #4
 8008ba8:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 8008bac:	f000 8084 	beq.w	8008cb8 <neai_classification+0x49c>
 8008bb0:	6929      	ldr	r1, [r5, #16]
 8008bb2:	f10b 0a04 	add.w	sl, fp, #4
 8008bb6:	4640      	mov	r0, r8
 8008bb8:	f7f8 f8fc 	bl	8000db4 <__aeabi_fmul>
 8008bbc:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 8008bc0:	f7f7 fff0 	bl	8000ba4 <__addsf3>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 8008bca:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8008bce:	4638      	mov	r0, r7
 8008bd0:	9305      	str	r3, [sp, #20]
 8008bd2:	f7f8 f8ef 	bl	8000db4 <__aeabi_fmul>
 8008bd6:	9b05      	ldr	r3, [sp, #20]
 8008bd8:	4619      	mov	r1, r3
 8008bda:	f7f7 ffe3 	bl	8000ba4 <__addsf3>
 8008bde:	2e05      	cmp	r6, #5
 8008be0:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 8008be4:	d068      	beq.n	8008cb8 <neai_classification+0x49c>
 8008be6:	6969      	ldr	r1, [r5, #20]
 8008be8:	f10b 0a05 	add.w	sl, fp, #5
 8008bec:	4640      	mov	r0, r8
 8008bee:	f7f8 f8e1 	bl	8000db4 <__aeabi_fmul>
 8008bf2:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 8008bf6:	f7f7 ffd5 	bl	8000ba4 <__addsf3>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 8008c00:	f8d9 1014 	ldr.w	r1, [r9, #20]
 8008c04:	4638      	mov	r0, r7
 8008c06:	9305      	str	r3, [sp, #20]
 8008c08:	f7f8 f8d4 	bl	8000db4 <__aeabi_fmul>
 8008c0c:	9b05      	ldr	r3, [sp, #20]
 8008c0e:	4619      	mov	r1, r3
 8008c10:	f7f7 ffc8 	bl	8000ba4 <__addsf3>
 8008c14:	2e06      	cmp	r6, #6
 8008c16:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 8008c1a:	d04d      	beq.n	8008cb8 <neai_classification+0x49c>
 8008c1c:	69a9      	ldr	r1, [r5, #24]
 8008c1e:	f10b 0a06 	add.w	sl, fp, #6
 8008c22:	4640      	mov	r0, r8
 8008c24:	f7f8 f8c6 	bl	8000db4 <__aeabi_fmul>
 8008c28:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 8008c2c:	f7f7 ffba 	bl	8000ba4 <__addsf3>
 8008c30:	4603      	mov	r3, r0
 8008c32:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 8008c36:	f8d9 1018 	ldr.w	r1, [r9, #24]
 8008c3a:	4638      	mov	r0, r7
 8008c3c:	9305      	str	r3, [sp, #20]
 8008c3e:	f7f8 f8b9 	bl	8000db4 <__aeabi_fmul>
 8008c42:	9b05      	ldr	r3, [sp, #20]
 8008c44:	4619      	mov	r1, r3
 8008c46:	f7f7 ffad 	bl	8000ba4 <__addsf3>
 8008c4a:	2e07      	cmp	r6, #7
 8008c4c:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 8008c50:	d032      	beq.n	8008cb8 <neai_classification+0x49c>
 8008c52:	69e9      	ldr	r1, [r5, #28]
 8008c54:	f10b 0a07 	add.w	sl, fp, #7
 8008c58:	4640      	mov	r0, r8
 8008c5a:	f7f8 f8ab 	bl	8000db4 <__aeabi_fmul>
 8008c5e:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
 8008c62:	f7f7 ff9f 	bl	8000ba4 <__addsf3>
 8008c66:	4603      	mov	r3, r0
 8008c68:	f844 302a 	str.w	r3, [r4, sl, lsl #2]
 8008c6c:	f8d9 101c 	ldr.w	r1, [r9, #28]
 8008c70:	4638      	mov	r0, r7
 8008c72:	9305      	str	r3, [sp, #20]
 8008c74:	f7f8 f89e 	bl	8000db4 <__aeabi_fmul>
 8008c78:	9b05      	ldr	r3, [sp, #20]
 8008c7a:	4619      	mov	r1, r3
 8008c7c:	f7f7 ff92 	bl	8000ba4 <__addsf3>
 8008c80:	2e08      	cmp	r6, #8
 8008c82:	f844 002a 	str.w	r0, [r4, sl, lsl #2]
 8008c86:	d017      	beq.n	8008cb8 <neai_classification+0x49c>
 8008c88:	6a29      	ldr	r1, [r5, #32]
 8008c8a:	4640      	mov	r0, r8
 8008c8c:	f10b 0808 	add.w	r8, fp, #8
 8008c90:	f7f8 f890 	bl	8000db4 <__aeabi_fmul>
 8008c94:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
 8008c98:	f7f7 ff84 	bl	8000ba4 <__addsf3>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	4638      	mov	r0, r7
 8008ca0:	461f      	mov	r7, r3
 8008ca2:	f844 3028 	str.w	r3, [r4, r8, lsl #2]
 8008ca6:	f8d9 1020 	ldr.w	r1, [r9, #32]
 8008caa:	f7f8 f883 	bl	8000db4 <__aeabi_fmul>
 8008cae:	4639      	mov	r1, r7
 8008cb0:	f7f7 ff78 	bl	8000ba4 <__addsf3>
 8008cb4:	f844 0028 	str.w	r0, [r4, r8, lsl #2]
 8008cb8:	9a03      	ldr	r2, [sp, #12]
 8008cba:	9b00      	ldr	r3, [sp, #0]
 8008cbc:	4415      	add	r5, r2
 8008cbe:	4491      	add	r9, r2
 8008cc0:	9a01      	ldr	r2, [sp, #4]
 8008cc2:	3302      	adds	r3, #2
 8008cc4:	429a      	cmp	r2, r3
 8008cc6:	9300      	str	r3, [sp, #0]
 8008cc8:	f47f aee2 	bne.w	8008a90 <neai_classification+0x274>
 8008ccc:	e9dd 8a06 	ldrd	r8, sl, [sp, #24]
 8008cd0:	9f08      	ldr	r7, [sp, #32]
 8008cd2:	fb02 a106 	mla	r1, r2, r6, sl
 8008cd6:	f10b 0a02 	add.w	sl, fp, #2
 8008cda:	f8cd a000 	str.w	sl, [sp]
 8008cde:	4692      	mov	sl, r2
 8008ce0:	1e7b      	subs	r3, r7, #1
 8008ce2:	eb08 0581 	add.w	r5, r8, r1, lsl #2
 8008ce6:	9306      	str	r3, [sp, #24]
 8008ce8:	f102 4880 	add.w	r8, r2, #1073741824	@ 0x40000000
 8008cec:	4bc3      	ldr	r3, [pc, #780]	@ (8008ffc <neai_classification+0x7e0>)
 8008cee:	f108 38ff 	add.w	r8, r8, #4294967295
 8008cf2:	eb03 0888 	add.w	r8, r3, r8, lsl #2
 8008cf6:	f10b 0303 	add.w	r3, fp, #3
 8008cfa:	9301      	str	r3, [sp, #4]
 8008cfc:	f10b 0304 	add.w	r3, fp, #4
 8008d00:	9303      	str	r3, [sp, #12]
 8008d02:	f10b 0305 	add.w	r3, fp, #5
 8008d06:	9305      	str	r3, [sp, #20]
 8008d08:	f10b 0306 	add.w	r3, fp, #6
 8008d0c:	9307      	str	r3, [sp, #28]
 8008d0e:	f10b 0307 	add.w	r3, fp, #7
 8008d12:	9308      	str	r3, [sp, #32]
 8008d14:	f10b 0308 	add.w	r3, fp, #8
 8008d18:	f10b 0901 	add.w	r9, fp, #1
 8008d1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d1e:	f858 7f04 	ldr.w	r7, [r8, #4]!
 8008d22:	6829      	ldr	r1, [r5, #0]
 8008d24:	4638      	mov	r0, r7
 8008d26:	f7f8 f845 	bl	8000db4 <__aeabi_fmul>
 8008d2a:	f854 102b 	ldr.w	r1, [r4, fp, lsl #2]
 8008d2e:	f7f7 ff39 	bl	8000ba4 <__addsf3>
 8008d32:	2e01      	cmp	r6, #1
 8008d34:	f844 002b 	str.w	r0, [r4, fp, lsl #2]
 8008d38:	d06a      	beq.n	8008e10 <neai_classification+0x5f4>
 8008d3a:	6869      	ldr	r1, [r5, #4]
 8008d3c:	4638      	mov	r0, r7
 8008d3e:	f7f8 f839 	bl	8000db4 <__aeabi_fmul>
 8008d42:	f854 1029 	ldr.w	r1, [r4, r9, lsl #2]
 8008d46:	f7f7 ff2d 	bl	8000ba4 <__addsf3>
 8008d4a:	2e02      	cmp	r6, #2
 8008d4c:	f844 0029 	str.w	r0, [r4, r9, lsl #2]
 8008d50:	d05e      	beq.n	8008e10 <neai_classification+0x5f4>
 8008d52:	68a9      	ldr	r1, [r5, #8]
 8008d54:	4638      	mov	r0, r7
 8008d56:	f7f8 f82d 	bl	8000db4 <__aeabi_fmul>
 8008d5a:	9b00      	ldr	r3, [sp, #0]
 8008d5c:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8008d60:	f7f7 ff20 	bl	8000ba4 <__addsf3>
 8008d64:	9b00      	ldr	r3, [sp, #0]
 8008d66:	2e03      	cmp	r6, #3
 8008d68:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 8008d6c:	d050      	beq.n	8008e10 <neai_classification+0x5f4>
 8008d6e:	68e9      	ldr	r1, [r5, #12]
 8008d70:	4638      	mov	r0, r7
 8008d72:	f7f8 f81f 	bl	8000db4 <__aeabi_fmul>
 8008d76:	9b01      	ldr	r3, [sp, #4]
 8008d78:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8008d7c:	f7f7 ff12 	bl	8000ba4 <__addsf3>
 8008d80:	9b01      	ldr	r3, [sp, #4]
 8008d82:	2e04      	cmp	r6, #4
 8008d84:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 8008d88:	d042      	beq.n	8008e10 <neai_classification+0x5f4>
 8008d8a:	6929      	ldr	r1, [r5, #16]
 8008d8c:	4638      	mov	r0, r7
 8008d8e:	f7f8 f811 	bl	8000db4 <__aeabi_fmul>
 8008d92:	9b03      	ldr	r3, [sp, #12]
 8008d94:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8008d98:	f7f7 ff04 	bl	8000ba4 <__addsf3>
 8008d9c:	9b03      	ldr	r3, [sp, #12]
 8008d9e:	2e05      	cmp	r6, #5
 8008da0:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 8008da4:	d034      	beq.n	8008e10 <neai_classification+0x5f4>
 8008da6:	6969      	ldr	r1, [r5, #20]
 8008da8:	4638      	mov	r0, r7
 8008daa:	f7f8 f803 	bl	8000db4 <__aeabi_fmul>
 8008dae:	9b05      	ldr	r3, [sp, #20]
 8008db0:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8008db4:	f7f7 fef6 	bl	8000ba4 <__addsf3>
 8008db8:	9b05      	ldr	r3, [sp, #20]
 8008dba:	2e06      	cmp	r6, #6
 8008dbc:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 8008dc0:	d026      	beq.n	8008e10 <neai_classification+0x5f4>
 8008dc2:	69a9      	ldr	r1, [r5, #24]
 8008dc4:	4638      	mov	r0, r7
 8008dc6:	f7f7 fff5 	bl	8000db4 <__aeabi_fmul>
 8008dca:	9b07      	ldr	r3, [sp, #28]
 8008dcc:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8008dd0:	f7f7 fee8 	bl	8000ba4 <__addsf3>
 8008dd4:	9b07      	ldr	r3, [sp, #28]
 8008dd6:	2e07      	cmp	r6, #7
 8008dd8:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 8008ddc:	d018      	beq.n	8008e10 <neai_classification+0x5f4>
 8008dde:	69e9      	ldr	r1, [r5, #28]
 8008de0:	4638      	mov	r0, r7
 8008de2:	f7f7 ffe7 	bl	8000db4 <__aeabi_fmul>
 8008de6:	9b08      	ldr	r3, [sp, #32]
 8008de8:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8008dec:	f7f7 feda 	bl	8000ba4 <__addsf3>
 8008df0:	9b08      	ldr	r3, [sp, #32]
 8008df2:	2e08      	cmp	r6, #8
 8008df4:	f844 0023 	str.w	r0, [r4, r3, lsl #2]
 8008df8:	d00a      	beq.n	8008e10 <neai_classification+0x5f4>
 8008dfa:	6a29      	ldr	r1, [r5, #32]
 8008dfc:	4638      	mov	r0, r7
 8008dfe:	f7f7 ffd9 	bl	8000db4 <__aeabi_fmul>
 8008e02:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8008e04:	f854 1027 	ldr.w	r1, [r4, r7, lsl #2]
 8008e08:	f7f7 fecc 	bl	8000ba4 <__addsf3>
 8008e0c:	f844 0027 	str.w	r0, [r4, r7, lsl #2]
 8008e10:	9b04      	ldr	r3, [sp, #16]
 8008e12:	f10a 0a01 	add.w	sl, sl, #1
 8008e16:	441d      	add	r5, r3
 8008e18:	9b06      	ldr	r3, [sp, #24]
 8008e1a:	4553      	cmp	r3, sl
 8008e1c:	f73f af7f 	bgt.w	8008d1e <neai_classification+0x502>
 8008e20:	f854 002b 	ldr.w	r0, [r4, fp, lsl #2]
 8008e24:	f7f7 fb18 	bl	8000458 <__aeabi_f2d>
 8008e28:	f004 fef4 	bl	800dc14 <tanh>
 8008e2c:	f7f7 fe64 	bl	8000af8 <__aeabi_d2f>
 8008e30:	2e01      	cmp	r6, #1
 8008e32:	f844 002b 	str.w	r0, [r4, fp, lsl #2]
 8008e36:	d06d      	beq.n	8008f14 <neai_classification+0x6f8>
 8008e38:	f10b 0501 	add.w	r5, fp, #1
 8008e3c:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8008e40:	f7f7 fb0a 	bl	8000458 <__aeabi_f2d>
 8008e44:	f004 fee6 	bl	800dc14 <tanh>
 8008e48:	f7f7 fe56 	bl	8000af8 <__aeabi_d2f>
 8008e4c:	2e02      	cmp	r6, #2
 8008e4e:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 8008e52:	d05f      	beq.n	8008f14 <neai_classification+0x6f8>
 8008e54:	f10b 0502 	add.w	r5, fp, #2
 8008e58:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8008e5c:	f7f7 fafc 	bl	8000458 <__aeabi_f2d>
 8008e60:	f004 fed8 	bl	800dc14 <tanh>
 8008e64:	f7f7 fe48 	bl	8000af8 <__aeabi_d2f>
 8008e68:	2e03      	cmp	r6, #3
 8008e6a:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 8008e6e:	d051      	beq.n	8008f14 <neai_classification+0x6f8>
 8008e70:	f10b 0503 	add.w	r5, fp, #3
 8008e74:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8008e78:	f7f7 faee 	bl	8000458 <__aeabi_f2d>
 8008e7c:	f004 feca 	bl	800dc14 <tanh>
 8008e80:	f7f7 fe3a 	bl	8000af8 <__aeabi_d2f>
 8008e84:	2e04      	cmp	r6, #4
 8008e86:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 8008e8a:	d043      	beq.n	8008f14 <neai_classification+0x6f8>
 8008e8c:	f10b 0504 	add.w	r5, fp, #4
 8008e90:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8008e94:	f7f7 fae0 	bl	8000458 <__aeabi_f2d>
 8008e98:	f004 febc 	bl	800dc14 <tanh>
 8008e9c:	f7f7 fe2c 	bl	8000af8 <__aeabi_d2f>
 8008ea0:	2e05      	cmp	r6, #5
 8008ea2:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 8008ea6:	d035      	beq.n	8008f14 <neai_classification+0x6f8>
 8008ea8:	f10b 0505 	add.w	r5, fp, #5
 8008eac:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8008eb0:	f7f7 fad2 	bl	8000458 <__aeabi_f2d>
 8008eb4:	f004 feae 	bl	800dc14 <tanh>
 8008eb8:	f7f7 fe1e 	bl	8000af8 <__aeabi_d2f>
 8008ebc:	2e06      	cmp	r6, #6
 8008ebe:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 8008ec2:	d027      	beq.n	8008f14 <neai_classification+0x6f8>
 8008ec4:	f10b 0506 	add.w	r5, fp, #6
 8008ec8:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8008ecc:	f7f7 fac4 	bl	8000458 <__aeabi_f2d>
 8008ed0:	f004 fea0 	bl	800dc14 <tanh>
 8008ed4:	f7f7 fe10 	bl	8000af8 <__aeabi_d2f>
 8008ed8:	2e07      	cmp	r6, #7
 8008eda:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 8008ede:	d019      	beq.n	8008f14 <neai_classification+0x6f8>
 8008ee0:	f10b 0507 	add.w	r5, fp, #7
 8008ee4:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8008ee8:	f7f7 fab6 	bl	8000458 <__aeabi_f2d>
 8008eec:	f004 fe92 	bl	800dc14 <tanh>
 8008ef0:	f7f7 fe02 	bl	8000af8 <__aeabi_d2f>
 8008ef4:	2e08      	cmp	r6, #8
 8008ef6:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
 8008efa:	d00b      	beq.n	8008f14 <neai_classification+0x6f8>
 8008efc:	f10b 0b08 	add.w	fp, fp, #8
 8008f00:	f854 002b 	ldr.w	r0, [r4, fp, lsl #2]
 8008f04:	f7f7 faa8 	bl	8000458 <__aeabi_f2d>
 8008f08:	f004 fe84 	bl	800dc14 <tanh>
 8008f0c:	f7f7 fdf4 	bl	8000af8 <__aeabi_d2f>
 8008f10:	f844 002b 	str.w	r0, [r4, fp, lsl #2]
 8008f14:	4a3a      	ldr	r2, [pc, #232]	@ (8009000 <neai_classification+0x7e4>)
 8008f16:	4b3b      	ldr	r3, [pc, #236]	@ (8009004 <neai_classification+0x7e8>)
 8008f18:	f8d2 9000 	ldr.w	r9, [r2]
 8008f1c:	f8d3 8000 	ldr.w	r8, [r3]
 8008f20:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8008f24:	f858 7023 	ldr.w	r7, [r8, r3, lsl #2]
 8008f28:	9a02      	ldr	r2, [sp, #8]
 8008f2a:	3301      	adds	r3, #1
 8008f2c:	6017      	str	r7, [r2, #0]
 8008f2e:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 8008f32:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8008f36:	6056      	str	r6, [r2, #4]
 8008f38:	685d      	ldr	r5, [r3, #4]
 8008f3a:	f1b9 0f00 	cmp.w	r9, #0
 8008f3e:	6095      	str	r5, [r2, #8]
 8008f40:	689c      	ldr	r4, [r3, #8]
 8008f42:	60d4      	str	r4, [r2, #12]
 8008f44:	f340 821c 	ble.w	8009380 <neai_classification+0xb64>
 8008f48:	4b2f      	ldr	r3, [pc, #188]	@ (8009008 <neai_classification+0x7ec>)
 8008f4a:	f8d8 1000 	ldr.w	r1, [r8]
 8008f4e:	f8d3 a000 	ldr.w	sl, [r3]
 8008f52:	4b2e      	ldr	r3, [pc, #184]	@ (800900c <neai_classification+0x7f0>)
 8008f54:	f853 b02a 	ldr.w	fp, [r3, sl, lsl #2]
 8008f58:	4658      	mov	r0, fp
 8008f5a:	f7f7 ff2b 	bl	8000db4 <__aeabi_fmul>
 8008f5e:	4601      	mov	r1, r0
 8008f60:	4638      	mov	r0, r7
 8008f62:	f7f7 fe1f 	bl	8000ba4 <__addsf3>
 8008f66:	4607      	mov	r7, r0
 8008f68:	9b02      	ldr	r3, [sp, #8]
 8008f6a:	4658      	mov	r0, fp
 8008f6c:	601f      	str	r7, [r3, #0]
 8008f6e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008f72:	f7f7 ff1f 	bl	8000db4 <__aeabi_fmul>
 8008f76:	4601      	mov	r1, r0
 8008f78:	4630      	mov	r0, r6
 8008f7a:	f7f7 fe13 	bl	8000ba4 <__addsf3>
 8008f7e:	4606      	mov	r6, r0
 8008f80:	9b02      	ldr	r3, [sp, #8]
 8008f82:	4658      	mov	r0, fp
 8008f84:	605e      	str	r6, [r3, #4]
 8008f86:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8008f8a:	f7f7 ff13 	bl	8000db4 <__aeabi_fmul>
 8008f8e:	4601      	mov	r1, r0
 8008f90:	4628      	mov	r0, r5
 8008f92:	f7f7 fe07 	bl	8000ba4 <__addsf3>
 8008f96:	4605      	mov	r5, r0
 8008f98:	4658      	mov	r0, fp
 8008f9a:	f8dd b008 	ldr.w	fp, [sp, #8]
 8008f9e:	f8cb 5008 	str.w	r5, [fp, #8]
 8008fa2:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8008fa6:	f7f7 ff05 	bl	8000db4 <__aeabi_fmul>
 8008faa:	4601      	mov	r1, r0
 8008fac:	4620      	mov	r0, r4
 8008fae:	f7f7 fdf9 	bl	8000ba4 <__addsf3>
 8008fb2:	f1b9 0f01 	cmp.w	r9, #1
 8008fb6:	4604      	mov	r4, r0
 8008fb8:	f8cb 000c 	str.w	r0, [fp, #12]
 8008fbc:	f000 81e0 	beq.w	8009380 <neai_classification+0xb64>
 8008fc0:	4a12      	ldr	r2, [pc, #72]	@ (800900c <neai_classification+0x7f0>)
 8008fc2:	f10a 0301 	add.w	r3, sl, #1
 8008fc6:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 8008fca:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8008fce:	4658      	mov	r0, fp
 8008fd0:	f7f7 fef0 	bl	8000db4 <__aeabi_fmul>
 8008fd4:	4601      	mov	r1, r0
 8008fd6:	4638      	mov	r0, r7
 8008fd8:	f7f7 fde4 	bl	8000ba4 <__addsf3>
 8008fdc:	4607      	mov	r7, r0
 8008fde:	9b02      	ldr	r3, [sp, #8]
 8008fe0:	4658      	mov	r0, fp
 8008fe2:	601f      	str	r7, [r3, #0]
 8008fe4:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8008fe8:	f7f7 fee4 	bl	8000db4 <__aeabi_fmul>
 8008fec:	4601      	mov	r1, r0
 8008fee:	4630      	mov	r0, r6
 8008ff0:	f7f7 fdd8 	bl	8000ba4 <__addsf3>
 8008ff4:	4606      	mov	r6, r0
 8008ff6:	9b02      	ldr	r3, [sp, #8]
 8008ff8:	e00a      	b.n	8009010 <neai_classification+0x7f4>
 8008ffa:	bf00      	nop
 8008ffc:	20001264 	.word	0x20001264
 8009000:	20000a50 	.word	0x20000a50
 8009004:	20000a54 	.word	0x20000a54
 8009008:	20000a4c 	.word	0x20000a4c
 800900c:	20000a18 	.word	0x20000a18
 8009010:	4658      	mov	r0, fp
 8009012:	605e      	str	r6, [r3, #4]
 8009014:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8009018:	f7f7 fecc 	bl	8000db4 <__aeabi_fmul>
 800901c:	4601      	mov	r1, r0
 800901e:	4628      	mov	r0, r5
 8009020:	f7f7 fdc0 	bl	8000ba4 <__addsf3>
 8009024:	4605      	mov	r5, r0
 8009026:	4658      	mov	r0, fp
 8009028:	f8dd b008 	ldr.w	fp, [sp, #8]
 800902c:	f8cb 5008 	str.w	r5, [fp, #8]
 8009030:	f8d8 101c 	ldr.w	r1, [r8, #28]
 8009034:	f7f7 febe 	bl	8000db4 <__aeabi_fmul>
 8009038:	4601      	mov	r1, r0
 800903a:	4620      	mov	r0, r4
 800903c:	f7f7 fdb2 	bl	8000ba4 <__addsf3>
 8009040:	f1b9 0f02 	cmp.w	r9, #2
 8009044:	4604      	mov	r4, r0
 8009046:	f8cb 000c 	str.w	r0, [fp, #12]
 800904a:	f000 8199 	beq.w	8009380 <neai_classification+0xb64>
 800904e:	4ab9      	ldr	r2, [pc, #740]	@ (8009334 <neai_classification+0xb18>)
 8009050:	f10a 0302 	add.w	r3, sl, #2
 8009054:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 8009058:	f8d8 1020 	ldr.w	r1, [r8, #32]
 800905c:	4658      	mov	r0, fp
 800905e:	f7f7 fea9 	bl	8000db4 <__aeabi_fmul>
 8009062:	4601      	mov	r1, r0
 8009064:	4638      	mov	r0, r7
 8009066:	f7f7 fd9d 	bl	8000ba4 <__addsf3>
 800906a:	4607      	mov	r7, r0
 800906c:	9b02      	ldr	r3, [sp, #8]
 800906e:	4658      	mov	r0, fp
 8009070:	601f      	str	r7, [r3, #0]
 8009072:	f8d8 1024 	ldr.w	r1, [r8, #36]	@ 0x24
 8009076:	f7f7 fe9d 	bl	8000db4 <__aeabi_fmul>
 800907a:	4601      	mov	r1, r0
 800907c:	4630      	mov	r0, r6
 800907e:	f7f7 fd91 	bl	8000ba4 <__addsf3>
 8009082:	4606      	mov	r6, r0
 8009084:	9b02      	ldr	r3, [sp, #8]
 8009086:	4658      	mov	r0, fp
 8009088:	605e      	str	r6, [r3, #4]
 800908a:	f8d8 1028 	ldr.w	r1, [r8, #40]	@ 0x28
 800908e:	f7f7 fe91 	bl	8000db4 <__aeabi_fmul>
 8009092:	4601      	mov	r1, r0
 8009094:	4628      	mov	r0, r5
 8009096:	f7f7 fd85 	bl	8000ba4 <__addsf3>
 800909a:	4605      	mov	r5, r0
 800909c:	4658      	mov	r0, fp
 800909e:	f8dd b008 	ldr.w	fp, [sp, #8]
 80090a2:	f8cb 5008 	str.w	r5, [fp, #8]
 80090a6:	f8d8 102c 	ldr.w	r1, [r8, #44]	@ 0x2c
 80090aa:	f7f7 fe83 	bl	8000db4 <__aeabi_fmul>
 80090ae:	4601      	mov	r1, r0
 80090b0:	4620      	mov	r0, r4
 80090b2:	f7f7 fd77 	bl	8000ba4 <__addsf3>
 80090b6:	f1b9 0f03 	cmp.w	r9, #3
 80090ba:	4604      	mov	r4, r0
 80090bc:	f8cb 000c 	str.w	r0, [fp, #12]
 80090c0:	f000 815e 	beq.w	8009380 <neai_classification+0xb64>
 80090c4:	4a9b      	ldr	r2, [pc, #620]	@ (8009334 <neai_classification+0xb18>)
 80090c6:	f10a 0303 	add.w	r3, sl, #3
 80090ca:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 80090ce:	f8d8 1030 	ldr.w	r1, [r8, #48]	@ 0x30
 80090d2:	4658      	mov	r0, fp
 80090d4:	f7f7 fe6e 	bl	8000db4 <__aeabi_fmul>
 80090d8:	4601      	mov	r1, r0
 80090da:	4638      	mov	r0, r7
 80090dc:	f7f7 fd62 	bl	8000ba4 <__addsf3>
 80090e0:	4607      	mov	r7, r0
 80090e2:	9b02      	ldr	r3, [sp, #8]
 80090e4:	4658      	mov	r0, fp
 80090e6:	601f      	str	r7, [r3, #0]
 80090e8:	f8d8 1034 	ldr.w	r1, [r8, #52]	@ 0x34
 80090ec:	f7f7 fe62 	bl	8000db4 <__aeabi_fmul>
 80090f0:	4601      	mov	r1, r0
 80090f2:	4630      	mov	r0, r6
 80090f4:	f7f7 fd56 	bl	8000ba4 <__addsf3>
 80090f8:	4606      	mov	r6, r0
 80090fa:	9b02      	ldr	r3, [sp, #8]
 80090fc:	4658      	mov	r0, fp
 80090fe:	605e      	str	r6, [r3, #4]
 8009100:	f8d8 1038 	ldr.w	r1, [r8, #56]	@ 0x38
 8009104:	f7f7 fe56 	bl	8000db4 <__aeabi_fmul>
 8009108:	4601      	mov	r1, r0
 800910a:	4628      	mov	r0, r5
 800910c:	f7f7 fd4a 	bl	8000ba4 <__addsf3>
 8009110:	4605      	mov	r5, r0
 8009112:	4658      	mov	r0, fp
 8009114:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009118:	f8cb 5008 	str.w	r5, [fp, #8]
 800911c:	f8d8 103c 	ldr.w	r1, [r8, #60]	@ 0x3c
 8009120:	f7f7 fe48 	bl	8000db4 <__aeabi_fmul>
 8009124:	4601      	mov	r1, r0
 8009126:	4620      	mov	r0, r4
 8009128:	f7f7 fd3c 	bl	8000ba4 <__addsf3>
 800912c:	f1b9 0f04 	cmp.w	r9, #4
 8009130:	4604      	mov	r4, r0
 8009132:	f8cb 000c 	str.w	r0, [fp, #12]
 8009136:	f000 8123 	beq.w	8009380 <neai_classification+0xb64>
 800913a:	4a7e      	ldr	r2, [pc, #504]	@ (8009334 <neai_classification+0xb18>)
 800913c:	f10a 0304 	add.w	r3, sl, #4
 8009140:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 8009144:	f8d8 1040 	ldr.w	r1, [r8, #64]	@ 0x40
 8009148:	4658      	mov	r0, fp
 800914a:	f7f7 fe33 	bl	8000db4 <__aeabi_fmul>
 800914e:	4601      	mov	r1, r0
 8009150:	4638      	mov	r0, r7
 8009152:	f7f7 fd27 	bl	8000ba4 <__addsf3>
 8009156:	4607      	mov	r7, r0
 8009158:	9b02      	ldr	r3, [sp, #8]
 800915a:	4658      	mov	r0, fp
 800915c:	601f      	str	r7, [r3, #0]
 800915e:	f8d8 1044 	ldr.w	r1, [r8, #68]	@ 0x44
 8009162:	f7f7 fe27 	bl	8000db4 <__aeabi_fmul>
 8009166:	4601      	mov	r1, r0
 8009168:	4630      	mov	r0, r6
 800916a:	f7f7 fd1b 	bl	8000ba4 <__addsf3>
 800916e:	4606      	mov	r6, r0
 8009170:	9b02      	ldr	r3, [sp, #8]
 8009172:	4658      	mov	r0, fp
 8009174:	605e      	str	r6, [r3, #4]
 8009176:	f8d8 1048 	ldr.w	r1, [r8, #72]	@ 0x48
 800917a:	f7f7 fe1b 	bl	8000db4 <__aeabi_fmul>
 800917e:	4601      	mov	r1, r0
 8009180:	4628      	mov	r0, r5
 8009182:	f7f7 fd0f 	bl	8000ba4 <__addsf3>
 8009186:	4605      	mov	r5, r0
 8009188:	4658      	mov	r0, fp
 800918a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800918e:	f8cb 5008 	str.w	r5, [fp, #8]
 8009192:	f8d8 104c 	ldr.w	r1, [r8, #76]	@ 0x4c
 8009196:	f7f7 fe0d 	bl	8000db4 <__aeabi_fmul>
 800919a:	4601      	mov	r1, r0
 800919c:	4620      	mov	r0, r4
 800919e:	f7f7 fd01 	bl	8000ba4 <__addsf3>
 80091a2:	f1b9 0f05 	cmp.w	r9, #5
 80091a6:	4604      	mov	r4, r0
 80091a8:	f8cb 000c 	str.w	r0, [fp, #12]
 80091ac:	f000 80e8 	beq.w	8009380 <neai_classification+0xb64>
 80091b0:	4a60      	ldr	r2, [pc, #384]	@ (8009334 <neai_classification+0xb18>)
 80091b2:	f10a 0305 	add.w	r3, sl, #5
 80091b6:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 80091ba:	f8d8 1050 	ldr.w	r1, [r8, #80]	@ 0x50
 80091be:	4658      	mov	r0, fp
 80091c0:	f7f7 fdf8 	bl	8000db4 <__aeabi_fmul>
 80091c4:	4601      	mov	r1, r0
 80091c6:	4638      	mov	r0, r7
 80091c8:	f7f7 fcec 	bl	8000ba4 <__addsf3>
 80091cc:	4607      	mov	r7, r0
 80091ce:	9b02      	ldr	r3, [sp, #8]
 80091d0:	4658      	mov	r0, fp
 80091d2:	601f      	str	r7, [r3, #0]
 80091d4:	f8d8 1054 	ldr.w	r1, [r8, #84]	@ 0x54
 80091d8:	f7f7 fdec 	bl	8000db4 <__aeabi_fmul>
 80091dc:	4601      	mov	r1, r0
 80091de:	4630      	mov	r0, r6
 80091e0:	f7f7 fce0 	bl	8000ba4 <__addsf3>
 80091e4:	4606      	mov	r6, r0
 80091e6:	9b02      	ldr	r3, [sp, #8]
 80091e8:	4658      	mov	r0, fp
 80091ea:	605e      	str	r6, [r3, #4]
 80091ec:	f8d8 1058 	ldr.w	r1, [r8, #88]	@ 0x58
 80091f0:	f7f7 fde0 	bl	8000db4 <__aeabi_fmul>
 80091f4:	4601      	mov	r1, r0
 80091f6:	4628      	mov	r0, r5
 80091f8:	f7f7 fcd4 	bl	8000ba4 <__addsf3>
 80091fc:	4605      	mov	r5, r0
 80091fe:	4658      	mov	r0, fp
 8009200:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009204:	f8cb 5008 	str.w	r5, [fp, #8]
 8009208:	f8d8 105c 	ldr.w	r1, [r8, #92]	@ 0x5c
 800920c:	f7f7 fdd2 	bl	8000db4 <__aeabi_fmul>
 8009210:	4601      	mov	r1, r0
 8009212:	4620      	mov	r0, r4
 8009214:	f7f7 fcc6 	bl	8000ba4 <__addsf3>
 8009218:	f1b9 0f06 	cmp.w	r9, #6
 800921c:	4604      	mov	r4, r0
 800921e:	f8cb 000c 	str.w	r0, [fp, #12]
 8009222:	f000 80ad 	beq.w	8009380 <neai_classification+0xb64>
 8009226:	4a43      	ldr	r2, [pc, #268]	@ (8009334 <neai_classification+0xb18>)
 8009228:	f10a 0306 	add.w	r3, sl, #6
 800922c:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 8009230:	f8d8 1060 	ldr.w	r1, [r8, #96]	@ 0x60
 8009234:	4658      	mov	r0, fp
 8009236:	f7f7 fdbd 	bl	8000db4 <__aeabi_fmul>
 800923a:	4601      	mov	r1, r0
 800923c:	4638      	mov	r0, r7
 800923e:	f7f7 fcb1 	bl	8000ba4 <__addsf3>
 8009242:	4607      	mov	r7, r0
 8009244:	9b02      	ldr	r3, [sp, #8]
 8009246:	4658      	mov	r0, fp
 8009248:	601f      	str	r7, [r3, #0]
 800924a:	f8d8 1064 	ldr.w	r1, [r8, #100]	@ 0x64
 800924e:	f7f7 fdb1 	bl	8000db4 <__aeabi_fmul>
 8009252:	4601      	mov	r1, r0
 8009254:	4630      	mov	r0, r6
 8009256:	f7f7 fca5 	bl	8000ba4 <__addsf3>
 800925a:	4606      	mov	r6, r0
 800925c:	9b02      	ldr	r3, [sp, #8]
 800925e:	4658      	mov	r0, fp
 8009260:	605e      	str	r6, [r3, #4]
 8009262:	f8d8 1068 	ldr.w	r1, [r8, #104]	@ 0x68
 8009266:	f7f7 fda5 	bl	8000db4 <__aeabi_fmul>
 800926a:	4601      	mov	r1, r0
 800926c:	4628      	mov	r0, r5
 800926e:	f7f7 fc99 	bl	8000ba4 <__addsf3>
 8009272:	4605      	mov	r5, r0
 8009274:	4658      	mov	r0, fp
 8009276:	f8dd b008 	ldr.w	fp, [sp, #8]
 800927a:	f8cb 5008 	str.w	r5, [fp, #8]
 800927e:	f8d8 106c 	ldr.w	r1, [r8, #108]	@ 0x6c
 8009282:	f7f7 fd97 	bl	8000db4 <__aeabi_fmul>
 8009286:	4601      	mov	r1, r0
 8009288:	4620      	mov	r0, r4
 800928a:	f7f7 fc8b 	bl	8000ba4 <__addsf3>
 800928e:	f1b9 0f07 	cmp.w	r9, #7
 8009292:	4604      	mov	r4, r0
 8009294:	f8cb 000c 	str.w	r0, [fp, #12]
 8009298:	d072      	beq.n	8009380 <neai_classification+0xb64>
 800929a:	4a26      	ldr	r2, [pc, #152]	@ (8009334 <neai_classification+0xb18>)
 800929c:	f10a 0307 	add.w	r3, sl, #7
 80092a0:	f852 b023 	ldr.w	fp, [r2, r3, lsl #2]
 80092a4:	f8d8 1070 	ldr.w	r1, [r8, #112]	@ 0x70
 80092a8:	4658      	mov	r0, fp
 80092aa:	f7f7 fd83 	bl	8000db4 <__aeabi_fmul>
 80092ae:	4601      	mov	r1, r0
 80092b0:	4638      	mov	r0, r7
 80092b2:	f7f7 fc77 	bl	8000ba4 <__addsf3>
 80092b6:	4607      	mov	r7, r0
 80092b8:	9b02      	ldr	r3, [sp, #8]
 80092ba:	4658      	mov	r0, fp
 80092bc:	601f      	str	r7, [r3, #0]
 80092be:	f8d8 1074 	ldr.w	r1, [r8, #116]	@ 0x74
 80092c2:	f7f7 fd77 	bl	8000db4 <__aeabi_fmul>
 80092c6:	4601      	mov	r1, r0
 80092c8:	4630      	mov	r0, r6
 80092ca:	f7f7 fc6b 	bl	8000ba4 <__addsf3>
 80092ce:	4606      	mov	r6, r0
 80092d0:	9b02      	ldr	r3, [sp, #8]
 80092d2:	4658      	mov	r0, fp
 80092d4:	605e      	str	r6, [r3, #4]
 80092d6:	f8d8 1078 	ldr.w	r1, [r8, #120]	@ 0x78
 80092da:	f7f7 fd6b 	bl	8000db4 <__aeabi_fmul>
 80092de:	4601      	mov	r1, r0
 80092e0:	4628      	mov	r0, r5
 80092e2:	f7f7 fc5f 	bl	8000ba4 <__addsf3>
 80092e6:	4605      	mov	r5, r0
 80092e8:	4658      	mov	r0, fp
 80092ea:	f8dd b008 	ldr.w	fp, [sp, #8]
 80092ee:	f8cb 5008 	str.w	r5, [fp, #8]
 80092f2:	f8d8 107c 	ldr.w	r1, [r8, #124]	@ 0x7c
 80092f6:	f7f7 fd5d 	bl	8000db4 <__aeabi_fmul>
 80092fa:	4601      	mov	r1, r0
 80092fc:	4620      	mov	r0, r4
 80092fe:	f7f7 fc51 	bl	8000ba4 <__addsf3>
 8009302:	f1b9 0f08 	cmp.w	r9, #8
 8009306:	4604      	mov	r4, r0
 8009308:	f8cb 000c 	str.w	r0, [fp, #12]
 800930c:	d038      	beq.n	8009380 <neai_classification+0xb64>
 800930e:	4a09      	ldr	r2, [pc, #36]	@ (8009334 <neai_classification+0xb18>)
 8009310:	f10a 0308 	add.w	r3, sl, #8
 8009314:	f852 9023 	ldr.w	r9, [r2, r3, lsl #2]
 8009318:	f8d8 1080 	ldr.w	r1, [r8, #128]	@ 0x80
 800931c:	4648      	mov	r0, r9
 800931e:	f7f7 fd49 	bl	8000db4 <__aeabi_fmul>
 8009322:	4601      	mov	r1, r0
 8009324:	4638      	mov	r0, r7
 8009326:	f7f7 fc3d 	bl	8000ba4 <__addsf3>
 800932a:	4607      	mov	r7, r0
 800932c:	f8cb 7000 	str.w	r7, [fp]
 8009330:	e002      	b.n	8009338 <neai_classification+0xb1c>
 8009332:	bf00      	nop
 8009334:	20000a18 	.word	0x20000a18
 8009338:	f8d8 1084 	ldr.w	r1, [r8, #132]	@ 0x84
 800933c:	4648      	mov	r0, r9
 800933e:	f7f7 fd39 	bl	8000db4 <__aeabi_fmul>
 8009342:	4601      	mov	r1, r0
 8009344:	4630      	mov	r0, r6
 8009346:	f7f7 fc2d 	bl	8000ba4 <__addsf3>
 800934a:	4606      	mov	r6, r0
 800934c:	f8cb 6004 	str.w	r6, [fp, #4]
 8009350:	f8d8 1088 	ldr.w	r1, [r8, #136]	@ 0x88
 8009354:	4648      	mov	r0, r9
 8009356:	f7f7 fd2d 	bl	8000db4 <__aeabi_fmul>
 800935a:	4601      	mov	r1, r0
 800935c:	4628      	mov	r0, r5
 800935e:	f7f7 fc21 	bl	8000ba4 <__addsf3>
 8009362:	4605      	mov	r5, r0
 8009364:	f8cb 5008 	str.w	r5, [fp, #8]
 8009368:	f8d8 108c 	ldr.w	r1, [r8, #140]	@ 0x8c
 800936c:	4648      	mov	r0, r9
 800936e:	f7f7 fd21 	bl	8000db4 <__aeabi_fmul>
 8009372:	4601      	mov	r1, r0
 8009374:	4620      	mov	r0, r4
 8009376:	f7f7 fc15 	bl	8000ba4 <__addsf3>
 800937a:	4604      	mov	r4, r0
 800937c:	f8cb 000c 	str.w	r0, [fp, #12]
 8009380:	4639      	mov	r1, r7
 8009382:	4630      	mov	r0, r6
 8009384:	f7f7 fed2 	bl	800112c <__aeabi_fcmpgt>
 8009388:	b900      	cbnz	r0, 800938c <neai_classification+0xb70>
 800938a:	463e      	mov	r6, r7
 800938c:	4629      	mov	r1, r5
 800938e:	4630      	mov	r0, r6
 8009390:	f7f7 feae 	bl	80010f0 <__aeabi_fcmplt>
 8009394:	b900      	cbnz	r0, 8009398 <neai_classification+0xb7c>
 8009396:	4635      	mov	r5, r6
 8009398:	4621      	mov	r1, r4
 800939a:	4628      	mov	r0, r5
 800939c:	f7f7 fea8 	bl	80010f0 <__aeabi_fcmplt>
 80093a0:	b900      	cbnz	r0, 80093a4 <neai_classification+0xb88>
 80093a2:	462c      	mov	r4, r5
 80093a4:	2700      	movs	r7, #0
 80093a6:	9b02      	ldr	r3, [sp, #8]
 80093a8:	4e33      	ldr	r6, [pc, #204]	@ (8009478 <neai_classification+0xc5c>)
 80093aa:	f1a3 0804 	sub.w	r8, r3, #4
 80093ae:	f103 050c 	add.w	r5, r3, #12
 80093b2:	f858 0f04 	ldr.w	r0, [r8, #4]!
 80093b6:	4621      	mov	r1, r4
 80093b8:	f7f7 fbf2 	bl	8000ba0 <__aeabi_fsub>
 80093bc:	4631      	mov	r1, r6
 80093be:	f7f7 fcf9 	bl	8000db4 <__aeabi_fmul>
 80093c2:	f004 fcb7 	bl	800dd34 <expf>
 80093c6:	4601      	mov	r1, r0
 80093c8:	4638      	mov	r0, r7
 80093ca:	f8c8 1000 	str.w	r1, [r8]
 80093ce:	f7f7 fbe9 	bl	8000ba4 <__addsf3>
 80093d2:	45a8      	cmp	r8, r5
 80093d4:	4607      	mov	r7, r0
 80093d6:	d1ec      	bne.n	80093b2 <neai_classification+0xb96>
 80093d8:	4601      	mov	r1, r0
 80093da:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80093de:	f7f7 fd9d 	bl	8000f1c <__aeabi_fdiv>
 80093e2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80093e6:	4606      	mov	r6, r0
 80093e8:	f8d8 1000 	ldr.w	r1, [r8]
 80093ec:	f7f7 fce2 	bl	8000db4 <__aeabi_fmul>
 80093f0:	4607      	mov	r7, r0
 80093f2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80093f6:	4630      	mov	r0, r6
 80093f8:	f8c8 7000 	str.w	r7, [r8]
 80093fc:	f7f7 fcda 	bl	8000db4 <__aeabi_fmul>
 8009400:	4604      	mov	r4, r0
 8009402:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8009406:	4630      	mov	r0, r6
 8009408:	f8c8 4004 	str.w	r4, [r8, #4]
 800940c:	f7f7 fcd2 	bl	8000db4 <__aeabi_fmul>
 8009410:	4605      	mov	r5, r0
 8009412:	f8d8 100c 	ldr.w	r1, [r8, #12]
 8009416:	4630      	mov	r0, r6
 8009418:	f8c8 5008 	str.w	r5, [r8, #8]
 800941c:	f7f7 fcca 	bl	8000db4 <__aeabi_fmul>
 8009420:	4639      	mov	r1, r7
 8009422:	4606      	mov	r6, r0
 8009424:	f8c8 000c 	str.w	r0, [r8, #12]
 8009428:	4620      	mov	r0, r4
 800942a:	f7f7 fe7f 	bl	800112c <__aeabi_fcmpgt>
 800942e:	bb00      	cbnz	r0, 8009472 <neai_classification+0xc56>
 8009430:	463c      	mov	r4, r7
 8009432:	2701      	movs	r7, #1
 8009434:	4629      	mov	r1, r5
 8009436:	4620      	mov	r0, r4
 8009438:	f7f7 fe5a 	bl	80010f0 <__aeabi_fcmplt>
 800943c:	b9b8      	cbnz	r0, 800946e <neai_classification+0xc52>
 800943e:	4625      	mov	r5, r4
 8009440:	4631      	mov	r1, r6
 8009442:	4628      	mov	r0, r5
 8009444:	f7f7 fe54 	bl	80010f0 <__aeabi_fcmplt>
 8009448:	2800      	cmp	r0, #0
 800944a:	bf18      	it	ne
 800944c:	2704      	movne	r7, #4
 800944e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009450:	801f      	strh	r7, [r3, #0]
 8009452:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009454:	b00d      	add	sp, #52	@ 0x34
 8009456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800945a:	2f02      	cmp	r7, #2
 800945c:	f04f 0b01 	mov.w	fp, #1
 8009460:	f47f aa34 	bne.w	80088cc <neai_classification+0xb0>
 8009464:	9f06      	ldr	r7, [sp, #24]
 8009466:	e9dd 5604 	ldrd	r5, r6, [sp, #16]
 800946a:	f7ff ba96 	b.w	800899a <neai_classification+0x17e>
 800946e:	2703      	movs	r7, #3
 8009470:	e7e6      	b.n	8009440 <neai_classification+0xc24>
 8009472:	2702      	movs	r7, #2
 8009474:	e7de      	b.n	8009434 <neai_classification+0xc18>
 8009476:	bf00      	nop
 8009478:	40a00000 	.word	0x40a00000

0800947c <__cvt>:
 800947c:	2b00      	cmp	r3, #0
 800947e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009482:	461d      	mov	r5, r3
 8009484:	bfbb      	ittet	lt
 8009486:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800948a:	461d      	movlt	r5, r3
 800948c:	2300      	movge	r3, #0
 800948e:	232d      	movlt	r3, #45	@ 0x2d
 8009490:	b088      	sub	sp, #32
 8009492:	4614      	mov	r4, r2
 8009494:	bfb8      	it	lt
 8009496:	4614      	movlt	r4, r2
 8009498:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800949a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800949c:	7013      	strb	r3, [r2, #0]
 800949e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80094a0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80094a4:	f023 0820 	bic.w	r8, r3, #32
 80094a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80094ac:	d005      	beq.n	80094ba <__cvt+0x3e>
 80094ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80094b2:	d100      	bne.n	80094b6 <__cvt+0x3a>
 80094b4:	3601      	adds	r6, #1
 80094b6:	2302      	movs	r3, #2
 80094b8:	e000      	b.n	80094bc <__cvt+0x40>
 80094ba:	2303      	movs	r3, #3
 80094bc:	aa07      	add	r2, sp, #28
 80094be:	9204      	str	r2, [sp, #16]
 80094c0:	aa06      	add	r2, sp, #24
 80094c2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80094c6:	e9cd 3600 	strd	r3, r6, [sp]
 80094ca:	4622      	mov	r2, r4
 80094cc:	462b      	mov	r3, r5
 80094ce:	f001 f98f 	bl	800a7f0 <_dtoa_r>
 80094d2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80094d6:	4607      	mov	r7, r0
 80094d8:	d119      	bne.n	800950e <__cvt+0x92>
 80094da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80094dc:	07db      	lsls	r3, r3, #31
 80094de:	d50e      	bpl.n	80094fe <__cvt+0x82>
 80094e0:	eb00 0906 	add.w	r9, r0, r6
 80094e4:	2200      	movs	r2, #0
 80094e6:	2300      	movs	r3, #0
 80094e8:	4620      	mov	r0, r4
 80094ea:	4629      	mov	r1, r5
 80094ec:	f7f7 fa74 	bl	80009d8 <__aeabi_dcmpeq>
 80094f0:	b108      	cbz	r0, 80094f6 <__cvt+0x7a>
 80094f2:	f8cd 901c 	str.w	r9, [sp, #28]
 80094f6:	2230      	movs	r2, #48	@ 0x30
 80094f8:	9b07      	ldr	r3, [sp, #28]
 80094fa:	454b      	cmp	r3, r9
 80094fc:	d31e      	bcc.n	800953c <__cvt+0xc0>
 80094fe:	4638      	mov	r0, r7
 8009500:	9b07      	ldr	r3, [sp, #28]
 8009502:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009504:	1bdb      	subs	r3, r3, r7
 8009506:	6013      	str	r3, [r2, #0]
 8009508:	b008      	add	sp, #32
 800950a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800950e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009512:	eb00 0906 	add.w	r9, r0, r6
 8009516:	d1e5      	bne.n	80094e4 <__cvt+0x68>
 8009518:	7803      	ldrb	r3, [r0, #0]
 800951a:	2b30      	cmp	r3, #48	@ 0x30
 800951c:	d10a      	bne.n	8009534 <__cvt+0xb8>
 800951e:	2200      	movs	r2, #0
 8009520:	2300      	movs	r3, #0
 8009522:	4620      	mov	r0, r4
 8009524:	4629      	mov	r1, r5
 8009526:	f7f7 fa57 	bl	80009d8 <__aeabi_dcmpeq>
 800952a:	b918      	cbnz	r0, 8009534 <__cvt+0xb8>
 800952c:	f1c6 0601 	rsb	r6, r6, #1
 8009530:	f8ca 6000 	str.w	r6, [sl]
 8009534:	f8da 3000 	ldr.w	r3, [sl]
 8009538:	4499      	add	r9, r3
 800953a:	e7d3      	b.n	80094e4 <__cvt+0x68>
 800953c:	1c59      	adds	r1, r3, #1
 800953e:	9107      	str	r1, [sp, #28]
 8009540:	701a      	strb	r2, [r3, #0]
 8009542:	e7d9      	b.n	80094f8 <__cvt+0x7c>

08009544 <__exponent>:
 8009544:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009546:	2900      	cmp	r1, #0
 8009548:	bfb6      	itet	lt
 800954a:	232d      	movlt	r3, #45	@ 0x2d
 800954c:	232b      	movge	r3, #43	@ 0x2b
 800954e:	4249      	neglt	r1, r1
 8009550:	2909      	cmp	r1, #9
 8009552:	7002      	strb	r2, [r0, #0]
 8009554:	7043      	strb	r3, [r0, #1]
 8009556:	dd29      	ble.n	80095ac <__exponent+0x68>
 8009558:	f10d 0307 	add.w	r3, sp, #7
 800955c:	461d      	mov	r5, r3
 800955e:	270a      	movs	r7, #10
 8009560:	fbb1 f6f7 	udiv	r6, r1, r7
 8009564:	461a      	mov	r2, r3
 8009566:	fb07 1416 	mls	r4, r7, r6, r1
 800956a:	3430      	adds	r4, #48	@ 0x30
 800956c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009570:	460c      	mov	r4, r1
 8009572:	2c63      	cmp	r4, #99	@ 0x63
 8009574:	4631      	mov	r1, r6
 8009576:	f103 33ff 	add.w	r3, r3, #4294967295
 800957a:	dcf1      	bgt.n	8009560 <__exponent+0x1c>
 800957c:	3130      	adds	r1, #48	@ 0x30
 800957e:	1e94      	subs	r4, r2, #2
 8009580:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009584:	4623      	mov	r3, r4
 8009586:	1c41      	adds	r1, r0, #1
 8009588:	42ab      	cmp	r3, r5
 800958a:	d30a      	bcc.n	80095a2 <__exponent+0x5e>
 800958c:	f10d 0309 	add.w	r3, sp, #9
 8009590:	1a9b      	subs	r3, r3, r2
 8009592:	42ac      	cmp	r4, r5
 8009594:	bf88      	it	hi
 8009596:	2300      	movhi	r3, #0
 8009598:	3302      	adds	r3, #2
 800959a:	4403      	add	r3, r0
 800959c:	1a18      	subs	r0, r3, r0
 800959e:	b003      	add	sp, #12
 80095a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095a2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80095a6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80095aa:	e7ed      	b.n	8009588 <__exponent+0x44>
 80095ac:	2330      	movs	r3, #48	@ 0x30
 80095ae:	3130      	adds	r1, #48	@ 0x30
 80095b0:	7083      	strb	r3, [r0, #2]
 80095b2:	70c1      	strb	r1, [r0, #3]
 80095b4:	1d03      	adds	r3, r0, #4
 80095b6:	e7f1      	b.n	800959c <__exponent+0x58>

080095b8 <_printf_float>:
 80095b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095bc:	b091      	sub	sp, #68	@ 0x44
 80095be:	460c      	mov	r4, r1
 80095c0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80095c4:	4616      	mov	r6, r2
 80095c6:	461f      	mov	r7, r3
 80095c8:	4605      	mov	r5, r0
 80095ca:	f000 ffef 	bl	800a5ac <_localeconv_r>
 80095ce:	6803      	ldr	r3, [r0, #0]
 80095d0:	4618      	mov	r0, r3
 80095d2:	9308      	str	r3, [sp, #32]
 80095d4:	f7f6 fdd4 	bl	8000180 <strlen>
 80095d8:	2300      	movs	r3, #0
 80095da:	930e      	str	r3, [sp, #56]	@ 0x38
 80095dc:	f8d8 3000 	ldr.w	r3, [r8]
 80095e0:	9009      	str	r0, [sp, #36]	@ 0x24
 80095e2:	3307      	adds	r3, #7
 80095e4:	f023 0307 	bic.w	r3, r3, #7
 80095e8:	f103 0208 	add.w	r2, r3, #8
 80095ec:	f894 a018 	ldrb.w	sl, [r4, #24]
 80095f0:	f8d4 b000 	ldr.w	fp, [r4]
 80095f4:	f8c8 2000 	str.w	r2, [r8]
 80095f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80095fc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009600:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009602:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8009606:	f04f 32ff 	mov.w	r2, #4294967295
 800960a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800960e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009612:	4b9c      	ldr	r3, [pc, #624]	@ (8009884 <_printf_float+0x2cc>)
 8009614:	f7f7 fa12 	bl	8000a3c <__aeabi_dcmpun>
 8009618:	bb70      	cbnz	r0, 8009678 <_printf_float+0xc0>
 800961a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800961e:	f04f 32ff 	mov.w	r2, #4294967295
 8009622:	4b98      	ldr	r3, [pc, #608]	@ (8009884 <_printf_float+0x2cc>)
 8009624:	f7f7 f9ec 	bl	8000a00 <__aeabi_dcmple>
 8009628:	bb30      	cbnz	r0, 8009678 <_printf_float+0xc0>
 800962a:	2200      	movs	r2, #0
 800962c:	2300      	movs	r3, #0
 800962e:	4640      	mov	r0, r8
 8009630:	4649      	mov	r1, r9
 8009632:	f7f7 f9db 	bl	80009ec <__aeabi_dcmplt>
 8009636:	b110      	cbz	r0, 800963e <_printf_float+0x86>
 8009638:	232d      	movs	r3, #45	@ 0x2d
 800963a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800963e:	4a92      	ldr	r2, [pc, #584]	@ (8009888 <_printf_float+0x2d0>)
 8009640:	4b92      	ldr	r3, [pc, #584]	@ (800988c <_printf_float+0x2d4>)
 8009642:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009646:	bf8c      	ite	hi
 8009648:	4690      	movhi	r8, r2
 800964a:	4698      	movls	r8, r3
 800964c:	2303      	movs	r3, #3
 800964e:	f04f 0900 	mov.w	r9, #0
 8009652:	6123      	str	r3, [r4, #16]
 8009654:	f02b 0304 	bic.w	r3, fp, #4
 8009658:	6023      	str	r3, [r4, #0]
 800965a:	4633      	mov	r3, r6
 800965c:	4621      	mov	r1, r4
 800965e:	4628      	mov	r0, r5
 8009660:	9700      	str	r7, [sp, #0]
 8009662:	aa0f      	add	r2, sp, #60	@ 0x3c
 8009664:	f000 f9d4 	bl	8009a10 <_printf_common>
 8009668:	3001      	adds	r0, #1
 800966a:	f040 8090 	bne.w	800978e <_printf_float+0x1d6>
 800966e:	f04f 30ff 	mov.w	r0, #4294967295
 8009672:	b011      	add	sp, #68	@ 0x44
 8009674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009678:	4642      	mov	r2, r8
 800967a:	464b      	mov	r3, r9
 800967c:	4640      	mov	r0, r8
 800967e:	4649      	mov	r1, r9
 8009680:	f7f7 f9dc 	bl	8000a3c <__aeabi_dcmpun>
 8009684:	b148      	cbz	r0, 800969a <_printf_float+0xe2>
 8009686:	464b      	mov	r3, r9
 8009688:	2b00      	cmp	r3, #0
 800968a:	bfb8      	it	lt
 800968c:	232d      	movlt	r3, #45	@ 0x2d
 800968e:	4a80      	ldr	r2, [pc, #512]	@ (8009890 <_printf_float+0x2d8>)
 8009690:	bfb8      	it	lt
 8009692:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009696:	4b7f      	ldr	r3, [pc, #508]	@ (8009894 <_printf_float+0x2dc>)
 8009698:	e7d3      	b.n	8009642 <_printf_float+0x8a>
 800969a:	6863      	ldr	r3, [r4, #4]
 800969c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80096a0:	1c5a      	adds	r2, r3, #1
 80096a2:	d13f      	bne.n	8009724 <_printf_float+0x16c>
 80096a4:	2306      	movs	r3, #6
 80096a6:	6063      	str	r3, [r4, #4]
 80096a8:	2200      	movs	r2, #0
 80096aa:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80096ae:	6023      	str	r3, [r4, #0]
 80096b0:	9206      	str	r2, [sp, #24]
 80096b2:	aa0e      	add	r2, sp, #56	@ 0x38
 80096b4:	e9cd a204 	strd	sl, r2, [sp, #16]
 80096b8:	aa0d      	add	r2, sp, #52	@ 0x34
 80096ba:	9203      	str	r2, [sp, #12]
 80096bc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80096c0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80096c4:	6863      	ldr	r3, [r4, #4]
 80096c6:	4642      	mov	r2, r8
 80096c8:	9300      	str	r3, [sp, #0]
 80096ca:	4628      	mov	r0, r5
 80096cc:	464b      	mov	r3, r9
 80096ce:	910a      	str	r1, [sp, #40]	@ 0x28
 80096d0:	f7ff fed4 	bl	800947c <__cvt>
 80096d4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80096d6:	4680      	mov	r8, r0
 80096d8:	2947      	cmp	r1, #71	@ 0x47
 80096da:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80096dc:	d128      	bne.n	8009730 <_printf_float+0x178>
 80096de:	1cc8      	adds	r0, r1, #3
 80096e0:	db02      	blt.n	80096e8 <_printf_float+0x130>
 80096e2:	6863      	ldr	r3, [r4, #4]
 80096e4:	4299      	cmp	r1, r3
 80096e6:	dd40      	ble.n	800976a <_printf_float+0x1b2>
 80096e8:	f1aa 0a02 	sub.w	sl, sl, #2
 80096ec:	fa5f fa8a 	uxtb.w	sl, sl
 80096f0:	4652      	mov	r2, sl
 80096f2:	3901      	subs	r1, #1
 80096f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80096f8:	910d      	str	r1, [sp, #52]	@ 0x34
 80096fa:	f7ff ff23 	bl	8009544 <__exponent>
 80096fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009700:	4681      	mov	r9, r0
 8009702:	1813      	adds	r3, r2, r0
 8009704:	2a01      	cmp	r2, #1
 8009706:	6123      	str	r3, [r4, #16]
 8009708:	dc02      	bgt.n	8009710 <_printf_float+0x158>
 800970a:	6822      	ldr	r2, [r4, #0]
 800970c:	07d2      	lsls	r2, r2, #31
 800970e:	d501      	bpl.n	8009714 <_printf_float+0x15c>
 8009710:	3301      	adds	r3, #1
 8009712:	6123      	str	r3, [r4, #16]
 8009714:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009718:	2b00      	cmp	r3, #0
 800971a:	d09e      	beq.n	800965a <_printf_float+0xa2>
 800971c:	232d      	movs	r3, #45	@ 0x2d
 800971e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009722:	e79a      	b.n	800965a <_printf_float+0xa2>
 8009724:	2947      	cmp	r1, #71	@ 0x47
 8009726:	d1bf      	bne.n	80096a8 <_printf_float+0xf0>
 8009728:	2b00      	cmp	r3, #0
 800972a:	d1bd      	bne.n	80096a8 <_printf_float+0xf0>
 800972c:	2301      	movs	r3, #1
 800972e:	e7ba      	b.n	80096a6 <_printf_float+0xee>
 8009730:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009734:	d9dc      	bls.n	80096f0 <_printf_float+0x138>
 8009736:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800973a:	d118      	bne.n	800976e <_printf_float+0x1b6>
 800973c:	2900      	cmp	r1, #0
 800973e:	6863      	ldr	r3, [r4, #4]
 8009740:	dd0b      	ble.n	800975a <_printf_float+0x1a2>
 8009742:	6121      	str	r1, [r4, #16]
 8009744:	b913      	cbnz	r3, 800974c <_printf_float+0x194>
 8009746:	6822      	ldr	r2, [r4, #0]
 8009748:	07d0      	lsls	r0, r2, #31
 800974a:	d502      	bpl.n	8009752 <_printf_float+0x19a>
 800974c:	3301      	adds	r3, #1
 800974e:	440b      	add	r3, r1
 8009750:	6123      	str	r3, [r4, #16]
 8009752:	f04f 0900 	mov.w	r9, #0
 8009756:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009758:	e7dc      	b.n	8009714 <_printf_float+0x15c>
 800975a:	b913      	cbnz	r3, 8009762 <_printf_float+0x1aa>
 800975c:	6822      	ldr	r2, [r4, #0]
 800975e:	07d2      	lsls	r2, r2, #31
 8009760:	d501      	bpl.n	8009766 <_printf_float+0x1ae>
 8009762:	3302      	adds	r3, #2
 8009764:	e7f4      	b.n	8009750 <_printf_float+0x198>
 8009766:	2301      	movs	r3, #1
 8009768:	e7f2      	b.n	8009750 <_printf_float+0x198>
 800976a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800976e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009770:	4299      	cmp	r1, r3
 8009772:	db05      	blt.n	8009780 <_printf_float+0x1c8>
 8009774:	6823      	ldr	r3, [r4, #0]
 8009776:	6121      	str	r1, [r4, #16]
 8009778:	07d8      	lsls	r0, r3, #31
 800977a:	d5ea      	bpl.n	8009752 <_printf_float+0x19a>
 800977c:	1c4b      	adds	r3, r1, #1
 800977e:	e7e7      	b.n	8009750 <_printf_float+0x198>
 8009780:	2900      	cmp	r1, #0
 8009782:	bfcc      	ite	gt
 8009784:	2201      	movgt	r2, #1
 8009786:	f1c1 0202 	rsble	r2, r1, #2
 800978a:	4413      	add	r3, r2
 800978c:	e7e0      	b.n	8009750 <_printf_float+0x198>
 800978e:	6823      	ldr	r3, [r4, #0]
 8009790:	055a      	lsls	r2, r3, #21
 8009792:	d407      	bmi.n	80097a4 <_printf_float+0x1ec>
 8009794:	6923      	ldr	r3, [r4, #16]
 8009796:	4642      	mov	r2, r8
 8009798:	4631      	mov	r1, r6
 800979a:	4628      	mov	r0, r5
 800979c:	47b8      	blx	r7
 800979e:	3001      	adds	r0, #1
 80097a0:	d12b      	bne.n	80097fa <_printf_float+0x242>
 80097a2:	e764      	b.n	800966e <_printf_float+0xb6>
 80097a4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80097a8:	f240 80dc 	bls.w	8009964 <_printf_float+0x3ac>
 80097ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80097b0:	2200      	movs	r2, #0
 80097b2:	2300      	movs	r3, #0
 80097b4:	f7f7 f910 	bl	80009d8 <__aeabi_dcmpeq>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	d033      	beq.n	8009824 <_printf_float+0x26c>
 80097bc:	2301      	movs	r3, #1
 80097be:	4631      	mov	r1, r6
 80097c0:	4628      	mov	r0, r5
 80097c2:	4a35      	ldr	r2, [pc, #212]	@ (8009898 <_printf_float+0x2e0>)
 80097c4:	47b8      	blx	r7
 80097c6:	3001      	adds	r0, #1
 80097c8:	f43f af51 	beq.w	800966e <_printf_float+0xb6>
 80097cc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80097d0:	4543      	cmp	r3, r8
 80097d2:	db02      	blt.n	80097da <_printf_float+0x222>
 80097d4:	6823      	ldr	r3, [r4, #0]
 80097d6:	07d8      	lsls	r0, r3, #31
 80097d8:	d50f      	bpl.n	80097fa <_printf_float+0x242>
 80097da:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80097de:	4631      	mov	r1, r6
 80097e0:	4628      	mov	r0, r5
 80097e2:	47b8      	blx	r7
 80097e4:	3001      	adds	r0, #1
 80097e6:	f43f af42 	beq.w	800966e <_printf_float+0xb6>
 80097ea:	f04f 0900 	mov.w	r9, #0
 80097ee:	f108 38ff 	add.w	r8, r8, #4294967295
 80097f2:	f104 0a1a 	add.w	sl, r4, #26
 80097f6:	45c8      	cmp	r8, r9
 80097f8:	dc09      	bgt.n	800980e <_printf_float+0x256>
 80097fa:	6823      	ldr	r3, [r4, #0]
 80097fc:	079b      	lsls	r3, r3, #30
 80097fe:	f100 8102 	bmi.w	8009a06 <_printf_float+0x44e>
 8009802:	68e0      	ldr	r0, [r4, #12]
 8009804:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009806:	4298      	cmp	r0, r3
 8009808:	bfb8      	it	lt
 800980a:	4618      	movlt	r0, r3
 800980c:	e731      	b.n	8009672 <_printf_float+0xba>
 800980e:	2301      	movs	r3, #1
 8009810:	4652      	mov	r2, sl
 8009812:	4631      	mov	r1, r6
 8009814:	4628      	mov	r0, r5
 8009816:	47b8      	blx	r7
 8009818:	3001      	adds	r0, #1
 800981a:	f43f af28 	beq.w	800966e <_printf_float+0xb6>
 800981e:	f109 0901 	add.w	r9, r9, #1
 8009822:	e7e8      	b.n	80097f6 <_printf_float+0x23e>
 8009824:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009826:	2b00      	cmp	r3, #0
 8009828:	dc38      	bgt.n	800989c <_printf_float+0x2e4>
 800982a:	2301      	movs	r3, #1
 800982c:	4631      	mov	r1, r6
 800982e:	4628      	mov	r0, r5
 8009830:	4a19      	ldr	r2, [pc, #100]	@ (8009898 <_printf_float+0x2e0>)
 8009832:	47b8      	blx	r7
 8009834:	3001      	adds	r0, #1
 8009836:	f43f af1a 	beq.w	800966e <_printf_float+0xb6>
 800983a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800983e:	ea59 0303 	orrs.w	r3, r9, r3
 8009842:	d102      	bne.n	800984a <_printf_float+0x292>
 8009844:	6823      	ldr	r3, [r4, #0]
 8009846:	07d9      	lsls	r1, r3, #31
 8009848:	d5d7      	bpl.n	80097fa <_printf_float+0x242>
 800984a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800984e:	4631      	mov	r1, r6
 8009850:	4628      	mov	r0, r5
 8009852:	47b8      	blx	r7
 8009854:	3001      	adds	r0, #1
 8009856:	f43f af0a 	beq.w	800966e <_printf_float+0xb6>
 800985a:	f04f 0a00 	mov.w	sl, #0
 800985e:	f104 0b1a 	add.w	fp, r4, #26
 8009862:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009864:	425b      	negs	r3, r3
 8009866:	4553      	cmp	r3, sl
 8009868:	dc01      	bgt.n	800986e <_printf_float+0x2b6>
 800986a:	464b      	mov	r3, r9
 800986c:	e793      	b.n	8009796 <_printf_float+0x1de>
 800986e:	2301      	movs	r3, #1
 8009870:	465a      	mov	r2, fp
 8009872:	4631      	mov	r1, r6
 8009874:	4628      	mov	r0, r5
 8009876:	47b8      	blx	r7
 8009878:	3001      	adds	r0, #1
 800987a:	f43f aef8 	beq.w	800966e <_printf_float+0xb6>
 800987e:	f10a 0a01 	add.w	sl, sl, #1
 8009882:	e7ee      	b.n	8009862 <_printf_float+0x2aa>
 8009884:	7fefffff 	.word	0x7fefffff
 8009888:	0800f466 	.word	0x0800f466
 800988c:	0800f462 	.word	0x0800f462
 8009890:	0800f46e 	.word	0x0800f46e
 8009894:	0800f46a 	.word	0x0800f46a
 8009898:	0800f472 	.word	0x0800f472
 800989c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800989e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80098a2:	4553      	cmp	r3, sl
 80098a4:	bfa8      	it	ge
 80098a6:	4653      	movge	r3, sl
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	4699      	mov	r9, r3
 80098ac:	dc36      	bgt.n	800991c <_printf_float+0x364>
 80098ae:	f04f 0b00 	mov.w	fp, #0
 80098b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098b6:	f104 021a 	add.w	r2, r4, #26
 80098ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80098bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80098be:	eba3 0309 	sub.w	r3, r3, r9
 80098c2:	455b      	cmp	r3, fp
 80098c4:	dc31      	bgt.n	800992a <_printf_float+0x372>
 80098c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098c8:	459a      	cmp	sl, r3
 80098ca:	dc3a      	bgt.n	8009942 <_printf_float+0x38a>
 80098cc:	6823      	ldr	r3, [r4, #0]
 80098ce:	07da      	lsls	r2, r3, #31
 80098d0:	d437      	bmi.n	8009942 <_printf_float+0x38a>
 80098d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098d4:	ebaa 0903 	sub.w	r9, sl, r3
 80098d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098da:	ebaa 0303 	sub.w	r3, sl, r3
 80098de:	4599      	cmp	r9, r3
 80098e0:	bfa8      	it	ge
 80098e2:	4699      	movge	r9, r3
 80098e4:	f1b9 0f00 	cmp.w	r9, #0
 80098e8:	dc33      	bgt.n	8009952 <_printf_float+0x39a>
 80098ea:	f04f 0800 	mov.w	r8, #0
 80098ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80098f2:	f104 0b1a 	add.w	fp, r4, #26
 80098f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098f8:	ebaa 0303 	sub.w	r3, sl, r3
 80098fc:	eba3 0309 	sub.w	r3, r3, r9
 8009900:	4543      	cmp	r3, r8
 8009902:	f77f af7a 	ble.w	80097fa <_printf_float+0x242>
 8009906:	2301      	movs	r3, #1
 8009908:	465a      	mov	r2, fp
 800990a:	4631      	mov	r1, r6
 800990c:	4628      	mov	r0, r5
 800990e:	47b8      	blx	r7
 8009910:	3001      	adds	r0, #1
 8009912:	f43f aeac 	beq.w	800966e <_printf_float+0xb6>
 8009916:	f108 0801 	add.w	r8, r8, #1
 800991a:	e7ec      	b.n	80098f6 <_printf_float+0x33e>
 800991c:	4642      	mov	r2, r8
 800991e:	4631      	mov	r1, r6
 8009920:	4628      	mov	r0, r5
 8009922:	47b8      	blx	r7
 8009924:	3001      	adds	r0, #1
 8009926:	d1c2      	bne.n	80098ae <_printf_float+0x2f6>
 8009928:	e6a1      	b.n	800966e <_printf_float+0xb6>
 800992a:	2301      	movs	r3, #1
 800992c:	4631      	mov	r1, r6
 800992e:	4628      	mov	r0, r5
 8009930:	920a      	str	r2, [sp, #40]	@ 0x28
 8009932:	47b8      	blx	r7
 8009934:	3001      	adds	r0, #1
 8009936:	f43f ae9a 	beq.w	800966e <_printf_float+0xb6>
 800993a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800993c:	f10b 0b01 	add.w	fp, fp, #1
 8009940:	e7bb      	b.n	80098ba <_printf_float+0x302>
 8009942:	4631      	mov	r1, r6
 8009944:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009948:	4628      	mov	r0, r5
 800994a:	47b8      	blx	r7
 800994c:	3001      	adds	r0, #1
 800994e:	d1c0      	bne.n	80098d2 <_printf_float+0x31a>
 8009950:	e68d      	b.n	800966e <_printf_float+0xb6>
 8009952:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009954:	464b      	mov	r3, r9
 8009956:	4631      	mov	r1, r6
 8009958:	4628      	mov	r0, r5
 800995a:	4442      	add	r2, r8
 800995c:	47b8      	blx	r7
 800995e:	3001      	adds	r0, #1
 8009960:	d1c3      	bne.n	80098ea <_printf_float+0x332>
 8009962:	e684      	b.n	800966e <_printf_float+0xb6>
 8009964:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009968:	f1ba 0f01 	cmp.w	sl, #1
 800996c:	dc01      	bgt.n	8009972 <_printf_float+0x3ba>
 800996e:	07db      	lsls	r3, r3, #31
 8009970:	d536      	bpl.n	80099e0 <_printf_float+0x428>
 8009972:	2301      	movs	r3, #1
 8009974:	4642      	mov	r2, r8
 8009976:	4631      	mov	r1, r6
 8009978:	4628      	mov	r0, r5
 800997a:	47b8      	blx	r7
 800997c:	3001      	adds	r0, #1
 800997e:	f43f ae76 	beq.w	800966e <_printf_float+0xb6>
 8009982:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009986:	4631      	mov	r1, r6
 8009988:	4628      	mov	r0, r5
 800998a:	47b8      	blx	r7
 800998c:	3001      	adds	r0, #1
 800998e:	f43f ae6e 	beq.w	800966e <_printf_float+0xb6>
 8009992:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009996:	2200      	movs	r2, #0
 8009998:	2300      	movs	r3, #0
 800999a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800999e:	f7f7 f81b 	bl	80009d8 <__aeabi_dcmpeq>
 80099a2:	b9c0      	cbnz	r0, 80099d6 <_printf_float+0x41e>
 80099a4:	4653      	mov	r3, sl
 80099a6:	f108 0201 	add.w	r2, r8, #1
 80099aa:	4631      	mov	r1, r6
 80099ac:	4628      	mov	r0, r5
 80099ae:	47b8      	blx	r7
 80099b0:	3001      	adds	r0, #1
 80099b2:	d10c      	bne.n	80099ce <_printf_float+0x416>
 80099b4:	e65b      	b.n	800966e <_printf_float+0xb6>
 80099b6:	2301      	movs	r3, #1
 80099b8:	465a      	mov	r2, fp
 80099ba:	4631      	mov	r1, r6
 80099bc:	4628      	mov	r0, r5
 80099be:	47b8      	blx	r7
 80099c0:	3001      	adds	r0, #1
 80099c2:	f43f ae54 	beq.w	800966e <_printf_float+0xb6>
 80099c6:	f108 0801 	add.w	r8, r8, #1
 80099ca:	45d0      	cmp	r8, sl
 80099cc:	dbf3      	blt.n	80099b6 <_printf_float+0x3fe>
 80099ce:	464b      	mov	r3, r9
 80099d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80099d4:	e6e0      	b.n	8009798 <_printf_float+0x1e0>
 80099d6:	f04f 0800 	mov.w	r8, #0
 80099da:	f104 0b1a 	add.w	fp, r4, #26
 80099de:	e7f4      	b.n	80099ca <_printf_float+0x412>
 80099e0:	2301      	movs	r3, #1
 80099e2:	4642      	mov	r2, r8
 80099e4:	e7e1      	b.n	80099aa <_printf_float+0x3f2>
 80099e6:	2301      	movs	r3, #1
 80099e8:	464a      	mov	r2, r9
 80099ea:	4631      	mov	r1, r6
 80099ec:	4628      	mov	r0, r5
 80099ee:	47b8      	blx	r7
 80099f0:	3001      	adds	r0, #1
 80099f2:	f43f ae3c 	beq.w	800966e <_printf_float+0xb6>
 80099f6:	f108 0801 	add.w	r8, r8, #1
 80099fa:	68e3      	ldr	r3, [r4, #12]
 80099fc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80099fe:	1a5b      	subs	r3, r3, r1
 8009a00:	4543      	cmp	r3, r8
 8009a02:	dcf0      	bgt.n	80099e6 <_printf_float+0x42e>
 8009a04:	e6fd      	b.n	8009802 <_printf_float+0x24a>
 8009a06:	f04f 0800 	mov.w	r8, #0
 8009a0a:	f104 0919 	add.w	r9, r4, #25
 8009a0e:	e7f4      	b.n	80099fa <_printf_float+0x442>

08009a10 <_printf_common>:
 8009a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a14:	4616      	mov	r6, r2
 8009a16:	4698      	mov	r8, r3
 8009a18:	688a      	ldr	r2, [r1, #8]
 8009a1a:	690b      	ldr	r3, [r1, #16]
 8009a1c:	4607      	mov	r7, r0
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	bfb8      	it	lt
 8009a22:	4613      	movlt	r3, r2
 8009a24:	6033      	str	r3, [r6, #0]
 8009a26:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009a2a:	460c      	mov	r4, r1
 8009a2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a30:	b10a      	cbz	r2, 8009a36 <_printf_common+0x26>
 8009a32:	3301      	adds	r3, #1
 8009a34:	6033      	str	r3, [r6, #0]
 8009a36:	6823      	ldr	r3, [r4, #0]
 8009a38:	0699      	lsls	r1, r3, #26
 8009a3a:	bf42      	ittt	mi
 8009a3c:	6833      	ldrmi	r3, [r6, #0]
 8009a3e:	3302      	addmi	r3, #2
 8009a40:	6033      	strmi	r3, [r6, #0]
 8009a42:	6825      	ldr	r5, [r4, #0]
 8009a44:	f015 0506 	ands.w	r5, r5, #6
 8009a48:	d106      	bne.n	8009a58 <_printf_common+0x48>
 8009a4a:	f104 0a19 	add.w	sl, r4, #25
 8009a4e:	68e3      	ldr	r3, [r4, #12]
 8009a50:	6832      	ldr	r2, [r6, #0]
 8009a52:	1a9b      	subs	r3, r3, r2
 8009a54:	42ab      	cmp	r3, r5
 8009a56:	dc2b      	bgt.n	8009ab0 <_printf_common+0xa0>
 8009a58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009a5c:	6822      	ldr	r2, [r4, #0]
 8009a5e:	3b00      	subs	r3, #0
 8009a60:	bf18      	it	ne
 8009a62:	2301      	movne	r3, #1
 8009a64:	0692      	lsls	r2, r2, #26
 8009a66:	d430      	bmi.n	8009aca <_printf_common+0xba>
 8009a68:	4641      	mov	r1, r8
 8009a6a:	4638      	mov	r0, r7
 8009a6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a70:	47c8      	blx	r9
 8009a72:	3001      	adds	r0, #1
 8009a74:	d023      	beq.n	8009abe <_printf_common+0xae>
 8009a76:	6823      	ldr	r3, [r4, #0]
 8009a78:	6922      	ldr	r2, [r4, #16]
 8009a7a:	f003 0306 	and.w	r3, r3, #6
 8009a7e:	2b04      	cmp	r3, #4
 8009a80:	bf14      	ite	ne
 8009a82:	2500      	movne	r5, #0
 8009a84:	6833      	ldreq	r3, [r6, #0]
 8009a86:	f04f 0600 	mov.w	r6, #0
 8009a8a:	bf08      	it	eq
 8009a8c:	68e5      	ldreq	r5, [r4, #12]
 8009a8e:	f104 041a 	add.w	r4, r4, #26
 8009a92:	bf08      	it	eq
 8009a94:	1aed      	subeq	r5, r5, r3
 8009a96:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009a9a:	bf08      	it	eq
 8009a9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009aa0:	4293      	cmp	r3, r2
 8009aa2:	bfc4      	itt	gt
 8009aa4:	1a9b      	subgt	r3, r3, r2
 8009aa6:	18ed      	addgt	r5, r5, r3
 8009aa8:	42b5      	cmp	r5, r6
 8009aaa:	d11a      	bne.n	8009ae2 <_printf_common+0xd2>
 8009aac:	2000      	movs	r0, #0
 8009aae:	e008      	b.n	8009ac2 <_printf_common+0xb2>
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	4652      	mov	r2, sl
 8009ab4:	4641      	mov	r1, r8
 8009ab6:	4638      	mov	r0, r7
 8009ab8:	47c8      	blx	r9
 8009aba:	3001      	adds	r0, #1
 8009abc:	d103      	bne.n	8009ac6 <_printf_common+0xb6>
 8009abe:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ac6:	3501      	adds	r5, #1
 8009ac8:	e7c1      	b.n	8009a4e <_printf_common+0x3e>
 8009aca:	2030      	movs	r0, #48	@ 0x30
 8009acc:	18e1      	adds	r1, r4, r3
 8009ace:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ad2:	1c5a      	adds	r2, r3, #1
 8009ad4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009ad8:	4422      	add	r2, r4
 8009ada:	3302      	adds	r3, #2
 8009adc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009ae0:	e7c2      	b.n	8009a68 <_printf_common+0x58>
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	4622      	mov	r2, r4
 8009ae6:	4641      	mov	r1, r8
 8009ae8:	4638      	mov	r0, r7
 8009aea:	47c8      	blx	r9
 8009aec:	3001      	adds	r0, #1
 8009aee:	d0e6      	beq.n	8009abe <_printf_common+0xae>
 8009af0:	3601      	adds	r6, #1
 8009af2:	e7d9      	b.n	8009aa8 <_printf_common+0x98>

08009af4 <_printf_i>:
 8009af4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009af8:	7e0f      	ldrb	r7, [r1, #24]
 8009afa:	4691      	mov	r9, r2
 8009afc:	2f78      	cmp	r7, #120	@ 0x78
 8009afe:	4680      	mov	r8, r0
 8009b00:	460c      	mov	r4, r1
 8009b02:	469a      	mov	sl, r3
 8009b04:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009b06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009b0a:	d807      	bhi.n	8009b1c <_printf_i+0x28>
 8009b0c:	2f62      	cmp	r7, #98	@ 0x62
 8009b0e:	d80a      	bhi.n	8009b26 <_printf_i+0x32>
 8009b10:	2f00      	cmp	r7, #0
 8009b12:	f000 80d1 	beq.w	8009cb8 <_printf_i+0x1c4>
 8009b16:	2f58      	cmp	r7, #88	@ 0x58
 8009b18:	f000 80b8 	beq.w	8009c8c <_printf_i+0x198>
 8009b1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009b24:	e03a      	b.n	8009b9c <_printf_i+0xa8>
 8009b26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009b2a:	2b15      	cmp	r3, #21
 8009b2c:	d8f6      	bhi.n	8009b1c <_printf_i+0x28>
 8009b2e:	a101      	add	r1, pc, #4	@ (adr r1, 8009b34 <_printf_i+0x40>)
 8009b30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b34:	08009b8d 	.word	0x08009b8d
 8009b38:	08009ba1 	.word	0x08009ba1
 8009b3c:	08009b1d 	.word	0x08009b1d
 8009b40:	08009b1d 	.word	0x08009b1d
 8009b44:	08009b1d 	.word	0x08009b1d
 8009b48:	08009b1d 	.word	0x08009b1d
 8009b4c:	08009ba1 	.word	0x08009ba1
 8009b50:	08009b1d 	.word	0x08009b1d
 8009b54:	08009b1d 	.word	0x08009b1d
 8009b58:	08009b1d 	.word	0x08009b1d
 8009b5c:	08009b1d 	.word	0x08009b1d
 8009b60:	08009c9f 	.word	0x08009c9f
 8009b64:	08009bcb 	.word	0x08009bcb
 8009b68:	08009c59 	.word	0x08009c59
 8009b6c:	08009b1d 	.word	0x08009b1d
 8009b70:	08009b1d 	.word	0x08009b1d
 8009b74:	08009cc1 	.word	0x08009cc1
 8009b78:	08009b1d 	.word	0x08009b1d
 8009b7c:	08009bcb 	.word	0x08009bcb
 8009b80:	08009b1d 	.word	0x08009b1d
 8009b84:	08009b1d 	.word	0x08009b1d
 8009b88:	08009c61 	.word	0x08009c61
 8009b8c:	6833      	ldr	r3, [r6, #0]
 8009b8e:	1d1a      	adds	r2, r3, #4
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	6032      	str	r2, [r6, #0]
 8009b94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	e09c      	b.n	8009cda <_printf_i+0x1e6>
 8009ba0:	6833      	ldr	r3, [r6, #0]
 8009ba2:	6820      	ldr	r0, [r4, #0]
 8009ba4:	1d19      	adds	r1, r3, #4
 8009ba6:	6031      	str	r1, [r6, #0]
 8009ba8:	0606      	lsls	r6, r0, #24
 8009baa:	d501      	bpl.n	8009bb0 <_printf_i+0xbc>
 8009bac:	681d      	ldr	r5, [r3, #0]
 8009bae:	e003      	b.n	8009bb8 <_printf_i+0xc4>
 8009bb0:	0645      	lsls	r5, r0, #25
 8009bb2:	d5fb      	bpl.n	8009bac <_printf_i+0xb8>
 8009bb4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009bb8:	2d00      	cmp	r5, #0
 8009bba:	da03      	bge.n	8009bc4 <_printf_i+0xd0>
 8009bbc:	232d      	movs	r3, #45	@ 0x2d
 8009bbe:	426d      	negs	r5, r5
 8009bc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bc4:	230a      	movs	r3, #10
 8009bc6:	4858      	ldr	r0, [pc, #352]	@ (8009d28 <_printf_i+0x234>)
 8009bc8:	e011      	b.n	8009bee <_printf_i+0xfa>
 8009bca:	6821      	ldr	r1, [r4, #0]
 8009bcc:	6833      	ldr	r3, [r6, #0]
 8009bce:	0608      	lsls	r0, r1, #24
 8009bd0:	f853 5b04 	ldr.w	r5, [r3], #4
 8009bd4:	d402      	bmi.n	8009bdc <_printf_i+0xe8>
 8009bd6:	0649      	lsls	r1, r1, #25
 8009bd8:	bf48      	it	mi
 8009bda:	b2ad      	uxthmi	r5, r5
 8009bdc:	2f6f      	cmp	r7, #111	@ 0x6f
 8009bde:	6033      	str	r3, [r6, #0]
 8009be0:	bf14      	ite	ne
 8009be2:	230a      	movne	r3, #10
 8009be4:	2308      	moveq	r3, #8
 8009be6:	4850      	ldr	r0, [pc, #320]	@ (8009d28 <_printf_i+0x234>)
 8009be8:	2100      	movs	r1, #0
 8009bea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009bee:	6866      	ldr	r6, [r4, #4]
 8009bf0:	2e00      	cmp	r6, #0
 8009bf2:	60a6      	str	r6, [r4, #8]
 8009bf4:	db05      	blt.n	8009c02 <_printf_i+0x10e>
 8009bf6:	6821      	ldr	r1, [r4, #0]
 8009bf8:	432e      	orrs	r6, r5
 8009bfa:	f021 0104 	bic.w	r1, r1, #4
 8009bfe:	6021      	str	r1, [r4, #0]
 8009c00:	d04b      	beq.n	8009c9a <_printf_i+0x1a6>
 8009c02:	4616      	mov	r6, r2
 8009c04:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c08:	fb03 5711 	mls	r7, r3, r1, r5
 8009c0c:	5dc7      	ldrb	r7, [r0, r7]
 8009c0e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c12:	462f      	mov	r7, r5
 8009c14:	42bb      	cmp	r3, r7
 8009c16:	460d      	mov	r5, r1
 8009c18:	d9f4      	bls.n	8009c04 <_printf_i+0x110>
 8009c1a:	2b08      	cmp	r3, #8
 8009c1c:	d10b      	bne.n	8009c36 <_printf_i+0x142>
 8009c1e:	6823      	ldr	r3, [r4, #0]
 8009c20:	07df      	lsls	r7, r3, #31
 8009c22:	d508      	bpl.n	8009c36 <_printf_i+0x142>
 8009c24:	6923      	ldr	r3, [r4, #16]
 8009c26:	6861      	ldr	r1, [r4, #4]
 8009c28:	4299      	cmp	r1, r3
 8009c2a:	bfde      	ittt	le
 8009c2c:	2330      	movle	r3, #48	@ 0x30
 8009c2e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009c32:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009c36:	1b92      	subs	r2, r2, r6
 8009c38:	6122      	str	r2, [r4, #16]
 8009c3a:	464b      	mov	r3, r9
 8009c3c:	4621      	mov	r1, r4
 8009c3e:	4640      	mov	r0, r8
 8009c40:	f8cd a000 	str.w	sl, [sp]
 8009c44:	aa03      	add	r2, sp, #12
 8009c46:	f7ff fee3 	bl	8009a10 <_printf_common>
 8009c4a:	3001      	adds	r0, #1
 8009c4c:	d14a      	bne.n	8009ce4 <_printf_i+0x1f0>
 8009c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c52:	b004      	add	sp, #16
 8009c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c58:	6823      	ldr	r3, [r4, #0]
 8009c5a:	f043 0320 	orr.w	r3, r3, #32
 8009c5e:	6023      	str	r3, [r4, #0]
 8009c60:	2778      	movs	r7, #120	@ 0x78
 8009c62:	4832      	ldr	r0, [pc, #200]	@ (8009d2c <_printf_i+0x238>)
 8009c64:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009c68:	6823      	ldr	r3, [r4, #0]
 8009c6a:	6831      	ldr	r1, [r6, #0]
 8009c6c:	061f      	lsls	r7, r3, #24
 8009c6e:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c72:	d402      	bmi.n	8009c7a <_printf_i+0x186>
 8009c74:	065f      	lsls	r7, r3, #25
 8009c76:	bf48      	it	mi
 8009c78:	b2ad      	uxthmi	r5, r5
 8009c7a:	6031      	str	r1, [r6, #0]
 8009c7c:	07d9      	lsls	r1, r3, #31
 8009c7e:	bf44      	itt	mi
 8009c80:	f043 0320 	orrmi.w	r3, r3, #32
 8009c84:	6023      	strmi	r3, [r4, #0]
 8009c86:	b11d      	cbz	r5, 8009c90 <_printf_i+0x19c>
 8009c88:	2310      	movs	r3, #16
 8009c8a:	e7ad      	b.n	8009be8 <_printf_i+0xf4>
 8009c8c:	4826      	ldr	r0, [pc, #152]	@ (8009d28 <_printf_i+0x234>)
 8009c8e:	e7e9      	b.n	8009c64 <_printf_i+0x170>
 8009c90:	6823      	ldr	r3, [r4, #0]
 8009c92:	f023 0320 	bic.w	r3, r3, #32
 8009c96:	6023      	str	r3, [r4, #0]
 8009c98:	e7f6      	b.n	8009c88 <_printf_i+0x194>
 8009c9a:	4616      	mov	r6, r2
 8009c9c:	e7bd      	b.n	8009c1a <_printf_i+0x126>
 8009c9e:	6833      	ldr	r3, [r6, #0]
 8009ca0:	6825      	ldr	r5, [r4, #0]
 8009ca2:	1d18      	adds	r0, r3, #4
 8009ca4:	6961      	ldr	r1, [r4, #20]
 8009ca6:	6030      	str	r0, [r6, #0]
 8009ca8:	062e      	lsls	r6, r5, #24
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	d501      	bpl.n	8009cb2 <_printf_i+0x1be>
 8009cae:	6019      	str	r1, [r3, #0]
 8009cb0:	e002      	b.n	8009cb8 <_printf_i+0x1c4>
 8009cb2:	0668      	lsls	r0, r5, #25
 8009cb4:	d5fb      	bpl.n	8009cae <_printf_i+0x1ba>
 8009cb6:	8019      	strh	r1, [r3, #0]
 8009cb8:	2300      	movs	r3, #0
 8009cba:	4616      	mov	r6, r2
 8009cbc:	6123      	str	r3, [r4, #16]
 8009cbe:	e7bc      	b.n	8009c3a <_printf_i+0x146>
 8009cc0:	6833      	ldr	r3, [r6, #0]
 8009cc2:	2100      	movs	r1, #0
 8009cc4:	1d1a      	adds	r2, r3, #4
 8009cc6:	6032      	str	r2, [r6, #0]
 8009cc8:	681e      	ldr	r6, [r3, #0]
 8009cca:	6862      	ldr	r2, [r4, #4]
 8009ccc:	4630      	mov	r0, r6
 8009cce:	f000 fce4 	bl	800a69a <memchr>
 8009cd2:	b108      	cbz	r0, 8009cd8 <_printf_i+0x1e4>
 8009cd4:	1b80      	subs	r0, r0, r6
 8009cd6:	6060      	str	r0, [r4, #4]
 8009cd8:	6863      	ldr	r3, [r4, #4]
 8009cda:	6123      	str	r3, [r4, #16]
 8009cdc:	2300      	movs	r3, #0
 8009cde:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009ce2:	e7aa      	b.n	8009c3a <_printf_i+0x146>
 8009ce4:	4632      	mov	r2, r6
 8009ce6:	4649      	mov	r1, r9
 8009ce8:	4640      	mov	r0, r8
 8009cea:	6923      	ldr	r3, [r4, #16]
 8009cec:	47d0      	blx	sl
 8009cee:	3001      	adds	r0, #1
 8009cf0:	d0ad      	beq.n	8009c4e <_printf_i+0x15a>
 8009cf2:	6823      	ldr	r3, [r4, #0]
 8009cf4:	079b      	lsls	r3, r3, #30
 8009cf6:	d413      	bmi.n	8009d20 <_printf_i+0x22c>
 8009cf8:	68e0      	ldr	r0, [r4, #12]
 8009cfa:	9b03      	ldr	r3, [sp, #12]
 8009cfc:	4298      	cmp	r0, r3
 8009cfe:	bfb8      	it	lt
 8009d00:	4618      	movlt	r0, r3
 8009d02:	e7a6      	b.n	8009c52 <_printf_i+0x15e>
 8009d04:	2301      	movs	r3, #1
 8009d06:	4632      	mov	r2, r6
 8009d08:	4649      	mov	r1, r9
 8009d0a:	4640      	mov	r0, r8
 8009d0c:	47d0      	blx	sl
 8009d0e:	3001      	adds	r0, #1
 8009d10:	d09d      	beq.n	8009c4e <_printf_i+0x15a>
 8009d12:	3501      	adds	r5, #1
 8009d14:	68e3      	ldr	r3, [r4, #12]
 8009d16:	9903      	ldr	r1, [sp, #12]
 8009d18:	1a5b      	subs	r3, r3, r1
 8009d1a:	42ab      	cmp	r3, r5
 8009d1c:	dcf2      	bgt.n	8009d04 <_printf_i+0x210>
 8009d1e:	e7eb      	b.n	8009cf8 <_printf_i+0x204>
 8009d20:	2500      	movs	r5, #0
 8009d22:	f104 0619 	add.w	r6, r4, #25
 8009d26:	e7f5      	b.n	8009d14 <_printf_i+0x220>
 8009d28:	0800f474 	.word	0x0800f474
 8009d2c:	0800f485 	.word	0x0800f485

08009d30 <_scanf_float>:
 8009d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d34:	b087      	sub	sp, #28
 8009d36:	9303      	str	r3, [sp, #12]
 8009d38:	688b      	ldr	r3, [r1, #8]
 8009d3a:	4691      	mov	r9, r2
 8009d3c:	1e5a      	subs	r2, r3, #1
 8009d3e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8009d42:	bf82      	ittt	hi
 8009d44:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009d48:	eb03 0b05 	addhi.w	fp, r3, r5
 8009d4c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8009d50:	460a      	mov	r2, r1
 8009d52:	f04f 0500 	mov.w	r5, #0
 8009d56:	bf88      	it	hi
 8009d58:	608b      	strhi	r3, [r1, #8]
 8009d5a:	680b      	ldr	r3, [r1, #0]
 8009d5c:	4680      	mov	r8, r0
 8009d5e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8009d62:	f842 3b1c 	str.w	r3, [r2], #28
 8009d66:	460c      	mov	r4, r1
 8009d68:	bf98      	it	ls
 8009d6a:	f04f 0b00 	movls.w	fp, #0
 8009d6e:	4616      	mov	r6, r2
 8009d70:	46aa      	mov	sl, r5
 8009d72:	462f      	mov	r7, r5
 8009d74:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009d78:	9201      	str	r2, [sp, #4]
 8009d7a:	9502      	str	r5, [sp, #8]
 8009d7c:	68a2      	ldr	r2, [r4, #8]
 8009d7e:	b15a      	cbz	r2, 8009d98 <_scanf_float+0x68>
 8009d80:	f8d9 3000 	ldr.w	r3, [r9]
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	2b4e      	cmp	r3, #78	@ 0x4e
 8009d88:	d862      	bhi.n	8009e50 <_scanf_float+0x120>
 8009d8a:	2b40      	cmp	r3, #64	@ 0x40
 8009d8c:	d83a      	bhi.n	8009e04 <_scanf_float+0xd4>
 8009d8e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8009d92:	b2c8      	uxtb	r0, r1
 8009d94:	280e      	cmp	r0, #14
 8009d96:	d938      	bls.n	8009e0a <_scanf_float+0xda>
 8009d98:	b11f      	cbz	r7, 8009da2 <_scanf_float+0x72>
 8009d9a:	6823      	ldr	r3, [r4, #0]
 8009d9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009da0:	6023      	str	r3, [r4, #0]
 8009da2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009da6:	f1ba 0f01 	cmp.w	sl, #1
 8009daa:	f200 8114 	bhi.w	8009fd6 <_scanf_float+0x2a6>
 8009dae:	9b01      	ldr	r3, [sp, #4]
 8009db0:	429e      	cmp	r6, r3
 8009db2:	f200 8105 	bhi.w	8009fc0 <_scanf_float+0x290>
 8009db6:	2001      	movs	r0, #1
 8009db8:	b007      	add	sp, #28
 8009dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dbe:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009dc2:	2a0d      	cmp	r2, #13
 8009dc4:	d8e8      	bhi.n	8009d98 <_scanf_float+0x68>
 8009dc6:	a101      	add	r1, pc, #4	@ (adr r1, 8009dcc <_scanf_float+0x9c>)
 8009dc8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009dcc:	08009f15 	.word	0x08009f15
 8009dd0:	08009d99 	.word	0x08009d99
 8009dd4:	08009d99 	.word	0x08009d99
 8009dd8:	08009d99 	.word	0x08009d99
 8009ddc:	08009f71 	.word	0x08009f71
 8009de0:	08009f4b 	.word	0x08009f4b
 8009de4:	08009d99 	.word	0x08009d99
 8009de8:	08009d99 	.word	0x08009d99
 8009dec:	08009f23 	.word	0x08009f23
 8009df0:	08009d99 	.word	0x08009d99
 8009df4:	08009d99 	.word	0x08009d99
 8009df8:	08009d99 	.word	0x08009d99
 8009dfc:	08009d99 	.word	0x08009d99
 8009e00:	08009edf 	.word	0x08009edf
 8009e04:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009e08:	e7db      	b.n	8009dc2 <_scanf_float+0x92>
 8009e0a:	290e      	cmp	r1, #14
 8009e0c:	d8c4      	bhi.n	8009d98 <_scanf_float+0x68>
 8009e0e:	a001      	add	r0, pc, #4	@ (adr r0, 8009e14 <_scanf_float+0xe4>)
 8009e10:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009e14:	08009ecf 	.word	0x08009ecf
 8009e18:	08009d99 	.word	0x08009d99
 8009e1c:	08009ecf 	.word	0x08009ecf
 8009e20:	08009f5f 	.word	0x08009f5f
 8009e24:	08009d99 	.word	0x08009d99
 8009e28:	08009e71 	.word	0x08009e71
 8009e2c:	08009eb5 	.word	0x08009eb5
 8009e30:	08009eb5 	.word	0x08009eb5
 8009e34:	08009eb5 	.word	0x08009eb5
 8009e38:	08009eb5 	.word	0x08009eb5
 8009e3c:	08009eb5 	.word	0x08009eb5
 8009e40:	08009eb5 	.word	0x08009eb5
 8009e44:	08009eb5 	.word	0x08009eb5
 8009e48:	08009eb5 	.word	0x08009eb5
 8009e4c:	08009eb5 	.word	0x08009eb5
 8009e50:	2b6e      	cmp	r3, #110	@ 0x6e
 8009e52:	d809      	bhi.n	8009e68 <_scanf_float+0x138>
 8009e54:	2b60      	cmp	r3, #96	@ 0x60
 8009e56:	d8b2      	bhi.n	8009dbe <_scanf_float+0x8e>
 8009e58:	2b54      	cmp	r3, #84	@ 0x54
 8009e5a:	d07b      	beq.n	8009f54 <_scanf_float+0x224>
 8009e5c:	2b59      	cmp	r3, #89	@ 0x59
 8009e5e:	d19b      	bne.n	8009d98 <_scanf_float+0x68>
 8009e60:	2d07      	cmp	r5, #7
 8009e62:	d199      	bne.n	8009d98 <_scanf_float+0x68>
 8009e64:	2508      	movs	r5, #8
 8009e66:	e02f      	b.n	8009ec8 <_scanf_float+0x198>
 8009e68:	2b74      	cmp	r3, #116	@ 0x74
 8009e6a:	d073      	beq.n	8009f54 <_scanf_float+0x224>
 8009e6c:	2b79      	cmp	r3, #121	@ 0x79
 8009e6e:	e7f6      	b.n	8009e5e <_scanf_float+0x12e>
 8009e70:	6821      	ldr	r1, [r4, #0]
 8009e72:	05c8      	lsls	r0, r1, #23
 8009e74:	d51e      	bpl.n	8009eb4 <_scanf_float+0x184>
 8009e76:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8009e7a:	6021      	str	r1, [r4, #0]
 8009e7c:	3701      	adds	r7, #1
 8009e7e:	f1bb 0f00 	cmp.w	fp, #0
 8009e82:	d003      	beq.n	8009e8c <_scanf_float+0x15c>
 8009e84:	3201      	adds	r2, #1
 8009e86:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009e8a:	60a2      	str	r2, [r4, #8]
 8009e8c:	68a3      	ldr	r3, [r4, #8]
 8009e8e:	3b01      	subs	r3, #1
 8009e90:	60a3      	str	r3, [r4, #8]
 8009e92:	6923      	ldr	r3, [r4, #16]
 8009e94:	3301      	adds	r3, #1
 8009e96:	6123      	str	r3, [r4, #16]
 8009e98:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009e9c:	3b01      	subs	r3, #1
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	f8c9 3004 	str.w	r3, [r9, #4]
 8009ea4:	f340 8083 	ble.w	8009fae <_scanf_float+0x27e>
 8009ea8:	f8d9 3000 	ldr.w	r3, [r9]
 8009eac:	3301      	adds	r3, #1
 8009eae:	f8c9 3000 	str.w	r3, [r9]
 8009eb2:	e763      	b.n	8009d7c <_scanf_float+0x4c>
 8009eb4:	eb1a 0105 	adds.w	r1, sl, r5
 8009eb8:	f47f af6e 	bne.w	8009d98 <_scanf_float+0x68>
 8009ebc:	460d      	mov	r5, r1
 8009ebe:	468a      	mov	sl, r1
 8009ec0:	6822      	ldr	r2, [r4, #0]
 8009ec2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8009ec6:	6022      	str	r2, [r4, #0]
 8009ec8:	f806 3b01 	strb.w	r3, [r6], #1
 8009ecc:	e7de      	b.n	8009e8c <_scanf_float+0x15c>
 8009ece:	6822      	ldr	r2, [r4, #0]
 8009ed0:	0610      	lsls	r0, r2, #24
 8009ed2:	f57f af61 	bpl.w	8009d98 <_scanf_float+0x68>
 8009ed6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009eda:	6022      	str	r2, [r4, #0]
 8009edc:	e7f4      	b.n	8009ec8 <_scanf_float+0x198>
 8009ede:	f1ba 0f00 	cmp.w	sl, #0
 8009ee2:	d10c      	bne.n	8009efe <_scanf_float+0x1ce>
 8009ee4:	b977      	cbnz	r7, 8009f04 <_scanf_float+0x1d4>
 8009ee6:	6822      	ldr	r2, [r4, #0]
 8009ee8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009eec:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009ef0:	d108      	bne.n	8009f04 <_scanf_float+0x1d4>
 8009ef2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009ef6:	f04f 0a01 	mov.w	sl, #1
 8009efa:	6022      	str	r2, [r4, #0]
 8009efc:	e7e4      	b.n	8009ec8 <_scanf_float+0x198>
 8009efe:	f1ba 0f02 	cmp.w	sl, #2
 8009f02:	d051      	beq.n	8009fa8 <_scanf_float+0x278>
 8009f04:	2d01      	cmp	r5, #1
 8009f06:	d002      	beq.n	8009f0e <_scanf_float+0x1de>
 8009f08:	2d04      	cmp	r5, #4
 8009f0a:	f47f af45 	bne.w	8009d98 <_scanf_float+0x68>
 8009f0e:	3501      	adds	r5, #1
 8009f10:	b2ed      	uxtb	r5, r5
 8009f12:	e7d9      	b.n	8009ec8 <_scanf_float+0x198>
 8009f14:	f1ba 0f01 	cmp.w	sl, #1
 8009f18:	f47f af3e 	bne.w	8009d98 <_scanf_float+0x68>
 8009f1c:	f04f 0a02 	mov.w	sl, #2
 8009f20:	e7d2      	b.n	8009ec8 <_scanf_float+0x198>
 8009f22:	b975      	cbnz	r5, 8009f42 <_scanf_float+0x212>
 8009f24:	2f00      	cmp	r7, #0
 8009f26:	f47f af38 	bne.w	8009d9a <_scanf_float+0x6a>
 8009f2a:	6822      	ldr	r2, [r4, #0]
 8009f2c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009f30:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009f34:	f040 80ff 	bne.w	800a136 <_scanf_float+0x406>
 8009f38:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009f3c:	2501      	movs	r5, #1
 8009f3e:	6022      	str	r2, [r4, #0]
 8009f40:	e7c2      	b.n	8009ec8 <_scanf_float+0x198>
 8009f42:	2d03      	cmp	r5, #3
 8009f44:	d0e3      	beq.n	8009f0e <_scanf_float+0x1de>
 8009f46:	2d05      	cmp	r5, #5
 8009f48:	e7df      	b.n	8009f0a <_scanf_float+0x1da>
 8009f4a:	2d02      	cmp	r5, #2
 8009f4c:	f47f af24 	bne.w	8009d98 <_scanf_float+0x68>
 8009f50:	2503      	movs	r5, #3
 8009f52:	e7b9      	b.n	8009ec8 <_scanf_float+0x198>
 8009f54:	2d06      	cmp	r5, #6
 8009f56:	f47f af1f 	bne.w	8009d98 <_scanf_float+0x68>
 8009f5a:	2507      	movs	r5, #7
 8009f5c:	e7b4      	b.n	8009ec8 <_scanf_float+0x198>
 8009f5e:	6822      	ldr	r2, [r4, #0]
 8009f60:	0591      	lsls	r1, r2, #22
 8009f62:	f57f af19 	bpl.w	8009d98 <_scanf_float+0x68>
 8009f66:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009f6a:	6022      	str	r2, [r4, #0]
 8009f6c:	9702      	str	r7, [sp, #8]
 8009f6e:	e7ab      	b.n	8009ec8 <_scanf_float+0x198>
 8009f70:	6822      	ldr	r2, [r4, #0]
 8009f72:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8009f76:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009f7a:	d005      	beq.n	8009f88 <_scanf_float+0x258>
 8009f7c:	0550      	lsls	r0, r2, #21
 8009f7e:	f57f af0b 	bpl.w	8009d98 <_scanf_float+0x68>
 8009f82:	2f00      	cmp	r7, #0
 8009f84:	f000 80d7 	beq.w	800a136 <_scanf_float+0x406>
 8009f88:	0591      	lsls	r1, r2, #22
 8009f8a:	bf58      	it	pl
 8009f8c:	9902      	ldrpl	r1, [sp, #8]
 8009f8e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009f92:	bf58      	it	pl
 8009f94:	1a79      	subpl	r1, r7, r1
 8009f96:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8009f9a:	f04f 0700 	mov.w	r7, #0
 8009f9e:	bf58      	it	pl
 8009fa0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009fa4:	6022      	str	r2, [r4, #0]
 8009fa6:	e78f      	b.n	8009ec8 <_scanf_float+0x198>
 8009fa8:	f04f 0a03 	mov.w	sl, #3
 8009fac:	e78c      	b.n	8009ec8 <_scanf_float+0x198>
 8009fae:	4649      	mov	r1, r9
 8009fb0:	4640      	mov	r0, r8
 8009fb2:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009fb6:	4798      	blx	r3
 8009fb8:	2800      	cmp	r0, #0
 8009fba:	f43f aedf 	beq.w	8009d7c <_scanf_float+0x4c>
 8009fbe:	e6eb      	b.n	8009d98 <_scanf_float+0x68>
 8009fc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009fc4:	464a      	mov	r2, r9
 8009fc6:	4640      	mov	r0, r8
 8009fc8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009fcc:	4798      	blx	r3
 8009fce:	6923      	ldr	r3, [r4, #16]
 8009fd0:	3b01      	subs	r3, #1
 8009fd2:	6123      	str	r3, [r4, #16]
 8009fd4:	e6eb      	b.n	8009dae <_scanf_float+0x7e>
 8009fd6:	1e6b      	subs	r3, r5, #1
 8009fd8:	2b06      	cmp	r3, #6
 8009fda:	d824      	bhi.n	800a026 <_scanf_float+0x2f6>
 8009fdc:	2d02      	cmp	r5, #2
 8009fde:	d836      	bhi.n	800a04e <_scanf_float+0x31e>
 8009fe0:	9b01      	ldr	r3, [sp, #4]
 8009fe2:	429e      	cmp	r6, r3
 8009fe4:	f67f aee7 	bls.w	8009db6 <_scanf_float+0x86>
 8009fe8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009fec:	464a      	mov	r2, r9
 8009fee:	4640      	mov	r0, r8
 8009ff0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009ff4:	4798      	blx	r3
 8009ff6:	6923      	ldr	r3, [r4, #16]
 8009ff8:	3b01      	subs	r3, #1
 8009ffa:	6123      	str	r3, [r4, #16]
 8009ffc:	e7f0      	b.n	8009fe0 <_scanf_float+0x2b0>
 8009ffe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a002:	464a      	mov	r2, r9
 800a004:	4640      	mov	r0, r8
 800a006:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a00a:	4798      	blx	r3
 800a00c:	6923      	ldr	r3, [r4, #16]
 800a00e:	3b01      	subs	r3, #1
 800a010:	6123      	str	r3, [r4, #16]
 800a012:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a016:	fa5f fa8a 	uxtb.w	sl, sl
 800a01a:	f1ba 0f02 	cmp.w	sl, #2
 800a01e:	d1ee      	bne.n	8009ffe <_scanf_float+0x2ce>
 800a020:	3d03      	subs	r5, #3
 800a022:	b2ed      	uxtb	r5, r5
 800a024:	1b76      	subs	r6, r6, r5
 800a026:	6823      	ldr	r3, [r4, #0]
 800a028:	05da      	lsls	r2, r3, #23
 800a02a:	d530      	bpl.n	800a08e <_scanf_float+0x35e>
 800a02c:	055b      	lsls	r3, r3, #21
 800a02e:	d511      	bpl.n	800a054 <_scanf_float+0x324>
 800a030:	9b01      	ldr	r3, [sp, #4]
 800a032:	429e      	cmp	r6, r3
 800a034:	f67f aebf 	bls.w	8009db6 <_scanf_float+0x86>
 800a038:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a03c:	464a      	mov	r2, r9
 800a03e:	4640      	mov	r0, r8
 800a040:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a044:	4798      	blx	r3
 800a046:	6923      	ldr	r3, [r4, #16]
 800a048:	3b01      	subs	r3, #1
 800a04a:	6123      	str	r3, [r4, #16]
 800a04c:	e7f0      	b.n	800a030 <_scanf_float+0x300>
 800a04e:	46aa      	mov	sl, r5
 800a050:	46b3      	mov	fp, r6
 800a052:	e7de      	b.n	800a012 <_scanf_float+0x2e2>
 800a054:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a058:	6923      	ldr	r3, [r4, #16]
 800a05a:	2965      	cmp	r1, #101	@ 0x65
 800a05c:	f103 33ff 	add.w	r3, r3, #4294967295
 800a060:	f106 35ff 	add.w	r5, r6, #4294967295
 800a064:	6123      	str	r3, [r4, #16]
 800a066:	d00c      	beq.n	800a082 <_scanf_float+0x352>
 800a068:	2945      	cmp	r1, #69	@ 0x45
 800a06a:	d00a      	beq.n	800a082 <_scanf_float+0x352>
 800a06c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a070:	464a      	mov	r2, r9
 800a072:	4640      	mov	r0, r8
 800a074:	4798      	blx	r3
 800a076:	6923      	ldr	r3, [r4, #16]
 800a078:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a07c:	3b01      	subs	r3, #1
 800a07e:	1eb5      	subs	r5, r6, #2
 800a080:	6123      	str	r3, [r4, #16]
 800a082:	464a      	mov	r2, r9
 800a084:	4640      	mov	r0, r8
 800a086:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a08a:	4798      	blx	r3
 800a08c:	462e      	mov	r6, r5
 800a08e:	6822      	ldr	r2, [r4, #0]
 800a090:	f012 0210 	ands.w	r2, r2, #16
 800a094:	d001      	beq.n	800a09a <_scanf_float+0x36a>
 800a096:	2000      	movs	r0, #0
 800a098:	e68e      	b.n	8009db8 <_scanf_float+0x88>
 800a09a:	7032      	strb	r2, [r6, #0]
 800a09c:	6823      	ldr	r3, [r4, #0]
 800a09e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a0a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a0a6:	d125      	bne.n	800a0f4 <_scanf_float+0x3c4>
 800a0a8:	9b02      	ldr	r3, [sp, #8]
 800a0aa:	429f      	cmp	r7, r3
 800a0ac:	d00a      	beq.n	800a0c4 <_scanf_float+0x394>
 800a0ae:	1bda      	subs	r2, r3, r7
 800a0b0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a0b4:	429e      	cmp	r6, r3
 800a0b6:	bf28      	it	cs
 800a0b8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a0bc:	4630      	mov	r0, r6
 800a0be:	491f      	ldr	r1, [pc, #124]	@ (800a13c <_scanf_float+0x40c>)
 800a0c0:	f000 f972 	bl	800a3a8 <siprintf>
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	4640      	mov	r0, r8
 800a0c8:	9901      	ldr	r1, [sp, #4]
 800a0ca:	f002 fcfd 	bl	800cac8 <_strtod_r>
 800a0ce:	9b03      	ldr	r3, [sp, #12]
 800a0d0:	6825      	ldr	r5, [r4, #0]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f015 0f02 	tst.w	r5, #2
 800a0d8:	4606      	mov	r6, r0
 800a0da:	460f      	mov	r7, r1
 800a0dc:	f103 0204 	add.w	r2, r3, #4
 800a0e0:	d015      	beq.n	800a10e <_scanf_float+0x3de>
 800a0e2:	9903      	ldr	r1, [sp, #12]
 800a0e4:	600a      	str	r2, [r1, #0]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	e9c3 6700 	strd	r6, r7, [r3]
 800a0ec:	68e3      	ldr	r3, [r4, #12]
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	60e3      	str	r3, [r4, #12]
 800a0f2:	e7d0      	b.n	800a096 <_scanf_float+0x366>
 800a0f4:	9b04      	ldr	r3, [sp, #16]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d0e4      	beq.n	800a0c4 <_scanf_float+0x394>
 800a0fa:	9905      	ldr	r1, [sp, #20]
 800a0fc:	230a      	movs	r3, #10
 800a0fe:	4640      	mov	r0, r8
 800a100:	3101      	adds	r1, #1
 800a102:	f002 fd61 	bl	800cbc8 <_strtol_r>
 800a106:	9b04      	ldr	r3, [sp, #16]
 800a108:	9e05      	ldr	r6, [sp, #20]
 800a10a:	1ac2      	subs	r2, r0, r3
 800a10c:	e7d0      	b.n	800a0b0 <_scanf_float+0x380>
 800a10e:	076d      	lsls	r5, r5, #29
 800a110:	d4e7      	bmi.n	800a0e2 <_scanf_float+0x3b2>
 800a112:	9d03      	ldr	r5, [sp, #12]
 800a114:	602a      	str	r2, [r5, #0]
 800a116:	681d      	ldr	r5, [r3, #0]
 800a118:	4602      	mov	r2, r0
 800a11a:	460b      	mov	r3, r1
 800a11c:	f7f6 fc8e 	bl	8000a3c <__aeabi_dcmpun>
 800a120:	b120      	cbz	r0, 800a12c <_scanf_float+0x3fc>
 800a122:	4807      	ldr	r0, [pc, #28]	@ (800a140 <_scanf_float+0x410>)
 800a124:	f000 fad6 	bl	800a6d4 <nanf>
 800a128:	6028      	str	r0, [r5, #0]
 800a12a:	e7df      	b.n	800a0ec <_scanf_float+0x3bc>
 800a12c:	4630      	mov	r0, r6
 800a12e:	4639      	mov	r1, r7
 800a130:	f7f6 fce2 	bl	8000af8 <__aeabi_d2f>
 800a134:	e7f8      	b.n	800a128 <_scanf_float+0x3f8>
 800a136:	2700      	movs	r7, #0
 800a138:	e633      	b.n	8009da2 <_scanf_float+0x72>
 800a13a:	bf00      	nop
 800a13c:	0800f496 	.word	0x0800f496
 800a140:	0800f5d7 	.word	0x0800f5d7

0800a144 <std>:
 800a144:	2300      	movs	r3, #0
 800a146:	b510      	push	{r4, lr}
 800a148:	4604      	mov	r4, r0
 800a14a:	e9c0 3300 	strd	r3, r3, [r0]
 800a14e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a152:	6083      	str	r3, [r0, #8]
 800a154:	8181      	strh	r1, [r0, #12]
 800a156:	6643      	str	r3, [r0, #100]	@ 0x64
 800a158:	81c2      	strh	r2, [r0, #14]
 800a15a:	6183      	str	r3, [r0, #24]
 800a15c:	4619      	mov	r1, r3
 800a15e:	2208      	movs	r2, #8
 800a160:	305c      	adds	r0, #92	@ 0x5c
 800a162:	f000 fa1b 	bl	800a59c <memset>
 800a166:	4b0d      	ldr	r3, [pc, #52]	@ (800a19c <std+0x58>)
 800a168:	6224      	str	r4, [r4, #32]
 800a16a:	6263      	str	r3, [r4, #36]	@ 0x24
 800a16c:	4b0c      	ldr	r3, [pc, #48]	@ (800a1a0 <std+0x5c>)
 800a16e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a170:	4b0c      	ldr	r3, [pc, #48]	@ (800a1a4 <std+0x60>)
 800a172:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a174:	4b0c      	ldr	r3, [pc, #48]	@ (800a1a8 <std+0x64>)
 800a176:	6323      	str	r3, [r4, #48]	@ 0x30
 800a178:	4b0c      	ldr	r3, [pc, #48]	@ (800a1ac <std+0x68>)
 800a17a:	429c      	cmp	r4, r3
 800a17c:	d006      	beq.n	800a18c <std+0x48>
 800a17e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a182:	4294      	cmp	r4, r2
 800a184:	d002      	beq.n	800a18c <std+0x48>
 800a186:	33d0      	adds	r3, #208	@ 0xd0
 800a188:	429c      	cmp	r4, r3
 800a18a:	d105      	bne.n	800a198 <std+0x54>
 800a18c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a194:	f000 ba7e 	b.w	800a694 <__retarget_lock_init_recursive>
 800a198:	bd10      	pop	{r4, pc}
 800a19a:	bf00      	nop
 800a19c:	0800a3ed 	.word	0x0800a3ed
 800a1a0:	0800a40f 	.word	0x0800a40f
 800a1a4:	0800a447 	.word	0x0800a447
 800a1a8:	0800a46b 	.word	0x0800a46b
 800a1ac:	2000127c 	.word	0x2000127c

0800a1b0 <stdio_exit_handler>:
 800a1b0:	4a02      	ldr	r2, [pc, #8]	@ (800a1bc <stdio_exit_handler+0xc>)
 800a1b2:	4903      	ldr	r1, [pc, #12]	@ (800a1c0 <stdio_exit_handler+0x10>)
 800a1b4:	4803      	ldr	r0, [pc, #12]	@ (800a1c4 <stdio_exit_handler+0x14>)
 800a1b6:	f000 b869 	b.w	800a28c <_fwalk_sglue>
 800a1ba:	bf00      	nop
 800a1bc:	20000024 	.word	0x20000024
 800a1c0:	0800d1fd 	.word	0x0800d1fd
 800a1c4:	20000034 	.word	0x20000034

0800a1c8 <cleanup_stdio>:
 800a1c8:	6841      	ldr	r1, [r0, #4]
 800a1ca:	4b0c      	ldr	r3, [pc, #48]	@ (800a1fc <cleanup_stdio+0x34>)
 800a1cc:	b510      	push	{r4, lr}
 800a1ce:	4299      	cmp	r1, r3
 800a1d0:	4604      	mov	r4, r0
 800a1d2:	d001      	beq.n	800a1d8 <cleanup_stdio+0x10>
 800a1d4:	f003 f812 	bl	800d1fc <_fflush_r>
 800a1d8:	68a1      	ldr	r1, [r4, #8]
 800a1da:	4b09      	ldr	r3, [pc, #36]	@ (800a200 <cleanup_stdio+0x38>)
 800a1dc:	4299      	cmp	r1, r3
 800a1de:	d002      	beq.n	800a1e6 <cleanup_stdio+0x1e>
 800a1e0:	4620      	mov	r0, r4
 800a1e2:	f003 f80b 	bl	800d1fc <_fflush_r>
 800a1e6:	68e1      	ldr	r1, [r4, #12]
 800a1e8:	4b06      	ldr	r3, [pc, #24]	@ (800a204 <cleanup_stdio+0x3c>)
 800a1ea:	4299      	cmp	r1, r3
 800a1ec:	d004      	beq.n	800a1f8 <cleanup_stdio+0x30>
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1f4:	f003 b802 	b.w	800d1fc <_fflush_r>
 800a1f8:	bd10      	pop	{r4, pc}
 800a1fa:	bf00      	nop
 800a1fc:	2000127c 	.word	0x2000127c
 800a200:	200012e4 	.word	0x200012e4
 800a204:	2000134c 	.word	0x2000134c

0800a208 <global_stdio_init.part.0>:
 800a208:	b510      	push	{r4, lr}
 800a20a:	4b0b      	ldr	r3, [pc, #44]	@ (800a238 <global_stdio_init.part.0+0x30>)
 800a20c:	4c0b      	ldr	r4, [pc, #44]	@ (800a23c <global_stdio_init.part.0+0x34>)
 800a20e:	4a0c      	ldr	r2, [pc, #48]	@ (800a240 <global_stdio_init.part.0+0x38>)
 800a210:	4620      	mov	r0, r4
 800a212:	601a      	str	r2, [r3, #0]
 800a214:	2104      	movs	r1, #4
 800a216:	2200      	movs	r2, #0
 800a218:	f7ff ff94 	bl	800a144 <std>
 800a21c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a220:	2201      	movs	r2, #1
 800a222:	2109      	movs	r1, #9
 800a224:	f7ff ff8e 	bl	800a144 <std>
 800a228:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a22c:	2202      	movs	r2, #2
 800a22e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a232:	2112      	movs	r1, #18
 800a234:	f7ff bf86 	b.w	800a144 <std>
 800a238:	200013b4 	.word	0x200013b4
 800a23c:	2000127c 	.word	0x2000127c
 800a240:	0800a1b1 	.word	0x0800a1b1

0800a244 <__sfp_lock_acquire>:
 800a244:	4801      	ldr	r0, [pc, #4]	@ (800a24c <__sfp_lock_acquire+0x8>)
 800a246:	f000 ba26 	b.w	800a696 <__retarget_lock_acquire_recursive>
 800a24a:	bf00      	nop
 800a24c:	200013bd 	.word	0x200013bd

0800a250 <__sfp_lock_release>:
 800a250:	4801      	ldr	r0, [pc, #4]	@ (800a258 <__sfp_lock_release+0x8>)
 800a252:	f000 ba21 	b.w	800a698 <__retarget_lock_release_recursive>
 800a256:	bf00      	nop
 800a258:	200013bd 	.word	0x200013bd

0800a25c <__sinit>:
 800a25c:	b510      	push	{r4, lr}
 800a25e:	4604      	mov	r4, r0
 800a260:	f7ff fff0 	bl	800a244 <__sfp_lock_acquire>
 800a264:	6a23      	ldr	r3, [r4, #32]
 800a266:	b11b      	cbz	r3, 800a270 <__sinit+0x14>
 800a268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a26c:	f7ff bff0 	b.w	800a250 <__sfp_lock_release>
 800a270:	4b04      	ldr	r3, [pc, #16]	@ (800a284 <__sinit+0x28>)
 800a272:	6223      	str	r3, [r4, #32]
 800a274:	4b04      	ldr	r3, [pc, #16]	@ (800a288 <__sinit+0x2c>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d1f5      	bne.n	800a268 <__sinit+0xc>
 800a27c:	f7ff ffc4 	bl	800a208 <global_stdio_init.part.0>
 800a280:	e7f2      	b.n	800a268 <__sinit+0xc>
 800a282:	bf00      	nop
 800a284:	0800a1c9 	.word	0x0800a1c9
 800a288:	200013b4 	.word	0x200013b4

0800a28c <_fwalk_sglue>:
 800a28c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a290:	4607      	mov	r7, r0
 800a292:	4688      	mov	r8, r1
 800a294:	4614      	mov	r4, r2
 800a296:	2600      	movs	r6, #0
 800a298:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a29c:	f1b9 0901 	subs.w	r9, r9, #1
 800a2a0:	d505      	bpl.n	800a2ae <_fwalk_sglue+0x22>
 800a2a2:	6824      	ldr	r4, [r4, #0]
 800a2a4:	2c00      	cmp	r4, #0
 800a2a6:	d1f7      	bne.n	800a298 <_fwalk_sglue+0xc>
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ae:	89ab      	ldrh	r3, [r5, #12]
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d907      	bls.n	800a2c4 <_fwalk_sglue+0x38>
 800a2b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a2b8:	3301      	adds	r3, #1
 800a2ba:	d003      	beq.n	800a2c4 <_fwalk_sglue+0x38>
 800a2bc:	4629      	mov	r1, r5
 800a2be:	4638      	mov	r0, r7
 800a2c0:	47c0      	blx	r8
 800a2c2:	4306      	orrs	r6, r0
 800a2c4:	3568      	adds	r5, #104	@ 0x68
 800a2c6:	e7e9      	b.n	800a29c <_fwalk_sglue+0x10>

0800a2c8 <iprintf>:
 800a2c8:	b40f      	push	{r0, r1, r2, r3}
 800a2ca:	b507      	push	{r0, r1, r2, lr}
 800a2cc:	4906      	ldr	r1, [pc, #24]	@ (800a2e8 <iprintf+0x20>)
 800a2ce:	ab04      	add	r3, sp, #16
 800a2d0:	6808      	ldr	r0, [r1, #0]
 800a2d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2d6:	6881      	ldr	r1, [r0, #8]
 800a2d8:	9301      	str	r3, [sp, #4]
 800a2da:	f002 fdf7 	bl	800cecc <_vfiprintf_r>
 800a2de:	b003      	add	sp, #12
 800a2e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2e4:	b004      	add	sp, #16
 800a2e6:	4770      	bx	lr
 800a2e8:	20000030 	.word	0x20000030

0800a2ec <_puts_r>:
 800a2ec:	6a03      	ldr	r3, [r0, #32]
 800a2ee:	b570      	push	{r4, r5, r6, lr}
 800a2f0:	4605      	mov	r5, r0
 800a2f2:	460e      	mov	r6, r1
 800a2f4:	6884      	ldr	r4, [r0, #8]
 800a2f6:	b90b      	cbnz	r3, 800a2fc <_puts_r+0x10>
 800a2f8:	f7ff ffb0 	bl	800a25c <__sinit>
 800a2fc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a2fe:	07db      	lsls	r3, r3, #31
 800a300:	d405      	bmi.n	800a30e <_puts_r+0x22>
 800a302:	89a3      	ldrh	r3, [r4, #12]
 800a304:	0598      	lsls	r0, r3, #22
 800a306:	d402      	bmi.n	800a30e <_puts_r+0x22>
 800a308:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a30a:	f000 f9c4 	bl	800a696 <__retarget_lock_acquire_recursive>
 800a30e:	89a3      	ldrh	r3, [r4, #12]
 800a310:	0719      	lsls	r1, r3, #28
 800a312:	d502      	bpl.n	800a31a <_puts_r+0x2e>
 800a314:	6923      	ldr	r3, [r4, #16]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d135      	bne.n	800a386 <_puts_r+0x9a>
 800a31a:	4621      	mov	r1, r4
 800a31c:	4628      	mov	r0, r5
 800a31e:	f000 f8e7 	bl	800a4f0 <__swsetup_r>
 800a322:	b380      	cbz	r0, 800a386 <_puts_r+0x9a>
 800a324:	f04f 35ff 	mov.w	r5, #4294967295
 800a328:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a32a:	07da      	lsls	r2, r3, #31
 800a32c:	d405      	bmi.n	800a33a <_puts_r+0x4e>
 800a32e:	89a3      	ldrh	r3, [r4, #12]
 800a330:	059b      	lsls	r3, r3, #22
 800a332:	d402      	bmi.n	800a33a <_puts_r+0x4e>
 800a334:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a336:	f000 f9af 	bl	800a698 <__retarget_lock_release_recursive>
 800a33a:	4628      	mov	r0, r5
 800a33c:	bd70      	pop	{r4, r5, r6, pc}
 800a33e:	2b00      	cmp	r3, #0
 800a340:	da04      	bge.n	800a34c <_puts_r+0x60>
 800a342:	69a2      	ldr	r2, [r4, #24]
 800a344:	429a      	cmp	r2, r3
 800a346:	dc17      	bgt.n	800a378 <_puts_r+0x8c>
 800a348:	290a      	cmp	r1, #10
 800a34a:	d015      	beq.n	800a378 <_puts_r+0x8c>
 800a34c:	6823      	ldr	r3, [r4, #0]
 800a34e:	1c5a      	adds	r2, r3, #1
 800a350:	6022      	str	r2, [r4, #0]
 800a352:	7019      	strb	r1, [r3, #0]
 800a354:	68a3      	ldr	r3, [r4, #8]
 800a356:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a35a:	3b01      	subs	r3, #1
 800a35c:	60a3      	str	r3, [r4, #8]
 800a35e:	2900      	cmp	r1, #0
 800a360:	d1ed      	bne.n	800a33e <_puts_r+0x52>
 800a362:	2b00      	cmp	r3, #0
 800a364:	da11      	bge.n	800a38a <_puts_r+0x9e>
 800a366:	4622      	mov	r2, r4
 800a368:	210a      	movs	r1, #10
 800a36a:	4628      	mov	r0, r5
 800a36c:	f000 f881 	bl	800a472 <__swbuf_r>
 800a370:	3001      	adds	r0, #1
 800a372:	d0d7      	beq.n	800a324 <_puts_r+0x38>
 800a374:	250a      	movs	r5, #10
 800a376:	e7d7      	b.n	800a328 <_puts_r+0x3c>
 800a378:	4622      	mov	r2, r4
 800a37a:	4628      	mov	r0, r5
 800a37c:	f000 f879 	bl	800a472 <__swbuf_r>
 800a380:	3001      	adds	r0, #1
 800a382:	d1e7      	bne.n	800a354 <_puts_r+0x68>
 800a384:	e7ce      	b.n	800a324 <_puts_r+0x38>
 800a386:	3e01      	subs	r6, #1
 800a388:	e7e4      	b.n	800a354 <_puts_r+0x68>
 800a38a:	6823      	ldr	r3, [r4, #0]
 800a38c:	1c5a      	adds	r2, r3, #1
 800a38e:	6022      	str	r2, [r4, #0]
 800a390:	220a      	movs	r2, #10
 800a392:	701a      	strb	r2, [r3, #0]
 800a394:	e7ee      	b.n	800a374 <_puts_r+0x88>
	...

0800a398 <puts>:
 800a398:	4b02      	ldr	r3, [pc, #8]	@ (800a3a4 <puts+0xc>)
 800a39a:	4601      	mov	r1, r0
 800a39c:	6818      	ldr	r0, [r3, #0]
 800a39e:	f7ff bfa5 	b.w	800a2ec <_puts_r>
 800a3a2:	bf00      	nop
 800a3a4:	20000030 	.word	0x20000030

0800a3a8 <siprintf>:
 800a3a8:	b40e      	push	{r1, r2, r3}
 800a3aa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a3ae:	b510      	push	{r4, lr}
 800a3b0:	2400      	movs	r4, #0
 800a3b2:	b09d      	sub	sp, #116	@ 0x74
 800a3b4:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a3b6:	9002      	str	r0, [sp, #8]
 800a3b8:	9006      	str	r0, [sp, #24]
 800a3ba:	9107      	str	r1, [sp, #28]
 800a3bc:	9104      	str	r1, [sp, #16]
 800a3be:	4809      	ldr	r0, [pc, #36]	@ (800a3e4 <siprintf+0x3c>)
 800a3c0:	4909      	ldr	r1, [pc, #36]	@ (800a3e8 <siprintf+0x40>)
 800a3c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3c6:	9105      	str	r1, [sp, #20]
 800a3c8:	6800      	ldr	r0, [r0, #0]
 800a3ca:	a902      	add	r1, sp, #8
 800a3cc:	9301      	str	r3, [sp, #4]
 800a3ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a3d0:	f002 fc58 	bl	800cc84 <_svfiprintf_r>
 800a3d4:	9b02      	ldr	r3, [sp, #8]
 800a3d6:	701c      	strb	r4, [r3, #0]
 800a3d8:	b01d      	add	sp, #116	@ 0x74
 800a3da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3de:	b003      	add	sp, #12
 800a3e0:	4770      	bx	lr
 800a3e2:	bf00      	nop
 800a3e4:	20000030 	.word	0x20000030
 800a3e8:	ffff0208 	.word	0xffff0208

0800a3ec <__sread>:
 800a3ec:	b510      	push	{r4, lr}
 800a3ee:	460c      	mov	r4, r1
 800a3f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3f4:	f000 f900 	bl	800a5f8 <_read_r>
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	bfab      	itete	ge
 800a3fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a3fe:	89a3      	ldrhlt	r3, [r4, #12]
 800a400:	181b      	addge	r3, r3, r0
 800a402:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a406:	bfac      	ite	ge
 800a408:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a40a:	81a3      	strhlt	r3, [r4, #12]
 800a40c:	bd10      	pop	{r4, pc}

0800a40e <__swrite>:
 800a40e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a412:	461f      	mov	r7, r3
 800a414:	898b      	ldrh	r3, [r1, #12]
 800a416:	4605      	mov	r5, r0
 800a418:	05db      	lsls	r3, r3, #23
 800a41a:	460c      	mov	r4, r1
 800a41c:	4616      	mov	r6, r2
 800a41e:	d505      	bpl.n	800a42c <__swrite+0x1e>
 800a420:	2302      	movs	r3, #2
 800a422:	2200      	movs	r2, #0
 800a424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a428:	f000 f8d4 	bl	800a5d4 <_lseek_r>
 800a42c:	89a3      	ldrh	r3, [r4, #12]
 800a42e:	4632      	mov	r2, r6
 800a430:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a434:	81a3      	strh	r3, [r4, #12]
 800a436:	4628      	mov	r0, r5
 800a438:	463b      	mov	r3, r7
 800a43a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a43e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a442:	f000 b8eb 	b.w	800a61c <_write_r>

0800a446 <__sseek>:
 800a446:	b510      	push	{r4, lr}
 800a448:	460c      	mov	r4, r1
 800a44a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a44e:	f000 f8c1 	bl	800a5d4 <_lseek_r>
 800a452:	1c43      	adds	r3, r0, #1
 800a454:	89a3      	ldrh	r3, [r4, #12]
 800a456:	bf15      	itete	ne
 800a458:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a45a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a45e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a462:	81a3      	strheq	r3, [r4, #12]
 800a464:	bf18      	it	ne
 800a466:	81a3      	strhne	r3, [r4, #12]
 800a468:	bd10      	pop	{r4, pc}

0800a46a <__sclose>:
 800a46a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a46e:	f000 b8a1 	b.w	800a5b4 <_close_r>

0800a472 <__swbuf_r>:
 800a472:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a474:	460e      	mov	r6, r1
 800a476:	4614      	mov	r4, r2
 800a478:	4605      	mov	r5, r0
 800a47a:	b118      	cbz	r0, 800a484 <__swbuf_r+0x12>
 800a47c:	6a03      	ldr	r3, [r0, #32]
 800a47e:	b90b      	cbnz	r3, 800a484 <__swbuf_r+0x12>
 800a480:	f7ff feec 	bl	800a25c <__sinit>
 800a484:	69a3      	ldr	r3, [r4, #24]
 800a486:	60a3      	str	r3, [r4, #8]
 800a488:	89a3      	ldrh	r3, [r4, #12]
 800a48a:	071a      	lsls	r2, r3, #28
 800a48c:	d501      	bpl.n	800a492 <__swbuf_r+0x20>
 800a48e:	6923      	ldr	r3, [r4, #16]
 800a490:	b943      	cbnz	r3, 800a4a4 <__swbuf_r+0x32>
 800a492:	4621      	mov	r1, r4
 800a494:	4628      	mov	r0, r5
 800a496:	f000 f82b 	bl	800a4f0 <__swsetup_r>
 800a49a:	b118      	cbz	r0, 800a4a4 <__swbuf_r+0x32>
 800a49c:	f04f 37ff 	mov.w	r7, #4294967295
 800a4a0:	4638      	mov	r0, r7
 800a4a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4a4:	6823      	ldr	r3, [r4, #0]
 800a4a6:	6922      	ldr	r2, [r4, #16]
 800a4a8:	b2f6      	uxtb	r6, r6
 800a4aa:	1a98      	subs	r0, r3, r2
 800a4ac:	6963      	ldr	r3, [r4, #20]
 800a4ae:	4637      	mov	r7, r6
 800a4b0:	4283      	cmp	r3, r0
 800a4b2:	dc05      	bgt.n	800a4c0 <__swbuf_r+0x4e>
 800a4b4:	4621      	mov	r1, r4
 800a4b6:	4628      	mov	r0, r5
 800a4b8:	f002 fea0 	bl	800d1fc <_fflush_r>
 800a4bc:	2800      	cmp	r0, #0
 800a4be:	d1ed      	bne.n	800a49c <__swbuf_r+0x2a>
 800a4c0:	68a3      	ldr	r3, [r4, #8]
 800a4c2:	3b01      	subs	r3, #1
 800a4c4:	60a3      	str	r3, [r4, #8]
 800a4c6:	6823      	ldr	r3, [r4, #0]
 800a4c8:	1c5a      	adds	r2, r3, #1
 800a4ca:	6022      	str	r2, [r4, #0]
 800a4cc:	701e      	strb	r6, [r3, #0]
 800a4ce:	6962      	ldr	r2, [r4, #20]
 800a4d0:	1c43      	adds	r3, r0, #1
 800a4d2:	429a      	cmp	r2, r3
 800a4d4:	d004      	beq.n	800a4e0 <__swbuf_r+0x6e>
 800a4d6:	89a3      	ldrh	r3, [r4, #12]
 800a4d8:	07db      	lsls	r3, r3, #31
 800a4da:	d5e1      	bpl.n	800a4a0 <__swbuf_r+0x2e>
 800a4dc:	2e0a      	cmp	r6, #10
 800a4de:	d1df      	bne.n	800a4a0 <__swbuf_r+0x2e>
 800a4e0:	4621      	mov	r1, r4
 800a4e2:	4628      	mov	r0, r5
 800a4e4:	f002 fe8a 	bl	800d1fc <_fflush_r>
 800a4e8:	2800      	cmp	r0, #0
 800a4ea:	d0d9      	beq.n	800a4a0 <__swbuf_r+0x2e>
 800a4ec:	e7d6      	b.n	800a49c <__swbuf_r+0x2a>
	...

0800a4f0 <__swsetup_r>:
 800a4f0:	b538      	push	{r3, r4, r5, lr}
 800a4f2:	4b29      	ldr	r3, [pc, #164]	@ (800a598 <__swsetup_r+0xa8>)
 800a4f4:	4605      	mov	r5, r0
 800a4f6:	6818      	ldr	r0, [r3, #0]
 800a4f8:	460c      	mov	r4, r1
 800a4fa:	b118      	cbz	r0, 800a504 <__swsetup_r+0x14>
 800a4fc:	6a03      	ldr	r3, [r0, #32]
 800a4fe:	b90b      	cbnz	r3, 800a504 <__swsetup_r+0x14>
 800a500:	f7ff feac 	bl	800a25c <__sinit>
 800a504:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a508:	0719      	lsls	r1, r3, #28
 800a50a:	d422      	bmi.n	800a552 <__swsetup_r+0x62>
 800a50c:	06da      	lsls	r2, r3, #27
 800a50e:	d407      	bmi.n	800a520 <__swsetup_r+0x30>
 800a510:	2209      	movs	r2, #9
 800a512:	602a      	str	r2, [r5, #0]
 800a514:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a518:	f04f 30ff 	mov.w	r0, #4294967295
 800a51c:	81a3      	strh	r3, [r4, #12]
 800a51e:	e033      	b.n	800a588 <__swsetup_r+0x98>
 800a520:	0758      	lsls	r0, r3, #29
 800a522:	d512      	bpl.n	800a54a <__swsetup_r+0x5a>
 800a524:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a526:	b141      	cbz	r1, 800a53a <__swsetup_r+0x4a>
 800a528:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a52c:	4299      	cmp	r1, r3
 800a52e:	d002      	beq.n	800a536 <__swsetup_r+0x46>
 800a530:	4628      	mov	r0, r5
 800a532:	f000 ff31 	bl	800b398 <_free_r>
 800a536:	2300      	movs	r3, #0
 800a538:	6363      	str	r3, [r4, #52]	@ 0x34
 800a53a:	89a3      	ldrh	r3, [r4, #12]
 800a53c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a540:	81a3      	strh	r3, [r4, #12]
 800a542:	2300      	movs	r3, #0
 800a544:	6063      	str	r3, [r4, #4]
 800a546:	6923      	ldr	r3, [r4, #16]
 800a548:	6023      	str	r3, [r4, #0]
 800a54a:	89a3      	ldrh	r3, [r4, #12]
 800a54c:	f043 0308 	orr.w	r3, r3, #8
 800a550:	81a3      	strh	r3, [r4, #12]
 800a552:	6923      	ldr	r3, [r4, #16]
 800a554:	b94b      	cbnz	r3, 800a56a <__swsetup_r+0x7a>
 800a556:	89a3      	ldrh	r3, [r4, #12]
 800a558:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a55c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a560:	d003      	beq.n	800a56a <__swsetup_r+0x7a>
 800a562:	4621      	mov	r1, r4
 800a564:	4628      	mov	r0, r5
 800a566:	f002 fe96 	bl	800d296 <__smakebuf_r>
 800a56a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a56e:	f013 0201 	ands.w	r2, r3, #1
 800a572:	d00a      	beq.n	800a58a <__swsetup_r+0x9a>
 800a574:	2200      	movs	r2, #0
 800a576:	60a2      	str	r2, [r4, #8]
 800a578:	6962      	ldr	r2, [r4, #20]
 800a57a:	4252      	negs	r2, r2
 800a57c:	61a2      	str	r2, [r4, #24]
 800a57e:	6922      	ldr	r2, [r4, #16]
 800a580:	b942      	cbnz	r2, 800a594 <__swsetup_r+0xa4>
 800a582:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a586:	d1c5      	bne.n	800a514 <__swsetup_r+0x24>
 800a588:	bd38      	pop	{r3, r4, r5, pc}
 800a58a:	0799      	lsls	r1, r3, #30
 800a58c:	bf58      	it	pl
 800a58e:	6962      	ldrpl	r2, [r4, #20]
 800a590:	60a2      	str	r2, [r4, #8]
 800a592:	e7f4      	b.n	800a57e <__swsetup_r+0x8e>
 800a594:	2000      	movs	r0, #0
 800a596:	e7f7      	b.n	800a588 <__swsetup_r+0x98>
 800a598:	20000030 	.word	0x20000030

0800a59c <memset>:
 800a59c:	4603      	mov	r3, r0
 800a59e:	4402      	add	r2, r0
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d100      	bne.n	800a5a6 <memset+0xa>
 800a5a4:	4770      	bx	lr
 800a5a6:	f803 1b01 	strb.w	r1, [r3], #1
 800a5aa:	e7f9      	b.n	800a5a0 <memset+0x4>

0800a5ac <_localeconv_r>:
 800a5ac:	4800      	ldr	r0, [pc, #0]	@ (800a5b0 <_localeconv_r+0x4>)
 800a5ae:	4770      	bx	lr
 800a5b0:	20000170 	.word	0x20000170

0800a5b4 <_close_r>:
 800a5b4:	b538      	push	{r3, r4, r5, lr}
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	4d05      	ldr	r5, [pc, #20]	@ (800a5d0 <_close_r+0x1c>)
 800a5ba:	4604      	mov	r4, r0
 800a5bc:	4608      	mov	r0, r1
 800a5be:	602b      	str	r3, [r5, #0]
 800a5c0:	f7f8 fa19 	bl	80029f6 <_close>
 800a5c4:	1c43      	adds	r3, r0, #1
 800a5c6:	d102      	bne.n	800a5ce <_close_r+0x1a>
 800a5c8:	682b      	ldr	r3, [r5, #0]
 800a5ca:	b103      	cbz	r3, 800a5ce <_close_r+0x1a>
 800a5cc:	6023      	str	r3, [r4, #0]
 800a5ce:	bd38      	pop	{r3, r4, r5, pc}
 800a5d0:	200013b8 	.word	0x200013b8

0800a5d4 <_lseek_r>:
 800a5d4:	b538      	push	{r3, r4, r5, lr}
 800a5d6:	4604      	mov	r4, r0
 800a5d8:	4608      	mov	r0, r1
 800a5da:	4611      	mov	r1, r2
 800a5dc:	2200      	movs	r2, #0
 800a5de:	4d05      	ldr	r5, [pc, #20]	@ (800a5f4 <_lseek_r+0x20>)
 800a5e0:	602a      	str	r2, [r5, #0]
 800a5e2:	461a      	mov	r2, r3
 800a5e4:	f7f8 fa2b 	bl	8002a3e <_lseek>
 800a5e8:	1c43      	adds	r3, r0, #1
 800a5ea:	d102      	bne.n	800a5f2 <_lseek_r+0x1e>
 800a5ec:	682b      	ldr	r3, [r5, #0]
 800a5ee:	b103      	cbz	r3, 800a5f2 <_lseek_r+0x1e>
 800a5f0:	6023      	str	r3, [r4, #0]
 800a5f2:	bd38      	pop	{r3, r4, r5, pc}
 800a5f4:	200013b8 	.word	0x200013b8

0800a5f8 <_read_r>:
 800a5f8:	b538      	push	{r3, r4, r5, lr}
 800a5fa:	4604      	mov	r4, r0
 800a5fc:	4608      	mov	r0, r1
 800a5fe:	4611      	mov	r1, r2
 800a600:	2200      	movs	r2, #0
 800a602:	4d05      	ldr	r5, [pc, #20]	@ (800a618 <_read_r+0x20>)
 800a604:	602a      	str	r2, [r5, #0]
 800a606:	461a      	mov	r2, r3
 800a608:	f7f8 f9bc 	bl	8002984 <_read>
 800a60c:	1c43      	adds	r3, r0, #1
 800a60e:	d102      	bne.n	800a616 <_read_r+0x1e>
 800a610:	682b      	ldr	r3, [r5, #0]
 800a612:	b103      	cbz	r3, 800a616 <_read_r+0x1e>
 800a614:	6023      	str	r3, [r4, #0]
 800a616:	bd38      	pop	{r3, r4, r5, pc}
 800a618:	200013b8 	.word	0x200013b8

0800a61c <_write_r>:
 800a61c:	b538      	push	{r3, r4, r5, lr}
 800a61e:	4604      	mov	r4, r0
 800a620:	4608      	mov	r0, r1
 800a622:	4611      	mov	r1, r2
 800a624:	2200      	movs	r2, #0
 800a626:	4d05      	ldr	r5, [pc, #20]	@ (800a63c <_write_r+0x20>)
 800a628:	602a      	str	r2, [r5, #0]
 800a62a:	461a      	mov	r2, r3
 800a62c:	f7f8 f9c7 	bl	80029be <_write>
 800a630:	1c43      	adds	r3, r0, #1
 800a632:	d102      	bne.n	800a63a <_write_r+0x1e>
 800a634:	682b      	ldr	r3, [r5, #0]
 800a636:	b103      	cbz	r3, 800a63a <_write_r+0x1e>
 800a638:	6023      	str	r3, [r4, #0]
 800a63a:	bd38      	pop	{r3, r4, r5, pc}
 800a63c:	200013b8 	.word	0x200013b8

0800a640 <__errno>:
 800a640:	4b01      	ldr	r3, [pc, #4]	@ (800a648 <__errno+0x8>)
 800a642:	6818      	ldr	r0, [r3, #0]
 800a644:	4770      	bx	lr
 800a646:	bf00      	nop
 800a648:	20000030 	.word	0x20000030

0800a64c <__libc_init_array>:
 800a64c:	b570      	push	{r4, r5, r6, lr}
 800a64e:	2600      	movs	r6, #0
 800a650:	4d0c      	ldr	r5, [pc, #48]	@ (800a684 <__libc_init_array+0x38>)
 800a652:	4c0d      	ldr	r4, [pc, #52]	@ (800a688 <__libc_init_array+0x3c>)
 800a654:	1b64      	subs	r4, r4, r5
 800a656:	10a4      	asrs	r4, r4, #2
 800a658:	42a6      	cmp	r6, r4
 800a65a:	d109      	bne.n	800a670 <__libc_init_array+0x24>
 800a65c:	f003 ff28 	bl	800e4b0 <_init>
 800a660:	2600      	movs	r6, #0
 800a662:	4d0a      	ldr	r5, [pc, #40]	@ (800a68c <__libc_init_array+0x40>)
 800a664:	4c0a      	ldr	r4, [pc, #40]	@ (800a690 <__libc_init_array+0x44>)
 800a666:	1b64      	subs	r4, r4, r5
 800a668:	10a4      	asrs	r4, r4, #2
 800a66a:	42a6      	cmp	r6, r4
 800a66c:	d105      	bne.n	800a67a <__libc_init_array+0x2e>
 800a66e:	bd70      	pop	{r4, r5, r6, pc}
 800a670:	f855 3b04 	ldr.w	r3, [r5], #4
 800a674:	4798      	blx	r3
 800a676:	3601      	adds	r6, #1
 800a678:	e7ee      	b.n	800a658 <__libc_init_array+0xc>
 800a67a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a67e:	4798      	blx	r3
 800a680:	3601      	adds	r6, #1
 800a682:	e7f2      	b.n	800a66a <__libc_init_array+0x1e>
 800a684:	0800f8c8 	.word	0x0800f8c8
 800a688:	0800f8c8 	.word	0x0800f8c8
 800a68c:	0800f8c8 	.word	0x0800f8c8
 800a690:	0800f8cc 	.word	0x0800f8cc

0800a694 <__retarget_lock_init_recursive>:
 800a694:	4770      	bx	lr

0800a696 <__retarget_lock_acquire_recursive>:
 800a696:	4770      	bx	lr

0800a698 <__retarget_lock_release_recursive>:
 800a698:	4770      	bx	lr

0800a69a <memchr>:
 800a69a:	4603      	mov	r3, r0
 800a69c:	b510      	push	{r4, lr}
 800a69e:	b2c9      	uxtb	r1, r1
 800a6a0:	4402      	add	r2, r0
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	d101      	bne.n	800a6ac <memchr+0x12>
 800a6a8:	2000      	movs	r0, #0
 800a6aa:	e003      	b.n	800a6b4 <memchr+0x1a>
 800a6ac:	7804      	ldrb	r4, [r0, #0]
 800a6ae:	3301      	adds	r3, #1
 800a6b0:	428c      	cmp	r4, r1
 800a6b2:	d1f6      	bne.n	800a6a2 <memchr+0x8>
 800a6b4:	bd10      	pop	{r4, pc}

0800a6b6 <memcpy>:
 800a6b6:	440a      	add	r2, r1
 800a6b8:	4291      	cmp	r1, r2
 800a6ba:	f100 33ff 	add.w	r3, r0, #4294967295
 800a6be:	d100      	bne.n	800a6c2 <memcpy+0xc>
 800a6c0:	4770      	bx	lr
 800a6c2:	b510      	push	{r4, lr}
 800a6c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6c8:	4291      	cmp	r1, r2
 800a6ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a6ce:	d1f9      	bne.n	800a6c4 <memcpy+0xe>
 800a6d0:	bd10      	pop	{r4, pc}
	...

0800a6d4 <nanf>:
 800a6d4:	4800      	ldr	r0, [pc, #0]	@ (800a6d8 <nanf+0x4>)
 800a6d6:	4770      	bx	lr
 800a6d8:	7fc00000 	.word	0x7fc00000

0800a6dc <quorem>:
 800a6dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6e0:	6903      	ldr	r3, [r0, #16]
 800a6e2:	690c      	ldr	r4, [r1, #16]
 800a6e4:	4607      	mov	r7, r0
 800a6e6:	42a3      	cmp	r3, r4
 800a6e8:	db7e      	blt.n	800a7e8 <quorem+0x10c>
 800a6ea:	3c01      	subs	r4, #1
 800a6ec:	00a3      	lsls	r3, r4, #2
 800a6ee:	f100 0514 	add.w	r5, r0, #20
 800a6f2:	f101 0814 	add.w	r8, r1, #20
 800a6f6:	9300      	str	r3, [sp, #0]
 800a6f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6fc:	9301      	str	r3, [sp, #4]
 800a6fe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a702:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a706:	3301      	adds	r3, #1
 800a708:	429a      	cmp	r2, r3
 800a70a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a70e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a712:	d32e      	bcc.n	800a772 <quorem+0x96>
 800a714:	f04f 0a00 	mov.w	sl, #0
 800a718:	46c4      	mov	ip, r8
 800a71a:	46ae      	mov	lr, r5
 800a71c:	46d3      	mov	fp, sl
 800a71e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a722:	b298      	uxth	r0, r3
 800a724:	fb06 a000 	mla	r0, r6, r0, sl
 800a728:	0c1b      	lsrs	r3, r3, #16
 800a72a:	0c02      	lsrs	r2, r0, #16
 800a72c:	fb06 2303 	mla	r3, r6, r3, r2
 800a730:	f8de 2000 	ldr.w	r2, [lr]
 800a734:	b280      	uxth	r0, r0
 800a736:	b292      	uxth	r2, r2
 800a738:	1a12      	subs	r2, r2, r0
 800a73a:	445a      	add	r2, fp
 800a73c:	f8de 0000 	ldr.w	r0, [lr]
 800a740:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a744:	b29b      	uxth	r3, r3
 800a746:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a74a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a74e:	b292      	uxth	r2, r2
 800a750:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a754:	45e1      	cmp	r9, ip
 800a756:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a75a:	f84e 2b04 	str.w	r2, [lr], #4
 800a75e:	d2de      	bcs.n	800a71e <quorem+0x42>
 800a760:	9b00      	ldr	r3, [sp, #0]
 800a762:	58eb      	ldr	r3, [r5, r3]
 800a764:	b92b      	cbnz	r3, 800a772 <quorem+0x96>
 800a766:	9b01      	ldr	r3, [sp, #4]
 800a768:	3b04      	subs	r3, #4
 800a76a:	429d      	cmp	r5, r3
 800a76c:	461a      	mov	r2, r3
 800a76e:	d32f      	bcc.n	800a7d0 <quorem+0xf4>
 800a770:	613c      	str	r4, [r7, #16]
 800a772:	4638      	mov	r0, r7
 800a774:	f001 f9ca 	bl	800bb0c <__mcmp>
 800a778:	2800      	cmp	r0, #0
 800a77a:	db25      	blt.n	800a7c8 <quorem+0xec>
 800a77c:	4629      	mov	r1, r5
 800a77e:	2000      	movs	r0, #0
 800a780:	f858 2b04 	ldr.w	r2, [r8], #4
 800a784:	f8d1 c000 	ldr.w	ip, [r1]
 800a788:	fa1f fe82 	uxth.w	lr, r2
 800a78c:	fa1f f38c 	uxth.w	r3, ip
 800a790:	eba3 030e 	sub.w	r3, r3, lr
 800a794:	4403      	add	r3, r0
 800a796:	0c12      	lsrs	r2, r2, #16
 800a798:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a79c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a7a0:	b29b      	uxth	r3, r3
 800a7a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a7a6:	45c1      	cmp	r9, r8
 800a7a8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a7ac:	f841 3b04 	str.w	r3, [r1], #4
 800a7b0:	d2e6      	bcs.n	800a780 <quorem+0xa4>
 800a7b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a7b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a7ba:	b922      	cbnz	r2, 800a7c6 <quorem+0xea>
 800a7bc:	3b04      	subs	r3, #4
 800a7be:	429d      	cmp	r5, r3
 800a7c0:	461a      	mov	r2, r3
 800a7c2:	d30b      	bcc.n	800a7dc <quorem+0x100>
 800a7c4:	613c      	str	r4, [r7, #16]
 800a7c6:	3601      	adds	r6, #1
 800a7c8:	4630      	mov	r0, r6
 800a7ca:	b003      	add	sp, #12
 800a7cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7d0:	6812      	ldr	r2, [r2, #0]
 800a7d2:	3b04      	subs	r3, #4
 800a7d4:	2a00      	cmp	r2, #0
 800a7d6:	d1cb      	bne.n	800a770 <quorem+0x94>
 800a7d8:	3c01      	subs	r4, #1
 800a7da:	e7c6      	b.n	800a76a <quorem+0x8e>
 800a7dc:	6812      	ldr	r2, [r2, #0]
 800a7de:	3b04      	subs	r3, #4
 800a7e0:	2a00      	cmp	r2, #0
 800a7e2:	d1ef      	bne.n	800a7c4 <quorem+0xe8>
 800a7e4:	3c01      	subs	r4, #1
 800a7e6:	e7ea      	b.n	800a7be <quorem+0xe2>
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	e7ee      	b.n	800a7ca <quorem+0xee>
 800a7ec:	0000      	movs	r0, r0
	...

0800a7f0 <_dtoa_r>:
 800a7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7f4:	4614      	mov	r4, r2
 800a7f6:	461d      	mov	r5, r3
 800a7f8:	69c7      	ldr	r7, [r0, #28]
 800a7fa:	b097      	sub	sp, #92	@ 0x5c
 800a7fc:	4681      	mov	r9, r0
 800a7fe:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800a802:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a804:	b97f      	cbnz	r7, 800a826 <_dtoa_r+0x36>
 800a806:	2010      	movs	r0, #16
 800a808:	f000 fe0e 	bl	800b428 <malloc>
 800a80c:	4602      	mov	r2, r0
 800a80e:	f8c9 001c 	str.w	r0, [r9, #28]
 800a812:	b920      	cbnz	r0, 800a81e <_dtoa_r+0x2e>
 800a814:	21ef      	movs	r1, #239	@ 0xef
 800a816:	4bac      	ldr	r3, [pc, #688]	@ (800aac8 <_dtoa_r+0x2d8>)
 800a818:	48ac      	ldr	r0, [pc, #688]	@ (800aacc <_dtoa_r+0x2dc>)
 800a81a:	f002 fddd 	bl	800d3d8 <__assert_func>
 800a81e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a822:	6007      	str	r7, [r0, #0]
 800a824:	60c7      	str	r7, [r0, #12]
 800a826:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a82a:	6819      	ldr	r1, [r3, #0]
 800a82c:	b159      	cbz	r1, 800a846 <_dtoa_r+0x56>
 800a82e:	685a      	ldr	r2, [r3, #4]
 800a830:	2301      	movs	r3, #1
 800a832:	4093      	lsls	r3, r2
 800a834:	604a      	str	r2, [r1, #4]
 800a836:	608b      	str	r3, [r1, #8]
 800a838:	4648      	mov	r0, r9
 800a83a:	f000 feeb 	bl	800b614 <_Bfree>
 800a83e:	2200      	movs	r2, #0
 800a840:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a844:	601a      	str	r2, [r3, #0]
 800a846:	1e2b      	subs	r3, r5, #0
 800a848:	bfaf      	iteee	ge
 800a84a:	2300      	movge	r3, #0
 800a84c:	2201      	movlt	r2, #1
 800a84e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a852:	9307      	strlt	r3, [sp, #28]
 800a854:	bfa8      	it	ge
 800a856:	6033      	strge	r3, [r6, #0]
 800a858:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800a85c:	4b9c      	ldr	r3, [pc, #624]	@ (800aad0 <_dtoa_r+0x2e0>)
 800a85e:	bfb8      	it	lt
 800a860:	6032      	strlt	r2, [r6, #0]
 800a862:	ea33 0308 	bics.w	r3, r3, r8
 800a866:	d112      	bne.n	800a88e <_dtoa_r+0x9e>
 800a868:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a86c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a86e:	6013      	str	r3, [r2, #0]
 800a870:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a874:	4323      	orrs	r3, r4
 800a876:	f000 855e 	beq.w	800b336 <_dtoa_r+0xb46>
 800a87a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a87c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800aad4 <_dtoa_r+0x2e4>
 800a880:	2b00      	cmp	r3, #0
 800a882:	f000 8560 	beq.w	800b346 <_dtoa_r+0xb56>
 800a886:	f10a 0303 	add.w	r3, sl, #3
 800a88a:	f000 bd5a 	b.w	800b342 <_dtoa_r+0xb52>
 800a88e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a892:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a896:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a89a:	2200      	movs	r2, #0
 800a89c:	2300      	movs	r3, #0
 800a89e:	f7f6 f89b 	bl	80009d8 <__aeabi_dcmpeq>
 800a8a2:	4607      	mov	r7, r0
 800a8a4:	b158      	cbz	r0, 800a8be <_dtoa_r+0xce>
 800a8a6:	2301      	movs	r3, #1
 800a8a8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a8aa:	6013      	str	r3, [r2, #0]
 800a8ac:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a8ae:	b113      	cbz	r3, 800a8b6 <_dtoa_r+0xc6>
 800a8b0:	4b89      	ldr	r3, [pc, #548]	@ (800aad8 <_dtoa_r+0x2e8>)
 800a8b2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a8b4:	6013      	str	r3, [r2, #0]
 800a8b6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800aadc <_dtoa_r+0x2ec>
 800a8ba:	f000 bd44 	b.w	800b346 <_dtoa_r+0xb56>
 800a8be:	ab14      	add	r3, sp, #80	@ 0x50
 800a8c0:	9301      	str	r3, [sp, #4]
 800a8c2:	ab15      	add	r3, sp, #84	@ 0x54
 800a8c4:	9300      	str	r3, [sp, #0]
 800a8c6:	4648      	mov	r0, r9
 800a8c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a8cc:	f001 fa36 	bl	800bd3c <__d2b>
 800a8d0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800a8d4:	9003      	str	r0, [sp, #12]
 800a8d6:	2e00      	cmp	r6, #0
 800a8d8:	d078      	beq.n	800a9cc <_dtoa_r+0x1dc>
 800a8da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a8de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a8e0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a8e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8e8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a8ec:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a8f0:	9712      	str	r7, [sp, #72]	@ 0x48
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	4b7a      	ldr	r3, [pc, #488]	@ (800aae0 <_dtoa_r+0x2f0>)
 800a8f8:	f7f5 fc4e 	bl	8000198 <__aeabi_dsub>
 800a8fc:	a36c      	add	r3, pc, #432	@ (adr r3, 800aab0 <_dtoa_r+0x2c0>)
 800a8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a902:	f7f5 fe01 	bl	8000508 <__aeabi_dmul>
 800a906:	a36c      	add	r3, pc, #432	@ (adr r3, 800aab8 <_dtoa_r+0x2c8>)
 800a908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a90c:	f7f5 fc46 	bl	800019c <__adddf3>
 800a910:	4604      	mov	r4, r0
 800a912:	4630      	mov	r0, r6
 800a914:	460d      	mov	r5, r1
 800a916:	f7f5 fd8d 	bl	8000434 <__aeabi_i2d>
 800a91a:	a369      	add	r3, pc, #420	@ (adr r3, 800aac0 <_dtoa_r+0x2d0>)
 800a91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a920:	f7f5 fdf2 	bl	8000508 <__aeabi_dmul>
 800a924:	4602      	mov	r2, r0
 800a926:	460b      	mov	r3, r1
 800a928:	4620      	mov	r0, r4
 800a92a:	4629      	mov	r1, r5
 800a92c:	f7f5 fc36 	bl	800019c <__adddf3>
 800a930:	4604      	mov	r4, r0
 800a932:	460d      	mov	r5, r1
 800a934:	f7f6 f898 	bl	8000a68 <__aeabi_d2iz>
 800a938:	2200      	movs	r2, #0
 800a93a:	4607      	mov	r7, r0
 800a93c:	2300      	movs	r3, #0
 800a93e:	4620      	mov	r0, r4
 800a940:	4629      	mov	r1, r5
 800a942:	f7f6 f853 	bl	80009ec <__aeabi_dcmplt>
 800a946:	b140      	cbz	r0, 800a95a <_dtoa_r+0x16a>
 800a948:	4638      	mov	r0, r7
 800a94a:	f7f5 fd73 	bl	8000434 <__aeabi_i2d>
 800a94e:	4622      	mov	r2, r4
 800a950:	462b      	mov	r3, r5
 800a952:	f7f6 f841 	bl	80009d8 <__aeabi_dcmpeq>
 800a956:	b900      	cbnz	r0, 800a95a <_dtoa_r+0x16a>
 800a958:	3f01      	subs	r7, #1
 800a95a:	2f16      	cmp	r7, #22
 800a95c:	d854      	bhi.n	800aa08 <_dtoa_r+0x218>
 800a95e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a962:	4b60      	ldr	r3, [pc, #384]	@ (800aae4 <_dtoa_r+0x2f4>)
 800a964:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a96c:	f7f6 f83e 	bl	80009ec <__aeabi_dcmplt>
 800a970:	2800      	cmp	r0, #0
 800a972:	d04b      	beq.n	800aa0c <_dtoa_r+0x21c>
 800a974:	2300      	movs	r3, #0
 800a976:	3f01      	subs	r7, #1
 800a978:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a97a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a97c:	1b9b      	subs	r3, r3, r6
 800a97e:	1e5a      	subs	r2, r3, #1
 800a980:	bf49      	itett	mi
 800a982:	f1c3 0301 	rsbmi	r3, r3, #1
 800a986:	2300      	movpl	r3, #0
 800a988:	9304      	strmi	r3, [sp, #16]
 800a98a:	2300      	movmi	r3, #0
 800a98c:	9209      	str	r2, [sp, #36]	@ 0x24
 800a98e:	bf54      	ite	pl
 800a990:	9304      	strpl	r3, [sp, #16]
 800a992:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800a994:	2f00      	cmp	r7, #0
 800a996:	db3b      	blt.n	800aa10 <_dtoa_r+0x220>
 800a998:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a99a:	970e      	str	r7, [sp, #56]	@ 0x38
 800a99c:	443b      	add	r3, r7
 800a99e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9a4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a9a6:	2b09      	cmp	r3, #9
 800a9a8:	d865      	bhi.n	800aa76 <_dtoa_r+0x286>
 800a9aa:	2b05      	cmp	r3, #5
 800a9ac:	bfc4      	itt	gt
 800a9ae:	3b04      	subgt	r3, #4
 800a9b0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800a9b2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800a9b4:	bfc8      	it	gt
 800a9b6:	2400      	movgt	r4, #0
 800a9b8:	f1a3 0302 	sub.w	r3, r3, #2
 800a9bc:	bfd8      	it	le
 800a9be:	2401      	movle	r4, #1
 800a9c0:	2b03      	cmp	r3, #3
 800a9c2:	d864      	bhi.n	800aa8e <_dtoa_r+0x29e>
 800a9c4:	e8df f003 	tbb	[pc, r3]
 800a9c8:	2c385553 	.word	0x2c385553
 800a9cc:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a9d0:	441e      	add	r6, r3
 800a9d2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a9d6:	2b20      	cmp	r3, #32
 800a9d8:	bfc1      	itttt	gt
 800a9da:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a9de:	fa08 f803 	lslgt.w	r8, r8, r3
 800a9e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a9e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a9ea:	bfd6      	itet	le
 800a9ec:	f1c3 0320 	rsble	r3, r3, #32
 800a9f0:	ea48 0003 	orrgt.w	r0, r8, r3
 800a9f4:	fa04 f003 	lslle.w	r0, r4, r3
 800a9f8:	f7f5 fd0c 	bl	8000414 <__aeabi_ui2d>
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800aa02:	3e01      	subs	r6, #1
 800aa04:	9212      	str	r2, [sp, #72]	@ 0x48
 800aa06:	e774      	b.n	800a8f2 <_dtoa_r+0x102>
 800aa08:	2301      	movs	r3, #1
 800aa0a:	e7b5      	b.n	800a978 <_dtoa_r+0x188>
 800aa0c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800aa0e:	e7b4      	b.n	800a97a <_dtoa_r+0x18a>
 800aa10:	9b04      	ldr	r3, [sp, #16]
 800aa12:	1bdb      	subs	r3, r3, r7
 800aa14:	9304      	str	r3, [sp, #16]
 800aa16:	427b      	negs	r3, r7
 800aa18:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	930e      	str	r3, [sp, #56]	@ 0x38
 800aa1e:	e7c1      	b.n	800a9a4 <_dtoa_r+0x1b4>
 800aa20:	2301      	movs	r3, #1
 800aa22:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa24:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aa26:	eb07 0b03 	add.w	fp, r7, r3
 800aa2a:	f10b 0301 	add.w	r3, fp, #1
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	9308      	str	r3, [sp, #32]
 800aa32:	bfb8      	it	lt
 800aa34:	2301      	movlt	r3, #1
 800aa36:	e006      	b.n	800aa46 <_dtoa_r+0x256>
 800aa38:	2301      	movs	r3, #1
 800aa3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa3c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	dd28      	ble.n	800aa94 <_dtoa_r+0x2a4>
 800aa42:	469b      	mov	fp, r3
 800aa44:	9308      	str	r3, [sp, #32]
 800aa46:	2100      	movs	r1, #0
 800aa48:	2204      	movs	r2, #4
 800aa4a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800aa4e:	f102 0514 	add.w	r5, r2, #20
 800aa52:	429d      	cmp	r5, r3
 800aa54:	d926      	bls.n	800aaa4 <_dtoa_r+0x2b4>
 800aa56:	6041      	str	r1, [r0, #4]
 800aa58:	4648      	mov	r0, r9
 800aa5a:	f000 fd9b 	bl	800b594 <_Balloc>
 800aa5e:	4682      	mov	sl, r0
 800aa60:	2800      	cmp	r0, #0
 800aa62:	d143      	bne.n	800aaec <_dtoa_r+0x2fc>
 800aa64:	4602      	mov	r2, r0
 800aa66:	f240 11af 	movw	r1, #431	@ 0x1af
 800aa6a:	4b1f      	ldr	r3, [pc, #124]	@ (800aae8 <_dtoa_r+0x2f8>)
 800aa6c:	e6d4      	b.n	800a818 <_dtoa_r+0x28>
 800aa6e:	2300      	movs	r3, #0
 800aa70:	e7e3      	b.n	800aa3a <_dtoa_r+0x24a>
 800aa72:	2300      	movs	r3, #0
 800aa74:	e7d5      	b.n	800aa22 <_dtoa_r+0x232>
 800aa76:	2401      	movs	r4, #1
 800aa78:	2300      	movs	r3, #0
 800aa7a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800aa7c:	9320      	str	r3, [sp, #128]	@ 0x80
 800aa7e:	f04f 3bff 	mov.w	fp, #4294967295
 800aa82:	2200      	movs	r2, #0
 800aa84:	2312      	movs	r3, #18
 800aa86:	f8cd b020 	str.w	fp, [sp, #32]
 800aa8a:	9221      	str	r2, [sp, #132]	@ 0x84
 800aa8c:	e7db      	b.n	800aa46 <_dtoa_r+0x256>
 800aa8e:	2301      	movs	r3, #1
 800aa90:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa92:	e7f4      	b.n	800aa7e <_dtoa_r+0x28e>
 800aa94:	f04f 0b01 	mov.w	fp, #1
 800aa98:	465b      	mov	r3, fp
 800aa9a:	f8cd b020 	str.w	fp, [sp, #32]
 800aa9e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800aaa2:	e7d0      	b.n	800aa46 <_dtoa_r+0x256>
 800aaa4:	3101      	adds	r1, #1
 800aaa6:	0052      	lsls	r2, r2, #1
 800aaa8:	e7d1      	b.n	800aa4e <_dtoa_r+0x25e>
 800aaaa:	bf00      	nop
 800aaac:	f3af 8000 	nop.w
 800aab0:	636f4361 	.word	0x636f4361
 800aab4:	3fd287a7 	.word	0x3fd287a7
 800aab8:	8b60c8b3 	.word	0x8b60c8b3
 800aabc:	3fc68a28 	.word	0x3fc68a28
 800aac0:	509f79fb 	.word	0x509f79fb
 800aac4:	3fd34413 	.word	0x3fd34413
 800aac8:	0800f4a8 	.word	0x0800f4a8
 800aacc:	0800f4bf 	.word	0x0800f4bf
 800aad0:	7ff00000 	.word	0x7ff00000
 800aad4:	0800f4a4 	.word	0x0800f4a4
 800aad8:	0800f473 	.word	0x0800f473
 800aadc:	0800f472 	.word	0x0800f472
 800aae0:	3ff80000 	.word	0x3ff80000
 800aae4:	0800f670 	.word	0x0800f670
 800aae8:	0800f517 	.word	0x0800f517
 800aaec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aaf0:	6018      	str	r0, [r3, #0]
 800aaf2:	9b08      	ldr	r3, [sp, #32]
 800aaf4:	2b0e      	cmp	r3, #14
 800aaf6:	f200 80a1 	bhi.w	800ac3c <_dtoa_r+0x44c>
 800aafa:	2c00      	cmp	r4, #0
 800aafc:	f000 809e 	beq.w	800ac3c <_dtoa_r+0x44c>
 800ab00:	2f00      	cmp	r7, #0
 800ab02:	dd33      	ble.n	800ab6c <_dtoa_r+0x37c>
 800ab04:	4b9c      	ldr	r3, [pc, #624]	@ (800ad78 <_dtoa_r+0x588>)
 800ab06:	f007 020f 	and.w	r2, r7, #15
 800ab0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab0e:	05f8      	lsls	r0, r7, #23
 800ab10:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ab14:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800ab18:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ab1c:	d516      	bpl.n	800ab4c <_dtoa_r+0x35c>
 800ab1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab22:	4b96      	ldr	r3, [pc, #600]	@ (800ad7c <_dtoa_r+0x58c>)
 800ab24:	2603      	movs	r6, #3
 800ab26:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab2a:	f7f5 fe17 	bl	800075c <__aeabi_ddiv>
 800ab2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ab32:	f004 040f 	and.w	r4, r4, #15
 800ab36:	4d91      	ldr	r5, [pc, #580]	@ (800ad7c <_dtoa_r+0x58c>)
 800ab38:	b954      	cbnz	r4, 800ab50 <_dtoa_r+0x360>
 800ab3a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ab3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ab42:	f7f5 fe0b 	bl	800075c <__aeabi_ddiv>
 800ab46:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ab4a:	e028      	b.n	800ab9e <_dtoa_r+0x3ae>
 800ab4c:	2602      	movs	r6, #2
 800ab4e:	e7f2      	b.n	800ab36 <_dtoa_r+0x346>
 800ab50:	07e1      	lsls	r1, r4, #31
 800ab52:	d508      	bpl.n	800ab66 <_dtoa_r+0x376>
 800ab54:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ab58:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ab5c:	f7f5 fcd4 	bl	8000508 <__aeabi_dmul>
 800ab60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ab64:	3601      	adds	r6, #1
 800ab66:	1064      	asrs	r4, r4, #1
 800ab68:	3508      	adds	r5, #8
 800ab6a:	e7e5      	b.n	800ab38 <_dtoa_r+0x348>
 800ab6c:	f000 80af 	beq.w	800acce <_dtoa_r+0x4de>
 800ab70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab74:	427c      	negs	r4, r7
 800ab76:	4b80      	ldr	r3, [pc, #512]	@ (800ad78 <_dtoa_r+0x588>)
 800ab78:	f004 020f 	and.w	r2, r4, #15
 800ab7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab84:	f7f5 fcc0 	bl	8000508 <__aeabi_dmul>
 800ab88:	2602      	movs	r6, #2
 800ab8a:	2300      	movs	r3, #0
 800ab8c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ab90:	4d7a      	ldr	r5, [pc, #488]	@ (800ad7c <_dtoa_r+0x58c>)
 800ab92:	1124      	asrs	r4, r4, #4
 800ab94:	2c00      	cmp	r4, #0
 800ab96:	f040 808f 	bne.w	800acb8 <_dtoa_r+0x4c8>
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d1d3      	bne.n	800ab46 <_dtoa_r+0x356>
 800ab9e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800aba2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	f000 8094 	beq.w	800acd2 <_dtoa_r+0x4e2>
 800abaa:	2200      	movs	r2, #0
 800abac:	4620      	mov	r0, r4
 800abae:	4629      	mov	r1, r5
 800abb0:	4b73      	ldr	r3, [pc, #460]	@ (800ad80 <_dtoa_r+0x590>)
 800abb2:	f7f5 ff1b 	bl	80009ec <__aeabi_dcmplt>
 800abb6:	2800      	cmp	r0, #0
 800abb8:	f000 808b 	beq.w	800acd2 <_dtoa_r+0x4e2>
 800abbc:	9b08      	ldr	r3, [sp, #32]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	f000 8087 	beq.w	800acd2 <_dtoa_r+0x4e2>
 800abc4:	f1bb 0f00 	cmp.w	fp, #0
 800abc8:	dd34      	ble.n	800ac34 <_dtoa_r+0x444>
 800abca:	4620      	mov	r0, r4
 800abcc:	2200      	movs	r2, #0
 800abce:	4629      	mov	r1, r5
 800abd0:	4b6c      	ldr	r3, [pc, #432]	@ (800ad84 <_dtoa_r+0x594>)
 800abd2:	f7f5 fc99 	bl	8000508 <__aeabi_dmul>
 800abd6:	465c      	mov	r4, fp
 800abd8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800abdc:	f107 38ff 	add.w	r8, r7, #4294967295
 800abe0:	3601      	adds	r6, #1
 800abe2:	4630      	mov	r0, r6
 800abe4:	f7f5 fc26 	bl	8000434 <__aeabi_i2d>
 800abe8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800abec:	f7f5 fc8c 	bl	8000508 <__aeabi_dmul>
 800abf0:	2200      	movs	r2, #0
 800abf2:	4b65      	ldr	r3, [pc, #404]	@ (800ad88 <_dtoa_r+0x598>)
 800abf4:	f7f5 fad2 	bl	800019c <__adddf3>
 800abf8:	4605      	mov	r5, r0
 800abfa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800abfe:	2c00      	cmp	r4, #0
 800ac00:	d16a      	bne.n	800acd8 <_dtoa_r+0x4e8>
 800ac02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac06:	2200      	movs	r2, #0
 800ac08:	4b60      	ldr	r3, [pc, #384]	@ (800ad8c <_dtoa_r+0x59c>)
 800ac0a:	f7f5 fac5 	bl	8000198 <__aeabi_dsub>
 800ac0e:	4602      	mov	r2, r0
 800ac10:	460b      	mov	r3, r1
 800ac12:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ac16:	462a      	mov	r2, r5
 800ac18:	4633      	mov	r3, r6
 800ac1a:	f7f5 ff05 	bl	8000a28 <__aeabi_dcmpgt>
 800ac1e:	2800      	cmp	r0, #0
 800ac20:	f040 8298 	bne.w	800b154 <_dtoa_r+0x964>
 800ac24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac28:	462a      	mov	r2, r5
 800ac2a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ac2e:	f7f5 fedd 	bl	80009ec <__aeabi_dcmplt>
 800ac32:	bb38      	cbnz	r0, 800ac84 <_dtoa_r+0x494>
 800ac34:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ac38:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800ac3c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	f2c0 8157 	blt.w	800aef2 <_dtoa_r+0x702>
 800ac44:	2f0e      	cmp	r7, #14
 800ac46:	f300 8154 	bgt.w	800aef2 <_dtoa_r+0x702>
 800ac4a:	4b4b      	ldr	r3, [pc, #300]	@ (800ad78 <_dtoa_r+0x588>)
 800ac4c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ac50:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ac54:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ac58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	f280 80e5 	bge.w	800ae2a <_dtoa_r+0x63a>
 800ac60:	9b08      	ldr	r3, [sp, #32]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	f300 80e1 	bgt.w	800ae2a <_dtoa_r+0x63a>
 800ac68:	d10c      	bne.n	800ac84 <_dtoa_r+0x494>
 800ac6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	4b46      	ldr	r3, [pc, #280]	@ (800ad8c <_dtoa_r+0x59c>)
 800ac72:	f7f5 fc49 	bl	8000508 <__aeabi_dmul>
 800ac76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ac7a:	f7f5 fecb 	bl	8000a14 <__aeabi_dcmpge>
 800ac7e:	2800      	cmp	r0, #0
 800ac80:	f000 8266 	beq.w	800b150 <_dtoa_r+0x960>
 800ac84:	2400      	movs	r4, #0
 800ac86:	4625      	mov	r5, r4
 800ac88:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ac8a:	4656      	mov	r6, sl
 800ac8c:	ea6f 0803 	mvn.w	r8, r3
 800ac90:	2700      	movs	r7, #0
 800ac92:	4621      	mov	r1, r4
 800ac94:	4648      	mov	r0, r9
 800ac96:	f000 fcbd 	bl	800b614 <_Bfree>
 800ac9a:	2d00      	cmp	r5, #0
 800ac9c:	f000 80bd 	beq.w	800ae1a <_dtoa_r+0x62a>
 800aca0:	b12f      	cbz	r7, 800acae <_dtoa_r+0x4be>
 800aca2:	42af      	cmp	r7, r5
 800aca4:	d003      	beq.n	800acae <_dtoa_r+0x4be>
 800aca6:	4639      	mov	r1, r7
 800aca8:	4648      	mov	r0, r9
 800acaa:	f000 fcb3 	bl	800b614 <_Bfree>
 800acae:	4629      	mov	r1, r5
 800acb0:	4648      	mov	r0, r9
 800acb2:	f000 fcaf 	bl	800b614 <_Bfree>
 800acb6:	e0b0      	b.n	800ae1a <_dtoa_r+0x62a>
 800acb8:	07e2      	lsls	r2, r4, #31
 800acba:	d505      	bpl.n	800acc8 <_dtoa_r+0x4d8>
 800acbc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800acc0:	f7f5 fc22 	bl	8000508 <__aeabi_dmul>
 800acc4:	2301      	movs	r3, #1
 800acc6:	3601      	adds	r6, #1
 800acc8:	1064      	asrs	r4, r4, #1
 800acca:	3508      	adds	r5, #8
 800accc:	e762      	b.n	800ab94 <_dtoa_r+0x3a4>
 800acce:	2602      	movs	r6, #2
 800acd0:	e765      	b.n	800ab9e <_dtoa_r+0x3ae>
 800acd2:	46b8      	mov	r8, r7
 800acd4:	9c08      	ldr	r4, [sp, #32]
 800acd6:	e784      	b.n	800abe2 <_dtoa_r+0x3f2>
 800acd8:	4b27      	ldr	r3, [pc, #156]	@ (800ad78 <_dtoa_r+0x588>)
 800acda:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800acdc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ace0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ace4:	4454      	add	r4, sl
 800ace6:	2900      	cmp	r1, #0
 800ace8:	d054      	beq.n	800ad94 <_dtoa_r+0x5a4>
 800acea:	2000      	movs	r0, #0
 800acec:	4928      	ldr	r1, [pc, #160]	@ (800ad90 <_dtoa_r+0x5a0>)
 800acee:	f7f5 fd35 	bl	800075c <__aeabi_ddiv>
 800acf2:	4633      	mov	r3, r6
 800acf4:	462a      	mov	r2, r5
 800acf6:	f7f5 fa4f 	bl	8000198 <__aeabi_dsub>
 800acfa:	4656      	mov	r6, sl
 800acfc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ad00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad04:	f7f5 feb0 	bl	8000a68 <__aeabi_d2iz>
 800ad08:	4605      	mov	r5, r0
 800ad0a:	f7f5 fb93 	bl	8000434 <__aeabi_i2d>
 800ad0e:	4602      	mov	r2, r0
 800ad10:	460b      	mov	r3, r1
 800ad12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad16:	f7f5 fa3f 	bl	8000198 <__aeabi_dsub>
 800ad1a:	4602      	mov	r2, r0
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	3530      	adds	r5, #48	@ 0x30
 800ad20:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ad24:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ad28:	f806 5b01 	strb.w	r5, [r6], #1
 800ad2c:	f7f5 fe5e 	bl	80009ec <__aeabi_dcmplt>
 800ad30:	2800      	cmp	r0, #0
 800ad32:	d172      	bne.n	800ae1a <_dtoa_r+0x62a>
 800ad34:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad38:	2000      	movs	r0, #0
 800ad3a:	4911      	ldr	r1, [pc, #68]	@ (800ad80 <_dtoa_r+0x590>)
 800ad3c:	f7f5 fa2c 	bl	8000198 <__aeabi_dsub>
 800ad40:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ad44:	f7f5 fe52 	bl	80009ec <__aeabi_dcmplt>
 800ad48:	2800      	cmp	r0, #0
 800ad4a:	f040 80b4 	bne.w	800aeb6 <_dtoa_r+0x6c6>
 800ad4e:	42a6      	cmp	r6, r4
 800ad50:	f43f af70 	beq.w	800ac34 <_dtoa_r+0x444>
 800ad54:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ad58:	2200      	movs	r2, #0
 800ad5a:	4b0a      	ldr	r3, [pc, #40]	@ (800ad84 <_dtoa_r+0x594>)
 800ad5c:	f7f5 fbd4 	bl	8000508 <__aeabi_dmul>
 800ad60:	2200      	movs	r2, #0
 800ad62:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ad66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad6a:	4b06      	ldr	r3, [pc, #24]	@ (800ad84 <_dtoa_r+0x594>)
 800ad6c:	f7f5 fbcc 	bl	8000508 <__aeabi_dmul>
 800ad70:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ad74:	e7c4      	b.n	800ad00 <_dtoa_r+0x510>
 800ad76:	bf00      	nop
 800ad78:	0800f670 	.word	0x0800f670
 800ad7c:	0800f648 	.word	0x0800f648
 800ad80:	3ff00000 	.word	0x3ff00000
 800ad84:	40240000 	.word	0x40240000
 800ad88:	401c0000 	.word	0x401c0000
 800ad8c:	40140000 	.word	0x40140000
 800ad90:	3fe00000 	.word	0x3fe00000
 800ad94:	4631      	mov	r1, r6
 800ad96:	4628      	mov	r0, r5
 800ad98:	f7f5 fbb6 	bl	8000508 <__aeabi_dmul>
 800ad9c:	4656      	mov	r6, sl
 800ad9e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ada2:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ada4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ada8:	f7f5 fe5e 	bl	8000a68 <__aeabi_d2iz>
 800adac:	4605      	mov	r5, r0
 800adae:	f7f5 fb41 	bl	8000434 <__aeabi_i2d>
 800adb2:	4602      	mov	r2, r0
 800adb4:	460b      	mov	r3, r1
 800adb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800adba:	f7f5 f9ed 	bl	8000198 <__aeabi_dsub>
 800adbe:	4602      	mov	r2, r0
 800adc0:	460b      	mov	r3, r1
 800adc2:	3530      	adds	r5, #48	@ 0x30
 800adc4:	f806 5b01 	strb.w	r5, [r6], #1
 800adc8:	42a6      	cmp	r6, r4
 800adca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800adce:	f04f 0200 	mov.w	r2, #0
 800add2:	d124      	bne.n	800ae1e <_dtoa_r+0x62e>
 800add4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800add8:	4bae      	ldr	r3, [pc, #696]	@ (800b094 <_dtoa_r+0x8a4>)
 800adda:	f7f5 f9df 	bl	800019c <__adddf3>
 800adde:	4602      	mov	r2, r0
 800ade0:	460b      	mov	r3, r1
 800ade2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ade6:	f7f5 fe1f 	bl	8000a28 <__aeabi_dcmpgt>
 800adea:	2800      	cmp	r0, #0
 800adec:	d163      	bne.n	800aeb6 <_dtoa_r+0x6c6>
 800adee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800adf2:	2000      	movs	r0, #0
 800adf4:	49a7      	ldr	r1, [pc, #668]	@ (800b094 <_dtoa_r+0x8a4>)
 800adf6:	f7f5 f9cf 	bl	8000198 <__aeabi_dsub>
 800adfa:	4602      	mov	r2, r0
 800adfc:	460b      	mov	r3, r1
 800adfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae02:	f7f5 fdf3 	bl	80009ec <__aeabi_dcmplt>
 800ae06:	2800      	cmp	r0, #0
 800ae08:	f43f af14 	beq.w	800ac34 <_dtoa_r+0x444>
 800ae0c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ae0e:	1e73      	subs	r3, r6, #1
 800ae10:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ae12:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ae16:	2b30      	cmp	r3, #48	@ 0x30
 800ae18:	d0f8      	beq.n	800ae0c <_dtoa_r+0x61c>
 800ae1a:	4647      	mov	r7, r8
 800ae1c:	e03b      	b.n	800ae96 <_dtoa_r+0x6a6>
 800ae1e:	4b9e      	ldr	r3, [pc, #632]	@ (800b098 <_dtoa_r+0x8a8>)
 800ae20:	f7f5 fb72 	bl	8000508 <__aeabi_dmul>
 800ae24:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ae28:	e7bc      	b.n	800ada4 <_dtoa_r+0x5b4>
 800ae2a:	4656      	mov	r6, sl
 800ae2c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800ae30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae34:	4620      	mov	r0, r4
 800ae36:	4629      	mov	r1, r5
 800ae38:	f7f5 fc90 	bl	800075c <__aeabi_ddiv>
 800ae3c:	f7f5 fe14 	bl	8000a68 <__aeabi_d2iz>
 800ae40:	4680      	mov	r8, r0
 800ae42:	f7f5 faf7 	bl	8000434 <__aeabi_i2d>
 800ae46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae4a:	f7f5 fb5d 	bl	8000508 <__aeabi_dmul>
 800ae4e:	4602      	mov	r2, r0
 800ae50:	460b      	mov	r3, r1
 800ae52:	4620      	mov	r0, r4
 800ae54:	4629      	mov	r1, r5
 800ae56:	f7f5 f99f 	bl	8000198 <__aeabi_dsub>
 800ae5a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ae5e:	9d08      	ldr	r5, [sp, #32]
 800ae60:	f806 4b01 	strb.w	r4, [r6], #1
 800ae64:	eba6 040a 	sub.w	r4, r6, sl
 800ae68:	42a5      	cmp	r5, r4
 800ae6a:	4602      	mov	r2, r0
 800ae6c:	460b      	mov	r3, r1
 800ae6e:	d133      	bne.n	800aed8 <_dtoa_r+0x6e8>
 800ae70:	f7f5 f994 	bl	800019c <__adddf3>
 800ae74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae78:	4604      	mov	r4, r0
 800ae7a:	460d      	mov	r5, r1
 800ae7c:	f7f5 fdd4 	bl	8000a28 <__aeabi_dcmpgt>
 800ae80:	b9c0      	cbnz	r0, 800aeb4 <_dtoa_r+0x6c4>
 800ae82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae86:	4620      	mov	r0, r4
 800ae88:	4629      	mov	r1, r5
 800ae8a:	f7f5 fda5 	bl	80009d8 <__aeabi_dcmpeq>
 800ae8e:	b110      	cbz	r0, 800ae96 <_dtoa_r+0x6a6>
 800ae90:	f018 0f01 	tst.w	r8, #1
 800ae94:	d10e      	bne.n	800aeb4 <_dtoa_r+0x6c4>
 800ae96:	4648      	mov	r0, r9
 800ae98:	9903      	ldr	r1, [sp, #12]
 800ae9a:	f000 fbbb 	bl	800b614 <_Bfree>
 800ae9e:	2300      	movs	r3, #0
 800aea0:	7033      	strb	r3, [r6, #0]
 800aea2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800aea4:	3701      	adds	r7, #1
 800aea6:	601f      	str	r7, [r3, #0]
 800aea8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	f000 824b 	beq.w	800b346 <_dtoa_r+0xb56>
 800aeb0:	601e      	str	r6, [r3, #0]
 800aeb2:	e248      	b.n	800b346 <_dtoa_r+0xb56>
 800aeb4:	46b8      	mov	r8, r7
 800aeb6:	4633      	mov	r3, r6
 800aeb8:	461e      	mov	r6, r3
 800aeba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aebe:	2a39      	cmp	r2, #57	@ 0x39
 800aec0:	d106      	bne.n	800aed0 <_dtoa_r+0x6e0>
 800aec2:	459a      	cmp	sl, r3
 800aec4:	d1f8      	bne.n	800aeb8 <_dtoa_r+0x6c8>
 800aec6:	2230      	movs	r2, #48	@ 0x30
 800aec8:	f108 0801 	add.w	r8, r8, #1
 800aecc:	f88a 2000 	strb.w	r2, [sl]
 800aed0:	781a      	ldrb	r2, [r3, #0]
 800aed2:	3201      	adds	r2, #1
 800aed4:	701a      	strb	r2, [r3, #0]
 800aed6:	e7a0      	b.n	800ae1a <_dtoa_r+0x62a>
 800aed8:	2200      	movs	r2, #0
 800aeda:	4b6f      	ldr	r3, [pc, #444]	@ (800b098 <_dtoa_r+0x8a8>)
 800aedc:	f7f5 fb14 	bl	8000508 <__aeabi_dmul>
 800aee0:	2200      	movs	r2, #0
 800aee2:	2300      	movs	r3, #0
 800aee4:	4604      	mov	r4, r0
 800aee6:	460d      	mov	r5, r1
 800aee8:	f7f5 fd76 	bl	80009d8 <__aeabi_dcmpeq>
 800aeec:	2800      	cmp	r0, #0
 800aeee:	d09f      	beq.n	800ae30 <_dtoa_r+0x640>
 800aef0:	e7d1      	b.n	800ae96 <_dtoa_r+0x6a6>
 800aef2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800aef4:	2a00      	cmp	r2, #0
 800aef6:	f000 80ea 	beq.w	800b0ce <_dtoa_r+0x8de>
 800aefa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aefc:	2a01      	cmp	r2, #1
 800aefe:	f300 80cd 	bgt.w	800b09c <_dtoa_r+0x8ac>
 800af02:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800af04:	2a00      	cmp	r2, #0
 800af06:	f000 80c1 	beq.w	800b08c <_dtoa_r+0x89c>
 800af0a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800af0e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800af10:	9e04      	ldr	r6, [sp, #16]
 800af12:	9a04      	ldr	r2, [sp, #16]
 800af14:	2101      	movs	r1, #1
 800af16:	441a      	add	r2, r3
 800af18:	9204      	str	r2, [sp, #16]
 800af1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af1c:	4648      	mov	r0, r9
 800af1e:	441a      	add	r2, r3
 800af20:	9209      	str	r2, [sp, #36]	@ 0x24
 800af22:	f000 fc75 	bl	800b810 <__i2b>
 800af26:	4605      	mov	r5, r0
 800af28:	b166      	cbz	r6, 800af44 <_dtoa_r+0x754>
 800af2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	dd09      	ble.n	800af44 <_dtoa_r+0x754>
 800af30:	42b3      	cmp	r3, r6
 800af32:	bfa8      	it	ge
 800af34:	4633      	movge	r3, r6
 800af36:	9a04      	ldr	r2, [sp, #16]
 800af38:	1af6      	subs	r6, r6, r3
 800af3a:	1ad2      	subs	r2, r2, r3
 800af3c:	9204      	str	r2, [sp, #16]
 800af3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af40:	1ad3      	subs	r3, r2, r3
 800af42:	9309      	str	r3, [sp, #36]	@ 0x24
 800af44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af46:	b30b      	cbz	r3, 800af8c <_dtoa_r+0x79c>
 800af48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	f000 80c6 	beq.w	800b0dc <_dtoa_r+0x8ec>
 800af50:	2c00      	cmp	r4, #0
 800af52:	f000 80c0 	beq.w	800b0d6 <_dtoa_r+0x8e6>
 800af56:	4629      	mov	r1, r5
 800af58:	4622      	mov	r2, r4
 800af5a:	4648      	mov	r0, r9
 800af5c:	f000 fd10 	bl	800b980 <__pow5mult>
 800af60:	9a03      	ldr	r2, [sp, #12]
 800af62:	4601      	mov	r1, r0
 800af64:	4605      	mov	r5, r0
 800af66:	4648      	mov	r0, r9
 800af68:	f000 fc68 	bl	800b83c <__multiply>
 800af6c:	9903      	ldr	r1, [sp, #12]
 800af6e:	4680      	mov	r8, r0
 800af70:	4648      	mov	r0, r9
 800af72:	f000 fb4f 	bl	800b614 <_Bfree>
 800af76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af78:	1b1b      	subs	r3, r3, r4
 800af7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800af7c:	f000 80b1 	beq.w	800b0e2 <_dtoa_r+0x8f2>
 800af80:	4641      	mov	r1, r8
 800af82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af84:	4648      	mov	r0, r9
 800af86:	f000 fcfb 	bl	800b980 <__pow5mult>
 800af8a:	9003      	str	r0, [sp, #12]
 800af8c:	2101      	movs	r1, #1
 800af8e:	4648      	mov	r0, r9
 800af90:	f000 fc3e 	bl	800b810 <__i2b>
 800af94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af96:	4604      	mov	r4, r0
 800af98:	2b00      	cmp	r3, #0
 800af9a:	f000 81d8 	beq.w	800b34e <_dtoa_r+0xb5e>
 800af9e:	461a      	mov	r2, r3
 800afa0:	4601      	mov	r1, r0
 800afa2:	4648      	mov	r0, r9
 800afa4:	f000 fcec 	bl	800b980 <__pow5mult>
 800afa8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800afaa:	4604      	mov	r4, r0
 800afac:	2b01      	cmp	r3, #1
 800afae:	f300 809f 	bgt.w	800b0f0 <_dtoa_r+0x900>
 800afb2:	9b06      	ldr	r3, [sp, #24]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	f040 8097 	bne.w	800b0e8 <_dtoa_r+0x8f8>
 800afba:	9b07      	ldr	r3, [sp, #28]
 800afbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	f040 8093 	bne.w	800b0ec <_dtoa_r+0x8fc>
 800afc6:	9b07      	ldr	r3, [sp, #28]
 800afc8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800afcc:	0d1b      	lsrs	r3, r3, #20
 800afce:	051b      	lsls	r3, r3, #20
 800afd0:	b133      	cbz	r3, 800afe0 <_dtoa_r+0x7f0>
 800afd2:	9b04      	ldr	r3, [sp, #16]
 800afd4:	3301      	adds	r3, #1
 800afd6:	9304      	str	r3, [sp, #16]
 800afd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afda:	3301      	adds	r3, #1
 800afdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800afde:	2301      	movs	r3, #1
 800afe0:	930a      	str	r3, [sp, #40]	@ 0x28
 800afe2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	f000 81b8 	beq.w	800b35a <_dtoa_r+0xb6a>
 800afea:	6923      	ldr	r3, [r4, #16]
 800afec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aff0:	6918      	ldr	r0, [r3, #16]
 800aff2:	f000 fbc1 	bl	800b778 <__hi0bits>
 800aff6:	f1c0 0020 	rsb	r0, r0, #32
 800affa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800affc:	4418      	add	r0, r3
 800affe:	f010 001f 	ands.w	r0, r0, #31
 800b002:	f000 8082 	beq.w	800b10a <_dtoa_r+0x91a>
 800b006:	f1c0 0320 	rsb	r3, r0, #32
 800b00a:	2b04      	cmp	r3, #4
 800b00c:	dd73      	ble.n	800b0f6 <_dtoa_r+0x906>
 800b00e:	9b04      	ldr	r3, [sp, #16]
 800b010:	f1c0 001c 	rsb	r0, r0, #28
 800b014:	4403      	add	r3, r0
 800b016:	9304      	str	r3, [sp, #16]
 800b018:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b01a:	4406      	add	r6, r0
 800b01c:	4403      	add	r3, r0
 800b01e:	9309      	str	r3, [sp, #36]	@ 0x24
 800b020:	9b04      	ldr	r3, [sp, #16]
 800b022:	2b00      	cmp	r3, #0
 800b024:	dd05      	ble.n	800b032 <_dtoa_r+0x842>
 800b026:	461a      	mov	r2, r3
 800b028:	4648      	mov	r0, r9
 800b02a:	9903      	ldr	r1, [sp, #12]
 800b02c:	f000 fd02 	bl	800ba34 <__lshift>
 800b030:	9003      	str	r0, [sp, #12]
 800b032:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b034:	2b00      	cmp	r3, #0
 800b036:	dd05      	ble.n	800b044 <_dtoa_r+0x854>
 800b038:	4621      	mov	r1, r4
 800b03a:	461a      	mov	r2, r3
 800b03c:	4648      	mov	r0, r9
 800b03e:	f000 fcf9 	bl	800ba34 <__lshift>
 800b042:	4604      	mov	r4, r0
 800b044:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b046:	2b00      	cmp	r3, #0
 800b048:	d061      	beq.n	800b10e <_dtoa_r+0x91e>
 800b04a:	4621      	mov	r1, r4
 800b04c:	9803      	ldr	r0, [sp, #12]
 800b04e:	f000 fd5d 	bl	800bb0c <__mcmp>
 800b052:	2800      	cmp	r0, #0
 800b054:	da5b      	bge.n	800b10e <_dtoa_r+0x91e>
 800b056:	2300      	movs	r3, #0
 800b058:	220a      	movs	r2, #10
 800b05a:	4648      	mov	r0, r9
 800b05c:	9903      	ldr	r1, [sp, #12]
 800b05e:	f000 fafb 	bl	800b658 <__multadd>
 800b062:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b064:	f107 38ff 	add.w	r8, r7, #4294967295
 800b068:	9003      	str	r0, [sp, #12]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	f000 8177 	beq.w	800b35e <_dtoa_r+0xb6e>
 800b070:	4629      	mov	r1, r5
 800b072:	2300      	movs	r3, #0
 800b074:	220a      	movs	r2, #10
 800b076:	4648      	mov	r0, r9
 800b078:	f000 faee 	bl	800b658 <__multadd>
 800b07c:	f1bb 0f00 	cmp.w	fp, #0
 800b080:	4605      	mov	r5, r0
 800b082:	dc6f      	bgt.n	800b164 <_dtoa_r+0x974>
 800b084:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b086:	2b02      	cmp	r3, #2
 800b088:	dc49      	bgt.n	800b11e <_dtoa_r+0x92e>
 800b08a:	e06b      	b.n	800b164 <_dtoa_r+0x974>
 800b08c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b08e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b092:	e73c      	b.n	800af0e <_dtoa_r+0x71e>
 800b094:	3fe00000 	.word	0x3fe00000
 800b098:	40240000 	.word	0x40240000
 800b09c:	9b08      	ldr	r3, [sp, #32]
 800b09e:	1e5c      	subs	r4, r3, #1
 800b0a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0a2:	42a3      	cmp	r3, r4
 800b0a4:	db09      	blt.n	800b0ba <_dtoa_r+0x8ca>
 800b0a6:	1b1c      	subs	r4, r3, r4
 800b0a8:	9b08      	ldr	r3, [sp, #32]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	f6bf af30 	bge.w	800af10 <_dtoa_r+0x720>
 800b0b0:	9b04      	ldr	r3, [sp, #16]
 800b0b2:	9a08      	ldr	r2, [sp, #32]
 800b0b4:	1a9e      	subs	r6, r3, r2
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	e72b      	b.n	800af12 <_dtoa_r+0x722>
 800b0ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b0be:	1ae3      	subs	r3, r4, r3
 800b0c0:	441a      	add	r2, r3
 800b0c2:	940a      	str	r4, [sp, #40]	@ 0x28
 800b0c4:	9e04      	ldr	r6, [sp, #16]
 800b0c6:	2400      	movs	r4, #0
 800b0c8:	9b08      	ldr	r3, [sp, #32]
 800b0ca:	920e      	str	r2, [sp, #56]	@ 0x38
 800b0cc:	e721      	b.n	800af12 <_dtoa_r+0x722>
 800b0ce:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b0d0:	9e04      	ldr	r6, [sp, #16]
 800b0d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b0d4:	e728      	b.n	800af28 <_dtoa_r+0x738>
 800b0d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b0da:	e751      	b.n	800af80 <_dtoa_r+0x790>
 800b0dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0de:	9903      	ldr	r1, [sp, #12]
 800b0e0:	e750      	b.n	800af84 <_dtoa_r+0x794>
 800b0e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0e6:	e751      	b.n	800af8c <_dtoa_r+0x79c>
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	e779      	b.n	800afe0 <_dtoa_r+0x7f0>
 800b0ec:	9b06      	ldr	r3, [sp, #24]
 800b0ee:	e777      	b.n	800afe0 <_dtoa_r+0x7f0>
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0f4:	e779      	b.n	800afea <_dtoa_r+0x7fa>
 800b0f6:	d093      	beq.n	800b020 <_dtoa_r+0x830>
 800b0f8:	9a04      	ldr	r2, [sp, #16]
 800b0fa:	331c      	adds	r3, #28
 800b0fc:	441a      	add	r2, r3
 800b0fe:	9204      	str	r2, [sp, #16]
 800b100:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b102:	441e      	add	r6, r3
 800b104:	441a      	add	r2, r3
 800b106:	9209      	str	r2, [sp, #36]	@ 0x24
 800b108:	e78a      	b.n	800b020 <_dtoa_r+0x830>
 800b10a:	4603      	mov	r3, r0
 800b10c:	e7f4      	b.n	800b0f8 <_dtoa_r+0x908>
 800b10e:	9b08      	ldr	r3, [sp, #32]
 800b110:	46b8      	mov	r8, r7
 800b112:	2b00      	cmp	r3, #0
 800b114:	dc20      	bgt.n	800b158 <_dtoa_r+0x968>
 800b116:	469b      	mov	fp, r3
 800b118:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b11a:	2b02      	cmp	r3, #2
 800b11c:	dd1e      	ble.n	800b15c <_dtoa_r+0x96c>
 800b11e:	f1bb 0f00 	cmp.w	fp, #0
 800b122:	f47f adb1 	bne.w	800ac88 <_dtoa_r+0x498>
 800b126:	4621      	mov	r1, r4
 800b128:	465b      	mov	r3, fp
 800b12a:	2205      	movs	r2, #5
 800b12c:	4648      	mov	r0, r9
 800b12e:	f000 fa93 	bl	800b658 <__multadd>
 800b132:	4601      	mov	r1, r0
 800b134:	4604      	mov	r4, r0
 800b136:	9803      	ldr	r0, [sp, #12]
 800b138:	f000 fce8 	bl	800bb0c <__mcmp>
 800b13c:	2800      	cmp	r0, #0
 800b13e:	f77f ada3 	ble.w	800ac88 <_dtoa_r+0x498>
 800b142:	4656      	mov	r6, sl
 800b144:	2331      	movs	r3, #49	@ 0x31
 800b146:	f108 0801 	add.w	r8, r8, #1
 800b14a:	f806 3b01 	strb.w	r3, [r6], #1
 800b14e:	e59f      	b.n	800ac90 <_dtoa_r+0x4a0>
 800b150:	46b8      	mov	r8, r7
 800b152:	9c08      	ldr	r4, [sp, #32]
 800b154:	4625      	mov	r5, r4
 800b156:	e7f4      	b.n	800b142 <_dtoa_r+0x952>
 800b158:	f8dd b020 	ldr.w	fp, [sp, #32]
 800b15c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b15e:	2b00      	cmp	r3, #0
 800b160:	f000 8101 	beq.w	800b366 <_dtoa_r+0xb76>
 800b164:	2e00      	cmp	r6, #0
 800b166:	dd05      	ble.n	800b174 <_dtoa_r+0x984>
 800b168:	4629      	mov	r1, r5
 800b16a:	4632      	mov	r2, r6
 800b16c:	4648      	mov	r0, r9
 800b16e:	f000 fc61 	bl	800ba34 <__lshift>
 800b172:	4605      	mov	r5, r0
 800b174:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b176:	2b00      	cmp	r3, #0
 800b178:	d05c      	beq.n	800b234 <_dtoa_r+0xa44>
 800b17a:	4648      	mov	r0, r9
 800b17c:	6869      	ldr	r1, [r5, #4]
 800b17e:	f000 fa09 	bl	800b594 <_Balloc>
 800b182:	4606      	mov	r6, r0
 800b184:	b928      	cbnz	r0, 800b192 <_dtoa_r+0x9a2>
 800b186:	4602      	mov	r2, r0
 800b188:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b18c:	4b80      	ldr	r3, [pc, #512]	@ (800b390 <_dtoa_r+0xba0>)
 800b18e:	f7ff bb43 	b.w	800a818 <_dtoa_r+0x28>
 800b192:	692a      	ldr	r2, [r5, #16]
 800b194:	f105 010c 	add.w	r1, r5, #12
 800b198:	3202      	adds	r2, #2
 800b19a:	0092      	lsls	r2, r2, #2
 800b19c:	300c      	adds	r0, #12
 800b19e:	f7ff fa8a 	bl	800a6b6 <memcpy>
 800b1a2:	2201      	movs	r2, #1
 800b1a4:	4631      	mov	r1, r6
 800b1a6:	4648      	mov	r0, r9
 800b1a8:	f000 fc44 	bl	800ba34 <__lshift>
 800b1ac:	462f      	mov	r7, r5
 800b1ae:	4605      	mov	r5, r0
 800b1b0:	f10a 0301 	add.w	r3, sl, #1
 800b1b4:	9304      	str	r3, [sp, #16]
 800b1b6:	eb0a 030b 	add.w	r3, sl, fp
 800b1ba:	930a      	str	r3, [sp, #40]	@ 0x28
 800b1bc:	9b06      	ldr	r3, [sp, #24]
 800b1be:	f003 0301 	and.w	r3, r3, #1
 800b1c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1c4:	9b04      	ldr	r3, [sp, #16]
 800b1c6:	4621      	mov	r1, r4
 800b1c8:	9803      	ldr	r0, [sp, #12]
 800b1ca:	f103 3bff 	add.w	fp, r3, #4294967295
 800b1ce:	f7ff fa85 	bl	800a6dc <quorem>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	4639      	mov	r1, r7
 800b1d6:	3330      	adds	r3, #48	@ 0x30
 800b1d8:	9006      	str	r0, [sp, #24]
 800b1da:	9803      	ldr	r0, [sp, #12]
 800b1dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1de:	f000 fc95 	bl	800bb0c <__mcmp>
 800b1e2:	462a      	mov	r2, r5
 800b1e4:	9008      	str	r0, [sp, #32]
 800b1e6:	4621      	mov	r1, r4
 800b1e8:	4648      	mov	r0, r9
 800b1ea:	f000 fcab 	bl	800bb44 <__mdiff>
 800b1ee:	68c2      	ldr	r2, [r0, #12]
 800b1f0:	4606      	mov	r6, r0
 800b1f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1f4:	bb02      	cbnz	r2, 800b238 <_dtoa_r+0xa48>
 800b1f6:	4601      	mov	r1, r0
 800b1f8:	9803      	ldr	r0, [sp, #12]
 800b1fa:	f000 fc87 	bl	800bb0c <__mcmp>
 800b1fe:	4602      	mov	r2, r0
 800b200:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b202:	4631      	mov	r1, r6
 800b204:	4648      	mov	r0, r9
 800b206:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800b20a:	f000 fa03 	bl	800b614 <_Bfree>
 800b20e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b210:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b212:	9e04      	ldr	r6, [sp, #16]
 800b214:	ea42 0103 	orr.w	r1, r2, r3
 800b218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b21a:	4319      	orrs	r1, r3
 800b21c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b21e:	d10d      	bne.n	800b23c <_dtoa_r+0xa4c>
 800b220:	2b39      	cmp	r3, #57	@ 0x39
 800b222:	d027      	beq.n	800b274 <_dtoa_r+0xa84>
 800b224:	9a08      	ldr	r2, [sp, #32]
 800b226:	2a00      	cmp	r2, #0
 800b228:	dd01      	ble.n	800b22e <_dtoa_r+0xa3e>
 800b22a:	9b06      	ldr	r3, [sp, #24]
 800b22c:	3331      	adds	r3, #49	@ 0x31
 800b22e:	f88b 3000 	strb.w	r3, [fp]
 800b232:	e52e      	b.n	800ac92 <_dtoa_r+0x4a2>
 800b234:	4628      	mov	r0, r5
 800b236:	e7b9      	b.n	800b1ac <_dtoa_r+0x9bc>
 800b238:	2201      	movs	r2, #1
 800b23a:	e7e2      	b.n	800b202 <_dtoa_r+0xa12>
 800b23c:	9908      	ldr	r1, [sp, #32]
 800b23e:	2900      	cmp	r1, #0
 800b240:	db04      	blt.n	800b24c <_dtoa_r+0xa5c>
 800b242:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800b244:	4301      	orrs	r1, r0
 800b246:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b248:	4301      	orrs	r1, r0
 800b24a:	d120      	bne.n	800b28e <_dtoa_r+0xa9e>
 800b24c:	2a00      	cmp	r2, #0
 800b24e:	ddee      	ble.n	800b22e <_dtoa_r+0xa3e>
 800b250:	2201      	movs	r2, #1
 800b252:	9903      	ldr	r1, [sp, #12]
 800b254:	4648      	mov	r0, r9
 800b256:	9304      	str	r3, [sp, #16]
 800b258:	f000 fbec 	bl	800ba34 <__lshift>
 800b25c:	4621      	mov	r1, r4
 800b25e:	9003      	str	r0, [sp, #12]
 800b260:	f000 fc54 	bl	800bb0c <__mcmp>
 800b264:	2800      	cmp	r0, #0
 800b266:	9b04      	ldr	r3, [sp, #16]
 800b268:	dc02      	bgt.n	800b270 <_dtoa_r+0xa80>
 800b26a:	d1e0      	bne.n	800b22e <_dtoa_r+0xa3e>
 800b26c:	07da      	lsls	r2, r3, #31
 800b26e:	d5de      	bpl.n	800b22e <_dtoa_r+0xa3e>
 800b270:	2b39      	cmp	r3, #57	@ 0x39
 800b272:	d1da      	bne.n	800b22a <_dtoa_r+0xa3a>
 800b274:	2339      	movs	r3, #57	@ 0x39
 800b276:	f88b 3000 	strb.w	r3, [fp]
 800b27a:	4633      	mov	r3, r6
 800b27c:	461e      	mov	r6, r3
 800b27e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b282:	3b01      	subs	r3, #1
 800b284:	2a39      	cmp	r2, #57	@ 0x39
 800b286:	d04e      	beq.n	800b326 <_dtoa_r+0xb36>
 800b288:	3201      	adds	r2, #1
 800b28a:	701a      	strb	r2, [r3, #0]
 800b28c:	e501      	b.n	800ac92 <_dtoa_r+0x4a2>
 800b28e:	2a00      	cmp	r2, #0
 800b290:	dd03      	ble.n	800b29a <_dtoa_r+0xaaa>
 800b292:	2b39      	cmp	r3, #57	@ 0x39
 800b294:	d0ee      	beq.n	800b274 <_dtoa_r+0xa84>
 800b296:	3301      	adds	r3, #1
 800b298:	e7c9      	b.n	800b22e <_dtoa_r+0xa3e>
 800b29a:	9a04      	ldr	r2, [sp, #16]
 800b29c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b29e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b2a2:	428a      	cmp	r2, r1
 800b2a4:	d028      	beq.n	800b2f8 <_dtoa_r+0xb08>
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	220a      	movs	r2, #10
 800b2aa:	9903      	ldr	r1, [sp, #12]
 800b2ac:	4648      	mov	r0, r9
 800b2ae:	f000 f9d3 	bl	800b658 <__multadd>
 800b2b2:	42af      	cmp	r7, r5
 800b2b4:	9003      	str	r0, [sp, #12]
 800b2b6:	f04f 0300 	mov.w	r3, #0
 800b2ba:	f04f 020a 	mov.w	r2, #10
 800b2be:	4639      	mov	r1, r7
 800b2c0:	4648      	mov	r0, r9
 800b2c2:	d107      	bne.n	800b2d4 <_dtoa_r+0xae4>
 800b2c4:	f000 f9c8 	bl	800b658 <__multadd>
 800b2c8:	4607      	mov	r7, r0
 800b2ca:	4605      	mov	r5, r0
 800b2cc:	9b04      	ldr	r3, [sp, #16]
 800b2ce:	3301      	adds	r3, #1
 800b2d0:	9304      	str	r3, [sp, #16]
 800b2d2:	e777      	b.n	800b1c4 <_dtoa_r+0x9d4>
 800b2d4:	f000 f9c0 	bl	800b658 <__multadd>
 800b2d8:	4629      	mov	r1, r5
 800b2da:	4607      	mov	r7, r0
 800b2dc:	2300      	movs	r3, #0
 800b2de:	220a      	movs	r2, #10
 800b2e0:	4648      	mov	r0, r9
 800b2e2:	f000 f9b9 	bl	800b658 <__multadd>
 800b2e6:	4605      	mov	r5, r0
 800b2e8:	e7f0      	b.n	800b2cc <_dtoa_r+0xadc>
 800b2ea:	f1bb 0f00 	cmp.w	fp, #0
 800b2ee:	bfcc      	ite	gt
 800b2f0:	465e      	movgt	r6, fp
 800b2f2:	2601      	movle	r6, #1
 800b2f4:	2700      	movs	r7, #0
 800b2f6:	4456      	add	r6, sl
 800b2f8:	2201      	movs	r2, #1
 800b2fa:	9903      	ldr	r1, [sp, #12]
 800b2fc:	4648      	mov	r0, r9
 800b2fe:	9304      	str	r3, [sp, #16]
 800b300:	f000 fb98 	bl	800ba34 <__lshift>
 800b304:	4621      	mov	r1, r4
 800b306:	9003      	str	r0, [sp, #12]
 800b308:	f000 fc00 	bl	800bb0c <__mcmp>
 800b30c:	2800      	cmp	r0, #0
 800b30e:	dcb4      	bgt.n	800b27a <_dtoa_r+0xa8a>
 800b310:	d102      	bne.n	800b318 <_dtoa_r+0xb28>
 800b312:	9b04      	ldr	r3, [sp, #16]
 800b314:	07db      	lsls	r3, r3, #31
 800b316:	d4b0      	bmi.n	800b27a <_dtoa_r+0xa8a>
 800b318:	4633      	mov	r3, r6
 800b31a:	461e      	mov	r6, r3
 800b31c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b320:	2a30      	cmp	r2, #48	@ 0x30
 800b322:	d0fa      	beq.n	800b31a <_dtoa_r+0xb2a>
 800b324:	e4b5      	b.n	800ac92 <_dtoa_r+0x4a2>
 800b326:	459a      	cmp	sl, r3
 800b328:	d1a8      	bne.n	800b27c <_dtoa_r+0xa8c>
 800b32a:	2331      	movs	r3, #49	@ 0x31
 800b32c:	f108 0801 	add.w	r8, r8, #1
 800b330:	f88a 3000 	strb.w	r3, [sl]
 800b334:	e4ad      	b.n	800ac92 <_dtoa_r+0x4a2>
 800b336:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b338:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b394 <_dtoa_r+0xba4>
 800b33c:	b11b      	cbz	r3, 800b346 <_dtoa_r+0xb56>
 800b33e:	f10a 0308 	add.w	r3, sl, #8
 800b342:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b344:	6013      	str	r3, [r2, #0]
 800b346:	4650      	mov	r0, sl
 800b348:	b017      	add	sp, #92	@ 0x5c
 800b34a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b34e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b350:	2b01      	cmp	r3, #1
 800b352:	f77f ae2e 	ble.w	800afb2 <_dtoa_r+0x7c2>
 800b356:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b358:	930a      	str	r3, [sp, #40]	@ 0x28
 800b35a:	2001      	movs	r0, #1
 800b35c:	e64d      	b.n	800affa <_dtoa_r+0x80a>
 800b35e:	f1bb 0f00 	cmp.w	fp, #0
 800b362:	f77f aed9 	ble.w	800b118 <_dtoa_r+0x928>
 800b366:	4656      	mov	r6, sl
 800b368:	4621      	mov	r1, r4
 800b36a:	9803      	ldr	r0, [sp, #12]
 800b36c:	f7ff f9b6 	bl	800a6dc <quorem>
 800b370:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b374:	f806 3b01 	strb.w	r3, [r6], #1
 800b378:	eba6 020a 	sub.w	r2, r6, sl
 800b37c:	4593      	cmp	fp, r2
 800b37e:	ddb4      	ble.n	800b2ea <_dtoa_r+0xafa>
 800b380:	2300      	movs	r3, #0
 800b382:	220a      	movs	r2, #10
 800b384:	4648      	mov	r0, r9
 800b386:	9903      	ldr	r1, [sp, #12]
 800b388:	f000 f966 	bl	800b658 <__multadd>
 800b38c:	9003      	str	r0, [sp, #12]
 800b38e:	e7eb      	b.n	800b368 <_dtoa_r+0xb78>
 800b390:	0800f517 	.word	0x0800f517
 800b394:	0800f49b 	.word	0x0800f49b

0800b398 <_free_r>:
 800b398:	b538      	push	{r3, r4, r5, lr}
 800b39a:	4605      	mov	r5, r0
 800b39c:	2900      	cmp	r1, #0
 800b39e:	d040      	beq.n	800b422 <_free_r+0x8a>
 800b3a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3a4:	1f0c      	subs	r4, r1, #4
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	bfb8      	it	lt
 800b3aa:	18e4      	addlt	r4, r4, r3
 800b3ac:	f000 f8e6 	bl	800b57c <__malloc_lock>
 800b3b0:	4a1c      	ldr	r2, [pc, #112]	@ (800b424 <_free_r+0x8c>)
 800b3b2:	6813      	ldr	r3, [r2, #0]
 800b3b4:	b933      	cbnz	r3, 800b3c4 <_free_r+0x2c>
 800b3b6:	6063      	str	r3, [r4, #4]
 800b3b8:	6014      	str	r4, [r2, #0]
 800b3ba:	4628      	mov	r0, r5
 800b3bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b3c0:	f000 b8e2 	b.w	800b588 <__malloc_unlock>
 800b3c4:	42a3      	cmp	r3, r4
 800b3c6:	d908      	bls.n	800b3da <_free_r+0x42>
 800b3c8:	6820      	ldr	r0, [r4, #0]
 800b3ca:	1821      	adds	r1, r4, r0
 800b3cc:	428b      	cmp	r3, r1
 800b3ce:	bf01      	itttt	eq
 800b3d0:	6819      	ldreq	r1, [r3, #0]
 800b3d2:	685b      	ldreq	r3, [r3, #4]
 800b3d4:	1809      	addeq	r1, r1, r0
 800b3d6:	6021      	streq	r1, [r4, #0]
 800b3d8:	e7ed      	b.n	800b3b6 <_free_r+0x1e>
 800b3da:	461a      	mov	r2, r3
 800b3dc:	685b      	ldr	r3, [r3, #4]
 800b3de:	b10b      	cbz	r3, 800b3e4 <_free_r+0x4c>
 800b3e0:	42a3      	cmp	r3, r4
 800b3e2:	d9fa      	bls.n	800b3da <_free_r+0x42>
 800b3e4:	6811      	ldr	r1, [r2, #0]
 800b3e6:	1850      	adds	r0, r2, r1
 800b3e8:	42a0      	cmp	r0, r4
 800b3ea:	d10b      	bne.n	800b404 <_free_r+0x6c>
 800b3ec:	6820      	ldr	r0, [r4, #0]
 800b3ee:	4401      	add	r1, r0
 800b3f0:	1850      	adds	r0, r2, r1
 800b3f2:	4283      	cmp	r3, r0
 800b3f4:	6011      	str	r1, [r2, #0]
 800b3f6:	d1e0      	bne.n	800b3ba <_free_r+0x22>
 800b3f8:	6818      	ldr	r0, [r3, #0]
 800b3fa:	685b      	ldr	r3, [r3, #4]
 800b3fc:	4408      	add	r0, r1
 800b3fe:	6010      	str	r0, [r2, #0]
 800b400:	6053      	str	r3, [r2, #4]
 800b402:	e7da      	b.n	800b3ba <_free_r+0x22>
 800b404:	d902      	bls.n	800b40c <_free_r+0x74>
 800b406:	230c      	movs	r3, #12
 800b408:	602b      	str	r3, [r5, #0]
 800b40a:	e7d6      	b.n	800b3ba <_free_r+0x22>
 800b40c:	6820      	ldr	r0, [r4, #0]
 800b40e:	1821      	adds	r1, r4, r0
 800b410:	428b      	cmp	r3, r1
 800b412:	bf01      	itttt	eq
 800b414:	6819      	ldreq	r1, [r3, #0]
 800b416:	685b      	ldreq	r3, [r3, #4]
 800b418:	1809      	addeq	r1, r1, r0
 800b41a:	6021      	streq	r1, [r4, #0]
 800b41c:	6063      	str	r3, [r4, #4]
 800b41e:	6054      	str	r4, [r2, #4]
 800b420:	e7cb      	b.n	800b3ba <_free_r+0x22>
 800b422:	bd38      	pop	{r3, r4, r5, pc}
 800b424:	200013c4 	.word	0x200013c4

0800b428 <malloc>:
 800b428:	4b02      	ldr	r3, [pc, #8]	@ (800b434 <malloc+0xc>)
 800b42a:	4601      	mov	r1, r0
 800b42c:	6818      	ldr	r0, [r3, #0]
 800b42e:	f000 b825 	b.w	800b47c <_malloc_r>
 800b432:	bf00      	nop
 800b434:	20000030 	.word	0x20000030

0800b438 <sbrk_aligned>:
 800b438:	b570      	push	{r4, r5, r6, lr}
 800b43a:	4e0f      	ldr	r6, [pc, #60]	@ (800b478 <sbrk_aligned+0x40>)
 800b43c:	460c      	mov	r4, r1
 800b43e:	6831      	ldr	r1, [r6, #0]
 800b440:	4605      	mov	r5, r0
 800b442:	b911      	cbnz	r1, 800b44a <sbrk_aligned+0x12>
 800b444:	f001 ffb2 	bl	800d3ac <_sbrk_r>
 800b448:	6030      	str	r0, [r6, #0]
 800b44a:	4621      	mov	r1, r4
 800b44c:	4628      	mov	r0, r5
 800b44e:	f001 ffad 	bl	800d3ac <_sbrk_r>
 800b452:	1c43      	adds	r3, r0, #1
 800b454:	d103      	bne.n	800b45e <sbrk_aligned+0x26>
 800b456:	f04f 34ff 	mov.w	r4, #4294967295
 800b45a:	4620      	mov	r0, r4
 800b45c:	bd70      	pop	{r4, r5, r6, pc}
 800b45e:	1cc4      	adds	r4, r0, #3
 800b460:	f024 0403 	bic.w	r4, r4, #3
 800b464:	42a0      	cmp	r0, r4
 800b466:	d0f8      	beq.n	800b45a <sbrk_aligned+0x22>
 800b468:	1a21      	subs	r1, r4, r0
 800b46a:	4628      	mov	r0, r5
 800b46c:	f001 ff9e 	bl	800d3ac <_sbrk_r>
 800b470:	3001      	adds	r0, #1
 800b472:	d1f2      	bne.n	800b45a <sbrk_aligned+0x22>
 800b474:	e7ef      	b.n	800b456 <sbrk_aligned+0x1e>
 800b476:	bf00      	nop
 800b478:	200013c0 	.word	0x200013c0

0800b47c <_malloc_r>:
 800b47c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b480:	1ccd      	adds	r5, r1, #3
 800b482:	f025 0503 	bic.w	r5, r5, #3
 800b486:	3508      	adds	r5, #8
 800b488:	2d0c      	cmp	r5, #12
 800b48a:	bf38      	it	cc
 800b48c:	250c      	movcc	r5, #12
 800b48e:	2d00      	cmp	r5, #0
 800b490:	4606      	mov	r6, r0
 800b492:	db01      	blt.n	800b498 <_malloc_r+0x1c>
 800b494:	42a9      	cmp	r1, r5
 800b496:	d904      	bls.n	800b4a2 <_malloc_r+0x26>
 800b498:	230c      	movs	r3, #12
 800b49a:	6033      	str	r3, [r6, #0]
 800b49c:	2000      	movs	r0, #0
 800b49e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b578 <_malloc_r+0xfc>
 800b4a6:	f000 f869 	bl	800b57c <__malloc_lock>
 800b4aa:	f8d8 3000 	ldr.w	r3, [r8]
 800b4ae:	461c      	mov	r4, r3
 800b4b0:	bb44      	cbnz	r4, 800b504 <_malloc_r+0x88>
 800b4b2:	4629      	mov	r1, r5
 800b4b4:	4630      	mov	r0, r6
 800b4b6:	f7ff ffbf 	bl	800b438 <sbrk_aligned>
 800b4ba:	1c43      	adds	r3, r0, #1
 800b4bc:	4604      	mov	r4, r0
 800b4be:	d158      	bne.n	800b572 <_malloc_r+0xf6>
 800b4c0:	f8d8 4000 	ldr.w	r4, [r8]
 800b4c4:	4627      	mov	r7, r4
 800b4c6:	2f00      	cmp	r7, #0
 800b4c8:	d143      	bne.n	800b552 <_malloc_r+0xd6>
 800b4ca:	2c00      	cmp	r4, #0
 800b4cc:	d04b      	beq.n	800b566 <_malloc_r+0xea>
 800b4ce:	6823      	ldr	r3, [r4, #0]
 800b4d0:	4639      	mov	r1, r7
 800b4d2:	4630      	mov	r0, r6
 800b4d4:	eb04 0903 	add.w	r9, r4, r3
 800b4d8:	f001 ff68 	bl	800d3ac <_sbrk_r>
 800b4dc:	4581      	cmp	r9, r0
 800b4de:	d142      	bne.n	800b566 <_malloc_r+0xea>
 800b4e0:	6821      	ldr	r1, [r4, #0]
 800b4e2:	4630      	mov	r0, r6
 800b4e4:	1a6d      	subs	r5, r5, r1
 800b4e6:	4629      	mov	r1, r5
 800b4e8:	f7ff ffa6 	bl	800b438 <sbrk_aligned>
 800b4ec:	3001      	adds	r0, #1
 800b4ee:	d03a      	beq.n	800b566 <_malloc_r+0xea>
 800b4f0:	6823      	ldr	r3, [r4, #0]
 800b4f2:	442b      	add	r3, r5
 800b4f4:	6023      	str	r3, [r4, #0]
 800b4f6:	f8d8 3000 	ldr.w	r3, [r8]
 800b4fa:	685a      	ldr	r2, [r3, #4]
 800b4fc:	bb62      	cbnz	r2, 800b558 <_malloc_r+0xdc>
 800b4fe:	f8c8 7000 	str.w	r7, [r8]
 800b502:	e00f      	b.n	800b524 <_malloc_r+0xa8>
 800b504:	6822      	ldr	r2, [r4, #0]
 800b506:	1b52      	subs	r2, r2, r5
 800b508:	d420      	bmi.n	800b54c <_malloc_r+0xd0>
 800b50a:	2a0b      	cmp	r2, #11
 800b50c:	d917      	bls.n	800b53e <_malloc_r+0xc2>
 800b50e:	1961      	adds	r1, r4, r5
 800b510:	42a3      	cmp	r3, r4
 800b512:	6025      	str	r5, [r4, #0]
 800b514:	bf18      	it	ne
 800b516:	6059      	strne	r1, [r3, #4]
 800b518:	6863      	ldr	r3, [r4, #4]
 800b51a:	bf08      	it	eq
 800b51c:	f8c8 1000 	streq.w	r1, [r8]
 800b520:	5162      	str	r2, [r4, r5]
 800b522:	604b      	str	r3, [r1, #4]
 800b524:	4630      	mov	r0, r6
 800b526:	f000 f82f 	bl	800b588 <__malloc_unlock>
 800b52a:	f104 000b 	add.w	r0, r4, #11
 800b52e:	1d23      	adds	r3, r4, #4
 800b530:	f020 0007 	bic.w	r0, r0, #7
 800b534:	1ac2      	subs	r2, r0, r3
 800b536:	bf1c      	itt	ne
 800b538:	1a1b      	subne	r3, r3, r0
 800b53a:	50a3      	strne	r3, [r4, r2]
 800b53c:	e7af      	b.n	800b49e <_malloc_r+0x22>
 800b53e:	6862      	ldr	r2, [r4, #4]
 800b540:	42a3      	cmp	r3, r4
 800b542:	bf0c      	ite	eq
 800b544:	f8c8 2000 	streq.w	r2, [r8]
 800b548:	605a      	strne	r2, [r3, #4]
 800b54a:	e7eb      	b.n	800b524 <_malloc_r+0xa8>
 800b54c:	4623      	mov	r3, r4
 800b54e:	6864      	ldr	r4, [r4, #4]
 800b550:	e7ae      	b.n	800b4b0 <_malloc_r+0x34>
 800b552:	463c      	mov	r4, r7
 800b554:	687f      	ldr	r7, [r7, #4]
 800b556:	e7b6      	b.n	800b4c6 <_malloc_r+0x4a>
 800b558:	461a      	mov	r2, r3
 800b55a:	685b      	ldr	r3, [r3, #4]
 800b55c:	42a3      	cmp	r3, r4
 800b55e:	d1fb      	bne.n	800b558 <_malloc_r+0xdc>
 800b560:	2300      	movs	r3, #0
 800b562:	6053      	str	r3, [r2, #4]
 800b564:	e7de      	b.n	800b524 <_malloc_r+0xa8>
 800b566:	230c      	movs	r3, #12
 800b568:	4630      	mov	r0, r6
 800b56a:	6033      	str	r3, [r6, #0]
 800b56c:	f000 f80c 	bl	800b588 <__malloc_unlock>
 800b570:	e794      	b.n	800b49c <_malloc_r+0x20>
 800b572:	6005      	str	r5, [r0, #0]
 800b574:	e7d6      	b.n	800b524 <_malloc_r+0xa8>
 800b576:	bf00      	nop
 800b578:	200013c4 	.word	0x200013c4

0800b57c <__malloc_lock>:
 800b57c:	4801      	ldr	r0, [pc, #4]	@ (800b584 <__malloc_lock+0x8>)
 800b57e:	f7ff b88a 	b.w	800a696 <__retarget_lock_acquire_recursive>
 800b582:	bf00      	nop
 800b584:	200013bc 	.word	0x200013bc

0800b588 <__malloc_unlock>:
 800b588:	4801      	ldr	r0, [pc, #4]	@ (800b590 <__malloc_unlock+0x8>)
 800b58a:	f7ff b885 	b.w	800a698 <__retarget_lock_release_recursive>
 800b58e:	bf00      	nop
 800b590:	200013bc 	.word	0x200013bc

0800b594 <_Balloc>:
 800b594:	b570      	push	{r4, r5, r6, lr}
 800b596:	69c6      	ldr	r6, [r0, #28]
 800b598:	4604      	mov	r4, r0
 800b59a:	460d      	mov	r5, r1
 800b59c:	b976      	cbnz	r6, 800b5bc <_Balloc+0x28>
 800b59e:	2010      	movs	r0, #16
 800b5a0:	f7ff ff42 	bl	800b428 <malloc>
 800b5a4:	4602      	mov	r2, r0
 800b5a6:	61e0      	str	r0, [r4, #28]
 800b5a8:	b920      	cbnz	r0, 800b5b4 <_Balloc+0x20>
 800b5aa:	216b      	movs	r1, #107	@ 0x6b
 800b5ac:	4b17      	ldr	r3, [pc, #92]	@ (800b60c <_Balloc+0x78>)
 800b5ae:	4818      	ldr	r0, [pc, #96]	@ (800b610 <_Balloc+0x7c>)
 800b5b0:	f001 ff12 	bl	800d3d8 <__assert_func>
 800b5b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5b8:	6006      	str	r6, [r0, #0]
 800b5ba:	60c6      	str	r6, [r0, #12]
 800b5bc:	69e6      	ldr	r6, [r4, #28]
 800b5be:	68f3      	ldr	r3, [r6, #12]
 800b5c0:	b183      	cbz	r3, 800b5e4 <_Balloc+0x50>
 800b5c2:	69e3      	ldr	r3, [r4, #28]
 800b5c4:	68db      	ldr	r3, [r3, #12]
 800b5c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b5ca:	b9b8      	cbnz	r0, 800b5fc <_Balloc+0x68>
 800b5cc:	2101      	movs	r1, #1
 800b5ce:	fa01 f605 	lsl.w	r6, r1, r5
 800b5d2:	1d72      	adds	r2, r6, #5
 800b5d4:	4620      	mov	r0, r4
 800b5d6:	0092      	lsls	r2, r2, #2
 800b5d8:	f001 ff1c 	bl	800d414 <_calloc_r>
 800b5dc:	b160      	cbz	r0, 800b5f8 <_Balloc+0x64>
 800b5de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b5e2:	e00e      	b.n	800b602 <_Balloc+0x6e>
 800b5e4:	2221      	movs	r2, #33	@ 0x21
 800b5e6:	2104      	movs	r1, #4
 800b5e8:	4620      	mov	r0, r4
 800b5ea:	f001 ff13 	bl	800d414 <_calloc_r>
 800b5ee:	69e3      	ldr	r3, [r4, #28]
 800b5f0:	60f0      	str	r0, [r6, #12]
 800b5f2:	68db      	ldr	r3, [r3, #12]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d1e4      	bne.n	800b5c2 <_Balloc+0x2e>
 800b5f8:	2000      	movs	r0, #0
 800b5fa:	bd70      	pop	{r4, r5, r6, pc}
 800b5fc:	6802      	ldr	r2, [r0, #0]
 800b5fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b602:	2300      	movs	r3, #0
 800b604:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b608:	e7f7      	b.n	800b5fa <_Balloc+0x66>
 800b60a:	bf00      	nop
 800b60c:	0800f4a8 	.word	0x0800f4a8
 800b610:	0800f528 	.word	0x0800f528

0800b614 <_Bfree>:
 800b614:	b570      	push	{r4, r5, r6, lr}
 800b616:	69c6      	ldr	r6, [r0, #28]
 800b618:	4605      	mov	r5, r0
 800b61a:	460c      	mov	r4, r1
 800b61c:	b976      	cbnz	r6, 800b63c <_Bfree+0x28>
 800b61e:	2010      	movs	r0, #16
 800b620:	f7ff ff02 	bl	800b428 <malloc>
 800b624:	4602      	mov	r2, r0
 800b626:	61e8      	str	r0, [r5, #28]
 800b628:	b920      	cbnz	r0, 800b634 <_Bfree+0x20>
 800b62a:	218f      	movs	r1, #143	@ 0x8f
 800b62c:	4b08      	ldr	r3, [pc, #32]	@ (800b650 <_Bfree+0x3c>)
 800b62e:	4809      	ldr	r0, [pc, #36]	@ (800b654 <_Bfree+0x40>)
 800b630:	f001 fed2 	bl	800d3d8 <__assert_func>
 800b634:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b638:	6006      	str	r6, [r0, #0]
 800b63a:	60c6      	str	r6, [r0, #12]
 800b63c:	b13c      	cbz	r4, 800b64e <_Bfree+0x3a>
 800b63e:	69eb      	ldr	r3, [r5, #28]
 800b640:	6862      	ldr	r2, [r4, #4]
 800b642:	68db      	ldr	r3, [r3, #12]
 800b644:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b648:	6021      	str	r1, [r4, #0]
 800b64a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b64e:	bd70      	pop	{r4, r5, r6, pc}
 800b650:	0800f4a8 	.word	0x0800f4a8
 800b654:	0800f528 	.word	0x0800f528

0800b658 <__multadd>:
 800b658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b65c:	4607      	mov	r7, r0
 800b65e:	460c      	mov	r4, r1
 800b660:	461e      	mov	r6, r3
 800b662:	2000      	movs	r0, #0
 800b664:	690d      	ldr	r5, [r1, #16]
 800b666:	f101 0c14 	add.w	ip, r1, #20
 800b66a:	f8dc 3000 	ldr.w	r3, [ip]
 800b66e:	3001      	adds	r0, #1
 800b670:	b299      	uxth	r1, r3
 800b672:	fb02 6101 	mla	r1, r2, r1, r6
 800b676:	0c1e      	lsrs	r6, r3, #16
 800b678:	0c0b      	lsrs	r3, r1, #16
 800b67a:	fb02 3306 	mla	r3, r2, r6, r3
 800b67e:	b289      	uxth	r1, r1
 800b680:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b684:	4285      	cmp	r5, r0
 800b686:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b68a:	f84c 1b04 	str.w	r1, [ip], #4
 800b68e:	dcec      	bgt.n	800b66a <__multadd+0x12>
 800b690:	b30e      	cbz	r6, 800b6d6 <__multadd+0x7e>
 800b692:	68a3      	ldr	r3, [r4, #8]
 800b694:	42ab      	cmp	r3, r5
 800b696:	dc19      	bgt.n	800b6cc <__multadd+0x74>
 800b698:	6861      	ldr	r1, [r4, #4]
 800b69a:	4638      	mov	r0, r7
 800b69c:	3101      	adds	r1, #1
 800b69e:	f7ff ff79 	bl	800b594 <_Balloc>
 800b6a2:	4680      	mov	r8, r0
 800b6a4:	b928      	cbnz	r0, 800b6b2 <__multadd+0x5a>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	21ba      	movs	r1, #186	@ 0xba
 800b6aa:	4b0c      	ldr	r3, [pc, #48]	@ (800b6dc <__multadd+0x84>)
 800b6ac:	480c      	ldr	r0, [pc, #48]	@ (800b6e0 <__multadd+0x88>)
 800b6ae:	f001 fe93 	bl	800d3d8 <__assert_func>
 800b6b2:	6922      	ldr	r2, [r4, #16]
 800b6b4:	f104 010c 	add.w	r1, r4, #12
 800b6b8:	3202      	adds	r2, #2
 800b6ba:	0092      	lsls	r2, r2, #2
 800b6bc:	300c      	adds	r0, #12
 800b6be:	f7fe fffa 	bl	800a6b6 <memcpy>
 800b6c2:	4621      	mov	r1, r4
 800b6c4:	4638      	mov	r0, r7
 800b6c6:	f7ff ffa5 	bl	800b614 <_Bfree>
 800b6ca:	4644      	mov	r4, r8
 800b6cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b6d0:	3501      	adds	r5, #1
 800b6d2:	615e      	str	r6, [r3, #20]
 800b6d4:	6125      	str	r5, [r4, #16]
 800b6d6:	4620      	mov	r0, r4
 800b6d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6dc:	0800f517 	.word	0x0800f517
 800b6e0:	0800f528 	.word	0x0800f528

0800b6e4 <__s2b>:
 800b6e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6e8:	4615      	mov	r5, r2
 800b6ea:	2209      	movs	r2, #9
 800b6ec:	461f      	mov	r7, r3
 800b6ee:	3308      	adds	r3, #8
 800b6f0:	460c      	mov	r4, r1
 800b6f2:	fb93 f3f2 	sdiv	r3, r3, r2
 800b6f6:	4606      	mov	r6, r0
 800b6f8:	2201      	movs	r2, #1
 800b6fa:	2100      	movs	r1, #0
 800b6fc:	429a      	cmp	r2, r3
 800b6fe:	db09      	blt.n	800b714 <__s2b+0x30>
 800b700:	4630      	mov	r0, r6
 800b702:	f7ff ff47 	bl	800b594 <_Balloc>
 800b706:	b940      	cbnz	r0, 800b71a <__s2b+0x36>
 800b708:	4602      	mov	r2, r0
 800b70a:	21d3      	movs	r1, #211	@ 0xd3
 800b70c:	4b18      	ldr	r3, [pc, #96]	@ (800b770 <__s2b+0x8c>)
 800b70e:	4819      	ldr	r0, [pc, #100]	@ (800b774 <__s2b+0x90>)
 800b710:	f001 fe62 	bl	800d3d8 <__assert_func>
 800b714:	0052      	lsls	r2, r2, #1
 800b716:	3101      	adds	r1, #1
 800b718:	e7f0      	b.n	800b6fc <__s2b+0x18>
 800b71a:	9b08      	ldr	r3, [sp, #32]
 800b71c:	2d09      	cmp	r5, #9
 800b71e:	6143      	str	r3, [r0, #20]
 800b720:	f04f 0301 	mov.w	r3, #1
 800b724:	6103      	str	r3, [r0, #16]
 800b726:	dd16      	ble.n	800b756 <__s2b+0x72>
 800b728:	f104 0909 	add.w	r9, r4, #9
 800b72c:	46c8      	mov	r8, r9
 800b72e:	442c      	add	r4, r5
 800b730:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b734:	4601      	mov	r1, r0
 800b736:	220a      	movs	r2, #10
 800b738:	4630      	mov	r0, r6
 800b73a:	3b30      	subs	r3, #48	@ 0x30
 800b73c:	f7ff ff8c 	bl	800b658 <__multadd>
 800b740:	45a0      	cmp	r8, r4
 800b742:	d1f5      	bne.n	800b730 <__s2b+0x4c>
 800b744:	f1a5 0408 	sub.w	r4, r5, #8
 800b748:	444c      	add	r4, r9
 800b74a:	1b2d      	subs	r5, r5, r4
 800b74c:	1963      	adds	r3, r4, r5
 800b74e:	42bb      	cmp	r3, r7
 800b750:	db04      	blt.n	800b75c <__s2b+0x78>
 800b752:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b756:	2509      	movs	r5, #9
 800b758:	340a      	adds	r4, #10
 800b75a:	e7f6      	b.n	800b74a <__s2b+0x66>
 800b75c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b760:	4601      	mov	r1, r0
 800b762:	220a      	movs	r2, #10
 800b764:	4630      	mov	r0, r6
 800b766:	3b30      	subs	r3, #48	@ 0x30
 800b768:	f7ff ff76 	bl	800b658 <__multadd>
 800b76c:	e7ee      	b.n	800b74c <__s2b+0x68>
 800b76e:	bf00      	nop
 800b770:	0800f517 	.word	0x0800f517
 800b774:	0800f528 	.word	0x0800f528

0800b778 <__hi0bits>:
 800b778:	4603      	mov	r3, r0
 800b77a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b77e:	bf3a      	itte	cc
 800b780:	0403      	lslcc	r3, r0, #16
 800b782:	2010      	movcc	r0, #16
 800b784:	2000      	movcs	r0, #0
 800b786:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b78a:	bf3c      	itt	cc
 800b78c:	021b      	lslcc	r3, r3, #8
 800b78e:	3008      	addcc	r0, #8
 800b790:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b794:	bf3c      	itt	cc
 800b796:	011b      	lslcc	r3, r3, #4
 800b798:	3004      	addcc	r0, #4
 800b79a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b79e:	bf3c      	itt	cc
 800b7a0:	009b      	lslcc	r3, r3, #2
 800b7a2:	3002      	addcc	r0, #2
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	db05      	blt.n	800b7b4 <__hi0bits+0x3c>
 800b7a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b7ac:	f100 0001 	add.w	r0, r0, #1
 800b7b0:	bf08      	it	eq
 800b7b2:	2020      	moveq	r0, #32
 800b7b4:	4770      	bx	lr

0800b7b6 <__lo0bits>:
 800b7b6:	6803      	ldr	r3, [r0, #0]
 800b7b8:	4602      	mov	r2, r0
 800b7ba:	f013 0007 	ands.w	r0, r3, #7
 800b7be:	d00b      	beq.n	800b7d8 <__lo0bits+0x22>
 800b7c0:	07d9      	lsls	r1, r3, #31
 800b7c2:	d421      	bmi.n	800b808 <__lo0bits+0x52>
 800b7c4:	0798      	lsls	r0, r3, #30
 800b7c6:	bf49      	itett	mi
 800b7c8:	085b      	lsrmi	r3, r3, #1
 800b7ca:	089b      	lsrpl	r3, r3, #2
 800b7cc:	2001      	movmi	r0, #1
 800b7ce:	6013      	strmi	r3, [r2, #0]
 800b7d0:	bf5c      	itt	pl
 800b7d2:	2002      	movpl	r0, #2
 800b7d4:	6013      	strpl	r3, [r2, #0]
 800b7d6:	4770      	bx	lr
 800b7d8:	b299      	uxth	r1, r3
 800b7da:	b909      	cbnz	r1, 800b7e0 <__lo0bits+0x2a>
 800b7dc:	2010      	movs	r0, #16
 800b7de:	0c1b      	lsrs	r3, r3, #16
 800b7e0:	b2d9      	uxtb	r1, r3
 800b7e2:	b909      	cbnz	r1, 800b7e8 <__lo0bits+0x32>
 800b7e4:	3008      	adds	r0, #8
 800b7e6:	0a1b      	lsrs	r3, r3, #8
 800b7e8:	0719      	lsls	r1, r3, #28
 800b7ea:	bf04      	itt	eq
 800b7ec:	091b      	lsreq	r3, r3, #4
 800b7ee:	3004      	addeq	r0, #4
 800b7f0:	0799      	lsls	r1, r3, #30
 800b7f2:	bf04      	itt	eq
 800b7f4:	089b      	lsreq	r3, r3, #2
 800b7f6:	3002      	addeq	r0, #2
 800b7f8:	07d9      	lsls	r1, r3, #31
 800b7fa:	d403      	bmi.n	800b804 <__lo0bits+0x4e>
 800b7fc:	085b      	lsrs	r3, r3, #1
 800b7fe:	f100 0001 	add.w	r0, r0, #1
 800b802:	d003      	beq.n	800b80c <__lo0bits+0x56>
 800b804:	6013      	str	r3, [r2, #0]
 800b806:	4770      	bx	lr
 800b808:	2000      	movs	r0, #0
 800b80a:	4770      	bx	lr
 800b80c:	2020      	movs	r0, #32
 800b80e:	4770      	bx	lr

0800b810 <__i2b>:
 800b810:	b510      	push	{r4, lr}
 800b812:	460c      	mov	r4, r1
 800b814:	2101      	movs	r1, #1
 800b816:	f7ff febd 	bl	800b594 <_Balloc>
 800b81a:	4602      	mov	r2, r0
 800b81c:	b928      	cbnz	r0, 800b82a <__i2b+0x1a>
 800b81e:	f240 1145 	movw	r1, #325	@ 0x145
 800b822:	4b04      	ldr	r3, [pc, #16]	@ (800b834 <__i2b+0x24>)
 800b824:	4804      	ldr	r0, [pc, #16]	@ (800b838 <__i2b+0x28>)
 800b826:	f001 fdd7 	bl	800d3d8 <__assert_func>
 800b82a:	2301      	movs	r3, #1
 800b82c:	6144      	str	r4, [r0, #20]
 800b82e:	6103      	str	r3, [r0, #16]
 800b830:	bd10      	pop	{r4, pc}
 800b832:	bf00      	nop
 800b834:	0800f517 	.word	0x0800f517
 800b838:	0800f528 	.word	0x0800f528

0800b83c <__multiply>:
 800b83c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b840:	4617      	mov	r7, r2
 800b842:	690a      	ldr	r2, [r1, #16]
 800b844:	693b      	ldr	r3, [r7, #16]
 800b846:	4689      	mov	r9, r1
 800b848:	429a      	cmp	r2, r3
 800b84a:	bfa2      	ittt	ge
 800b84c:	463b      	movge	r3, r7
 800b84e:	460f      	movge	r7, r1
 800b850:	4699      	movge	r9, r3
 800b852:	693d      	ldr	r5, [r7, #16]
 800b854:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	6879      	ldr	r1, [r7, #4]
 800b85c:	eb05 060a 	add.w	r6, r5, sl
 800b860:	42b3      	cmp	r3, r6
 800b862:	b085      	sub	sp, #20
 800b864:	bfb8      	it	lt
 800b866:	3101      	addlt	r1, #1
 800b868:	f7ff fe94 	bl	800b594 <_Balloc>
 800b86c:	b930      	cbnz	r0, 800b87c <__multiply+0x40>
 800b86e:	4602      	mov	r2, r0
 800b870:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b874:	4b40      	ldr	r3, [pc, #256]	@ (800b978 <__multiply+0x13c>)
 800b876:	4841      	ldr	r0, [pc, #260]	@ (800b97c <__multiply+0x140>)
 800b878:	f001 fdae 	bl	800d3d8 <__assert_func>
 800b87c:	f100 0414 	add.w	r4, r0, #20
 800b880:	4623      	mov	r3, r4
 800b882:	2200      	movs	r2, #0
 800b884:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b888:	4573      	cmp	r3, lr
 800b88a:	d320      	bcc.n	800b8ce <__multiply+0x92>
 800b88c:	f107 0814 	add.w	r8, r7, #20
 800b890:	f109 0114 	add.w	r1, r9, #20
 800b894:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b898:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b89c:	9302      	str	r3, [sp, #8]
 800b89e:	1beb      	subs	r3, r5, r7
 800b8a0:	3b15      	subs	r3, #21
 800b8a2:	f023 0303 	bic.w	r3, r3, #3
 800b8a6:	3304      	adds	r3, #4
 800b8a8:	3715      	adds	r7, #21
 800b8aa:	42bd      	cmp	r5, r7
 800b8ac:	bf38      	it	cc
 800b8ae:	2304      	movcc	r3, #4
 800b8b0:	9301      	str	r3, [sp, #4]
 800b8b2:	9b02      	ldr	r3, [sp, #8]
 800b8b4:	9103      	str	r1, [sp, #12]
 800b8b6:	428b      	cmp	r3, r1
 800b8b8:	d80c      	bhi.n	800b8d4 <__multiply+0x98>
 800b8ba:	2e00      	cmp	r6, #0
 800b8bc:	dd03      	ble.n	800b8c6 <__multiply+0x8a>
 800b8be:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d055      	beq.n	800b972 <__multiply+0x136>
 800b8c6:	6106      	str	r6, [r0, #16]
 800b8c8:	b005      	add	sp, #20
 800b8ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8ce:	f843 2b04 	str.w	r2, [r3], #4
 800b8d2:	e7d9      	b.n	800b888 <__multiply+0x4c>
 800b8d4:	f8b1 a000 	ldrh.w	sl, [r1]
 800b8d8:	f1ba 0f00 	cmp.w	sl, #0
 800b8dc:	d01f      	beq.n	800b91e <__multiply+0xe2>
 800b8de:	46c4      	mov	ip, r8
 800b8e0:	46a1      	mov	r9, r4
 800b8e2:	2700      	movs	r7, #0
 800b8e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b8e8:	f8d9 3000 	ldr.w	r3, [r9]
 800b8ec:	fa1f fb82 	uxth.w	fp, r2
 800b8f0:	b29b      	uxth	r3, r3
 800b8f2:	fb0a 330b 	mla	r3, sl, fp, r3
 800b8f6:	443b      	add	r3, r7
 800b8f8:	f8d9 7000 	ldr.w	r7, [r9]
 800b8fc:	0c12      	lsrs	r2, r2, #16
 800b8fe:	0c3f      	lsrs	r7, r7, #16
 800b900:	fb0a 7202 	mla	r2, sl, r2, r7
 800b904:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b908:	b29b      	uxth	r3, r3
 800b90a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b90e:	4565      	cmp	r5, ip
 800b910:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b914:	f849 3b04 	str.w	r3, [r9], #4
 800b918:	d8e4      	bhi.n	800b8e4 <__multiply+0xa8>
 800b91a:	9b01      	ldr	r3, [sp, #4]
 800b91c:	50e7      	str	r7, [r4, r3]
 800b91e:	9b03      	ldr	r3, [sp, #12]
 800b920:	3104      	adds	r1, #4
 800b922:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b926:	f1b9 0f00 	cmp.w	r9, #0
 800b92a:	d020      	beq.n	800b96e <__multiply+0x132>
 800b92c:	4647      	mov	r7, r8
 800b92e:	46a4      	mov	ip, r4
 800b930:	f04f 0a00 	mov.w	sl, #0
 800b934:	6823      	ldr	r3, [r4, #0]
 800b936:	f8b7 b000 	ldrh.w	fp, [r7]
 800b93a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b93e:	b29b      	uxth	r3, r3
 800b940:	fb09 220b 	mla	r2, r9, fp, r2
 800b944:	4452      	add	r2, sl
 800b946:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b94a:	f84c 3b04 	str.w	r3, [ip], #4
 800b94e:	f857 3b04 	ldr.w	r3, [r7], #4
 800b952:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b956:	f8bc 3000 	ldrh.w	r3, [ip]
 800b95a:	42bd      	cmp	r5, r7
 800b95c:	fb09 330a 	mla	r3, r9, sl, r3
 800b960:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b964:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b968:	d8e5      	bhi.n	800b936 <__multiply+0xfa>
 800b96a:	9a01      	ldr	r2, [sp, #4]
 800b96c:	50a3      	str	r3, [r4, r2]
 800b96e:	3404      	adds	r4, #4
 800b970:	e79f      	b.n	800b8b2 <__multiply+0x76>
 800b972:	3e01      	subs	r6, #1
 800b974:	e7a1      	b.n	800b8ba <__multiply+0x7e>
 800b976:	bf00      	nop
 800b978:	0800f517 	.word	0x0800f517
 800b97c:	0800f528 	.word	0x0800f528

0800b980 <__pow5mult>:
 800b980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b984:	4615      	mov	r5, r2
 800b986:	f012 0203 	ands.w	r2, r2, #3
 800b98a:	4607      	mov	r7, r0
 800b98c:	460e      	mov	r6, r1
 800b98e:	d007      	beq.n	800b9a0 <__pow5mult+0x20>
 800b990:	4c25      	ldr	r4, [pc, #148]	@ (800ba28 <__pow5mult+0xa8>)
 800b992:	3a01      	subs	r2, #1
 800b994:	2300      	movs	r3, #0
 800b996:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b99a:	f7ff fe5d 	bl	800b658 <__multadd>
 800b99e:	4606      	mov	r6, r0
 800b9a0:	10ad      	asrs	r5, r5, #2
 800b9a2:	d03d      	beq.n	800ba20 <__pow5mult+0xa0>
 800b9a4:	69fc      	ldr	r4, [r7, #28]
 800b9a6:	b97c      	cbnz	r4, 800b9c8 <__pow5mult+0x48>
 800b9a8:	2010      	movs	r0, #16
 800b9aa:	f7ff fd3d 	bl	800b428 <malloc>
 800b9ae:	4602      	mov	r2, r0
 800b9b0:	61f8      	str	r0, [r7, #28]
 800b9b2:	b928      	cbnz	r0, 800b9c0 <__pow5mult+0x40>
 800b9b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b9b8:	4b1c      	ldr	r3, [pc, #112]	@ (800ba2c <__pow5mult+0xac>)
 800b9ba:	481d      	ldr	r0, [pc, #116]	@ (800ba30 <__pow5mult+0xb0>)
 800b9bc:	f001 fd0c 	bl	800d3d8 <__assert_func>
 800b9c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b9c4:	6004      	str	r4, [r0, #0]
 800b9c6:	60c4      	str	r4, [r0, #12]
 800b9c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b9cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b9d0:	b94c      	cbnz	r4, 800b9e6 <__pow5mult+0x66>
 800b9d2:	f240 2171 	movw	r1, #625	@ 0x271
 800b9d6:	4638      	mov	r0, r7
 800b9d8:	f7ff ff1a 	bl	800b810 <__i2b>
 800b9dc:	2300      	movs	r3, #0
 800b9de:	4604      	mov	r4, r0
 800b9e0:	f8c8 0008 	str.w	r0, [r8, #8]
 800b9e4:	6003      	str	r3, [r0, #0]
 800b9e6:	f04f 0900 	mov.w	r9, #0
 800b9ea:	07eb      	lsls	r3, r5, #31
 800b9ec:	d50a      	bpl.n	800ba04 <__pow5mult+0x84>
 800b9ee:	4631      	mov	r1, r6
 800b9f0:	4622      	mov	r2, r4
 800b9f2:	4638      	mov	r0, r7
 800b9f4:	f7ff ff22 	bl	800b83c <__multiply>
 800b9f8:	4680      	mov	r8, r0
 800b9fa:	4631      	mov	r1, r6
 800b9fc:	4638      	mov	r0, r7
 800b9fe:	f7ff fe09 	bl	800b614 <_Bfree>
 800ba02:	4646      	mov	r6, r8
 800ba04:	106d      	asrs	r5, r5, #1
 800ba06:	d00b      	beq.n	800ba20 <__pow5mult+0xa0>
 800ba08:	6820      	ldr	r0, [r4, #0]
 800ba0a:	b938      	cbnz	r0, 800ba1c <__pow5mult+0x9c>
 800ba0c:	4622      	mov	r2, r4
 800ba0e:	4621      	mov	r1, r4
 800ba10:	4638      	mov	r0, r7
 800ba12:	f7ff ff13 	bl	800b83c <__multiply>
 800ba16:	6020      	str	r0, [r4, #0]
 800ba18:	f8c0 9000 	str.w	r9, [r0]
 800ba1c:	4604      	mov	r4, r0
 800ba1e:	e7e4      	b.n	800b9ea <__pow5mult+0x6a>
 800ba20:	4630      	mov	r0, r6
 800ba22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba26:	bf00      	nop
 800ba28:	0800f638 	.word	0x0800f638
 800ba2c:	0800f4a8 	.word	0x0800f4a8
 800ba30:	0800f528 	.word	0x0800f528

0800ba34 <__lshift>:
 800ba34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba38:	460c      	mov	r4, r1
 800ba3a:	4607      	mov	r7, r0
 800ba3c:	4691      	mov	r9, r2
 800ba3e:	6923      	ldr	r3, [r4, #16]
 800ba40:	6849      	ldr	r1, [r1, #4]
 800ba42:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba46:	68a3      	ldr	r3, [r4, #8]
 800ba48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba4c:	f108 0601 	add.w	r6, r8, #1
 800ba50:	42b3      	cmp	r3, r6
 800ba52:	db0b      	blt.n	800ba6c <__lshift+0x38>
 800ba54:	4638      	mov	r0, r7
 800ba56:	f7ff fd9d 	bl	800b594 <_Balloc>
 800ba5a:	4605      	mov	r5, r0
 800ba5c:	b948      	cbnz	r0, 800ba72 <__lshift+0x3e>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ba64:	4b27      	ldr	r3, [pc, #156]	@ (800bb04 <__lshift+0xd0>)
 800ba66:	4828      	ldr	r0, [pc, #160]	@ (800bb08 <__lshift+0xd4>)
 800ba68:	f001 fcb6 	bl	800d3d8 <__assert_func>
 800ba6c:	3101      	adds	r1, #1
 800ba6e:	005b      	lsls	r3, r3, #1
 800ba70:	e7ee      	b.n	800ba50 <__lshift+0x1c>
 800ba72:	2300      	movs	r3, #0
 800ba74:	f100 0114 	add.w	r1, r0, #20
 800ba78:	f100 0210 	add.w	r2, r0, #16
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	4553      	cmp	r3, sl
 800ba80:	db33      	blt.n	800baea <__lshift+0xb6>
 800ba82:	6920      	ldr	r0, [r4, #16]
 800ba84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba88:	f104 0314 	add.w	r3, r4, #20
 800ba8c:	f019 091f 	ands.w	r9, r9, #31
 800ba90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ba98:	d02b      	beq.n	800baf2 <__lshift+0xbe>
 800ba9a:	468a      	mov	sl, r1
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	f1c9 0e20 	rsb	lr, r9, #32
 800baa2:	6818      	ldr	r0, [r3, #0]
 800baa4:	fa00 f009 	lsl.w	r0, r0, r9
 800baa8:	4310      	orrs	r0, r2
 800baaa:	f84a 0b04 	str.w	r0, [sl], #4
 800baae:	f853 2b04 	ldr.w	r2, [r3], #4
 800bab2:	459c      	cmp	ip, r3
 800bab4:	fa22 f20e 	lsr.w	r2, r2, lr
 800bab8:	d8f3      	bhi.n	800baa2 <__lshift+0x6e>
 800baba:	ebac 0304 	sub.w	r3, ip, r4
 800babe:	3b15      	subs	r3, #21
 800bac0:	f023 0303 	bic.w	r3, r3, #3
 800bac4:	3304      	adds	r3, #4
 800bac6:	f104 0015 	add.w	r0, r4, #21
 800baca:	4560      	cmp	r0, ip
 800bacc:	bf88      	it	hi
 800bace:	2304      	movhi	r3, #4
 800bad0:	50ca      	str	r2, [r1, r3]
 800bad2:	b10a      	cbz	r2, 800bad8 <__lshift+0xa4>
 800bad4:	f108 0602 	add.w	r6, r8, #2
 800bad8:	3e01      	subs	r6, #1
 800bada:	4638      	mov	r0, r7
 800badc:	4621      	mov	r1, r4
 800bade:	612e      	str	r6, [r5, #16]
 800bae0:	f7ff fd98 	bl	800b614 <_Bfree>
 800bae4:	4628      	mov	r0, r5
 800bae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baea:	f842 0f04 	str.w	r0, [r2, #4]!
 800baee:	3301      	adds	r3, #1
 800baf0:	e7c5      	b.n	800ba7e <__lshift+0x4a>
 800baf2:	3904      	subs	r1, #4
 800baf4:	f853 2b04 	ldr.w	r2, [r3], #4
 800baf8:	459c      	cmp	ip, r3
 800bafa:	f841 2f04 	str.w	r2, [r1, #4]!
 800bafe:	d8f9      	bhi.n	800baf4 <__lshift+0xc0>
 800bb00:	e7ea      	b.n	800bad8 <__lshift+0xa4>
 800bb02:	bf00      	nop
 800bb04:	0800f517 	.word	0x0800f517
 800bb08:	0800f528 	.word	0x0800f528

0800bb0c <__mcmp>:
 800bb0c:	4603      	mov	r3, r0
 800bb0e:	690a      	ldr	r2, [r1, #16]
 800bb10:	6900      	ldr	r0, [r0, #16]
 800bb12:	b530      	push	{r4, r5, lr}
 800bb14:	1a80      	subs	r0, r0, r2
 800bb16:	d10e      	bne.n	800bb36 <__mcmp+0x2a>
 800bb18:	3314      	adds	r3, #20
 800bb1a:	3114      	adds	r1, #20
 800bb1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bb20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bb24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bb28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bb2c:	4295      	cmp	r5, r2
 800bb2e:	d003      	beq.n	800bb38 <__mcmp+0x2c>
 800bb30:	d205      	bcs.n	800bb3e <__mcmp+0x32>
 800bb32:	f04f 30ff 	mov.w	r0, #4294967295
 800bb36:	bd30      	pop	{r4, r5, pc}
 800bb38:	42a3      	cmp	r3, r4
 800bb3a:	d3f3      	bcc.n	800bb24 <__mcmp+0x18>
 800bb3c:	e7fb      	b.n	800bb36 <__mcmp+0x2a>
 800bb3e:	2001      	movs	r0, #1
 800bb40:	e7f9      	b.n	800bb36 <__mcmp+0x2a>
	...

0800bb44 <__mdiff>:
 800bb44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb48:	4689      	mov	r9, r1
 800bb4a:	4606      	mov	r6, r0
 800bb4c:	4611      	mov	r1, r2
 800bb4e:	4648      	mov	r0, r9
 800bb50:	4614      	mov	r4, r2
 800bb52:	f7ff ffdb 	bl	800bb0c <__mcmp>
 800bb56:	1e05      	subs	r5, r0, #0
 800bb58:	d112      	bne.n	800bb80 <__mdiff+0x3c>
 800bb5a:	4629      	mov	r1, r5
 800bb5c:	4630      	mov	r0, r6
 800bb5e:	f7ff fd19 	bl	800b594 <_Balloc>
 800bb62:	4602      	mov	r2, r0
 800bb64:	b928      	cbnz	r0, 800bb72 <__mdiff+0x2e>
 800bb66:	f240 2137 	movw	r1, #567	@ 0x237
 800bb6a:	4b3e      	ldr	r3, [pc, #248]	@ (800bc64 <__mdiff+0x120>)
 800bb6c:	483e      	ldr	r0, [pc, #248]	@ (800bc68 <__mdiff+0x124>)
 800bb6e:	f001 fc33 	bl	800d3d8 <__assert_func>
 800bb72:	2301      	movs	r3, #1
 800bb74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb78:	4610      	mov	r0, r2
 800bb7a:	b003      	add	sp, #12
 800bb7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb80:	bfbc      	itt	lt
 800bb82:	464b      	movlt	r3, r9
 800bb84:	46a1      	movlt	r9, r4
 800bb86:	4630      	mov	r0, r6
 800bb88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bb8c:	bfba      	itte	lt
 800bb8e:	461c      	movlt	r4, r3
 800bb90:	2501      	movlt	r5, #1
 800bb92:	2500      	movge	r5, #0
 800bb94:	f7ff fcfe 	bl	800b594 <_Balloc>
 800bb98:	4602      	mov	r2, r0
 800bb9a:	b918      	cbnz	r0, 800bba4 <__mdiff+0x60>
 800bb9c:	f240 2145 	movw	r1, #581	@ 0x245
 800bba0:	4b30      	ldr	r3, [pc, #192]	@ (800bc64 <__mdiff+0x120>)
 800bba2:	e7e3      	b.n	800bb6c <__mdiff+0x28>
 800bba4:	f100 0b14 	add.w	fp, r0, #20
 800bba8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bbac:	f109 0310 	add.w	r3, r9, #16
 800bbb0:	60c5      	str	r5, [r0, #12]
 800bbb2:	f04f 0c00 	mov.w	ip, #0
 800bbb6:	f109 0514 	add.w	r5, r9, #20
 800bbba:	46d9      	mov	r9, fp
 800bbbc:	6926      	ldr	r6, [r4, #16]
 800bbbe:	f104 0e14 	add.w	lr, r4, #20
 800bbc2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bbc6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bbca:	9301      	str	r3, [sp, #4]
 800bbcc:	9b01      	ldr	r3, [sp, #4]
 800bbce:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bbd2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bbd6:	b281      	uxth	r1, r0
 800bbd8:	9301      	str	r3, [sp, #4]
 800bbda:	fa1f f38a 	uxth.w	r3, sl
 800bbde:	1a5b      	subs	r3, r3, r1
 800bbe0:	0c00      	lsrs	r0, r0, #16
 800bbe2:	4463      	add	r3, ip
 800bbe4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bbe8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bbec:	b29b      	uxth	r3, r3
 800bbee:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bbf2:	4576      	cmp	r6, lr
 800bbf4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bbf8:	f849 3b04 	str.w	r3, [r9], #4
 800bbfc:	d8e6      	bhi.n	800bbcc <__mdiff+0x88>
 800bbfe:	1b33      	subs	r3, r6, r4
 800bc00:	3b15      	subs	r3, #21
 800bc02:	f023 0303 	bic.w	r3, r3, #3
 800bc06:	3415      	adds	r4, #21
 800bc08:	3304      	adds	r3, #4
 800bc0a:	42a6      	cmp	r6, r4
 800bc0c:	bf38      	it	cc
 800bc0e:	2304      	movcc	r3, #4
 800bc10:	441d      	add	r5, r3
 800bc12:	445b      	add	r3, fp
 800bc14:	461e      	mov	r6, r3
 800bc16:	462c      	mov	r4, r5
 800bc18:	4544      	cmp	r4, r8
 800bc1a:	d30e      	bcc.n	800bc3a <__mdiff+0xf6>
 800bc1c:	f108 0103 	add.w	r1, r8, #3
 800bc20:	1b49      	subs	r1, r1, r5
 800bc22:	f021 0103 	bic.w	r1, r1, #3
 800bc26:	3d03      	subs	r5, #3
 800bc28:	45a8      	cmp	r8, r5
 800bc2a:	bf38      	it	cc
 800bc2c:	2100      	movcc	r1, #0
 800bc2e:	440b      	add	r3, r1
 800bc30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bc34:	b199      	cbz	r1, 800bc5e <__mdiff+0x11a>
 800bc36:	6117      	str	r7, [r2, #16]
 800bc38:	e79e      	b.n	800bb78 <__mdiff+0x34>
 800bc3a:	46e6      	mov	lr, ip
 800bc3c:	f854 1b04 	ldr.w	r1, [r4], #4
 800bc40:	fa1f fc81 	uxth.w	ip, r1
 800bc44:	44f4      	add	ip, lr
 800bc46:	0c08      	lsrs	r0, r1, #16
 800bc48:	4471      	add	r1, lr
 800bc4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bc4e:	b289      	uxth	r1, r1
 800bc50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bc54:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bc58:	f846 1b04 	str.w	r1, [r6], #4
 800bc5c:	e7dc      	b.n	800bc18 <__mdiff+0xd4>
 800bc5e:	3f01      	subs	r7, #1
 800bc60:	e7e6      	b.n	800bc30 <__mdiff+0xec>
 800bc62:	bf00      	nop
 800bc64:	0800f517 	.word	0x0800f517
 800bc68:	0800f528 	.word	0x0800f528

0800bc6c <__ulp>:
 800bc6c:	4b0e      	ldr	r3, [pc, #56]	@ (800bca8 <__ulp+0x3c>)
 800bc6e:	400b      	ands	r3, r1
 800bc70:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	dc08      	bgt.n	800bc8a <__ulp+0x1e>
 800bc78:	425b      	negs	r3, r3
 800bc7a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800bc7e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bc82:	da04      	bge.n	800bc8e <__ulp+0x22>
 800bc84:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800bc88:	4113      	asrs	r3, r2
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	e008      	b.n	800bca0 <__ulp+0x34>
 800bc8e:	f1a2 0314 	sub.w	r3, r2, #20
 800bc92:	2b1e      	cmp	r3, #30
 800bc94:	bfd6      	itet	le
 800bc96:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800bc9a:	2201      	movgt	r2, #1
 800bc9c:	40da      	lsrle	r2, r3
 800bc9e:	2300      	movs	r3, #0
 800bca0:	4619      	mov	r1, r3
 800bca2:	4610      	mov	r0, r2
 800bca4:	4770      	bx	lr
 800bca6:	bf00      	nop
 800bca8:	7ff00000 	.word	0x7ff00000

0800bcac <__b2d>:
 800bcac:	6902      	ldr	r2, [r0, #16]
 800bcae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcb0:	f100 0614 	add.w	r6, r0, #20
 800bcb4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800bcb8:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800bcbc:	4f1e      	ldr	r7, [pc, #120]	@ (800bd38 <__b2d+0x8c>)
 800bcbe:	4620      	mov	r0, r4
 800bcc0:	f7ff fd5a 	bl	800b778 <__hi0bits>
 800bcc4:	4603      	mov	r3, r0
 800bcc6:	f1c0 0020 	rsb	r0, r0, #32
 800bcca:	2b0a      	cmp	r3, #10
 800bccc:	f1a2 0504 	sub.w	r5, r2, #4
 800bcd0:	6008      	str	r0, [r1, #0]
 800bcd2:	dc12      	bgt.n	800bcfa <__b2d+0x4e>
 800bcd4:	42ae      	cmp	r6, r5
 800bcd6:	bf2c      	ite	cs
 800bcd8:	2200      	movcs	r2, #0
 800bcda:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800bcde:	f1c3 0c0b 	rsb	ip, r3, #11
 800bce2:	3315      	adds	r3, #21
 800bce4:	fa24 fe0c 	lsr.w	lr, r4, ip
 800bce8:	fa04 f303 	lsl.w	r3, r4, r3
 800bcec:	fa22 f20c 	lsr.w	r2, r2, ip
 800bcf0:	ea4e 0107 	orr.w	r1, lr, r7
 800bcf4:	431a      	orrs	r2, r3
 800bcf6:	4610      	mov	r0, r2
 800bcf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcfa:	42ae      	cmp	r6, r5
 800bcfc:	bf36      	itet	cc
 800bcfe:	f1a2 0508 	subcc.w	r5, r2, #8
 800bd02:	2200      	movcs	r2, #0
 800bd04:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800bd08:	3b0b      	subs	r3, #11
 800bd0a:	d012      	beq.n	800bd32 <__b2d+0x86>
 800bd0c:	f1c3 0720 	rsb	r7, r3, #32
 800bd10:	fa22 f107 	lsr.w	r1, r2, r7
 800bd14:	409c      	lsls	r4, r3
 800bd16:	430c      	orrs	r4, r1
 800bd18:	42b5      	cmp	r5, r6
 800bd1a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800bd1e:	bf94      	ite	ls
 800bd20:	2400      	movls	r4, #0
 800bd22:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800bd26:	409a      	lsls	r2, r3
 800bd28:	40fc      	lsrs	r4, r7
 800bd2a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800bd2e:	4322      	orrs	r2, r4
 800bd30:	e7e1      	b.n	800bcf6 <__b2d+0x4a>
 800bd32:	ea44 0107 	orr.w	r1, r4, r7
 800bd36:	e7de      	b.n	800bcf6 <__b2d+0x4a>
 800bd38:	3ff00000 	.word	0x3ff00000

0800bd3c <__d2b>:
 800bd3c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800bd40:	2101      	movs	r1, #1
 800bd42:	4690      	mov	r8, r2
 800bd44:	4699      	mov	r9, r3
 800bd46:	9e08      	ldr	r6, [sp, #32]
 800bd48:	f7ff fc24 	bl	800b594 <_Balloc>
 800bd4c:	4604      	mov	r4, r0
 800bd4e:	b930      	cbnz	r0, 800bd5e <__d2b+0x22>
 800bd50:	4602      	mov	r2, r0
 800bd52:	f240 310f 	movw	r1, #783	@ 0x30f
 800bd56:	4b23      	ldr	r3, [pc, #140]	@ (800bde4 <__d2b+0xa8>)
 800bd58:	4823      	ldr	r0, [pc, #140]	@ (800bde8 <__d2b+0xac>)
 800bd5a:	f001 fb3d 	bl	800d3d8 <__assert_func>
 800bd5e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bd62:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd66:	b10d      	cbz	r5, 800bd6c <__d2b+0x30>
 800bd68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bd6c:	9301      	str	r3, [sp, #4]
 800bd6e:	f1b8 0300 	subs.w	r3, r8, #0
 800bd72:	d024      	beq.n	800bdbe <__d2b+0x82>
 800bd74:	4668      	mov	r0, sp
 800bd76:	9300      	str	r3, [sp, #0]
 800bd78:	f7ff fd1d 	bl	800b7b6 <__lo0bits>
 800bd7c:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bd80:	b1d8      	cbz	r0, 800bdba <__d2b+0x7e>
 800bd82:	f1c0 0320 	rsb	r3, r0, #32
 800bd86:	fa02 f303 	lsl.w	r3, r2, r3
 800bd8a:	430b      	orrs	r3, r1
 800bd8c:	40c2      	lsrs	r2, r0
 800bd8e:	6163      	str	r3, [r4, #20]
 800bd90:	9201      	str	r2, [sp, #4]
 800bd92:	9b01      	ldr	r3, [sp, #4]
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	bf0c      	ite	eq
 800bd98:	2201      	moveq	r2, #1
 800bd9a:	2202      	movne	r2, #2
 800bd9c:	61a3      	str	r3, [r4, #24]
 800bd9e:	6122      	str	r2, [r4, #16]
 800bda0:	b1ad      	cbz	r5, 800bdce <__d2b+0x92>
 800bda2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bda6:	4405      	add	r5, r0
 800bda8:	6035      	str	r5, [r6, #0]
 800bdaa:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bdae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdb0:	6018      	str	r0, [r3, #0]
 800bdb2:	4620      	mov	r0, r4
 800bdb4:	b002      	add	sp, #8
 800bdb6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800bdba:	6161      	str	r1, [r4, #20]
 800bdbc:	e7e9      	b.n	800bd92 <__d2b+0x56>
 800bdbe:	a801      	add	r0, sp, #4
 800bdc0:	f7ff fcf9 	bl	800b7b6 <__lo0bits>
 800bdc4:	9b01      	ldr	r3, [sp, #4]
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	6163      	str	r3, [r4, #20]
 800bdca:	3020      	adds	r0, #32
 800bdcc:	e7e7      	b.n	800bd9e <__d2b+0x62>
 800bdce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bdd2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bdd6:	6030      	str	r0, [r6, #0]
 800bdd8:	6918      	ldr	r0, [r3, #16]
 800bdda:	f7ff fccd 	bl	800b778 <__hi0bits>
 800bdde:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bde2:	e7e4      	b.n	800bdae <__d2b+0x72>
 800bde4:	0800f517 	.word	0x0800f517
 800bde8:	0800f528 	.word	0x0800f528

0800bdec <__ratio>:
 800bdec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdf0:	b085      	sub	sp, #20
 800bdf2:	e9cd 1000 	strd	r1, r0, [sp]
 800bdf6:	a902      	add	r1, sp, #8
 800bdf8:	f7ff ff58 	bl	800bcac <__b2d>
 800bdfc:	468b      	mov	fp, r1
 800bdfe:	4606      	mov	r6, r0
 800be00:	460f      	mov	r7, r1
 800be02:	9800      	ldr	r0, [sp, #0]
 800be04:	a903      	add	r1, sp, #12
 800be06:	f7ff ff51 	bl	800bcac <__b2d>
 800be0a:	460d      	mov	r5, r1
 800be0c:	9b01      	ldr	r3, [sp, #4]
 800be0e:	4689      	mov	r9, r1
 800be10:	6919      	ldr	r1, [r3, #16]
 800be12:	9b00      	ldr	r3, [sp, #0]
 800be14:	4604      	mov	r4, r0
 800be16:	691b      	ldr	r3, [r3, #16]
 800be18:	4630      	mov	r0, r6
 800be1a:	1ac9      	subs	r1, r1, r3
 800be1c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800be20:	1a9b      	subs	r3, r3, r2
 800be22:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800be26:	2b00      	cmp	r3, #0
 800be28:	bfcd      	iteet	gt
 800be2a:	463a      	movgt	r2, r7
 800be2c:	462a      	movle	r2, r5
 800be2e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800be32:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800be36:	bfd8      	it	le
 800be38:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800be3c:	464b      	mov	r3, r9
 800be3e:	4622      	mov	r2, r4
 800be40:	4659      	mov	r1, fp
 800be42:	f7f4 fc8b 	bl	800075c <__aeabi_ddiv>
 800be46:	b005      	add	sp, #20
 800be48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800be4c <__copybits>:
 800be4c:	3901      	subs	r1, #1
 800be4e:	b570      	push	{r4, r5, r6, lr}
 800be50:	1149      	asrs	r1, r1, #5
 800be52:	6914      	ldr	r4, [r2, #16]
 800be54:	3101      	adds	r1, #1
 800be56:	f102 0314 	add.w	r3, r2, #20
 800be5a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800be5e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800be62:	1f05      	subs	r5, r0, #4
 800be64:	42a3      	cmp	r3, r4
 800be66:	d30c      	bcc.n	800be82 <__copybits+0x36>
 800be68:	1aa3      	subs	r3, r4, r2
 800be6a:	3b11      	subs	r3, #17
 800be6c:	f023 0303 	bic.w	r3, r3, #3
 800be70:	3211      	adds	r2, #17
 800be72:	42a2      	cmp	r2, r4
 800be74:	bf88      	it	hi
 800be76:	2300      	movhi	r3, #0
 800be78:	4418      	add	r0, r3
 800be7a:	2300      	movs	r3, #0
 800be7c:	4288      	cmp	r0, r1
 800be7e:	d305      	bcc.n	800be8c <__copybits+0x40>
 800be80:	bd70      	pop	{r4, r5, r6, pc}
 800be82:	f853 6b04 	ldr.w	r6, [r3], #4
 800be86:	f845 6f04 	str.w	r6, [r5, #4]!
 800be8a:	e7eb      	b.n	800be64 <__copybits+0x18>
 800be8c:	f840 3b04 	str.w	r3, [r0], #4
 800be90:	e7f4      	b.n	800be7c <__copybits+0x30>

0800be92 <__any_on>:
 800be92:	f100 0214 	add.w	r2, r0, #20
 800be96:	6900      	ldr	r0, [r0, #16]
 800be98:	114b      	asrs	r3, r1, #5
 800be9a:	4298      	cmp	r0, r3
 800be9c:	b510      	push	{r4, lr}
 800be9e:	db11      	blt.n	800bec4 <__any_on+0x32>
 800bea0:	dd0a      	ble.n	800beb8 <__any_on+0x26>
 800bea2:	f011 011f 	ands.w	r1, r1, #31
 800bea6:	d007      	beq.n	800beb8 <__any_on+0x26>
 800bea8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800beac:	fa24 f001 	lsr.w	r0, r4, r1
 800beb0:	fa00 f101 	lsl.w	r1, r0, r1
 800beb4:	428c      	cmp	r4, r1
 800beb6:	d10b      	bne.n	800bed0 <__any_on+0x3e>
 800beb8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bebc:	4293      	cmp	r3, r2
 800bebe:	d803      	bhi.n	800bec8 <__any_on+0x36>
 800bec0:	2000      	movs	r0, #0
 800bec2:	bd10      	pop	{r4, pc}
 800bec4:	4603      	mov	r3, r0
 800bec6:	e7f7      	b.n	800beb8 <__any_on+0x26>
 800bec8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800becc:	2900      	cmp	r1, #0
 800bece:	d0f5      	beq.n	800bebc <__any_on+0x2a>
 800bed0:	2001      	movs	r0, #1
 800bed2:	e7f6      	b.n	800bec2 <__any_on+0x30>

0800bed4 <sulp>:
 800bed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bed8:	460f      	mov	r7, r1
 800beda:	4690      	mov	r8, r2
 800bedc:	f7ff fec6 	bl	800bc6c <__ulp>
 800bee0:	4604      	mov	r4, r0
 800bee2:	460d      	mov	r5, r1
 800bee4:	f1b8 0f00 	cmp.w	r8, #0
 800bee8:	d011      	beq.n	800bf0e <sulp+0x3a>
 800beea:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800beee:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	dd0b      	ble.n	800bf0e <sulp+0x3a>
 800bef6:	2400      	movs	r4, #0
 800bef8:	051b      	lsls	r3, r3, #20
 800befa:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800befe:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800bf02:	4622      	mov	r2, r4
 800bf04:	462b      	mov	r3, r5
 800bf06:	f7f4 faff 	bl	8000508 <__aeabi_dmul>
 800bf0a:	4604      	mov	r4, r0
 800bf0c:	460d      	mov	r5, r1
 800bf0e:	4620      	mov	r0, r4
 800bf10:	4629      	mov	r1, r5
 800bf12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800bf18 <_strtod_l>:
 800bf18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf1c:	b09f      	sub	sp, #124	@ 0x7c
 800bf1e:	9217      	str	r2, [sp, #92]	@ 0x5c
 800bf20:	2200      	movs	r2, #0
 800bf22:	460c      	mov	r4, r1
 800bf24:	921a      	str	r2, [sp, #104]	@ 0x68
 800bf26:	f04f 0a00 	mov.w	sl, #0
 800bf2a:	f04f 0b00 	mov.w	fp, #0
 800bf2e:	460a      	mov	r2, r1
 800bf30:	9005      	str	r0, [sp, #20]
 800bf32:	9219      	str	r2, [sp, #100]	@ 0x64
 800bf34:	7811      	ldrb	r1, [r2, #0]
 800bf36:	292b      	cmp	r1, #43	@ 0x2b
 800bf38:	d048      	beq.n	800bfcc <_strtod_l+0xb4>
 800bf3a:	d836      	bhi.n	800bfaa <_strtod_l+0x92>
 800bf3c:	290d      	cmp	r1, #13
 800bf3e:	d830      	bhi.n	800bfa2 <_strtod_l+0x8a>
 800bf40:	2908      	cmp	r1, #8
 800bf42:	d830      	bhi.n	800bfa6 <_strtod_l+0x8e>
 800bf44:	2900      	cmp	r1, #0
 800bf46:	d039      	beq.n	800bfbc <_strtod_l+0xa4>
 800bf48:	2200      	movs	r2, #0
 800bf4a:	920e      	str	r2, [sp, #56]	@ 0x38
 800bf4c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800bf4e:	782a      	ldrb	r2, [r5, #0]
 800bf50:	2a30      	cmp	r2, #48	@ 0x30
 800bf52:	f040 80b0 	bne.w	800c0b6 <_strtod_l+0x19e>
 800bf56:	786a      	ldrb	r2, [r5, #1]
 800bf58:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bf5c:	2a58      	cmp	r2, #88	@ 0x58
 800bf5e:	d16c      	bne.n	800c03a <_strtod_l+0x122>
 800bf60:	9302      	str	r3, [sp, #8]
 800bf62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf64:	4a8f      	ldr	r2, [pc, #572]	@ (800c1a4 <_strtod_l+0x28c>)
 800bf66:	9301      	str	r3, [sp, #4]
 800bf68:	ab1a      	add	r3, sp, #104	@ 0x68
 800bf6a:	9300      	str	r3, [sp, #0]
 800bf6c:	9805      	ldr	r0, [sp, #20]
 800bf6e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800bf70:	a919      	add	r1, sp, #100	@ 0x64
 800bf72:	f001 facb 	bl	800d50c <__gethex>
 800bf76:	f010 060f 	ands.w	r6, r0, #15
 800bf7a:	4604      	mov	r4, r0
 800bf7c:	d005      	beq.n	800bf8a <_strtod_l+0x72>
 800bf7e:	2e06      	cmp	r6, #6
 800bf80:	d126      	bne.n	800bfd0 <_strtod_l+0xb8>
 800bf82:	2300      	movs	r3, #0
 800bf84:	3501      	adds	r5, #1
 800bf86:	9519      	str	r5, [sp, #100]	@ 0x64
 800bf88:	930e      	str	r3, [sp, #56]	@ 0x38
 800bf8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	f040 8582 	bne.w	800ca96 <_strtod_l+0xb7e>
 800bf92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf94:	b1bb      	cbz	r3, 800bfc6 <_strtod_l+0xae>
 800bf96:	4650      	mov	r0, sl
 800bf98:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800bf9c:	b01f      	add	sp, #124	@ 0x7c
 800bf9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfa2:	2920      	cmp	r1, #32
 800bfa4:	d1d0      	bne.n	800bf48 <_strtod_l+0x30>
 800bfa6:	3201      	adds	r2, #1
 800bfa8:	e7c3      	b.n	800bf32 <_strtod_l+0x1a>
 800bfaa:	292d      	cmp	r1, #45	@ 0x2d
 800bfac:	d1cc      	bne.n	800bf48 <_strtod_l+0x30>
 800bfae:	2101      	movs	r1, #1
 800bfb0:	910e      	str	r1, [sp, #56]	@ 0x38
 800bfb2:	1c51      	adds	r1, r2, #1
 800bfb4:	9119      	str	r1, [sp, #100]	@ 0x64
 800bfb6:	7852      	ldrb	r2, [r2, #1]
 800bfb8:	2a00      	cmp	r2, #0
 800bfba:	d1c7      	bne.n	800bf4c <_strtod_l+0x34>
 800bfbc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bfbe:	9419      	str	r4, [sp, #100]	@ 0x64
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	f040 8566 	bne.w	800ca92 <_strtod_l+0xb7a>
 800bfc6:	4650      	mov	r0, sl
 800bfc8:	4659      	mov	r1, fp
 800bfca:	e7e7      	b.n	800bf9c <_strtod_l+0x84>
 800bfcc:	2100      	movs	r1, #0
 800bfce:	e7ef      	b.n	800bfb0 <_strtod_l+0x98>
 800bfd0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bfd2:	b13a      	cbz	r2, 800bfe4 <_strtod_l+0xcc>
 800bfd4:	2135      	movs	r1, #53	@ 0x35
 800bfd6:	a81c      	add	r0, sp, #112	@ 0x70
 800bfd8:	f7ff ff38 	bl	800be4c <__copybits>
 800bfdc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bfde:	9805      	ldr	r0, [sp, #20]
 800bfe0:	f7ff fb18 	bl	800b614 <_Bfree>
 800bfe4:	3e01      	subs	r6, #1
 800bfe6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800bfe8:	2e04      	cmp	r6, #4
 800bfea:	d806      	bhi.n	800bffa <_strtod_l+0xe2>
 800bfec:	e8df f006 	tbb	[pc, r6]
 800bff0:	201d0314 	.word	0x201d0314
 800bff4:	14          	.byte	0x14
 800bff5:	00          	.byte	0x00
 800bff6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800bffa:	05e1      	lsls	r1, r4, #23
 800bffc:	bf48      	it	mi
 800bffe:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c002:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c006:	0d1b      	lsrs	r3, r3, #20
 800c008:	051b      	lsls	r3, r3, #20
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d1bd      	bne.n	800bf8a <_strtod_l+0x72>
 800c00e:	f7fe fb17 	bl	800a640 <__errno>
 800c012:	2322      	movs	r3, #34	@ 0x22
 800c014:	6003      	str	r3, [r0, #0]
 800c016:	e7b8      	b.n	800bf8a <_strtod_l+0x72>
 800c018:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c01c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c020:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c024:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c028:	e7e7      	b.n	800bffa <_strtod_l+0xe2>
 800c02a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c1a8 <_strtod_l+0x290>
 800c02e:	e7e4      	b.n	800bffa <_strtod_l+0xe2>
 800c030:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c034:	f04f 3aff 	mov.w	sl, #4294967295
 800c038:	e7df      	b.n	800bffa <_strtod_l+0xe2>
 800c03a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c03c:	1c5a      	adds	r2, r3, #1
 800c03e:	9219      	str	r2, [sp, #100]	@ 0x64
 800c040:	785b      	ldrb	r3, [r3, #1]
 800c042:	2b30      	cmp	r3, #48	@ 0x30
 800c044:	d0f9      	beq.n	800c03a <_strtod_l+0x122>
 800c046:	2b00      	cmp	r3, #0
 800c048:	d09f      	beq.n	800bf8a <_strtod_l+0x72>
 800c04a:	2301      	movs	r3, #1
 800c04c:	2700      	movs	r7, #0
 800c04e:	220a      	movs	r2, #10
 800c050:	46b9      	mov	r9, r7
 800c052:	9308      	str	r3, [sp, #32]
 800c054:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c056:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c058:	930c      	str	r3, [sp, #48]	@ 0x30
 800c05a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c05c:	7805      	ldrb	r5, [r0, #0]
 800c05e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c062:	b2d9      	uxtb	r1, r3
 800c064:	2909      	cmp	r1, #9
 800c066:	d928      	bls.n	800c0ba <_strtod_l+0x1a2>
 800c068:	2201      	movs	r2, #1
 800c06a:	4950      	ldr	r1, [pc, #320]	@ (800c1ac <_strtod_l+0x294>)
 800c06c:	f001 f969 	bl	800d342 <strncmp>
 800c070:	2800      	cmp	r0, #0
 800c072:	d032      	beq.n	800c0da <_strtod_l+0x1c2>
 800c074:	2000      	movs	r0, #0
 800c076:	462a      	mov	r2, r5
 800c078:	4603      	mov	r3, r0
 800c07a:	464d      	mov	r5, r9
 800c07c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c07e:	2a65      	cmp	r2, #101	@ 0x65
 800c080:	d001      	beq.n	800c086 <_strtod_l+0x16e>
 800c082:	2a45      	cmp	r2, #69	@ 0x45
 800c084:	d114      	bne.n	800c0b0 <_strtod_l+0x198>
 800c086:	b91d      	cbnz	r5, 800c090 <_strtod_l+0x178>
 800c088:	9a08      	ldr	r2, [sp, #32]
 800c08a:	4302      	orrs	r2, r0
 800c08c:	d096      	beq.n	800bfbc <_strtod_l+0xa4>
 800c08e:	2500      	movs	r5, #0
 800c090:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c092:	1c62      	adds	r2, r4, #1
 800c094:	9219      	str	r2, [sp, #100]	@ 0x64
 800c096:	7862      	ldrb	r2, [r4, #1]
 800c098:	2a2b      	cmp	r2, #43	@ 0x2b
 800c09a:	d07a      	beq.n	800c192 <_strtod_l+0x27a>
 800c09c:	2a2d      	cmp	r2, #45	@ 0x2d
 800c09e:	d07e      	beq.n	800c19e <_strtod_l+0x286>
 800c0a0:	f04f 0c00 	mov.w	ip, #0
 800c0a4:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c0a8:	2909      	cmp	r1, #9
 800c0aa:	f240 8085 	bls.w	800c1b8 <_strtod_l+0x2a0>
 800c0ae:	9419      	str	r4, [sp, #100]	@ 0x64
 800c0b0:	f04f 0800 	mov.w	r8, #0
 800c0b4:	e0a5      	b.n	800c202 <_strtod_l+0x2ea>
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	e7c8      	b.n	800c04c <_strtod_l+0x134>
 800c0ba:	f1b9 0f08 	cmp.w	r9, #8
 800c0be:	bfd8      	it	le
 800c0c0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c0c2:	f100 0001 	add.w	r0, r0, #1
 800c0c6:	bfd6      	itet	le
 800c0c8:	fb02 3301 	mlale	r3, r2, r1, r3
 800c0cc:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c0d0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c0d2:	f109 0901 	add.w	r9, r9, #1
 800c0d6:	9019      	str	r0, [sp, #100]	@ 0x64
 800c0d8:	e7bf      	b.n	800c05a <_strtod_l+0x142>
 800c0da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c0dc:	1c5a      	adds	r2, r3, #1
 800c0de:	9219      	str	r2, [sp, #100]	@ 0x64
 800c0e0:	785a      	ldrb	r2, [r3, #1]
 800c0e2:	f1b9 0f00 	cmp.w	r9, #0
 800c0e6:	d03b      	beq.n	800c160 <_strtod_l+0x248>
 800c0e8:	464d      	mov	r5, r9
 800c0ea:	900a      	str	r0, [sp, #40]	@ 0x28
 800c0ec:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c0f0:	2b09      	cmp	r3, #9
 800c0f2:	d912      	bls.n	800c11a <_strtod_l+0x202>
 800c0f4:	2301      	movs	r3, #1
 800c0f6:	e7c2      	b.n	800c07e <_strtod_l+0x166>
 800c0f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c0fa:	3001      	adds	r0, #1
 800c0fc:	1c5a      	adds	r2, r3, #1
 800c0fe:	9219      	str	r2, [sp, #100]	@ 0x64
 800c100:	785a      	ldrb	r2, [r3, #1]
 800c102:	2a30      	cmp	r2, #48	@ 0x30
 800c104:	d0f8      	beq.n	800c0f8 <_strtod_l+0x1e0>
 800c106:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c10a:	2b08      	cmp	r3, #8
 800c10c:	f200 84c8 	bhi.w	800caa0 <_strtod_l+0xb88>
 800c110:	900a      	str	r0, [sp, #40]	@ 0x28
 800c112:	2000      	movs	r0, #0
 800c114:	4605      	mov	r5, r0
 800c116:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c118:	930c      	str	r3, [sp, #48]	@ 0x30
 800c11a:	3a30      	subs	r2, #48	@ 0x30
 800c11c:	f100 0301 	add.w	r3, r0, #1
 800c120:	d018      	beq.n	800c154 <_strtod_l+0x23c>
 800c122:	462e      	mov	r6, r5
 800c124:	f04f 0e0a 	mov.w	lr, #10
 800c128:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c12a:	4419      	add	r1, r3
 800c12c:	910a      	str	r1, [sp, #40]	@ 0x28
 800c12e:	1c71      	adds	r1, r6, #1
 800c130:	eba1 0c05 	sub.w	ip, r1, r5
 800c134:	4563      	cmp	r3, ip
 800c136:	dc15      	bgt.n	800c164 <_strtod_l+0x24c>
 800c138:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c13c:	182b      	adds	r3, r5, r0
 800c13e:	2b08      	cmp	r3, #8
 800c140:	f105 0501 	add.w	r5, r5, #1
 800c144:	4405      	add	r5, r0
 800c146:	dc1a      	bgt.n	800c17e <_strtod_l+0x266>
 800c148:	230a      	movs	r3, #10
 800c14a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c14c:	fb03 2301 	mla	r3, r3, r1, r2
 800c150:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c152:	2300      	movs	r3, #0
 800c154:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c156:	4618      	mov	r0, r3
 800c158:	1c51      	adds	r1, r2, #1
 800c15a:	9119      	str	r1, [sp, #100]	@ 0x64
 800c15c:	7852      	ldrb	r2, [r2, #1]
 800c15e:	e7c5      	b.n	800c0ec <_strtod_l+0x1d4>
 800c160:	4648      	mov	r0, r9
 800c162:	e7ce      	b.n	800c102 <_strtod_l+0x1ea>
 800c164:	2e08      	cmp	r6, #8
 800c166:	dc05      	bgt.n	800c174 <_strtod_l+0x25c>
 800c168:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c16a:	fb0e f606 	mul.w	r6, lr, r6
 800c16e:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c170:	460e      	mov	r6, r1
 800c172:	e7dc      	b.n	800c12e <_strtod_l+0x216>
 800c174:	2910      	cmp	r1, #16
 800c176:	bfd8      	it	le
 800c178:	fb0e f707 	mulle.w	r7, lr, r7
 800c17c:	e7f8      	b.n	800c170 <_strtod_l+0x258>
 800c17e:	2b0f      	cmp	r3, #15
 800c180:	bfdc      	itt	le
 800c182:	230a      	movle	r3, #10
 800c184:	fb03 2707 	mlale	r7, r3, r7, r2
 800c188:	e7e3      	b.n	800c152 <_strtod_l+0x23a>
 800c18a:	2300      	movs	r3, #0
 800c18c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c18e:	2301      	movs	r3, #1
 800c190:	e77a      	b.n	800c088 <_strtod_l+0x170>
 800c192:	f04f 0c00 	mov.w	ip, #0
 800c196:	1ca2      	adds	r2, r4, #2
 800c198:	9219      	str	r2, [sp, #100]	@ 0x64
 800c19a:	78a2      	ldrb	r2, [r4, #2]
 800c19c:	e782      	b.n	800c0a4 <_strtod_l+0x18c>
 800c19e:	f04f 0c01 	mov.w	ip, #1
 800c1a2:	e7f8      	b.n	800c196 <_strtod_l+0x27e>
 800c1a4:	0800f74c 	.word	0x0800f74c
 800c1a8:	7ff00000 	.word	0x7ff00000
 800c1ac:	0800f581 	.word	0x0800f581
 800c1b0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c1b2:	1c51      	adds	r1, r2, #1
 800c1b4:	9119      	str	r1, [sp, #100]	@ 0x64
 800c1b6:	7852      	ldrb	r2, [r2, #1]
 800c1b8:	2a30      	cmp	r2, #48	@ 0x30
 800c1ba:	d0f9      	beq.n	800c1b0 <_strtod_l+0x298>
 800c1bc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c1c0:	2908      	cmp	r1, #8
 800c1c2:	f63f af75 	bhi.w	800c0b0 <_strtod_l+0x198>
 800c1c6:	f04f 080a 	mov.w	r8, #10
 800c1ca:	3a30      	subs	r2, #48	@ 0x30
 800c1cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800c1ce:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c1d0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c1d2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c1d4:	1c56      	adds	r6, r2, #1
 800c1d6:	9619      	str	r6, [sp, #100]	@ 0x64
 800c1d8:	7852      	ldrb	r2, [r2, #1]
 800c1da:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c1de:	f1be 0f09 	cmp.w	lr, #9
 800c1e2:	d939      	bls.n	800c258 <_strtod_l+0x340>
 800c1e4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c1e6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c1ea:	1a76      	subs	r6, r6, r1
 800c1ec:	2e08      	cmp	r6, #8
 800c1ee:	dc03      	bgt.n	800c1f8 <_strtod_l+0x2e0>
 800c1f0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c1f2:	4588      	cmp	r8, r1
 800c1f4:	bfa8      	it	ge
 800c1f6:	4688      	movge	r8, r1
 800c1f8:	f1bc 0f00 	cmp.w	ip, #0
 800c1fc:	d001      	beq.n	800c202 <_strtod_l+0x2ea>
 800c1fe:	f1c8 0800 	rsb	r8, r8, #0
 800c202:	2d00      	cmp	r5, #0
 800c204:	d14e      	bne.n	800c2a4 <_strtod_l+0x38c>
 800c206:	9908      	ldr	r1, [sp, #32]
 800c208:	4308      	orrs	r0, r1
 800c20a:	f47f aebe 	bne.w	800bf8a <_strtod_l+0x72>
 800c20e:	2b00      	cmp	r3, #0
 800c210:	f47f aed4 	bne.w	800bfbc <_strtod_l+0xa4>
 800c214:	2a69      	cmp	r2, #105	@ 0x69
 800c216:	d028      	beq.n	800c26a <_strtod_l+0x352>
 800c218:	dc25      	bgt.n	800c266 <_strtod_l+0x34e>
 800c21a:	2a49      	cmp	r2, #73	@ 0x49
 800c21c:	d025      	beq.n	800c26a <_strtod_l+0x352>
 800c21e:	2a4e      	cmp	r2, #78	@ 0x4e
 800c220:	f47f aecc 	bne.w	800bfbc <_strtod_l+0xa4>
 800c224:	4999      	ldr	r1, [pc, #612]	@ (800c48c <_strtod_l+0x574>)
 800c226:	a819      	add	r0, sp, #100	@ 0x64
 800c228:	f001 fb92 	bl	800d950 <__match>
 800c22c:	2800      	cmp	r0, #0
 800c22e:	f43f aec5 	beq.w	800bfbc <_strtod_l+0xa4>
 800c232:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	2b28      	cmp	r3, #40	@ 0x28
 800c238:	d12e      	bne.n	800c298 <_strtod_l+0x380>
 800c23a:	4995      	ldr	r1, [pc, #596]	@ (800c490 <_strtod_l+0x578>)
 800c23c:	aa1c      	add	r2, sp, #112	@ 0x70
 800c23e:	a819      	add	r0, sp, #100	@ 0x64
 800c240:	f001 fb9a 	bl	800d978 <__hexnan>
 800c244:	2805      	cmp	r0, #5
 800c246:	d127      	bne.n	800c298 <_strtod_l+0x380>
 800c248:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c24a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c24e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c252:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c256:	e698      	b.n	800bf8a <_strtod_l+0x72>
 800c258:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c25a:	fb08 2101 	mla	r1, r8, r1, r2
 800c25e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c262:	9209      	str	r2, [sp, #36]	@ 0x24
 800c264:	e7b5      	b.n	800c1d2 <_strtod_l+0x2ba>
 800c266:	2a6e      	cmp	r2, #110	@ 0x6e
 800c268:	e7da      	b.n	800c220 <_strtod_l+0x308>
 800c26a:	498a      	ldr	r1, [pc, #552]	@ (800c494 <_strtod_l+0x57c>)
 800c26c:	a819      	add	r0, sp, #100	@ 0x64
 800c26e:	f001 fb6f 	bl	800d950 <__match>
 800c272:	2800      	cmp	r0, #0
 800c274:	f43f aea2 	beq.w	800bfbc <_strtod_l+0xa4>
 800c278:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c27a:	4987      	ldr	r1, [pc, #540]	@ (800c498 <_strtod_l+0x580>)
 800c27c:	3b01      	subs	r3, #1
 800c27e:	a819      	add	r0, sp, #100	@ 0x64
 800c280:	9319      	str	r3, [sp, #100]	@ 0x64
 800c282:	f001 fb65 	bl	800d950 <__match>
 800c286:	b910      	cbnz	r0, 800c28e <_strtod_l+0x376>
 800c288:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c28a:	3301      	adds	r3, #1
 800c28c:	9319      	str	r3, [sp, #100]	@ 0x64
 800c28e:	f04f 0a00 	mov.w	sl, #0
 800c292:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800c49c <_strtod_l+0x584>
 800c296:	e678      	b.n	800bf8a <_strtod_l+0x72>
 800c298:	4881      	ldr	r0, [pc, #516]	@ (800c4a0 <_strtod_l+0x588>)
 800c29a:	f001 f897 	bl	800d3cc <nan>
 800c29e:	4682      	mov	sl, r0
 800c2a0:	468b      	mov	fp, r1
 800c2a2:	e672      	b.n	800bf8a <_strtod_l+0x72>
 800c2a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2a6:	f1b9 0f00 	cmp.w	r9, #0
 800c2aa:	bf08      	it	eq
 800c2ac:	46a9      	moveq	r9, r5
 800c2ae:	eba8 0303 	sub.w	r3, r8, r3
 800c2b2:	2d10      	cmp	r5, #16
 800c2b4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c2b6:	462c      	mov	r4, r5
 800c2b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2ba:	bfa8      	it	ge
 800c2bc:	2410      	movge	r4, #16
 800c2be:	f7f4 f8a9 	bl	8000414 <__aeabi_ui2d>
 800c2c2:	2d09      	cmp	r5, #9
 800c2c4:	4682      	mov	sl, r0
 800c2c6:	468b      	mov	fp, r1
 800c2c8:	dc11      	bgt.n	800c2ee <_strtod_l+0x3d6>
 800c2ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	f43f ae5c 	beq.w	800bf8a <_strtod_l+0x72>
 800c2d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c2d4:	dd76      	ble.n	800c3c4 <_strtod_l+0x4ac>
 800c2d6:	2b16      	cmp	r3, #22
 800c2d8:	dc5d      	bgt.n	800c396 <_strtod_l+0x47e>
 800c2da:	4972      	ldr	r1, [pc, #456]	@ (800c4a4 <_strtod_l+0x58c>)
 800c2dc:	4652      	mov	r2, sl
 800c2de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c2e2:	465b      	mov	r3, fp
 800c2e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2e8:	f7f4 f90e 	bl	8000508 <__aeabi_dmul>
 800c2ec:	e7d7      	b.n	800c29e <_strtod_l+0x386>
 800c2ee:	4b6d      	ldr	r3, [pc, #436]	@ (800c4a4 <_strtod_l+0x58c>)
 800c2f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c2f4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c2f8:	f7f4 f906 	bl	8000508 <__aeabi_dmul>
 800c2fc:	4682      	mov	sl, r0
 800c2fe:	4638      	mov	r0, r7
 800c300:	468b      	mov	fp, r1
 800c302:	f7f4 f887 	bl	8000414 <__aeabi_ui2d>
 800c306:	4602      	mov	r2, r0
 800c308:	460b      	mov	r3, r1
 800c30a:	4650      	mov	r0, sl
 800c30c:	4659      	mov	r1, fp
 800c30e:	f7f3 ff45 	bl	800019c <__adddf3>
 800c312:	2d0f      	cmp	r5, #15
 800c314:	4682      	mov	sl, r0
 800c316:	468b      	mov	fp, r1
 800c318:	ddd7      	ble.n	800c2ca <_strtod_l+0x3b2>
 800c31a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c31c:	1b2c      	subs	r4, r5, r4
 800c31e:	441c      	add	r4, r3
 800c320:	2c00      	cmp	r4, #0
 800c322:	f340 8093 	ble.w	800c44c <_strtod_l+0x534>
 800c326:	f014 030f 	ands.w	r3, r4, #15
 800c32a:	d00a      	beq.n	800c342 <_strtod_l+0x42a>
 800c32c:	495d      	ldr	r1, [pc, #372]	@ (800c4a4 <_strtod_l+0x58c>)
 800c32e:	4652      	mov	r2, sl
 800c330:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c334:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c338:	465b      	mov	r3, fp
 800c33a:	f7f4 f8e5 	bl	8000508 <__aeabi_dmul>
 800c33e:	4682      	mov	sl, r0
 800c340:	468b      	mov	fp, r1
 800c342:	f034 040f 	bics.w	r4, r4, #15
 800c346:	d073      	beq.n	800c430 <_strtod_l+0x518>
 800c348:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c34c:	dd49      	ble.n	800c3e2 <_strtod_l+0x4ca>
 800c34e:	2400      	movs	r4, #0
 800c350:	46a0      	mov	r8, r4
 800c352:	46a1      	mov	r9, r4
 800c354:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c356:	2322      	movs	r3, #34	@ 0x22
 800c358:	f04f 0a00 	mov.w	sl, #0
 800c35c:	9a05      	ldr	r2, [sp, #20]
 800c35e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800c49c <_strtod_l+0x584>
 800c362:	6013      	str	r3, [r2, #0]
 800c364:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c366:	2b00      	cmp	r3, #0
 800c368:	f43f ae0f 	beq.w	800bf8a <_strtod_l+0x72>
 800c36c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c36e:	9805      	ldr	r0, [sp, #20]
 800c370:	f7ff f950 	bl	800b614 <_Bfree>
 800c374:	4649      	mov	r1, r9
 800c376:	9805      	ldr	r0, [sp, #20]
 800c378:	f7ff f94c 	bl	800b614 <_Bfree>
 800c37c:	4641      	mov	r1, r8
 800c37e:	9805      	ldr	r0, [sp, #20]
 800c380:	f7ff f948 	bl	800b614 <_Bfree>
 800c384:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c386:	9805      	ldr	r0, [sp, #20]
 800c388:	f7ff f944 	bl	800b614 <_Bfree>
 800c38c:	4621      	mov	r1, r4
 800c38e:	9805      	ldr	r0, [sp, #20]
 800c390:	f7ff f940 	bl	800b614 <_Bfree>
 800c394:	e5f9      	b.n	800bf8a <_strtod_l+0x72>
 800c396:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c398:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c39c:	4293      	cmp	r3, r2
 800c39e:	dbbc      	blt.n	800c31a <_strtod_l+0x402>
 800c3a0:	4c40      	ldr	r4, [pc, #256]	@ (800c4a4 <_strtod_l+0x58c>)
 800c3a2:	f1c5 050f 	rsb	r5, r5, #15
 800c3a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c3aa:	4652      	mov	r2, sl
 800c3ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c3b0:	465b      	mov	r3, fp
 800c3b2:	f7f4 f8a9 	bl	8000508 <__aeabi_dmul>
 800c3b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3b8:	1b5d      	subs	r5, r3, r5
 800c3ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c3be:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c3c2:	e791      	b.n	800c2e8 <_strtod_l+0x3d0>
 800c3c4:	3316      	adds	r3, #22
 800c3c6:	dba8      	blt.n	800c31a <_strtod_l+0x402>
 800c3c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c3ca:	4650      	mov	r0, sl
 800c3cc:	eba3 0808 	sub.w	r8, r3, r8
 800c3d0:	4b34      	ldr	r3, [pc, #208]	@ (800c4a4 <_strtod_l+0x58c>)
 800c3d2:	4659      	mov	r1, fp
 800c3d4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c3d8:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c3dc:	f7f4 f9be 	bl	800075c <__aeabi_ddiv>
 800c3e0:	e75d      	b.n	800c29e <_strtod_l+0x386>
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	4650      	mov	r0, sl
 800c3e6:	4659      	mov	r1, fp
 800c3e8:	461e      	mov	r6, r3
 800c3ea:	4f2f      	ldr	r7, [pc, #188]	@ (800c4a8 <_strtod_l+0x590>)
 800c3ec:	1124      	asrs	r4, r4, #4
 800c3ee:	2c01      	cmp	r4, #1
 800c3f0:	dc21      	bgt.n	800c436 <_strtod_l+0x51e>
 800c3f2:	b10b      	cbz	r3, 800c3f8 <_strtod_l+0x4e0>
 800c3f4:	4682      	mov	sl, r0
 800c3f6:	468b      	mov	fp, r1
 800c3f8:	492b      	ldr	r1, [pc, #172]	@ (800c4a8 <_strtod_l+0x590>)
 800c3fa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c3fe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c402:	4652      	mov	r2, sl
 800c404:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c408:	465b      	mov	r3, fp
 800c40a:	f7f4 f87d 	bl	8000508 <__aeabi_dmul>
 800c40e:	4b23      	ldr	r3, [pc, #140]	@ (800c49c <_strtod_l+0x584>)
 800c410:	460a      	mov	r2, r1
 800c412:	400b      	ands	r3, r1
 800c414:	4925      	ldr	r1, [pc, #148]	@ (800c4ac <_strtod_l+0x594>)
 800c416:	4682      	mov	sl, r0
 800c418:	428b      	cmp	r3, r1
 800c41a:	d898      	bhi.n	800c34e <_strtod_l+0x436>
 800c41c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c420:	428b      	cmp	r3, r1
 800c422:	bf86      	itte	hi
 800c424:	f04f 3aff 	movhi.w	sl, #4294967295
 800c428:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 800c4b0 <_strtod_l+0x598>
 800c42c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c430:	2300      	movs	r3, #0
 800c432:	9308      	str	r3, [sp, #32]
 800c434:	e076      	b.n	800c524 <_strtod_l+0x60c>
 800c436:	07e2      	lsls	r2, r4, #31
 800c438:	d504      	bpl.n	800c444 <_strtod_l+0x52c>
 800c43a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c43e:	f7f4 f863 	bl	8000508 <__aeabi_dmul>
 800c442:	2301      	movs	r3, #1
 800c444:	3601      	adds	r6, #1
 800c446:	1064      	asrs	r4, r4, #1
 800c448:	3708      	adds	r7, #8
 800c44a:	e7d0      	b.n	800c3ee <_strtod_l+0x4d6>
 800c44c:	d0f0      	beq.n	800c430 <_strtod_l+0x518>
 800c44e:	4264      	negs	r4, r4
 800c450:	f014 020f 	ands.w	r2, r4, #15
 800c454:	d00a      	beq.n	800c46c <_strtod_l+0x554>
 800c456:	4b13      	ldr	r3, [pc, #76]	@ (800c4a4 <_strtod_l+0x58c>)
 800c458:	4650      	mov	r0, sl
 800c45a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c45e:	4659      	mov	r1, fp
 800c460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c464:	f7f4 f97a 	bl	800075c <__aeabi_ddiv>
 800c468:	4682      	mov	sl, r0
 800c46a:	468b      	mov	fp, r1
 800c46c:	1124      	asrs	r4, r4, #4
 800c46e:	d0df      	beq.n	800c430 <_strtod_l+0x518>
 800c470:	2c1f      	cmp	r4, #31
 800c472:	dd1f      	ble.n	800c4b4 <_strtod_l+0x59c>
 800c474:	2400      	movs	r4, #0
 800c476:	46a0      	mov	r8, r4
 800c478:	46a1      	mov	r9, r4
 800c47a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c47c:	2322      	movs	r3, #34	@ 0x22
 800c47e:	9a05      	ldr	r2, [sp, #20]
 800c480:	f04f 0a00 	mov.w	sl, #0
 800c484:	f04f 0b00 	mov.w	fp, #0
 800c488:	6013      	str	r3, [r2, #0]
 800c48a:	e76b      	b.n	800c364 <_strtod_l+0x44c>
 800c48c:	0800f46f 	.word	0x0800f46f
 800c490:	0800f738 	.word	0x0800f738
 800c494:	0800f467 	.word	0x0800f467
 800c498:	0800f49e 	.word	0x0800f49e
 800c49c:	7ff00000 	.word	0x7ff00000
 800c4a0:	0800f5d7 	.word	0x0800f5d7
 800c4a4:	0800f670 	.word	0x0800f670
 800c4a8:	0800f648 	.word	0x0800f648
 800c4ac:	7ca00000 	.word	0x7ca00000
 800c4b0:	7fefffff 	.word	0x7fefffff
 800c4b4:	f014 0310 	ands.w	r3, r4, #16
 800c4b8:	bf18      	it	ne
 800c4ba:	236a      	movne	r3, #106	@ 0x6a
 800c4bc:	4650      	mov	r0, sl
 800c4be:	9308      	str	r3, [sp, #32]
 800c4c0:	4659      	mov	r1, fp
 800c4c2:	2300      	movs	r3, #0
 800c4c4:	4e77      	ldr	r6, [pc, #476]	@ (800c6a4 <_strtod_l+0x78c>)
 800c4c6:	07e7      	lsls	r7, r4, #31
 800c4c8:	d504      	bpl.n	800c4d4 <_strtod_l+0x5bc>
 800c4ca:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c4ce:	f7f4 f81b 	bl	8000508 <__aeabi_dmul>
 800c4d2:	2301      	movs	r3, #1
 800c4d4:	1064      	asrs	r4, r4, #1
 800c4d6:	f106 0608 	add.w	r6, r6, #8
 800c4da:	d1f4      	bne.n	800c4c6 <_strtod_l+0x5ae>
 800c4dc:	b10b      	cbz	r3, 800c4e2 <_strtod_l+0x5ca>
 800c4de:	4682      	mov	sl, r0
 800c4e0:	468b      	mov	fp, r1
 800c4e2:	9b08      	ldr	r3, [sp, #32]
 800c4e4:	b1b3      	cbz	r3, 800c514 <_strtod_l+0x5fc>
 800c4e6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c4ea:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	4659      	mov	r1, fp
 800c4f2:	dd0f      	ble.n	800c514 <_strtod_l+0x5fc>
 800c4f4:	2b1f      	cmp	r3, #31
 800c4f6:	dd58      	ble.n	800c5aa <_strtod_l+0x692>
 800c4f8:	2b34      	cmp	r3, #52	@ 0x34
 800c4fa:	bfd8      	it	le
 800c4fc:	f04f 33ff 	movle.w	r3, #4294967295
 800c500:	f04f 0a00 	mov.w	sl, #0
 800c504:	bfcf      	iteee	gt
 800c506:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c50a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c50e:	4093      	lslle	r3, r2
 800c510:	ea03 0b01 	andle.w	fp, r3, r1
 800c514:	2200      	movs	r2, #0
 800c516:	2300      	movs	r3, #0
 800c518:	4650      	mov	r0, sl
 800c51a:	4659      	mov	r1, fp
 800c51c:	f7f4 fa5c 	bl	80009d8 <__aeabi_dcmpeq>
 800c520:	2800      	cmp	r0, #0
 800c522:	d1a7      	bne.n	800c474 <_strtod_l+0x55c>
 800c524:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c526:	464a      	mov	r2, r9
 800c528:	9300      	str	r3, [sp, #0]
 800c52a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c52c:	462b      	mov	r3, r5
 800c52e:	9805      	ldr	r0, [sp, #20]
 800c530:	f7ff f8d8 	bl	800b6e4 <__s2b>
 800c534:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c536:	2800      	cmp	r0, #0
 800c538:	f43f af09 	beq.w	800c34e <_strtod_l+0x436>
 800c53c:	2400      	movs	r4, #0
 800c53e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c540:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c542:	2a00      	cmp	r2, #0
 800c544:	eba3 0308 	sub.w	r3, r3, r8
 800c548:	bfa8      	it	ge
 800c54a:	2300      	movge	r3, #0
 800c54c:	46a0      	mov	r8, r4
 800c54e:	9312      	str	r3, [sp, #72]	@ 0x48
 800c550:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c554:	9316      	str	r3, [sp, #88]	@ 0x58
 800c556:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c558:	9805      	ldr	r0, [sp, #20]
 800c55a:	6859      	ldr	r1, [r3, #4]
 800c55c:	f7ff f81a 	bl	800b594 <_Balloc>
 800c560:	4681      	mov	r9, r0
 800c562:	2800      	cmp	r0, #0
 800c564:	f43f aef7 	beq.w	800c356 <_strtod_l+0x43e>
 800c568:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c56a:	300c      	adds	r0, #12
 800c56c:	691a      	ldr	r2, [r3, #16]
 800c56e:	f103 010c 	add.w	r1, r3, #12
 800c572:	3202      	adds	r2, #2
 800c574:	0092      	lsls	r2, r2, #2
 800c576:	f7fe f89e 	bl	800a6b6 <memcpy>
 800c57a:	ab1c      	add	r3, sp, #112	@ 0x70
 800c57c:	9301      	str	r3, [sp, #4]
 800c57e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c580:	9300      	str	r3, [sp, #0]
 800c582:	4652      	mov	r2, sl
 800c584:	465b      	mov	r3, fp
 800c586:	9805      	ldr	r0, [sp, #20]
 800c588:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c58c:	f7ff fbd6 	bl	800bd3c <__d2b>
 800c590:	901a      	str	r0, [sp, #104]	@ 0x68
 800c592:	2800      	cmp	r0, #0
 800c594:	f43f aedf 	beq.w	800c356 <_strtod_l+0x43e>
 800c598:	2101      	movs	r1, #1
 800c59a:	9805      	ldr	r0, [sp, #20]
 800c59c:	f7ff f938 	bl	800b810 <__i2b>
 800c5a0:	4680      	mov	r8, r0
 800c5a2:	b948      	cbnz	r0, 800c5b8 <_strtod_l+0x6a0>
 800c5a4:	f04f 0800 	mov.w	r8, #0
 800c5a8:	e6d5      	b.n	800c356 <_strtod_l+0x43e>
 800c5aa:	f04f 32ff 	mov.w	r2, #4294967295
 800c5ae:	fa02 f303 	lsl.w	r3, r2, r3
 800c5b2:	ea03 0a0a 	and.w	sl, r3, sl
 800c5b6:	e7ad      	b.n	800c514 <_strtod_l+0x5fc>
 800c5b8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c5ba:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c5bc:	2d00      	cmp	r5, #0
 800c5be:	bfab      	itete	ge
 800c5c0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c5c2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c5c4:	18ef      	addge	r7, r5, r3
 800c5c6:	1b5e      	sublt	r6, r3, r5
 800c5c8:	9b08      	ldr	r3, [sp, #32]
 800c5ca:	bfa8      	it	ge
 800c5cc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c5ce:	eba5 0503 	sub.w	r5, r5, r3
 800c5d2:	4415      	add	r5, r2
 800c5d4:	4b34      	ldr	r3, [pc, #208]	@ (800c6a8 <_strtod_l+0x790>)
 800c5d6:	f105 35ff 	add.w	r5, r5, #4294967295
 800c5da:	bfb8      	it	lt
 800c5dc:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c5de:	429d      	cmp	r5, r3
 800c5e0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c5e4:	da50      	bge.n	800c688 <_strtod_l+0x770>
 800c5e6:	1b5b      	subs	r3, r3, r5
 800c5e8:	2b1f      	cmp	r3, #31
 800c5ea:	f04f 0101 	mov.w	r1, #1
 800c5ee:	eba2 0203 	sub.w	r2, r2, r3
 800c5f2:	dc3d      	bgt.n	800c670 <_strtod_l+0x758>
 800c5f4:	fa01 f303 	lsl.w	r3, r1, r3
 800c5f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	9310      	str	r3, [sp, #64]	@ 0x40
 800c5fe:	18bd      	adds	r5, r7, r2
 800c600:	9b08      	ldr	r3, [sp, #32]
 800c602:	42af      	cmp	r7, r5
 800c604:	4416      	add	r6, r2
 800c606:	441e      	add	r6, r3
 800c608:	463b      	mov	r3, r7
 800c60a:	bfa8      	it	ge
 800c60c:	462b      	movge	r3, r5
 800c60e:	42b3      	cmp	r3, r6
 800c610:	bfa8      	it	ge
 800c612:	4633      	movge	r3, r6
 800c614:	2b00      	cmp	r3, #0
 800c616:	bfc2      	ittt	gt
 800c618:	1aed      	subgt	r5, r5, r3
 800c61a:	1af6      	subgt	r6, r6, r3
 800c61c:	1aff      	subgt	r7, r7, r3
 800c61e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c620:	2b00      	cmp	r3, #0
 800c622:	dd16      	ble.n	800c652 <_strtod_l+0x73a>
 800c624:	4641      	mov	r1, r8
 800c626:	461a      	mov	r2, r3
 800c628:	9805      	ldr	r0, [sp, #20]
 800c62a:	f7ff f9a9 	bl	800b980 <__pow5mult>
 800c62e:	4680      	mov	r8, r0
 800c630:	2800      	cmp	r0, #0
 800c632:	d0b7      	beq.n	800c5a4 <_strtod_l+0x68c>
 800c634:	4601      	mov	r1, r0
 800c636:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c638:	9805      	ldr	r0, [sp, #20]
 800c63a:	f7ff f8ff 	bl	800b83c <__multiply>
 800c63e:	900a      	str	r0, [sp, #40]	@ 0x28
 800c640:	2800      	cmp	r0, #0
 800c642:	f43f ae88 	beq.w	800c356 <_strtod_l+0x43e>
 800c646:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c648:	9805      	ldr	r0, [sp, #20]
 800c64a:	f7fe ffe3 	bl	800b614 <_Bfree>
 800c64e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c650:	931a      	str	r3, [sp, #104]	@ 0x68
 800c652:	2d00      	cmp	r5, #0
 800c654:	dc1d      	bgt.n	800c692 <_strtod_l+0x77a>
 800c656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c658:	2b00      	cmp	r3, #0
 800c65a:	dd27      	ble.n	800c6ac <_strtod_l+0x794>
 800c65c:	4649      	mov	r1, r9
 800c65e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c660:	9805      	ldr	r0, [sp, #20]
 800c662:	f7ff f98d 	bl	800b980 <__pow5mult>
 800c666:	4681      	mov	r9, r0
 800c668:	bb00      	cbnz	r0, 800c6ac <_strtod_l+0x794>
 800c66a:	f04f 0900 	mov.w	r9, #0
 800c66e:	e672      	b.n	800c356 <_strtod_l+0x43e>
 800c670:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c674:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c678:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c67c:	35e2      	adds	r5, #226	@ 0xe2
 800c67e:	fa01 f305 	lsl.w	r3, r1, r5
 800c682:	9310      	str	r3, [sp, #64]	@ 0x40
 800c684:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c686:	e7ba      	b.n	800c5fe <_strtod_l+0x6e6>
 800c688:	2300      	movs	r3, #0
 800c68a:	9310      	str	r3, [sp, #64]	@ 0x40
 800c68c:	2301      	movs	r3, #1
 800c68e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c690:	e7b5      	b.n	800c5fe <_strtod_l+0x6e6>
 800c692:	462a      	mov	r2, r5
 800c694:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c696:	9805      	ldr	r0, [sp, #20]
 800c698:	f7ff f9cc 	bl	800ba34 <__lshift>
 800c69c:	901a      	str	r0, [sp, #104]	@ 0x68
 800c69e:	2800      	cmp	r0, #0
 800c6a0:	d1d9      	bne.n	800c656 <_strtod_l+0x73e>
 800c6a2:	e658      	b.n	800c356 <_strtod_l+0x43e>
 800c6a4:	0800f760 	.word	0x0800f760
 800c6a8:	fffffc02 	.word	0xfffffc02
 800c6ac:	2e00      	cmp	r6, #0
 800c6ae:	dd07      	ble.n	800c6c0 <_strtod_l+0x7a8>
 800c6b0:	4649      	mov	r1, r9
 800c6b2:	4632      	mov	r2, r6
 800c6b4:	9805      	ldr	r0, [sp, #20]
 800c6b6:	f7ff f9bd 	bl	800ba34 <__lshift>
 800c6ba:	4681      	mov	r9, r0
 800c6bc:	2800      	cmp	r0, #0
 800c6be:	d0d4      	beq.n	800c66a <_strtod_l+0x752>
 800c6c0:	2f00      	cmp	r7, #0
 800c6c2:	dd08      	ble.n	800c6d6 <_strtod_l+0x7be>
 800c6c4:	4641      	mov	r1, r8
 800c6c6:	463a      	mov	r2, r7
 800c6c8:	9805      	ldr	r0, [sp, #20]
 800c6ca:	f7ff f9b3 	bl	800ba34 <__lshift>
 800c6ce:	4680      	mov	r8, r0
 800c6d0:	2800      	cmp	r0, #0
 800c6d2:	f43f ae40 	beq.w	800c356 <_strtod_l+0x43e>
 800c6d6:	464a      	mov	r2, r9
 800c6d8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c6da:	9805      	ldr	r0, [sp, #20]
 800c6dc:	f7ff fa32 	bl	800bb44 <__mdiff>
 800c6e0:	4604      	mov	r4, r0
 800c6e2:	2800      	cmp	r0, #0
 800c6e4:	f43f ae37 	beq.w	800c356 <_strtod_l+0x43e>
 800c6e8:	68c3      	ldr	r3, [r0, #12]
 800c6ea:	4641      	mov	r1, r8
 800c6ec:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	60c3      	str	r3, [r0, #12]
 800c6f2:	f7ff fa0b 	bl	800bb0c <__mcmp>
 800c6f6:	2800      	cmp	r0, #0
 800c6f8:	da3d      	bge.n	800c776 <_strtod_l+0x85e>
 800c6fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c6fc:	ea53 030a 	orrs.w	r3, r3, sl
 800c700:	d163      	bne.n	800c7ca <_strtod_l+0x8b2>
 800c702:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c706:	2b00      	cmp	r3, #0
 800c708:	d15f      	bne.n	800c7ca <_strtod_l+0x8b2>
 800c70a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c70e:	0d1b      	lsrs	r3, r3, #20
 800c710:	051b      	lsls	r3, r3, #20
 800c712:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c716:	d958      	bls.n	800c7ca <_strtod_l+0x8b2>
 800c718:	6963      	ldr	r3, [r4, #20]
 800c71a:	b913      	cbnz	r3, 800c722 <_strtod_l+0x80a>
 800c71c:	6923      	ldr	r3, [r4, #16]
 800c71e:	2b01      	cmp	r3, #1
 800c720:	dd53      	ble.n	800c7ca <_strtod_l+0x8b2>
 800c722:	4621      	mov	r1, r4
 800c724:	2201      	movs	r2, #1
 800c726:	9805      	ldr	r0, [sp, #20]
 800c728:	f7ff f984 	bl	800ba34 <__lshift>
 800c72c:	4641      	mov	r1, r8
 800c72e:	4604      	mov	r4, r0
 800c730:	f7ff f9ec 	bl	800bb0c <__mcmp>
 800c734:	2800      	cmp	r0, #0
 800c736:	dd48      	ble.n	800c7ca <_strtod_l+0x8b2>
 800c738:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c73c:	9a08      	ldr	r2, [sp, #32]
 800c73e:	0d1b      	lsrs	r3, r3, #20
 800c740:	051b      	lsls	r3, r3, #20
 800c742:	2a00      	cmp	r2, #0
 800c744:	d062      	beq.n	800c80c <_strtod_l+0x8f4>
 800c746:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c74a:	d85f      	bhi.n	800c80c <_strtod_l+0x8f4>
 800c74c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c750:	f67f ae94 	bls.w	800c47c <_strtod_l+0x564>
 800c754:	4650      	mov	r0, sl
 800c756:	4659      	mov	r1, fp
 800c758:	4ba3      	ldr	r3, [pc, #652]	@ (800c9e8 <_strtod_l+0xad0>)
 800c75a:	2200      	movs	r2, #0
 800c75c:	f7f3 fed4 	bl	8000508 <__aeabi_dmul>
 800c760:	4ba2      	ldr	r3, [pc, #648]	@ (800c9ec <_strtod_l+0xad4>)
 800c762:	4682      	mov	sl, r0
 800c764:	400b      	ands	r3, r1
 800c766:	468b      	mov	fp, r1
 800c768:	2b00      	cmp	r3, #0
 800c76a:	f47f adff 	bne.w	800c36c <_strtod_l+0x454>
 800c76e:	2322      	movs	r3, #34	@ 0x22
 800c770:	9a05      	ldr	r2, [sp, #20]
 800c772:	6013      	str	r3, [r2, #0]
 800c774:	e5fa      	b.n	800c36c <_strtod_l+0x454>
 800c776:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c77a:	d165      	bne.n	800c848 <_strtod_l+0x930>
 800c77c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c77e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c782:	b35a      	cbz	r2, 800c7dc <_strtod_l+0x8c4>
 800c784:	4a9a      	ldr	r2, [pc, #616]	@ (800c9f0 <_strtod_l+0xad8>)
 800c786:	4293      	cmp	r3, r2
 800c788:	d12b      	bne.n	800c7e2 <_strtod_l+0x8ca>
 800c78a:	9b08      	ldr	r3, [sp, #32]
 800c78c:	4651      	mov	r1, sl
 800c78e:	b303      	cbz	r3, 800c7d2 <_strtod_l+0x8ba>
 800c790:	465a      	mov	r2, fp
 800c792:	4b96      	ldr	r3, [pc, #600]	@ (800c9ec <_strtod_l+0xad4>)
 800c794:	4013      	ands	r3, r2
 800c796:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c79a:	f04f 32ff 	mov.w	r2, #4294967295
 800c79e:	d81b      	bhi.n	800c7d8 <_strtod_l+0x8c0>
 800c7a0:	0d1b      	lsrs	r3, r3, #20
 800c7a2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c7a6:	fa02 f303 	lsl.w	r3, r2, r3
 800c7aa:	4299      	cmp	r1, r3
 800c7ac:	d119      	bne.n	800c7e2 <_strtod_l+0x8ca>
 800c7ae:	4b91      	ldr	r3, [pc, #580]	@ (800c9f4 <_strtod_l+0xadc>)
 800c7b0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c7b2:	429a      	cmp	r2, r3
 800c7b4:	d102      	bne.n	800c7bc <_strtod_l+0x8a4>
 800c7b6:	3101      	adds	r1, #1
 800c7b8:	f43f adcd 	beq.w	800c356 <_strtod_l+0x43e>
 800c7bc:	f04f 0a00 	mov.w	sl, #0
 800c7c0:	4b8a      	ldr	r3, [pc, #552]	@ (800c9ec <_strtod_l+0xad4>)
 800c7c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c7c4:	401a      	ands	r2, r3
 800c7c6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c7ca:	9b08      	ldr	r3, [sp, #32]
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	d1c1      	bne.n	800c754 <_strtod_l+0x83c>
 800c7d0:	e5cc      	b.n	800c36c <_strtod_l+0x454>
 800c7d2:	f04f 33ff 	mov.w	r3, #4294967295
 800c7d6:	e7e8      	b.n	800c7aa <_strtod_l+0x892>
 800c7d8:	4613      	mov	r3, r2
 800c7da:	e7e6      	b.n	800c7aa <_strtod_l+0x892>
 800c7dc:	ea53 030a 	orrs.w	r3, r3, sl
 800c7e0:	d0aa      	beq.n	800c738 <_strtod_l+0x820>
 800c7e2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c7e4:	b1db      	cbz	r3, 800c81e <_strtod_l+0x906>
 800c7e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c7e8:	4213      	tst	r3, r2
 800c7ea:	d0ee      	beq.n	800c7ca <_strtod_l+0x8b2>
 800c7ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c7ee:	4650      	mov	r0, sl
 800c7f0:	4659      	mov	r1, fp
 800c7f2:	9a08      	ldr	r2, [sp, #32]
 800c7f4:	b1bb      	cbz	r3, 800c826 <_strtod_l+0x90e>
 800c7f6:	f7ff fb6d 	bl	800bed4 <sulp>
 800c7fa:	4602      	mov	r2, r0
 800c7fc:	460b      	mov	r3, r1
 800c7fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c802:	f7f3 fccb 	bl	800019c <__adddf3>
 800c806:	4682      	mov	sl, r0
 800c808:	468b      	mov	fp, r1
 800c80a:	e7de      	b.n	800c7ca <_strtod_l+0x8b2>
 800c80c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c810:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c814:	f04f 3aff 	mov.w	sl, #4294967295
 800c818:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c81c:	e7d5      	b.n	800c7ca <_strtod_l+0x8b2>
 800c81e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c820:	ea13 0f0a 	tst.w	r3, sl
 800c824:	e7e1      	b.n	800c7ea <_strtod_l+0x8d2>
 800c826:	f7ff fb55 	bl	800bed4 <sulp>
 800c82a:	4602      	mov	r2, r0
 800c82c:	460b      	mov	r3, r1
 800c82e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c832:	f7f3 fcb1 	bl	8000198 <__aeabi_dsub>
 800c836:	2200      	movs	r2, #0
 800c838:	2300      	movs	r3, #0
 800c83a:	4682      	mov	sl, r0
 800c83c:	468b      	mov	fp, r1
 800c83e:	f7f4 f8cb 	bl	80009d8 <__aeabi_dcmpeq>
 800c842:	2800      	cmp	r0, #0
 800c844:	d0c1      	beq.n	800c7ca <_strtod_l+0x8b2>
 800c846:	e619      	b.n	800c47c <_strtod_l+0x564>
 800c848:	4641      	mov	r1, r8
 800c84a:	4620      	mov	r0, r4
 800c84c:	f7ff face 	bl	800bdec <__ratio>
 800c850:	2200      	movs	r2, #0
 800c852:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c856:	4606      	mov	r6, r0
 800c858:	460f      	mov	r7, r1
 800c85a:	f7f4 f8d1 	bl	8000a00 <__aeabi_dcmple>
 800c85e:	2800      	cmp	r0, #0
 800c860:	d06d      	beq.n	800c93e <_strtod_l+0xa26>
 800c862:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c864:	2b00      	cmp	r3, #0
 800c866:	d178      	bne.n	800c95a <_strtod_l+0xa42>
 800c868:	f1ba 0f00 	cmp.w	sl, #0
 800c86c:	d156      	bne.n	800c91c <_strtod_l+0xa04>
 800c86e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c870:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c874:	2b00      	cmp	r3, #0
 800c876:	d158      	bne.n	800c92a <_strtod_l+0xa12>
 800c878:	2200      	movs	r2, #0
 800c87a:	4630      	mov	r0, r6
 800c87c:	4639      	mov	r1, r7
 800c87e:	4b5e      	ldr	r3, [pc, #376]	@ (800c9f8 <_strtod_l+0xae0>)
 800c880:	f7f4 f8b4 	bl	80009ec <__aeabi_dcmplt>
 800c884:	2800      	cmp	r0, #0
 800c886:	d157      	bne.n	800c938 <_strtod_l+0xa20>
 800c888:	4630      	mov	r0, r6
 800c88a:	4639      	mov	r1, r7
 800c88c:	2200      	movs	r2, #0
 800c88e:	4b5b      	ldr	r3, [pc, #364]	@ (800c9fc <_strtod_l+0xae4>)
 800c890:	f7f3 fe3a 	bl	8000508 <__aeabi_dmul>
 800c894:	4606      	mov	r6, r0
 800c896:	460f      	mov	r7, r1
 800c898:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c89c:	9606      	str	r6, [sp, #24]
 800c89e:	9307      	str	r3, [sp, #28]
 800c8a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c8a4:	4d51      	ldr	r5, [pc, #324]	@ (800c9ec <_strtod_l+0xad4>)
 800c8a6:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c8aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8ac:	401d      	ands	r5, r3
 800c8ae:	4b54      	ldr	r3, [pc, #336]	@ (800ca00 <_strtod_l+0xae8>)
 800c8b0:	429d      	cmp	r5, r3
 800c8b2:	f040 80ab 	bne.w	800ca0c <_strtod_l+0xaf4>
 800c8b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8b8:	4650      	mov	r0, sl
 800c8ba:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c8be:	4659      	mov	r1, fp
 800c8c0:	f7ff f9d4 	bl	800bc6c <__ulp>
 800c8c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c8c8:	f7f3 fe1e 	bl	8000508 <__aeabi_dmul>
 800c8cc:	4652      	mov	r2, sl
 800c8ce:	465b      	mov	r3, fp
 800c8d0:	f7f3 fc64 	bl	800019c <__adddf3>
 800c8d4:	460b      	mov	r3, r1
 800c8d6:	4945      	ldr	r1, [pc, #276]	@ (800c9ec <_strtod_l+0xad4>)
 800c8d8:	4a4a      	ldr	r2, [pc, #296]	@ (800ca04 <_strtod_l+0xaec>)
 800c8da:	4019      	ands	r1, r3
 800c8dc:	4291      	cmp	r1, r2
 800c8de:	4682      	mov	sl, r0
 800c8e0:	d942      	bls.n	800c968 <_strtod_l+0xa50>
 800c8e2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c8e4:	4b43      	ldr	r3, [pc, #268]	@ (800c9f4 <_strtod_l+0xadc>)
 800c8e6:	429a      	cmp	r2, r3
 800c8e8:	d103      	bne.n	800c8f2 <_strtod_l+0x9da>
 800c8ea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c8ec:	3301      	adds	r3, #1
 800c8ee:	f43f ad32 	beq.w	800c356 <_strtod_l+0x43e>
 800c8f2:	f04f 3aff 	mov.w	sl, #4294967295
 800c8f6:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 800c9f4 <_strtod_l+0xadc>
 800c8fa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c8fc:	9805      	ldr	r0, [sp, #20]
 800c8fe:	f7fe fe89 	bl	800b614 <_Bfree>
 800c902:	4649      	mov	r1, r9
 800c904:	9805      	ldr	r0, [sp, #20]
 800c906:	f7fe fe85 	bl	800b614 <_Bfree>
 800c90a:	4641      	mov	r1, r8
 800c90c:	9805      	ldr	r0, [sp, #20]
 800c90e:	f7fe fe81 	bl	800b614 <_Bfree>
 800c912:	4621      	mov	r1, r4
 800c914:	9805      	ldr	r0, [sp, #20]
 800c916:	f7fe fe7d 	bl	800b614 <_Bfree>
 800c91a:	e61c      	b.n	800c556 <_strtod_l+0x63e>
 800c91c:	f1ba 0f01 	cmp.w	sl, #1
 800c920:	d103      	bne.n	800c92a <_strtod_l+0xa12>
 800c922:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c924:	2b00      	cmp	r3, #0
 800c926:	f43f ada9 	beq.w	800c47c <_strtod_l+0x564>
 800c92a:	2200      	movs	r2, #0
 800c92c:	4b36      	ldr	r3, [pc, #216]	@ (800ca08 <_strtod_l+0xaf0>)
 800c92e:	2600      	movs	r6, #0
 800c930:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c934:	4f30      	ldr	r7, [pc, #192]	@ (800c9f8 <_strtod_l+0xae0>)
 800c936:	e7b3      	b.n	800c8a0 <_strtod_l+0x988>
 800c938:	2600      	movs	r6, #0
 800c93a:	4f30      	ldr	r7, [pc, #192]	@ (800c9fc <_strtod_l+0xae4>)
 800c93c:	e7ac      	b.n	800c898 <_strtod_l+0x980>
 800c93e:	4630      	mov	r0, r6
 800c940:	4639      	mov	r1, r7
 800c942:	4b2e      	ldr	r3, [pc, #184]	@ (800c9fc <_strtod_l+0xae4>)
 800c944:	2200      	movs	r2, #0
 800c946:	f7f3 fddf 	bl	8000508 <__aeabi_dmul>
 800c94a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c94c:	4606      	mov	r6, r0
 800c94e:	460f      	mov	r7, r1
 800c950:	2b00      	cmp	r3, #0
 800c952:	d0a1      	beq.n	800c898 <_strtod_l+0x980>
 800c954:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c958:	e7a2      	b.n	800c8a0 <_strtod_l+0x988>
 800c95a:	2200      	movs	r2, #0
 800c95c:	4b26      	ldr	r3, [pc, #152]	@ (800c9f8 <_strtod_l+0xae0>)
 800c95e:	4616      	mov	r6, r2
 800c960:	461f      	mov	r7, r3
 800c962:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c966:	e79b      	b.n	800c8a0 <_strtod_l+0x988>
 800c968:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c96c:	9b08      	ldr	r3, [sp, #32]
 800c96e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c972:	2b00      	cmp	r3, #0
 800c974:	d1c1      	bne.n	800c8fa <_strtod_l+0x9e2>
 800c976:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c97a:	0d1b      	lsrs	r3, r3, #20
 800c97c:	051b      	lsls	r3, r3, #20
 800c97e:	429d      	cmp	r5, r3
 800c980:	d1bb      	bne.n	800c8fa <_strtod_l+0x9e2>
 800c982:	4630      	mov	r0, r6
 800c984:	4639      	mov	r1, r7
 800c986:	f7f4 fc19 	bl	80011bc <__aeabi_d2lz>
 800c98a:	f7f3 fd8f 	bl	80004ac <__aeabi_l2d>
 800c98e:	4602      	mov	r2, r0
 800c990:	460b      	mov	r3, r1
 800c992:	4630      	mov	r0, r6
 800c994:	4639      	mov	r1, r7
 800c996:	f7f3 fbff 	bl	8000198 <__aeabi_dsub>
 800c99a:	460b      	mov	r3, r1
 800c99c:	4602      	mov	r2, r0
 800c99e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c9a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c9a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9a8:	ea46 060a 	orr.w	r6, r6, sl
 800c9ac:	431e      	orrs	r6, r3
 800c9ae:	d06a      	beq.n	800ca86 <_strtod_l+0xb6e>
 800c9b0:	a309      	add	r3, pc, #36	@ (adr r3, 800c9d8 <_strtod_l+0xac0>)
 800c9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b6:	f7f4 f819 	bl	80009ec <__aeabi_dcmplt>
 800c9ba:	2800      	cmp	r0, #0
 800c9bc:	f47f acd6 	bne.w	800c36c <_strtod_l+0x454>
 800c9c0:	a307      	add	r3, pc, #28	@ (adr r3, 800c9e0 <_strtod_l+0xac8>)
 800c9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c9ca:	f7f4 f82d 	bl	8000a28 <__aeabi_dcmpgt>
 800c9ce:	2800      	cmp	r0, #0
 800c9d0:	d093      	beq.n	800c8fa <_strtod_l+0x9e2>
 800c9d2:	e4cb      	b.n	800c36c <_strtod_l+0x454>
 800c9d4:	f3af 8000 	nop.w
 800c9d8:	94a03595 	.word	0x94a03595
 800c9dc:	3fdfffff 	.word	0x3fdfffff
 800c9e0:	35afe535 	.word	0x35afe535
 800c9e4:	3fe00000 	.word	0x3fe00000
 800c9e8:	39500000 	.word	0x39500000
 800c9ec:	7ff00000 	.word	0x7ff00000
 800c9f0:	000fffff 	.word	0x000fffff
 800c9f4:	7fefffff 	.word	0x7fefffff
 800c9f8:	3ff00000 	.word	0x3ff00000
 800c9fc:	3fe00000 	.word	0x3fe00000
 800ca00:	7fe00000 	.word	0x7fe00000
 800ca04:	7c9fffff 	.word	0x7c9fffff
 800ca08:	bff00000 	.word	0xbff00000
 800ca0c:	9b08      	ldr	r3, [sp, #32]
 800ca0e:	b323      	cbz	r3, 800ca5a <_strtod_l+0xb42>
 800ca10:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ca14:	d821      	bhi.n	800ca5a <_strtod_l+0xb42>
 800ca16:	a328      	add	r3, pc, #160	@ (adr r3, 800cab8 <_strtod_l+0xba0>)
 800ca18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca1c:	4630      	mov	r0, r6
 800ca1e:	4639      	mov	r1, r7
 800ca20:	f7f3 ffee 	bl	8000a00 <__aeabi_dcmple>
 800ca24:	b1a0      	cbz	r0, 800ca50 <_strtod_l+0xb38>
 800ca26:	4639      	mov	r1, r7
 800ca28:	4630      	mov	r0, r6
 800ca2a:	f7f4 f845 	bl	8000ab8 <__aeabi_d2uiz>
 800ca2e:	2801      	cmp	r0, #1
 800ca30:	bf38      	it	cc
 800ca32:	2001      	movcc	r0, #1
 800ca34:	f7f3 fcee 	bl	8000414 <__aeabi_ui2d>
 800ca38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca3a:	4606      	mov	r6, r0
 800ca3c:	460f      	mov	r7, r1
 800ca3e:	b9fb      	cbnz	r3, 800ca80 <_strtod_l+0xb68>
 800ca40:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ca44:	9014      	str	r0, [sp, #80]	@ 0x50
 800ca46:	9315      	str	r3, [sp, #84]	@ 0x54
 800ca48:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ca4c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ca50:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ca52:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ca56:	1b5b      	subs	r3, r3, r5
 800ca58:	9311      	str	r3, [sp, #68]	@ 0x44
 800ca5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca5e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ca62:	f7ff f903 	bl	800bc6c <__ulp>
 800ca66:	4602      	mov	r2, r0
 800ca68:	460b      	mov	r3, r1
 800ca6a:	4650      	mov	r0, sl
 800ca6c:	4659      	mov	r1, fp
 800ca6e:	f7f3 fd4b 	bl	8000508 <__aeabi_dmul>
 800ca72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ca76:	f7f3 fb91 	bl	800019c <__adddf3>
 800ca7a:	4682      	mov	sl, r0
 800ca7c:	468b      	mov	fp, r1
 800ca7e:	e775      	b.n	800c96c <_strtod_l+0xa54>
 800ca80:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ca84:	e7e0      	b.n	800ca48 <_strtod_l+0xb30>
 800ca86:	a30e      	add	r3, pc, #56	@ (adr r3, 800cac0 <_strtod_l+0xba8>)
 800ca88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca8c:	f7f3 ffae 	bl	80009ec <__aeabi_dcmplt>
 800ca90:	e79d      	b.n	800c9ce <_strtod_l+0xab6>
 800ca92:	2300      	movs	r3, #0
 800ca94:	930e      	str	r3, [sp, #56]	@ 0x38
 800ca96:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ca98:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ca9a:	6013      	str	r3, [r2, #0]
 800ca9c:	f7ff ba79 	b.w	800bf92 <_strtod_l+0x7a>
 800caa0:	2a65      	cmp	r2, #101	@ 0x65
 800caa2:	f43f ab72 	beq.w	800c18a <_strtod_l+0x272>
 800caa6:	2a45      	cmp	r2, #69	@ 0x45
 800caa8:	f43f ab6f 	beq.w	800c18a <_strtod_l+0x272>
 800caac:	2301      	movs	r3, #1
 800caae:	f7ff bbaa 	b.w	800c206 <_strtod_l+0x2ee>
 800cab2:	bf00      	nop
 800cab4:	f3af 8000 	nop.w
 800cab8:	ffc00000 	.word	0xffc00000
 800cabc:	41dfffff 	.word	0x41dfffff
 800cac0:	94a03595 	.word	0x94a03595
 800cac4:	3fcfffff 	.word	0x3fcfffff

0800cac8 <_strtod_r>:
 800cac8:	4b01      	ldr	r3, [pc, #4]	@ (800cad0 <_strtod_r+0x8>)
 800caca:	f7ff ba25 	b.w	800bf18 <_strtod_l>
 800cace:	bf00      	nop
 800cad0:	20000080 	.word	0x20000080

0800cad4 <_strtol_l.isra.0>:
 800cad4:	2b24      	cmp	r3, #36	@ 0x24
 800cad6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cada:	4686      	mov	lr, r0
 800cadc:	4690      	mov	r8, r2
 800cade:	d801      	bhi.n	800cae4 <_strtol_l.isra.0+0x10>
 800cae0:	2b01      	cmp	r3, #1
 800cae2:	d106      	bne.n	800caf2 <_strtol_l.isra.0+0x1e>
 800cae4:	f7fd fdac 	bl	800a640 <__errno>
 800cae8:	2316      	movs	r3, #22
 800caea:	6003      	str	r3, [r0, #0]
 800caec:	2000      	movs	r0, #0
 800caee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caf2:	460d      	mov	r5, r1
 800caf4:	4833      	ldr	r0, [pc, #204]	@ (800cbc4 <_strtol_l.isra.0+0xf0>)
 800caf6:	462a      	mov	r2, r5
 800caf8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cafc:	5d06      	ldrb	r6, [r0, r4]
 800cafe:	f016 0608 	ands.w	r6, r6, #8
 800cb02:	d1f8      	bne.n	800caf6 <_strtol_l.isra.0+0x22>
 800cb04:	2c2d      	cmp	r4, #45	@ 0x2d
 800cb06:	d110      	bne.n	800cb2a <_strtol_l.isra.0+0x56>
 800cb08:	2601      	movs	r6, #1
 800cb0a:	782c      	ldrb	r4, [r5, #0]
 800cb0c:	1c95      	adds	r5, r2, #2
 800cb0e:	f033 0210 	bics.w	r2, r3, #16
 800cb12:	d115      	bne.n	800cb40 <_strtol_l.isra.0+0x6c>
 800cb14:	2c30      	cmp	r4, #48	@ 0x30
 800cb16:	d10d      	bne.n	800cb34 <_strtol_l.isra.0+0x60>
 800cb18:	782a      	ldrb	r2, [r5, #0]
 800cb1a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cb1e:	2a58      	cmp	r2, #88	@ 0x58
 800cb20:	d108      	bne.n	800cb34 <_strtol_l.isra.0+0x60>
 800cb22:	786c      	ldrb	r4, [r5, #1]
 800cb24:	3502      	adds	r5, #2
 800cb26:	2310      	movs	r3, #16
 800cb28:	e00a      	b.n	800cb40 <_strtol_l.isra.0+0x6c>
 800cb2a:	2c2b      	cmp	r4, #43	@ 0x2b
 800cb2c:	bf04      	itt	eq
 800cb2e:	782c      	ldrbeq	r4, [r5, #0]
 800cb30:	1c95      	addeq	r5, r2, #2
 800cb32:	e7ec      	b.n	800cb0e <_strtol_l.isra.0+0x3a>
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d1f6      	bne.n	800cb26 <_strtol_l.isra.0+0x52>
 800cb38:	2c30      	cmp	r4, #48	@ 0x30
 800cb3a:	bf14      	ite	ne
 800cb3c:	230a      	movne	r3, #10
 800cb3e:	2308      	moveq	r3, #8
 800cb40:	2200      	movs	r2, #0
 800cb42:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cb46:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cb4a:	fbbc f9f3 	udiv	r9, ip, r3
 800cb4e:	4610      	mov	r0, r2
 800cb50:	fb03 ca19 	mls	sl, r3, r9, ip
 800cb54:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cb58:	2f09      	cmp	r7, #9
 800cb5a:	d80f      	bhi.n	800cb7c <_strtol_l.isra.0+0xa8>
 800cb5c:	463c      	mov	r4, r7
 800cb5e:	42a3      	cmp	r3, r4
 800cb60:	dd1b      	ble.n	800cb9a <_strtol_l.isra.0+0xc6>
 800cb62:	1c57      	adds	r7, r2, #1
 800cb64:	d007      	beq.n	800cb76 <_strtol_l.isra.0+0xa2>
 800cb66:	4581      	cmp	r9, r0
 800cb68:	d314      	bcc.n	800cb94 <_strtol_l.isra.0+0xc0>
 800cb6a:	d101      	bne.n	800cb70 <_strtol_l.isra.0+0x9c>
 800cb6c:	45a2      	cmp	sl, r4
 800cb6e:	db11      	blt.n	800cb94 <_strtol_l.isra.0+0xc0>
 800cb70:	2201      	movs	r2, #1
 800cb72:	fb00 4003 	mla	r0, r0, r3, r4
 800cb76:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cb7a:	e7eb      	b.n	800cb54 <_strtol_l.isra.0+0x80>
 800cb7c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cb80:	2f19      	cmp	r7, #25
 800cb82:	d801      	bhi.n	800cb88 <_strtol_l.isra.0+0xb4>
 800cb84:	3c37      	subs	r4, #55	@ 0x37
 800cb86:	e7ea      	b.n	800cb5e <_strtol_l.isra.0+0x8a>
 800cb88:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cb8c:	2f19      	cmp	r7, #25
 800cb8e:	d804      	bhi.n	800cb9a <_strtol_l.isra.0+0xc6>
 800cb90:	3c57      	subs	r4, #87	@ 0x57
 800cb92:	e7e4      	b.n	800cb5e <_strtol_l.isra.0+0x8a>
 800cb94:	f04f 32ff 	mov.w	r2, #4294967295
 800cb98:	e7ed      	b.n	800cb76 <_strtol_l.isra.0+0xa2>
 800cb9a:	1c53      	adds	r3, r2, #1
 800cb9c:	d108      	bne.n	800cbb0 <_strtol_l.isra.0+0xdc>
 800cb9e:	2322      	movs	r3, #34	@ 0x22
 800cba0:	4660      	mov	r0, ip
 800cba2:	f8ce 3000 	str.w	r3, [lr]
 800cba6:	f1b8 0f00 	cmp.w	r8, #0
 800cbaa:	d0a0      	beq.n	800caee <_strtol_l.isra.0+0x1a>
 800cbac:	1e69      	subs	r1, r5, #1
 800cbae:	e006      	b.n	800cbbe <_strtol_l.isra.0+0xea>
 800cbb0:	b106      	cbz	r6, 800cbb4 <_strtol_l.isra.0+0xe0>
 800cbb2:	4240      	negs	r0, r0
 800cbb4:	f1b8 0f00 	cmp.w	r8, #0
 800cbb8:	d099      	beq.n	800caee <_strtol_l.isra.0+0x1a>
 800cbba:	2a00      	cmp	r2, #0
 800cbbc:	d1f6      	bne.n	800cbac <_strtol_l.isra.0+0xd8>
 800cbbe:	f8c8 1000 	str.w	r1, [r8]
 800cbc2:	e794      	b.n	800caee <_strtol_l.isra.0+0x1a>
 800cbc4:	0800f789 	.word	0x0800f789

0800cbc8 <_strtol_r>:
 800cbc8:	f7ff bf84 	b.w	800cad4 <_strtol_l.isra.0>

0800cbcc <__ssputs_r>:
 800cbcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbd0:	461f      	mov	r7, r3
 800cbd2:	688e      	ldr	r6, [r1, #8]
 800cbd4:	4682      	mov	sl, r0
 800cbd6:	42be      	cmp	r6, r7
 800cbd8:	460c      	mov	r4, r1
 800cbda:	4690      	mov	r8, r2
 800cbdc:	680b      	ldr	r3, [r1, #0]
 800cbde:	d82d      	bhi.n	800cc3c <__ssputs_r+0x70>
 800cbe0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cbe4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cbe8:	d026      	beq.n	800cc38 <__ssputs_r+0x6c>
 800cbea:	6965      	ldr	r5, [r4, #20]
 800cbec:	6909      	ldr	r1, [r1, #16]
 800cbee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cbf2:	eba3 0901 	sub.w	r9, r3, r1
 800cbf6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cbfa:	1c7b      	adds	r3, r7, #1
 800cbfc:	444b      	add	r3, r9
 800cbfe:	106d      	asrs	r5, r5, #1
 800cc00:	429d      	cmp	r5, r3
 800cc02:	bf38      	it	cc
 800cc04:	461d      	movcc	r5, r3
 800cc06:	0553      	lsls	r3, r2, #21
 800cc08:	d527      	bpl.n	800cc5a <__ssputs_r+0x8e>
 800cc0a:	4629      	mov	r1, r5
 800cc0c:	f7fe fc36 	bl	800b47c <_malloc_r>
 800cc10:	4606      	mov	r6, r0
 800cc12:	b360      	cbz	r0, 800cc6e <__ssputs_r+0xa2>
 800cc14:	464a      	mov	r2, r9
 800cc16:	6921      	ldr	r1, [r4, #16]
 800cc18:	f7fd fd4d 	bl	800a6b6 <memcpy>
 800cc1c:	89a3      	ldrh	r3, [r4, #12]
 800cc1e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cc22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc26:	81a3      	strh	r3, [r4, #12]
 800cc28:	6126      	str	r6, [r4, #16]
 800cc2a:	444e      	add	r6, r9
 800cc2c:	6026      	str	r6, [r4, #0]
 800cc2e:	463e      	mov	r6, r7
 800cc30:	6165      	str	r5, [r4, #20]
 800cc32:	eba5 0509 	sub.w	r5, r5, r9
 800cc36:	60a5      	str	r5, [r4, #8]
 800cc38:	42be      	cmp	r6, r7
 800cc3a:	d900      	bls.n	800cc3e <__ssputs_r+0x72>
 800cc3c:	463e      	mov	r6, r7
 800cc3e:	4632      	mov	r2, r6
 800cc40:	4641      	mov	r1, r8
 800cc42:	6820      	ldr	r0, [r4, #0]
 800cc44:	f000 fb63 	bl	800d30e <memmove>
 800cc48:	2000      	movs	r0, #0
 800cc4a:	68a3      	ldr	r3, [r4, #8]
 800cc4c:	1b9b      	subs	r3, r3, r6
 800cc4e:	60a3      	str	r3, [r4, #8]
 800cc50:	6823      	ldr	r3, [r4, #0]
 800cc52:	4433      	add	r3, r6
 800cc54:	6023      	str	r3, [r4, #0]
 800cc56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc5a:	462a      	mov	r2, r5
 800cc5c:	f000 ff39 	bl	800dad2 <_realloc_r>
 800cc60:	4606      	mov	r6, r0
 800cc62:	2800      	cmp	r0, #0
 800cc64:	d1e0      	bne.n	800cc28 <__ssputs_r+0x5c>
 800cc66:	4650      	mov	r0, sl
 800cc68:	6921      	ldr	r1, [r4, #16]
 800cc6a:	f7fe fb95 	bl	800b398 <_free_r>
 800cc6e:	230c      	movs	r3, #12
 800cc70:	f8ca 3000 	str.w	r3, [sl]
 800cc74:	89a3      	ldrh	r3, [r4, #12]
 800cc76:	f04f 30ff 	mov.w	r0, #4294967295
 800cc7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cc7e:	81a3      	strh	r3, [r4, #12]
 800cc80:	e7e9      	b.n	800cc56 <__ssputs_r+0x8a>
	...

0800cc84 <_svfiprintf_r>:
 800cc84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc88:	4698      	mov	r8, r3
 800cc8a:	898b      	ldrh	r3, [r1, #12]
 800cc8c:	4607      	mov	r7, r0
 800cc8e:	061b      	lsls	r3, r3, #24
 800cc90:	460d      	mov	r5, r1
 800cc92:	4614      	mov	r4, r2
 800cc94:	b09d      	sub	sp, #116	@ 0x74
 800cc96:	d510      	bpl.n	800ccba <_svfiprintf_r+0x36>
 800cc98:	690b      	ldr	r3, [r1, #16]
 800cc9a:	b973      	cbnz	r3, 800ccba <_svfiprintf_r+0x36>
 800cc9c:	2140      	movs	r1, #64	@ 0x40
 800cc9e:	f7fe fbed 	bl	800b47c <_malloc_r>
 800cca2:	6028      	str	r0, [r5, #0]
 800cca4:	6128      	str	r0, [r5, #16]
 800cca6:	b930      	cbnz	r0, 800ccb6 <_svfiprintf_r+0x32>
 800cca8:	230c      	movs	r3, #12
 800ccaa:	603b      	str	r3, [r7, #0]
 800ccac:	f04f 30ff 	mov.w	r0, #4294967295
 800ccb0:	b01d      	add	sp, #116	@ 0x74
 800ccb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccb6:	2340      	movs	r3, #64	@ 0x40
 800ccb8:	616b      	str	r3, [r5, #20]
 800ccba:	2300      	movs	r3, #0
 800ccbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800ccbe:	2320      	movs	r3, #32
 800ccc0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ccc4:	2330      	movs	r3, #48	@ 0x30
 800ccc6:	f04f 0901 	mov.w	r9, #1
 800ccca:	f8cd 800c 	str.w	r8, [sp, #12]
 800ccce:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800ce68 <_svfiprintf_r+0x1e4>
 800ccd2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ccd6:	4623      	mov	r3, r4
 800ccd8:	469a      	mov	sl, r3
 800ccda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ccde:	b10a      	cbz	r2, 800cce4 <_svfiprintf_r+0x60>
 800cce0:	2a25      	cmp	r2, #37	@ 0x25
 800cce2:	d1f9      	bne.n	800ccd8 <_svfiprintf_r+0x54>
 800cce4:	ebba 0b04 	subs.w	fp, sl, r4
 800cce8:	d00b      	beq.n	800cd02 <_svfiprintf_r+0x7e>
 800ccea:	465b      	mov	r3, fp
 800ccec:	4622      	mov	r2, r4
 800ccee:	4629      	mov	r1, r5
 800ccf0:	4638      	mov	r0, r7
 800ccf2:	f7ff ff6b 	bl	800cbcc <__ssputs_r>
 800ccf6:	3001      	adds	r0, #1
 800ccf8:	f000 80a7 	beq.w	800ce4a <_svfiprintf_r+0x1c6>
 800ccfc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ccfe:	445a      	add	r2, fp
 800cd00:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd02:	f89a 3000 	ldrb.w	r3, [sl]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	f000 809f 	beq.w	800ce4a <_svfiprintf_r+0x1c6>
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	f04f 32ff 	mov.w	r2, #4294967295
 800cd12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd16:	f10a 0a01 	add.w	sl, sl, #1
 800cd1a:	9304      	str	r3, [sp, #16]
 800cd1c:	9307      	str	r3, [sp, #28]
 800cd1e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cd22:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd24:	4654      	mov	r4, sl
 800cd26:	2205      	movs	r2, #5
 800cd28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd2c:	484e      	ldr	r0, [pc, #312]	@ (800ce68 <_svfiprintf_r+0x1e4>)
 800cd2e:	f7fd fcb4 	bl	800a69a <memchr>
 800cd32:	9a04      	ldr	r2, [sp, #16]
 800cd34:	b9d8      	cbnz	r0, 800cd6e <_svfiprintf_r+0xea>
 800cd36:	06d0      	lsls	r0, r2, #27
 800cd38:	bf44      	itt	mi
 800cd3a:	2320      	movmi	r3, #32
 800cd3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd40:	0711      	lsls	r1, r2, #28
 800cd42:	bf44      	itt	mi
 800cd44:	232b      	movmi	r3, #43	@ 0x2b
 800cd46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cd4a:	f89a 3000 	ldrb.w	r3, [sl]
 800cd4e:	2b2a      	cmp	r3, #42	@ 0x2a
 800cd50:	d015      	beq.n	800cd7e <_svfiprintf_r+0xfa>
 800cd52:	4654      	mov	r4, sl
 800cd54:	2000      	movs	r0, #0
 800cd56:	f04f 0c0a 	mov.w	ip, #10
 800cd5a:	9a07      	ldr	r2, [sp, #28]
 800cd5c:	4621      	mov	r1, r4
 800cd5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cd62:	3b30      	subs	r3, #48	@ 0x30
 800cd64:	2b09      	cmp	r3, #9
 800cd66:	d94b      	bls.n	800ce00 <_svfiprintf_r+0x17c>
 800cd68:	b1b0      	cbz	r0, 800cd98 <_svfiprintf_r+0x114>
 800cd6a:	9207      	str	r2, [sp, #28]
 800cd6c:	e014      	b.n	800cd98 <_svfiprintf_r+0x114>
 800cd6e:	eba0 0308 	sub.w	r3, r0, r8
 800cd72:	fa09 f303 	lsl.w	r3, r9, r3
 800cd76:	4313      	orrs	r3, r2
 800cd78:	46a2      	mov	sl, r4
 800cd7a:	9304      	str	r3, [sp, #16]
 800cd7c:	e7d2      	b.n	800cd24 <_svfiprintf_r+0xa0>
 800cd7e:	9b03      	ldr	r3, [sp, #12]
 800cd80:	1d19      	adds	r1, r3, #4
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	9103      	str	r1, [sp, #12]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	bfbb      	ittet	lt
 800cd8a:	425b      	neglt	r3, r3
 800cd8c:	f042 0202 	orrlt.w	r2, r2, #2
 800cd90:	9307      	strge	r3, [sp, #28]
 800cd92:	9307      	strlt	r3, [sp, #28]
 800cd94:	bfb8      	it	lt
 800cd96:	9204      	strlt	r2, [sp, #16]
 800cd98:	7823      	ldrb	r3, [r4, #0]
 800cd9a:	2b2e      	cmp	r3, #46	@ 0x2e
 800cd9c:	d10a      	bne.n	800cdb4 <_svfiprintf_r+0x130>
 800cd9e:	7863      	ldrb	r3, [r4, #1]
 800cda0:	2b2a      	cmp	r3, #42	@ 0x2a
 800cda2:	d132      	bne.n	800ce0a <_svfiprintf_r+0x186>
 800cda4:	9b03      	ldr	r3, [sp, #12]
 800cda6:	3402      	adds	r4, #2
 800cda8:	1d1a      	adds	r2, r3, #4
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	9203      	str	r2, [sp, #12]
 800cdae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cdb2:	9305      	str	r3, [sp, #20]
 800cdb4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800ce6c <_svfiprintf_r+0x1e8>
 800cdb8:	2203      	movs	r2, #3
 800cdba:	4650      	mov	r0, sl
 800cdbc:	7821      	ldrb	r1, [r4, #0]
 800cdbe:	f7fd fc6c 	bl	800a69a <memchr>
 800cdc2:	b138      	cbz	r0, 800cdd4 <_svfiprintf_r+0x150>
 800cdc4:	2240      	movs	r2, #64	@ 0x40
 800cdc6:	9b04      	ldr	r3, [sp, #16]
 800cdc8:	eba0 000a 	sub.w	r0, r0, sl
 800cdcc:	4082      	lsls	r2, r0
 800cdce:	4313      	orrs	r3, r2
 800cdd0:	3401      	adds	r4, #1
 800cdd2:	9304      	str	r3, [sp, #16]
 800cdd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdd8:	2206      	movs	r2, #6
 800cdda:	4825      	ldr	r0, [pc, #148]	@ (800ce70 <_svfiprintf_r+0x1ec>)
 800cddc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cde0:	f7fd fc5b 	bl	800a69a <memchr>
 800cde4:	2800      	cmp	r0, #0
 800cde6:	d036      	beq.n	800ce56 <_svfiprintf_r+0x1d2>
 800cde8:	4b22      	ldr	r3, [pc, #136]	@ (800ce74 <_svfiprintf_r+0x1f0>)
 800cdea:	bb1b      	cbnz	r3, 800ce34 <_svfiprintf_r+0x1b0>
 800cdec:	9b03      	ldr	r3, [sp, #12]
 800cdee:	3307      	adds	r3, #7
 800cdf0:	f023 0307 	bic.w	r3, r3, #7
 800cdf4:	3308      	adds	r3, #8
 800cdf6:	9303      	str	r3, [sp, #12]
 800cdf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdfa:	4433      	add	r3, r6
 800cdfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800cdfe:	e76a      	b.n	800ccd6 <_svfiprintf_r+0x52>
 800ce00:	460c      	mov	r4, r1
 800ce02:	2001      	movs	r0, #1
 800ce04:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce08:	e7a8      	b.n	800cd5c <_svfiprintf_r+0xd8>
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	f04f 0c0a 	mov.w	ip, #10
 800ce10:	4619      	mov	r1, r3
 800ce12:	3401      	adds	r4, #1
 800ce14:	9305      	str	r3, [sp, #20]
 800ce16:	4620      	mov	r0, r4
 800ce18:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce1c:	3a30      	subs	r2, #48	@ 0x30
 800ce1e:	2a09      	cmp	r2, #9
 800ce20:	d903      	bls.n	800ce2a <_svfiprintf_r+0x1a6>
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d0c6      	beq.n	800cdb4 <_svfiprintf_r+0x130>
 800ce26:	9105      	str	r1, [sp, #20]
 800ce28:	e7c4      	b.n	800cdb4 <_svfiprintf_r+0x130>
 800ce2a:	4604      	mov	r4, r0
 800ce2c:	2301      	movs	r3, #1
 800ce2e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce32:	e7f0      	b.n	800ce16 <_svfiprintf_r+0x192>
 800ce34:	ab03      	add	r3, sp, #12
 800ce36:	9300      	str	r3, [sp, #0]
 800ce38:	462a      	mov	r2, r5
 800ce3a:	4638      	mov	r0, r7
 800ce3c:	4b0e      	ldr	r3, [pc, #56]	@ (800ce78 <_svfiprintf_r+0x1f4>)
 800ce3e:	a904      	add	r1, sp, #16
 800ce40:	f7fc fbba 	bl	80095b8 <_printf_float>
 800ce44:	1c42      	adds	r2, r0, #1
 800ce46:	4606      	mov	r6, r0
 800ce48:	d1d6      	bne.n	800cdf8 <_svfiprintf_r+0x174>
 800ce4a:	89ab      	ldrh	r3, [r5, #12]
 800ce4c:	065b      	lsls	r3, r3, #25
 800ce4e:	f53f af2d 	bmi.w	800ccac <_svfiprintf_r+0x28>
 800ce52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ce54:	e72c      	b.n	800ccb0 <_svfiprintf_r+0x2c>
 800ce56:	ab03      	add	r3, sp, #12
 800ce58:	9300      	str	r3, [sp, #0]
 800ce5a:	462a      	mov	r2, r5
 800ce5c:	4638      	mov	r0, r7
 800ce5e:	4b06      	ldr	r3, [pc, #24]	@ (800ce78 <_svfiprintf_r+0x1f4>)
 800ce60:	a904      	add	r1, sp, #16
 800ce62:	f7fc fe47 	bl	8009af4 <_printf_i>
 800ce66:	e7ed      	b.n	800ce44 <_svfiprintf_r+0x1c0>
 800ce68:	0800f583 	.word	0x0800f583
 800ce6c:	0800f589 	.word	0x0800f589
 800ce70:	0800f58d 	.word	0x0800f58d
 800ce74:	080095b9 	.word	0x080095b9
 800ce78:	0800cbcd 	.word	0x0800cbcd

0800ce7c <__sfputc_r>:
 800ce7c:	6893      	ldr	r3, [r2, #8]
 800ce7e:	b410      	push	{r4}
 800ce80:	3b01      	subs	r3, #1
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	6093      	str	r3, [r2, #8]
 800ce86:	da07      	bge.n	800ce98 <__sfputc_r+0x1c>
 800ce88:	6994      	ldr	r4, [r2, #24]
 800ce8a:	42a3      	cmp	r3, r4
 800ce8c:	db01      	blt.n	800ce92 <__sfputc_r+0x16>
 800ce8e:	290a      	cmp	r1, #10
 800ce90:	d102      	bne.n	800ce98 <__sfputc_r+0x1c>
 800ce92:	bc10      	pop	{r4}
 800ce94:	f7fd baed 	b.w	800a472 <__swbuf_r>
 800ce98:	6813      	ldr	r3, [r2, #0]
 800ce9a:	1c58      	adds	r0, r3, #1
 800ce9c:	6010      	str	r0, [r2, #0]
 800ce9e:	7019      	strb	r1, [r3, #0]
 800cea0:	4608      	mov	r0, r1
 800cea2:	bc10      	pop	{r4}
 800cea4:	4770      	bx	lr

0800cea6 <__sfputs_r>:
 800cea6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cea8:	4606      	mov	r6, r0
 800ceaa:	460f      	mov	r7, r1
 800ceac:	4614      	mov	r4, r2
 800ceae:	18d5      	adds	r5, r2, r3
 800ceb0:	42ac      	cmp	r4, r5
 800ceb2:	d101      	bne.n	800ceb8 <__sfputs_r+0x12>
 800ceb4:	2000      	movs	r0, #0
 800ceb6:	e007      	b.n	800cec8 <__sfputs_r+0x22>
 800ceb8:	463a      	mov	r2, r7
 800ceba:	4630      	mov	r0, r6
 800cebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cec0:	f7ff ffdc 	bl	800ce7c <__sfputc_r>
 800cec4:	1c43      	adds	r3, r0, #1
 800cec6:	d1f3      	bne.n	800ceb0 <__sfputs_r+0xa>
 800cec8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cecc <_vfiprintf_r>:
 800cecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ced0:	460d      	mov	r5, r1
 800ced2:	4614      	mov	r4, r2
 800ced4:	4698      	mov	r8, r3
 800ced6:	4606      	mov	r6, r0
 800ced8:	b09d      	sub	sp, #116	@ 0x74
 800ceda:	b118      	cbz	r0, 800cee4 <_vfiprintf_r+0x18>
 800cedc:	6a03      	ldr	r3, [r0, #32]
 800cede:	b90b      	cbnz	r3, 800cee4 <_vfiprintf_r+0x18>
 800cee0:	f7fd f9bc 	bl	800a25c <__sinit>
 800cee4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cee6:	07d9      	lsls	r1, r3, #31
 800cee8:	d405      	bmi.n	800cef6 <_vfiprintf_r+0x2a>
 800ceea:	89ab      	ldrh	r3, [r5, #12]
 800ceec:	059a      	lsls	r2, r3, #22
 800ceee:	d402      	bmi.n	800cef6 <_vfiprintf_r+0x2a>
 800cef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cef2:	f7fd fbd0 	bl	800a696 <__retarget_lock_acquire_recursive>
 800cef6:	89ab      	ldrh	r3, [r5, #12]
 800cef8:	071b      	lsls	r3, r3, #28
 800cefa:	d501      	bpl.n	800cf00 <_vfiprintf_r+0x34>
 800cefc:	692b      	ldr	r3, [r5, #16]
 800cefe:	b99b      	cbnz	r3, 800cf28 <_vfiprintf_r+0x5c>
 800cf00:	4629      	mov	r1, r5
 800cf02:	4630      	mov	r0, r6
 800cf04:	f7fd faf4 	bl	800a4f0 <__swsetup_r>
 800cf08:	b170      	cbz	r0, 800cf28 <_vfiprintf_r+0x5c>
 800cf0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf0c:	07dc      	lsls	r4, r3, #31
 800cf0e:	d504      	bpl.n	800cf1a <_vfiprintf_r+0x4e>
 800cf10:	f04f 30ff 	mov.w	r0, #4294967295
 800cf14:	b01d      	add	sp, #116	@ 0x74
 800cf16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf1a:	89ab      	ldrh	r3, [r5, #12]
 800cf1c:	0598      	lsls	r0, r3, #22
 800cf1e:	d4f7      	bmi.n	800cf10 <_vfiprintf_r+0x44>
 800cf20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf22:	f7fd fbb9 	bl	800a698 <__retarget_lock_release_recursive>
 800cf26:	e7f3      	b.n	800cf10 <_vfiprintf_r+0x44>
 800cf28:	2300      	movs	r3, #0
 800cf2a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf2c:	2320      	movs	r3, #32
 800cf2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cf32:	2330      	movs	r3, #48	@ 0x30
 800cf34:	f04f 0901 	mov.w	r9, #1
 800cf38:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf3c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d0e8 <_vfiprintf_r+0x21c>
 800cf40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cf44:	4623      	mov	r3, r4
 800cf46:	469a      	mov	sl, r3
 800cf48:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf4c:	b10a      	cbz	r2, 800cf52 <_vfiprintf_r+0x86>
 800cf4e:	2a25      	cmp	r2, #37	@ 0x25
 800cf50:	d1f9      	bne.n	800cf46 <_vfiprintf_r+0x7a>
 800cf52:	ebba 0b04 	subs.w	fp, sl, r4
 800cf56:	d00b      	beq.n	800cf70 <_vfiprintf_r+0xa4>
 800cf58:	465b      	mov	r3, fp
 800cf5a:	4622      	mov	r2, r4
 800cf5c:	4629      	mov	r1, r5
 800cf5e:	4630      	mov	r0, r6
 800cf60:	f7ff ffa1 	bl	800cea6 <__sfputs_r>
 800cf64:	3001      	adds	r0, #1
 800cf66:	f000 80a7 	beq.w	800d0b8 <_vfiprintf_r+0x1ec>
 800cf6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf6c:	445a      	add	r2, fp
 800cf6e:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf70:	f89a 3000 	ldrb.w	r3, [sl]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	f000 809f 	beq.w	800d0b8 <_vfiprintf_r+0x1ec>
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	f04f 32ff 	mov.w	r2, #4294967295
 800cf80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cf84:	f10a 0a01 	add.w	sl, sl, #1
 800cf88:	9304      	str	r3, [sp, #16]
 800cf8a:	9307      	str	r3, [sp, #28]
 800cf8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cf90:	931a      	str	r3, [sp, #104]	@ 0x68
 800cf92:	4654      	mov	r4, sl
 800cf94:	2205      	movs	r2, #5
 800cf96:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf9a:	4853      	ldr	r0, [pc, #332]	@ (800d0e8 <_vfiprintf_r+0x21c>)
 800cf9c:	f7fd fb7d 	bl	800a69a <memchr>
 800cfa0:	9a04      	ldr	r2, [sp, #16]
 800cfa2:	b9d8      	cbnz	r0, 800cfdc <_vfiprintf_r+0x110>
 800cfa4:	06d1      	lsls	r1, r2, #27
 800cfa6:	bf44      	itt	mi
 800cfa8:	2320      	movmi	r3, #32
 800cfaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cfae:	0713      	lsls	r3, r2, #28
 800cfb0:	bf44      	itt	mi
 800cfb2:	232b      	movmi	r3, #43	@ 0x2b
 800cfb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cfb8:	f89a 3000 	ldrb.w	r3, [sl]
 800cfbc:	2b2a      	cmp	r3, #42	@ 0x2a
 800cfbe:	d015      	beq.n	800cfec <_vfiprintf_r+0x120>
 800cfc0:	4654      	mov	r4, sl
 800cfc2:	2000      	movs	r0, #0
 800cfc4:	f04f 0c0a 	mov.w	ip, #10
 800cfc8:	9a07      	ldr	r2, [sp, #28]
 800cfca:	4621      	mov	r1, r4
 800cfcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cfd0:	3b30      	subs	r3, #48	@ 0x30
 800cfd2:	2b09      	cmp	r3, #9
 800cfd4:	d94b      	bls.n	800d06e <_vfiprintf_r+0x1a2>
 800cfd6:	b1b0      	cbz	r0, 800d006 <_vfiprintf_r+0x13a>
 800cfd8:	9207      	str	r2, [sp, #28]
 800cfda:	e014      	b.n	800d006 <_vfiprintf_r+0x13a>
 800cfdc:	eba0 0308 	sub.w	r3, r0, r8
 800cfe0:	fa09 f303 	lsl.w	r3, r9, r3
 800cfe4:	4313      	orrs	r3, r2
 800cfe6:	46a2      	mov	sl, r4
 800cfe8:	9304      	str	r3, [sp, #16]
 800cfea:	e7d2      	b.n	800cf92 <_vfiprintf_r+0xc6>
 800cfec:	9b03      	ldr	r3, [sp, #12]
 800cfee:	1d19      	adds	r1, r3, #4
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	9103      	str	r1, [sp, #12]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	bfbb      	ittet	lt
 800cff8:	425b      	neglt	r3, r3
 800cffa:	f042 0202 	orrlt.w	r2, r2, #2
 800cffe:	9307      	strge	r3, [sp, #28]
 800d000:	9307      	strlt	r3, [sp, #28]
 800d002:	bfb8      	it	lt
 800d004:	9204      	strlt	r2, [sp, #16]
 800d006:	7823      	ldrb	r3, [r4, #0]
 800d008:	2b2e      	cmp	r3, #46	@ 0x2e
 800d00a:	d10a      	bne.n	800d022 <_vfiprintf_r+0x156>
 800d00c:	7863      	ldrb	r3, [r4, #1]
 800d00e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d010:	d132      	bne.n	800d078 <_vfiprintf_r+0x1ac>
 800d012:	9b03      	ldr	r3, [sp, #12]
 800d014:	3402      	adds	r4, #2
 800d016:	1d1a      	adds	r2, r3, #4
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	9203      	str	r2, [sp, #12]
 800d01c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d020:	9305      	str	r3, [sp, #20]
 800d022:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d0ec <_vfiprintf_r+0x220>
 800d026:	2203      	movs	r2, #3
 800d028:	4650      	mov	r0, sl
 800d02a:	7821      	ldrb	r1, [r4, #0]
 800d02c:	f7fd fb35 	bl	800a69a <memchr>
 800d030:	b138      	cbz	r0, 800d042 <_vfiprintf_r+0x176>
 800d032:	2240      	movs	r2, #64	@ 0x40
 800d034:	9b04      	ldr	r3, [sp, #16]
 800d036:	eba0 000a 	sub.w	r0, r0, sl
 800d03a:	4082      	lsls	r2, r0
 800d03c:	4313      	orrs	r3, r2
 800d03e:	3401      	adds	r4, #1
 800d040:	9304      	str	r3, [sp, #16]
 800d042:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d046:	2206      	movs	r2, #6
 800d048:	4829      	ldr	r0, [pc, #164]	@ (800d0f0 <_vfiprintf_r+0x224>)
 800d04a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d04e:	f7fd fb24 	bl	800a69a <memchr>
 800d052:	2800      	cmp	r0, #0
 800d054:	d03f      	beq.n	800d0d6 <_vfiprintf_r+0x20a>
 800d056:	4b27      	ldr	r3, [pc, #156]	@ (800d0f4 <_vfiprintf_r+0x228>)
 800d058:	bb1b      	cbnz	r3, 800d0a2 <_vfiprintf_r+0x1d6>
 800d05a:	9b03      	ldr	r3, [sp, #12]
 800d05c:	3307      	adds	r3, #7
 800d05e:	f023 0307 	bic.w	r3, r3, #7
 800d062:	3308      	adds	r3, #8
 800d064:	9303      	str	r3, [sp, #12]
 800d066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d068:	443b      	add	r3, r7
 800d06a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d06c:	e76a      	b.n	800cf44 <_vfiprintf_r+0x78>
 800d06e:	460c      	mov	r4, r1
 800d070:	2001      	movs	r0, #1
 800d072:	fb0c 3202 	mla	r2, ip, r2, r3
 800d076:	e7a8      	b.n	800cfca <_vfiprintf_r+0xfe>
 800d078:	2300      	movs	r3, #0
 800d07a:	f04f 0c0a 	mov.w	ip, #10
 800d07e:	4619      	mov	r1, r3
 800d080:	3401      	adds	r4, #1
 800d082:	9305      	str	r3, [sp, #20]
 800d084:	4620      	mov	r0, r4
 800d086:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d08a:	3a30      	subs	r2, #48	@ 0x30
 800d08c:	2a09      	cmp	r2, #9
 800d08e:	d903      	bls.n	800d098 <_vfiprintf_r+0x1cc>
 800d090:	2b00      	cmp	r3, #0
 800d092:	d0c6      	beq.n	800d022 <_vfiprintf_r+0x156>
 800d094:	9105      	str	r1, [sp, #20]
 800d096:	e7c4      	b.n	800d022 <_vfiprintf_r+0x156>
 800d098:	4604      	mov	r4, r0
 800d09a:	2301      	movs	r3, #1
 800d09c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0a0:	e7f0      	b.n	800d084 <_vfiprintf_r+0x1b8>
 800d0a2:	ab03      	add	r3, sp, #12
 800d0a4:	9300      	str	r3, [sp, #0]
 800d0a6:	462a      	mov	r2, r5
 800d0a8:	4630      	mov	r0, r6
 800d0aa:	4b13      	ldr	r3, [pc, #76]	@ (800d0f8 <_vfiprintf_r+0x22c>)
 800d0ac:	a904      	add	r1, sp, #16
 800d0ae:	f7fc fa83 	bl	80095b8 <_printf_float>
 800d0b2:	4607      	mov	r7, r0
 800d0b4:	1c78      	adds	r0, r7, #1
 800d0b6:	d1d6      	bne.n	800d066 <_vfiprintf_r+0x19a>
 800d0b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d0ba:	07d9      	lsls	r1, r3, #31
 800d0bc:	d405      	bmi.n	800d0ca <_vfiprintf_r+0x1fe>
 800d0be:	89ab      	ldrh	r3, [r5, #12]
 800d0c0:	059a      	lsls	r2, r3, #22
 800d0c2:	d402      	bmi.n	800d0ca <_vfiprintf_r+0x1fe>
 800d0c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d0c6:	f7fd fae7 	bl	800a698 <__retarget_lock_release_recursive>
 800d0ca:	89ab      	ldrh	r3, [r5, #12]
 800d0cc:	065b      	lsls	r3, r3, #25
 800d0ce:	f53f af1f 	bmi.w	800cf10 <_vfiprintf_r+0x44>
 800d0d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d0d4:	e71e      	b.n	800cf14 <_vfiprintf_r+0x48>
 800d0d6:	ab03      	add	r3, sp, #12
 800d0d8:	9300      	str	r3, [sp, #0]
 800d0da:	462a      	mov	r2, r5
 800d0dc:	4630      	mov	r0, r6
 800d0de:	4b06      	ldr	r3, [pc, #24]	@ (800d0f8 <_vfiprintf_r+0x22c>)
 800d0e0:	a904      	add	r1, sp, #16
 800d0e2:	f7fc fd07 	bl	8009af4 <_printf_i>
 800d0e6:	e7e4      	b.n	800d0b2 <_vfiprintf_r+0x1e6>
 800d0e8:	0800f583 	.word	0x0800f583
 800d0ec:	0800f589 	.word	0x0800f589
 800d0f0:	0800f58d 	.word	0x0800f58d
 800d0f4:	080095b9 	.word	0x080095b9
 800d0f8:	0800cea7 	.word	0x0800cea7

0800d0fc <__sflush_r>:
 800d0fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d102:	0716      	lsls	r6, r2, #28
 800d104:	4605      	mov	r5, r0
 800d106:	460c      	mov	r4, r1
 800d108:	d454      	bmi.n	800d1b4 <__sflush_r+0xb8>
 800d10a:	684b      	ldr	r3, [r1, #4]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	dc02      	bgt.n	800d116 <__sflush_r+0x1a>
 800d110:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d112:	2b00      	cmp	r3, #0
 800d114:	dd48      	ble.n	800d1a8 <__sflush_r+0xac>
 800d116:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d118:	2e00      	cmp	r6, #0
 800d11a:	d045      	beq.n	800d1a8 <__sflush_r+0xac>
 800d11c:	2300      	movs	r3, #0
 800d11e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d122:	682f      	ldr	r7, [r5, #0]
 800d124:	6a21      	ldr	r1, [r4, #32]
 800d126:	602b      	str	r3, [r5, #0]
 800d128:	d030      	beq.n	800d18c <__sflush_r+0x90>
 800d12a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d12c:	89a3      	ldrh	r3, [r4, #12]
 800d12e:	0759      	lsls	r1, r3, #29
 800d130:	d505      	bpl.n	800d13e <__sflush_r+0x42>
 800d132:	6863      	ldr	r3, [r4, #4]
 800d134:	1ad2      	subs	r2, r2, r3
 800d136:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d138:	b10b      	cbz	r3, 800d13e <__sflush_r+0x42>
 800d13a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d13c:	1ad2      	subs	r2, r2, r3
 800d13e:	2300      	movs	r3, #0
 800d140:	4628      	mov	r0, r5
 800d142:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d144:	6a21      	ldr	r1, [r4, #32]
 800d146:	47b0      	blx	r6
 800d148:	1c43      	adds	r3, r0, #1
 800d14a:	89a3      	ldrh	r3, [r4, #12]
 800d14c:	d106      	bne.n	800d15c <__sflush_r+0x60>
 800d14e:	6829      	ldr	r1, [r5, #0]
 800d150:	291d      	cmp	r1, #29
 800d152:	d82b      	bhi.n	800d1ac <__sflush_r+0xb0>
 800d154:	4a28      	ldr	r2, [pc, #160]	@ (800d1f8 <__sflush_r+0xfc>)
 800d156:	40ca      	lsrs	r2, r1
 800d158:	07d6      	lsls	r6, r2, #31
 800d15a:	d527      	bpl.n	800d1ac <__sflush_r+0xb0>
 800d15c:	2200      	movs	r2, #0
 800d15e:	6062      	str	r2, [r4, #4]
 800d160:	6922      	ldr	r2, [r4, #16]
 800d162:	04d9      	lsls	r1, r3, #19
 800d164:	6022      	str	r2, [r4, #0]
 800d166:	d504      	bpl.n	800d172 <__sflush_r+0x76>
 800d168:	1c42      	adds	r2, r0, #1
 800d16a:	d101      	bne.n	800d170 <__sflush_r+0x74>
 800d16c:	682b      	ldr	r3, [r5, #0]
 800d16e:	b903      	cbnz	r3, 800d172 <__sflush_r+0x76>
 800d170:	6560      	str	r0, [r4, #84]	@ 0x54
 800d172:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d174:	602f      	str	r7, [r5, #0]
 800d176:	b1b9      	cbz	r1, 800d1a8 <__sflush_r+0xac>
 800d178:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d17c:	4299      	cmp	r1, r3
 800d17e:	d002      	beq.n	800d186 <__sflush_r+0x8a>
 800d180:	4628      	mov	r0, r5
 800d182:	f7fe f909 	bl	800b398 <_free_r>
 800d186:	2300      	movs	r3, #0
 800d188:	6363      	str	r3, [r4, #52]	@ 0x34
 800d18a:	e00d      	b.n	800d1a8 <__sflush_r+0xac>
 800d18c:	2301      	movs	r3, #1
 800d18e:	4628      	mov	r0, r5
 800d190:	47b0      	blx	r6
 800d192:	4602      	mov	r2, r0
 800d194:	1c50      	adds	r0, r2, #1
 800d196:	d1c9      	bne.n	800d12c <__sflush_r+0x30>
 800d198:	682b      	ldr	r3, [r5, #0]
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d0c6      	beq.n	800d12c <__sflush_r+0x30>
 800d19e:	2b1d      	cmp	r3, #29
 800d1a0:	d001      	beq.n	800d1a6 <__sflush_r+0xaa>
 800d1a2:	2b16      	cmp	r3, #22
 800d1a4:	d11d      	bne.n	800d1e2 <__sflush_r+0xe6>
 800d1a6:	602f      	str	r7, [r5, #0]
 800d1a8:	2000      	movs	r0, #0
 800d1aa:	e021      	b.n	800d1f0 <__sflush_r+0xf4>
 800d1ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1b0:	b21b      	sxth	r3, r3
 800d1b2:	e01a      	b.n	800d1ea <__sflush_r+0xee>
 800d1b4:	690f      	ldr	r7, [r1, #16]
 800d1b6:	2f00      	cmp	r7, #0
 800d1b8:	d0f6      	beq.n	800d1a8 <__sflush_r+0xac>
 800d1ba:	0793      	lsls	r3, r2, #30
 800d1bc:	bf18      	it	ne
 800d1be:	2300      	movne	r3, #0
 800d1c0:	680e      	ldr	r6, [r1, #0]
 800d1c2:	bf08      	it	eq
 800d1c4:	694b      	ldreq	r3, [r1, #20]
 800d1c6:	1bf6      	subs	r6, r6, r7
 800d1c8:	600f      	str	r7, [r1, #0]
 800d1ca:	608b      	str	r3, [r1, #8]
 800d1cc:	2e00      	cmp	r6, #0
 800d1ce:	ddeb      	ble.n	800d1a8 <__sflush_r+0xac>
 800d1d0:	4633      	mov	r3, r6
 800d1d2:	463a      	mov	r2, r7
 800d1d4:	4628      	mov	r0, r5
 800d1d6:	6a21      	ldr	r1, [r4, #32]
 800d1d8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d1dc:	47e0      	blx	ip
 800d1de:	2800      	cmp	r0, #0
 800d1e0:	dc07      	bgt.n	800d1f2 <__sflush_r+0xf6>
 800d1e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1ea:	f04f 30ff 	mov.w	r0, #4294967295
 800d1ee:	81a3      	strh	r3, [r4, #12]
 800d1f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d1f2:	4407      	add	r7, r0
 800d1f4:	1a36      	subs	r6, r6, r0
 800d1f6:	e7e9      	b.n	800d1cc <__sflush_r+0xd0>
 800d1f8:	20400001 	.word	0x20400001

0800d1fc <_fflush_r>:
 800d1fc:	b538      	push	{r3, r4, r5, lr}
 800d1fe:	690b      	ldr	r3, [r1, #16]
 800d200:	4605      	mov	r5, r0
 800d202:	460c      	mov	r4, r1
 800d204:	b913      	cbnz	r3, 800d20c <_fflush_r+0x10>
 800d206:	2500      	movs	r5, #0
 800d208:	4628      	mov	r0, r5
 800d20a:	bd38      	pop	{r3, r4, r5, pc}
 800d20c:	b118      	cbz	r0, 800d216 <_fflush_r+0x1a>
 800d20e:	6a03      	ldr	r3, [r0, #32]
 800d210:	b90b      	cbnz	r3, 800d216 <_fflush_r+0x1a>
 800d212:	f7fd f823 	bl	800a25c <__sinit>
 800d216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d0f3      	beq.n	800d206 <_fflush_r+0xa>
 800d21e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d220:	07d0      	lsls	r0, r2, #31
 800d222:	d404      	bmi.n	800d22e <_fflush_r+0x32>
 800d224:	0599      	lsls	r1, r3, #22
 800d226:	d402      	bmi.n	800d22e <_fflush_r+0x32>
 800d228:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d22a:	f7fd fa34 	bl	800a696 <__retarget_lock_acquire_recursive>
 800d22e:	4628      	mov	r0, r5
 800d230:	4621      	mov	r1, r4
 800d232:	f7ff ff63 	bl	800d0fc <__sflush_r>
 800d236:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d238:	4605      	mov	r5, r0
 800d23a:	07da      	lsls	r2, r3, #31
 800d23c:	d4e4      	bmi.n	800d208 <_fflush_r+0xc>
 800d23e:	89a3      	ldrh	r3, [r4, #12]
 800d240:	059b      	lsls	r3, r3, #22
 800d242:	d4e1      	bmi.n	800d208 <_fflush_r+0xc>
 800d244:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d246:	f7fd fa27 	bl	800a698 <__retarget_lock_release_recursive>
 800d24a:	e7dd      	b.n	800d208 <_fflush_r+0xc>

0800d24c <__swhatbuf_r>:
 800d24c:	b570      	push	{r4, r5, r6, lr}
 800d24e:	460c      	mov	r4, r1
 800d250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d254:	4615      	mov	r5, r2
 800d256:	2900      	cmp	r1, #0
 800d258:	461e      	mov	r6, r3
 800d25a:	b096      	sub	sp, #88	@ 0x58
 800d25c:	da0c      	bge.n	800d278 <__swhatbuf_r+0x2c>
 800d25e:	89a3      	ldrh	r3, [r4, #12]
 800d260:	2100      	movs	r1, #0
 800d262:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d266:	bf14      	ite	ne
 800d268:	2340      	movne	r3, #64	@ 0x40
 800d26a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d26e:	2000      	movs	r0, #0
 800d270:	6031      	str	r1, [r6, #0]
 800d272:	602b      	str	r3, [r5, #0]
 800d274:	b016      	add	sp, #88	@ 0x58
 800d276:	bd70      	pop	{r4, r5, r6, pc}
 800d278:	466a      	mov	r2, sp
 800d27a:	f000 f875 	bl	800d368 <_fstat_r>
 800d27e:	2800      	cmp	r0, #0
 800d280:	dbed      	blt.n	800d25e <__swhatbuf_r+0x12>
 800d282:	9901      	ldr	r1, [sp, #4]
 800d284:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d288:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d28c:	4259      	negs	r1, r3
 800d28e:	4159      	adcs	r1, r3
 800d290:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d294:	e7eb      	b.n	800d26e <__swhatbuf_r+0x22>

0800d296 <__smakebuf_r>:
 800d296:	898b      	ldrh	r3, [r1, #12]
 800d298:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d29a:	079d      	lsls	r5, r3, #30
 800d29c:	4606      	mov	r6, r0
 800d29e:	460c      	mov	r4, r1
 800d2a0:	d507      	bpl.n	800d2b2 <__smakebuf_r+0x1c>
 800d2a2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d2a6:	6023      	str	r3, [r4, #0]
 800d2a8:	6123      	str	r3, [r4, #16]
 800d2aa:	2301      	movs	r3, #1
 800d2ac:	6163      	str	r3, [r4, #20]
 800d2ae:	b003      	add	sp, #12
 800d2b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2b2:	466a      	mov	r2, sp
 800d2b4:	ab01      	add	r3, sp, #4
 800d2b6:	f7ff ffc9 	bl	800d24c <__swhatbuf_r>
 800d2ba:	9f00      	ldr	r7, [sp, #0]
 800d2bc:	4605      	mov	r5, r0
 800d2be:	4639      	mov	r1, r7
 800d2c0:	4630      	mov	r0, r6
 800d2c2:	f7fe f8db 	bl	800b47c <_malloc_r>
 800d2c6:	b948      	cbnz	r0, 800d2dc <__smakebuf_r+0x46>
 800d2c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2cc:	059a      	lsls	r2, r3, #22
 800d2ce:	d4ee      	bmi.n	800d2ae <__smakebuf_r+0x18>
 800d2d0:	f023 0303 	bic.w	r3, r3, #3
 800d2d4:	f043 0302 	orr.w	r3, r3, #2
 800d2d8:	81a3      	strh	r3, [r4, #12]
 800d2da:	e7e2      	b.n	800d2a2 <__smakebuf_r+0xc>
 800d2dc:	89a3      	ldrh	r3, [r4, #12]
 800d2de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d2e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d2e6:	81a3      	strh	r3, [r4, #12]
 800d2e8:	9b01      	ldr	r3, [sp, #4]
 800d2ea:	6020      	str	r0, [r4, #0]
 800d2ec:	b15b      	cbz	r3, 800d306 <__smakebuf_r+0x70>
 800d2ee:	4630      	mov	r0, r6
 800d2f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d2f4:	f000 f84a 	bl	800d38c <_isatty_r>
 800d2f8:	b128      	cbz	r0, 800d306 <__smakebuf_r+0x70>
 800d2fa:	89a3      	ldrh	r3, [r4, #12]
 800d2fc:	f023 0303 	bic.w	r3, r3, #3
 800d300:	f043 0301 	orr.w	r3, r3, #1
 800d304:	81a3      	strh	r3, [r4, #12]
 800d306:	89a3      	ldrh	r3, [r4, #12]
 800d308:	431d      	orrs	r5, r3
 800d30a:	81a5      	strh	r5, [r4, #12]
 800d30c:	e7cf      	b.n	800d2ae <__smakebuf_r+0x18>

0800d30e <memmove>:
 800d30e:	4288      	cmp	r0, r1
 800d310:	b510      	push	{r4, lr}
 800d312:	eb01 0402 	add.w	r4, r1, r2
 800d316:	d902      	bls.n	800d31e <memmove+0x10>
 800d318:	4284      	cmp	r4, r0
 800d31a:	4623      	mov	r3, r4
 800d31c:	d807      	bhi.n	800d32e <memmove+0x20>
 800d31e:	1e43      	subs	r3, r0, #1
 800d320:	42a1      	cmp	r1, r4
 800d322:	d008      	beq.n	800d336 <memmove+0x28>
 800d324:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d328:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d32c:	e7f8      	b.n	800d320 <memmove+0x12>
 800d32e:	4601      	mov	r1, r0
 800d330:	4402      	add	r2, r0
 800d332:	428a      	cmp	r2, r1
 800d334:	d100      	bne.n	800d338 <memmove+0x2a>
 800d336:	bd10      	pop	{r4, pc}
 800d338:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d33c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d340:	e7f7      	b.n	800d332 <memmove+0x24>

0800d342 <strncmp>:
 800d342:	b510      	push	{r4, lr}
 800d344:	b16a      	cbz	r2, 800d362 <strncmp+0x20>
 800d346:	3901      	subs	r1, #1
 800d348:	1884      	adds	r4, r0, r2
 800d34a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d34e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d352:	429a      	cmp	r2, r3
 800d354:	d103      	bne.n	800d35e <strncmp+0x1c>
 800d356:	42a0      	cmp	r0, r4
 800d358:	d001      	beq.n	800d35e <strncmp+0x1c>
 800d35a:	2a00      	cmp	r2, #0
 800d35c:	d1f5      	bne.n	800d34a <strncmp+0x8>
 800d35e:	1ad0      	subs	r0, r2, r3
 800d360:	bd10      	pop	{r4, pc}
 800d362:	4610      	mov	r0, r2
 800d364:	e7fc      	b.n	800d360 <strncmp+0x1e>
	...

0800d368 <_fstat_r>:
 800d368:	b538      	push	{r3, r4, r5, lr}
 800d36a:	2300      	movs	r3, #0
 800d36c:	4d06      	ldr	r5, [pc, #24]	@ (800d388 <_fstat_r+0x20>)
 800d36e:	4604      	mov	r4, r0
 800d370:	4608      	mov	r0, r1
 800d372:	4611      	mov	r1, r2
 800d374:	602b      	str	r3, [r5, #0]
 800d376:	f7f5 fb49 	bl	8002a0c <_fstat>
 800d37a:	1c43      	adds	r3, r0, #1
 800d37c:	d102      	bne.n	800d384 <_fstat_r+0x1c>
 800d37e:	682b      	ldr	r3, [r5, #0]
 800d380:	b103      	cbz	r3, 800d384 <_fstat_r+0x1c>
 800d382:	6023      	str	r3, [r4, #0]
 800d384:	bd38      	pop	{r3, r4, r5, pc}
 800d386:	bf00      	nop
 800d388:	200013b8 	.word	0x200013b8

0800d38c <_isatty_r>:
 800d38c:	b538      	push	{r3, r4, r5, lr}
 800d38e:	2300      	movs	r3, #0
 800d390:	4d05      	ldr	r5, [pc, #20]	@ (800d3a8 <_isatty_r+0x1c>)
 800d392:	4604      	mov	r4, r0
 800d394:	4608      	mov	r0, r1
 800d396:	602b      	str	r3, [r5, #0]
 800d398:	f7f5 fb47 	bl	8002a2a <_isatty>
 800d39c:	1c43      	adds	r3, r0, #1
 800d39e:	d102      	bne.n	800d3a6 <_isatty_r+0x1a>
 800d3a0:	682b      	ldr	r3, [r5, #0]
 800d3a2:	b103      	cbz	r3, 800d3a6 <_isatty_r+0x1a>
 800d3a4:	6023      	str	r3, [r4, #0]
 800d3a6:	bd38      	pop	{r3, r4, r5, pc}
 800d3a8:	200013b8 	.word	0x200013b8

0800d3ac <_sbrk_r>:
 800d3ac:	b538      	push	{r3, r4, r5, lr}
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	4d05      	ldr	r5, [pc, #20]	@ (800d3c8 <_sbrk_r+0x1c>)
 800d3b2:	4604      	mov	r4, r0
 800d3b4:	4608      	mov	r0, r1
 800d3b6:	602b      	str	r3, [r5, #0]
 800d3b8:	f7f5 fb4e 	bl	8002a58 <_sbrk>
 800d3bc:	1c43      	adds	r3, r0, #1
 800d3be:	d102      	bne.n	800d3c6 <_sbrk_r+0x1a>
 800d3c0:	682b      	ldr	r3, [r5, #0]
 800d3c2:	b103      	cbz	r3, 800d3c6 <_sbrk_r+0x1a>
 800d3c4:	6023      	str	r3, [r4, #0]
 800d3c6:	bd38      	pop	{r3, r4, r5, pc}
 800d3c8:	200013b8 	.word	0x200013b8

0800d3cc <nan>:
 800d3cc:	2000      	movs	r0, #0
 800d3ce:	4901      	ldr	r1, [pc, #4]	@ (800d3d4 <nan+0x8>)
 800d3d0:	4770      	bx	lr
 800d3d2:	bf00      	nop
 800d3d4:	7ff80000 	.word	0x7ff80000

0800d3d8 <__assert_func>:
 800d3d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d3da:	4614      	mov	r4, r2
 800d3dc:	461a      	mov	r2, r3
 800d3de:	4b09      	ldr	r3, [pc, #36]	@ (800d404 <__assert_func+0x2c>)
 800d3e0:	4605      	mov	r5, r0
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	68d8      	ldr	r0, [r3, #12]
 800d3e6:	b14c      	cbz	r4, 800d3fc <__assert_func+0x24>
 800d3e8:	4b07      	ldr	r3, [pc, #28]	@ (800d408 <__assert_func+0x30>)
 800d3ea:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d3ee:	9100      	str	r1, [sp, #0]
 800d3f0:	462b      	mov	r3, r5
 800d3f2:	4906      	ldr	r1, [pc, #24]	@ (800d40c <__assert_func+0x34>)
 800d3f4:	f000 fba8 	bl	800db48 <fiprintf>
 800d3f8:	f000 fbb8 	bl	800db6c <abort>
 800d3fc:	4b04      	ldr	r3, [pc, #16]	@ (800d410 <__assert_func+0x38>)
 800d3fe:	461c      	mov	r4, r3
 800d400:	e7f3      	b.n	800d3ea <__assert_func+0x12>
 800d402:	bf00      	nop
 800d404:	20000030 	.word	0x20000030
 800d408:	0800f59c 	.word	0x0800f59c
 800d40c:	0800f5a9 	.word	0x0800f5a9
 800d410:	0800f5d7 	.word	0x0800f5d7

0800d414 <_calloc_r>:
 800d414:	b570      	push	{r4, r5, r6, lr}
 800d416:	fba1 5402 	umull	r5, r4, r1, r2
 800d41a:	b934      	cbnz	r4, 800d42a <_calloc_r+0x16>
 800d41c:	4629      	mov	r1, r5
 800d41e:	f7fe f82d 	bl	800b47c <_malloc_r>
 800d422:	4606      	mov	r6, r0
 800d424:	b928      	cbnz	r0, 800d432 <_calloc_r+0x1e>
 800d426:	4630      	mov	r0, r6
 800d428:	bd70      	pop	{r4, r5, r6, pc}
 800d42a:	220c      	movs	r2, #12
 800d42c:	2600      	movs	r6, #0
 800d42e:	6002      	str	r2, [r0, #0]
 800d430:	e7f9      	b.n	800d426 <_calloc_r+0x12>
 800d432:	462a      	mov	r2, r5
 800d434:	4621      	mov	r1, r4
 800d436:	f7fd f8b1 	bl	800a59c <memset>
 800d43a:	e7f4      	b.n	800d426 <_calloc_r+0x12>

0800d43c <rshift>:
 800d43c:	6903      	ldr	r3, [r0, #16]
 800d43e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d442:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d446:	f100 0414 	add.w	r4, r0, #20
 800d44a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d44e:	dd46      	ble.n	800d4de <rshift+0xa2>
 800d450:	f011 011f 	ands.w	r1, r1, #31
 800d454:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d458:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d45c:	d10c      	bne.n	800d478 <rshift+0x3c>
 800d45e:	4629      	mov	r1, r5
 800d460:	f100 0710 	add.w	r7, r0, #16
 800d464:	42b1      	cmp	r1, r6
 800d466:	d335      	bcc.n	800d4d4 <rshift+0x98>
 800d468:	1a9b      	subs	r3, r3, r2
 800d46a:	009b      	lsls	r3, r3, #2
 800d46c:	1eea      	subs	r2, r5, #3
 800d46e:	4296      	cmp	r6, r2
 800d470:	bf38      	it	cc
 800d472:	2300      	movcc	r3, #0
 800d474:	4423      	add	r3, r4
 800d476:	e015      	b.n	800d4a4 <rshift+0x68>
 800d478:	46a1      	mov	r9, r4
 800d47a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d47e:	f1c1 0820 	rsb	r8, r1, #32
 800d482:	40cf      	lsrs	r7, r1
 800d484:	f105 0e04 	add.w	lr, r5, #4
 800d488:	4576      	cmp	r6, lr
 800d48a:	46f4      	mov	ip, lr
 800d48c:	d816      	bhi.n	800d4bc <rshift+0x80>
 800d48e:	1a9a      	subs	r2, r3, r2
 800d490:	0092      	lsls	r2, r2, #2
 800d492:	3a04      	subs	r2, #4
 800d494:	3501      	adds	r5, #1
 800d496:	42ae      	cmp	r6, r5
 800d498:	bf38      	it	cc
 800d49a:	2200      	movcc	r2, #0
 800d49c:	18a3      	adds	r3, r4, r2
 800d49e:	50a7      	str	r7, [r4, r2]
 800d4a0:	b107      	cbz	r7, 800d4a4 <rshift+0x68>
 800d4a2:	3304      	adds	r3, #4
 800d4a4:	42a3      	cmp	r3, r4
 800d4a6:	eba3 0204 	sub.w	r2, r3, r4
 800d4aa:	bf08      	it	eq
 800d4ac:	2300      	moveq	r3, #0
 800d4ae:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d4b2:	6102      	str	r2, [r0, #16]
 800d4b4:	bf08      	it	eq
 800d4b6:	6143      	streq	r3, [r0, #20]
 800d4b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d4bc:	f8dc c000 	ldr.w	ip, [ip]
 800d4c0:	fa0c fc08 	lsl.w	ip, ip, r8
 800d4c4:	ea4c 0707 	orr.w	r7, ip, r7
 800d4c8:	f849 7b04 	str.w	r7, [r9], #4
 800d4cc:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d4d0:	40cf      	lsrs	r7, r1
 800d4d2:	e7d9      	b.n	800d488 <rshift+0x4c>
 800d4d4:	f851 cb04 	ldr.w	ip, [r1], #4
 800d4d8:	f847 cf04 	str.w	ip, [r7, #4]!
 800d4dc:	e7c2      	b.n	800d464 <rshift+0x28>
 800d4de:	4623      	mov	r3, r4
 800d4e0:	e7e0      	b.n	800d4a4 <rshift+0x68>

0800d4e2 <__hexdig_fun>:
 800d4e2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d4e6:	2b09      	cmp	r3, #9
 800d4e8:	d802      	bhi.n	800d4f0 <__hexdig_fun+0xe>
 800d4ea:	3820      	subs	r0, #32
 800d4ec:	b2c0      	uxtb	r0, r0
 800d4ee:	4770      	bx	lr
 800d4f0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d4f4:	2b05      	cmp	r3, #5
 800d4f6:	d801      	bhi.n	800d4fc <__hexdig_fun+0x1a>
 800d4f8:	3847      	subs	r0, #71	@ 0x47
 800d4fa:	e7f7      	b.n	800d4ec <__hexdig_fun+0xa>
 800d4fc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d500:	2b05      	cmp	r3, #5
 800d502:	d801      	bhi.n	800d508 <__hexdig_fun+0x26>
 800d504:	3827      	subs	r0, #39	@ 0x27
 800d506:	e7f1      	b.n	800d4ec <__hexdig_fun+0xa>
 800d508:	2000      	movs	r0, #0
 800d50a:	4770      	bx	lr

0800d50c <__gethex>:
 800d50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d510:	468a      	mov	sl, r1
 800d512:	4690      	mov	r8, r2
 800d514:	b085      	sub	sp, #20
 800d516:	9302      	str	r3, [sp, #8]
 800d518:	680b      	ldr	r3, [r1, #0]
 800d51a:	9001      	str	r0, [sp, #4]
 800d51c:	1c9c      	adds	r4, r3, #2
 800d51e:	46a1      	mov	r9, r4
 800d520:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d524:	2830      	cmp	r0, #48	@ 0x30
 800d526:	d0fa      	beq.n	800d51e <__gethex+0x12>
 800d528:	eba9 0303 	sub.w	r3, r9, r3
 800d52c:	f1a3 0b02 	sub.w	fp, r3, #2
 800d530:	f7ff ffd7 	bl	800d4e2 <__hexdig_fun>
 800d534:	4605      	mov	r5, r0
 800d536:	2800      	cmp	r0, #0
 800d538:	d168      	bne.n	800d60c <__gethex+0x100>
 800d53a:	2201      	movs	r2, #1
 800d53c:	4648      	mov	r0, r9
 800d53e:	499f      	ldr	r1, [pc, #636]	@ (800d7bc <__gethex+0x2b0>)
 800d540:	f7ff feff 	bl	800d342 <strncmp>
 800d544:	4607      	mov	r7, r0
 800d546:	2800      	cmp	r0, #0
 800d548:	d167      	bne.n	800d61a <__gethex+0x10e>
 800d54a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d54e:	4626      	mov	r6, r4
 800d550:	f7ff ffc7 	bl	800d4e2 <__hexdig_fun>
 800d554:	2800      	cmp	r0, #0
 800d556:	d062      	beq.n	800d61e <__gethex+0x112>
 800d558:	4623      	mov	r3, r4
 800d55a:	7818      	ldrb	r0, [r3, #0]
 800d55c:	4699      	mov	r9, r3
 800d55e:	2830      	cmp	r0, #48	@ 0x30
 800d560:	f103 0301 	add.w	r3, r3, #1
 800d564:	d0f9      	beq.n	800d55a <__gethex+0x4e>
 800d566:	f7ff ffbc 	bl	800d4e2 <__hexdig_fun>
 800d56a:	fab0 f580 	clz	r5, r0
 800d56e:	f04f 0b01 	mov.w	fp, #1
 800d572:	096d      	lsrs	r5, r5, #5
 800d574:	464a      	mov	r2, r9
 800d576:	4616      	mov	r6, r2
 800d578:	7830      	ldrb	r0, [r6, #0]
 800d57a:	3201      	adds	r2, #1
 800d57c:	f7ff ffb1 	bl	800d4e2 <__hexdig_fun>
 800d580:	2800      	cmp	r0, #0
 800d582:	d1f8      	bne.n	800d576 <__gethex+0x6a>
 800d584:	2201      	movs	r2, #1
 800d586:	4630      	mov	r0, r6
 800d588:	498c      	ldr	r1, [pc, #560]	@ (800d7bc <__gethex+0x2b0>)
 800d58a:	f7ff feda 	bl	800d342 <strncmp>
 800d58e:	2800      	cmp	r0, #0
 800d590:	d13f      	bne.n	800d612 <__gethex+0x106>
 800d592:	b944      	cbnz	r4, 800d5a6 <__gethex+0x9a>
 800d594:	1c74      	adds	r4, r6, #1
 800d596:	4622      	mov	r2, r4
 800d598:	4616      	mov	r6, r2
 800d59a:	7830      	ldrb	r0, [r6, #0]
 800d59c:	3201      	adds	r2, #1
 800d59e:	f7ff ffa0 	bl	800d4e2 <__hexdig_fun>
 800d5a2:	2800      	cmp	r0, #0
 800d5a4:	d1f8      	bne.n	800d598 <__gethex+0x8c>
 800d5a6:	1ba4      	subs	r4, r4, r6
 800d5a8:	00a7      	lsls	r7, r4, #2
 800d5aa:	7833      	ldrb	r3, [r6, #0]
 800d5ac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d5b0:	2b50      	cmp	r3, #80	@ 0x50
 800d5b2:	d13e      	bne.n	800d632 <__gethex+0x126>
 800d5b4:	7873      	ldrb	r3, [r6, #1]
 800d5b6:	2b2b      	cmp	r3, #43	@ 0x2b
 800d5b8:	d033      	beq.n	800d622 <__gethex+0x116>
 800d5ba:	2b2d      	cmp	r3, #45	@ 0x2d
 800d5bc:	d034      	beq.n	800d628 <__gethex+0x11c>
 800d5be:	2400      	movs	r4, #0
 800d5c0:	1c71      	adds	r1, r6, #1
 800d5c2:	7808      	ldrb	r0, [r1, #0]
 800d5c4:	f7ff ff8d 	bl	800d4e2 <__hexdig_fun>
 800d5c8:	1e43      	subs	r3, r0, #1
 800d5ca:	b2db      	uxtb	r3, r3
 800d5cc:	2b18      	cmp	r3, #24
 800d5ce:	d830      	bhi.n	800d632 <__gethex+0x126>
 800d5d0:	f1a0 0210 	sub.w	r2, r0, #16
 800d5d4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d5d8:	f7ff ff83 	bl	800d4e2 <__hexdig_fun>
 800d5dc:	f100 3cff 	add.w	ip, r0, #4294967295
 800d5e0:	fa5f fc8c 	uxtb.w	ip, ip
 800d5e4:	f1bc 0f18 	cmp.w	ip, #24
 800d5e8:	f04f 030a 	mov.w	r3, #10
 800d5ec:	d91e      	bls.n	800d62c <__gethex+0x120>
 800d5ee:	b104      	cbz	r4, 800d5f2 <__gethex+0xe6>
 800d5f0:	4252      	negs	r2, r2
 800d5f2:	4417      	add	r7, r2
 800d5f4:	f8ca 1000 	str.w	r1, [sl]
 800d5f8:	b1ed      	cbz	r5, 800d636 <__gethex+0x12a>
 800d5fa:	f1bb 0f00 	cmp.w	fp, #0
 800d5fe:	bf0c      	ite	eq
 800d600:	2506      	moveq	r5, #6
 800d602:	2500      	movne	r5, #0
 800d604:	4628      	mov	r0, r5
 800d606:	b005      	add	sp, #20
 800d608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d60c:	2500      	movs	r5, #0
 800d60e:	462c      	mov	r4, r5
 800d610:	e7b0      	b.n	800d574 <__gethex+0x68>
 800d612:	2c00      	cmp	r4, #0
 800d614:	d1c7      	bne.n	800d5a6 <__gethex+0x9a>
 800d616:	4627      	mov	r7, r4
 800d618:	e7c7      	b.n	800d5aa <__gethex+0x9e>
 800d61a:	464e      	mov	r6, r9
 800d61c:	462f      	mov	r7, r5
 800d61e:	2501      	movs	r5, #1
 800d620:	e7c3      	b.n	800d5aa <__gethex+0x9e>
 800d622:	2400      	movs	r4, #0
 800d624:	1cb1      	adds	r1, r6, #2
 800d626:	e7cc      	b.n	800d5c2 <__gethex+0xb6>
 800d628:	2401      	movs	r4, #1
 800d62a:	e7fb      	b.n	800d624 <__gethex+0x118>
 800d62c:	fb03 0002 	mla	r0, r3, r2, r0
 800d630:	e7ce      	b.n	800d5d0 <__gethex+0xc4>
 800d632:	4631      	mov	r1, r6
 800d634:	e7de      	b.n	800d5f4 <__gethex+0xe8>
 800d636:	4629      	mov	r1, r5
 800d638:	eba6 0309 	sub.w	r3, r6, r9
 800d63c:	3b01      	subs	r3, #1
 800d63e:	2b07      	cmp	r3, #7
 800d640:	dc0a      	bgt.n	800d658 <__gethex+0x14c>
 800d642:	9801      	ldr	r0, [sp, #4]
 800d644:	f7fd ffa6 	bl	800b594 <_Balloc>
 800d648:	4604      	mov	r4, r0
 800d64a:	b940      	cbnz	r0, 800d65e <__gethex+0x152>
 800d64c:	4602      	mov	r2, r0
 800d64e:	21e4      	movs	r1, #228	@ 0xe4
 800d650:	4b5b      	ldr	r3, [pc, #364]	@ (800d7c0 <__gethex+0x2b4>)
 800d652:	485c      	ldr	r0, [pc, #368]	@ (800d7c4 <__gethex+0x2b8>)
 800d654:	f7ff fec0 	bl	800d3d8 <__assert_func>
 800d658:	3101      	adds	r1, #1
 800d65a:	105b      	asrs	r3, r3, #1
 800d65c:	e7ef      	b.n	800d63e <__gethex+0x132>
 800d65e:	2300      	movs	r3, #0
 800d660:	f100 0a14 	add.w	sl, r0, #20
 800d664:	4655      	mov	r5, sl
 800d666:	469b      	mov	fp, r3
 800d668:	45b1      	cmp	r9, r6
 800d66a:	d337      	bcc.n	800d6dc <__gethex+0x1d0>
 800d66c:	f845 bb04 	str.w	fp, [r5], #4
 800d670:	eba5 050a 	sub.w	r5, r5, sl
 800d674:	10ad      	asrs	r5, r5, #2
 800d676:	6125      	str	r5, [r4, #16]
 800d678:	4658      	mov	r0, fp
 800d67a:	f7fe f87d 	bl	800b778 <__hi0bits>
 800d67e:	016d      	lsls	r5, r5, #5
 800d680:	f8d8 6000 	ldr.w	r6, [r8]
 800d684:	1a2d      	subs	r5, r5, r0
 800d686:	42b5      	cmp	r5, r6
 800d688:	dd54      	ble.n	800d734 <__gethex+0x228>
 800d68a:	1bad      	subs	r5, r5, r6
 800d68c:	4629      	mov	r1, r5
 800d68e:	4620      	mov	r0, r4
 800d690:	f7fe fbff 	bl	800be92 <__any_on>
 800d694:	4681      	mov	r9, r0
 800d696:	b178      	cbz	r0, 800d6b8 <__gethex+0x1ac>
 800d698:	f04f 0901 	mov.w	r9, #1
 800d69c:	1e6b      	subs	r3, r5, #1
 800d69e:	1159      	asrs	r1, r3, #5
 800d6a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d6a4:	f003 021f 	and.w	r2, r3, #31
 800d6a8:	fa09 f202 	lsl.w	r2, r9, r2
 800d6ac:	420a      	tst	r2, r1
 800d6ae:	d003      	beq.n	800d6b8 <__gethex+0x1ac>
 800d6b0:	454b      	cmp	r3, r9
 800d6b2:	dc36      	bgt.n	800d722 <__gethex+0x216>
 800d6b4:	f04f 0902 	mov.w	r9, #2
 800d6b8:	4629      	mov	r1, r5
 800d6ba:	4620      	mov	r0, r4
 800d6bc:	f7ff febe 	bl	800d43c <rshift>
 800d6c0:	442f      	add	r7, r5
 800d6c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d6c6:	42bb      	cmp	r3, r7
 800d6c8:	da42      	bge.n	800d750 <__gethex+0x244>
 800d6ca:	4621      	mov	r1, r4
 800d6cc:	9801      	ldr	r0, [sp, #4]
 800d6ce:	f7fd ffa1 	bl	800b614 <_Bfree>
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d6d6:	25a3      	movs	r5, #163	@ 0xa3
 800d6d8:	6013      	str	r3, [r2, #0]
 800d6da:	e793      	b.n	800d604 <__gethex+0xf8>
 800d6dc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d6e0:	2a2e      	cmp	r2, #46	@ 0x2e
 800d6e2:	d012      	beq.n	800d70a <__gethex+0x1fe>
 800d6e4:	2b20      	cmp	r3, #32
 800d6e6:	d104      	bne.n	800d6f2 <__gethex+0x1e6>
 800d6e8:	f845 bb04 	str.w	fp, [r5], #4
 800d6ec:	f04f 0b00 	mov.w	fp, #0
 800d6f0:	465b      	mov	r3, fp
 800d6f2:	7830      	ldrb	r0, [r6, #0]
 800d6f4:	9303      	str	r3, [sp, #12]
 800d6f6:	f7ff fef4 	bl	800d4e2 <__hexdig_fun>
 800d6fa:	9b03      	ldr	r3, [sp, #12]
 800d6fc:	f000 000f 	and.w	r0, r0, #15
 800d700:	4098      	lsls	r0, r3
 800d702:	ea4b 0b00 	orr.w	fp, fp, r0
 800d706:	3304      	adds	r3, #4
 800d708:	e7ae      	b.n	800d668 <__gethex+0x15c>
 800d70a:	45b1      	cmp	r9, r6
 800d70c:	d8ea      	bhi.n	800d6e4 <__gethex+0x1d8>
 800d70e:	2201      	movs	r2, #1
 800d710:	4630      	mov	r0, r6
 800d712:	492a      	ldr	r1, [pc, #168]	@ (800d7bc <__gethex+0x2b0>)
 800d714:	9303      	str	r3, [sp, #12]
 800d716:	f7ff fe14 	bl	800d342 <strncmp>
 800d71a:	9b03      	ldr	r3, [sp, #12]
 800d71c:	2800      	cmp	r0, #0
 800d71e:	d1e1      	bne.n	800d6e4 <__gethex+0x1d8>
 800d720:	e7a2      	b.n	800d668 <__gethex+0x15c>
 800d722:	4620      	mov	r0, r4
 800d724:	1ea9      	subs	r1, r5, #2
 800d726:	f7fe fbb4 	bl	800be92 <__any_on>
 800d72a:	2800      	cmp	r0, #0
 800d72c:	d0c2      	beq.n	800d6b4 <__gethex+0x1a8>
 800d72e:	f04f 0903 	mov.w	r9, #3
 800d732:	e7c1      	b.n	800d6b8 <__gethex+0x1ac>
 800d734:	da09      	bge.n	800d74a <__gethex+0x23e>
 800d736:	1b75      	subs	r5, r6, r5
 800d738:	4621      	mov	r1, r4
 800d73a:	462a      	mov	r2, r5
 800d73c:	9801      	ldr	r0, [sp, #4]
 800d73e:	f7fe f979 	bl	800ba34 <__lshift>
 800d742:	4604      	mov	r4, r0
 800d744:	1b7f      	subs	r7, r7, r5
 800d746:	f100 0a14 	add.w	sl, r0, #20
 800d74a:	f04f 0900 	mov.w	r9, #0
 800d74e:	e7b8      	b.n	800d6c2 <__gethex+0x1b6>
 800d750:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d754:	42bd      	cmp	r5, r7
 800d756:	dd6f      	ble.n	800d838 <__gethex+0x32c>
 800d758:	1bed      	subs	r5, r5, r7
 800d75a:	42ae      	cmp	r6, r5
 800d75c:	dc34      	bgt.n	800d7c8 <__gethex+0x2bc>
 800d75e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d762:	2b02      	cmp	r3, #2
 800d764:	d022      	beq.n	800d7ac <__gethex+0x2a0>
 800d766:	2b03      	cmp	r3, #3
 800d768:	d024      	beq.n	800d7b4 <__gethex+0x2a8>
 800d76a:	2b01      	cmp	r3, #1
 800d76c:	d115      	bne.n	800d79a <__gethex+0x28e>
 800d76e:	42ae      	cmp	r6, r5
 800d770:	d113      	bne.n	800d79a <__gethex+0x28e>
 800d772:	2e01      	cmp	r6, #1
 800d774:	d10b      	bne.n	800d78e <__gethex+0x282>
 800d776:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d77a:	9a02      	ldr	r2, [sp, #8]
 800d77c:	2562      	movs	r5, #98	@ 0x62
 800d77e:	6013      	str	r3, [r2, #0]
 800d780:	2301      	movs	r3, #1
 800d782:	6123      	str	r3, [r4, #16]
 800d784:	f8ca 3000 	str.w	r3, [sl]
 800d788:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d78a:	601c      	str	r4, [r3, #0]
 800d78c:	e73a      	b.n	800d604 <__gethex+0xf8>
 800d78e:	4620      	mov	r0, r4
 800d790:	1e71      	subs	r1, r6, #1
 800d792:	f7fe fb7e 	bl	800be92 <__any_on>
 800d796:	2800      	cmp	r0, #0
 800d798:	d1ed      	bne.n	800d776 <__gethex+0x26a>
 800d79a:	4621      	mov	r1, r4
 800d79c:	9801      	ldr	r0, [sp, #4]
 800d79e:	f7fd ff39 	bl	800b614 <_Bfree>
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d7a6:	2550      	movs	r5, #80	@ 0x50
 800d7a8:	6013      	str	r3, [r2, #0]
 800d7aa:	e72b      	b.n	800d604 <__gethex+0xf8>
 800d7ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d1f3      	bne.n	800d79a <__gethex+0x28e>
 800d7b2:	e7e0      	b.n	800d776 <__gethex+0x26a>
 800d7b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d1dd      	bne.n	800d776 <__gethex+0x26a>
 800d7ba:	e7ee      	b.n	800d79a <__gethex+0x28e>
 800d7bc:	0800f581 	.word	0x0800f581
 800d7c0:	0800f517 	.word	0x0800f517
 800d7c4:	0800f5d8 	.word	0x0800f5d8
 800d7c8:	1e6f      	subs	r7, r5, #1
 800d7ca:	f1b9 0f00 	cmp.w	r9, #0
 800d7ce:	d130      	bne.n	800d832 <__gethex+0x326>
 800d7d0:	b127      	cbz	r7, 800d7dc <__gethex+0x2d0>
 800d7d2:	4639      	mov	r1, r7
 800d7d4:	4620      	mov	r0, r4
 800d7d6:	f7fe fb5c 	bl	800be92 <__any_on>
 800d7da:	4681      	mov	r9, r0
 800d7dc:	2301      	movs	r3, #1
 800d7de:	4629      	mov	r1, r5
 800d7e0:	1b76      	subs	r6, r6, r5
 800d7e2:	2502      	movs	r5, #2
 800d7e4:	117a      	asrs	r2, r7, #5
 800d7e6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d7ea:	f007 071f 	and.w	r7, r7, #31
 800d7ee:	40bb      	lsls	r3, r7
 800d7f0:	4213      	tst	r3, r2
 800d7f2:	4620      	mov	r0, r4
 800d7f4:	bf18      	it	ne
 800d7f6:	f049 0902 	orrne.w	r9, r9, #2
 800d7fa:	f7ff fe1f 	bl	800d43c <rshift>
 800d7fe:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d802:	f1b9 0f00 	cmp.w	r9, #0
 800d806:	d047      	beq.n	800d898 <__gethex+0x38c>
 800d808:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d80c:	2b02      	cmp	r3, #2
 800d80e:	d015      	beq.n	800d83c <__gethex+0x330>
 800d810:	2b03      	cmp	r3, #3
 800d812:	d017      	beq.n	800d844 <__gethex+0x338>
 800d814:	2b01      	cmp	r3, #1
 800d816:	d109      	bne.n	800d82c <__gethex+0x320>
 800d818:	f019 0f02 	tst.w	r9, #2
 800d81c:	d006      	beq.n	800d82c <__gethex+0x320>
 800d81e:	f8da 3000 	ldr.w	r3, [sl]
 800d822:	ea49 0903 	orr.w	r9, r9, r3
 800d826:	f019 0f01 	tst.w	r9, #1
 800d82a:	d10e      	bne.n	800d84a <__gethex+0x33e>
 800d82c:	f045 0510 	orr.w	r5, r5, #16
 800d830:	e032      	b.n	800d898 <__gethex+0x38c>
 800d832:	f04f 0901 	mov.w	r9, #1
 800d836:	e7d1      	b.n	800d7dc <__gethex+0x2d0>
 800d838:	2501      	movs	r5, #1
 800d83a:	e7e2      	b.n	800d802 <__gethex+0x2f6>
 800d83c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d83e:	f1c3 0301 	rsb	r3, r3, #1
 800d842:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d846:	2b00      	cmp	r3, #0
 800d848:	d0f0      	beq.n	800d82c <__gethex+0x320>
 800d84a:	f04f 0c00 	mov.w	ip, #0
 800d84e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d852:	f104 0314 	add.w	r3, r4, #20
 800d856:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d85a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d85e:	4618      	mov	r0, r3
 800d860:	f853 2b04 	ldr.w	r2, [r3], #4
 800d864:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d868:	d01b      	beq.n	800d8a2 <__gethex+0x396>
 800d86a:	3201      	adds	r2, #1
 800d86c:	6002      	str	r2, [r0, #0]
 800d86e:	2d02      	cmp	r5, #2
 800d870:	f104 0314 	add.w	r3, r4, #20
 800d874:	d13c      	bne.n	800d8f0 <__gethex+0x3e4>
 800d876:	f8d8 2000 	ldr.w	r2, [r8]
 800d87a:	3a01      	subs	r2, #1
 800d87c:	42b2      	cmp	r2, r6
 800d87e:	d109      	bne.n	800d894 <__gethex+0x388>
 800d880:	2201      	movs	r2, #1
 800d882:	1171      	asrs	r1, r6, #5
 800d884:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d888:	f006 061f 	and.w	r6, r6, #31
 800d88c:	fa02 f606 	lsl.w	r6, r2, r6
 800d890:	421e      	tst	r6, r3
 800d892:	d13a      	bne.n	800d90a <__gethex+0x3fe>
 800d894:	f045 0520 	orr.w	r5, r5, #32
 800d898:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d89a:	601c      	str	r4, [r3, #0]
 800d89c:	9b02      	ldr	r3, [sp, #8]
 800d89e:	601f      	str	r7, [r3, #0]
 800d8a0:	e6b0      	b.n	800d604 <__gethex+0xf8>
 800d8a2:	4299      	cmp	r1, r3
 800d8a4:	f843 cc04 	str.w	ip, [r3, #-4]
 800d8a8:	d8d9      	bhi.n	800d85e <__gethex+0x352>
 800d8aa:	68a3      	ldr	r3, [r4, #8]
 800d8ac:	459b      	cmp	fp, r3
 800d8ae:	db17      	blt.n	800d8e0 <__gethex+0x3d4>
 800d8b0:	6861      	ldr	r1, [r4, #4]
 800d8b2:	9801      	ldr	r0, [sp, #4]
 800d8b4:	3101      	adds	r1, #1
 800d8b6:	f7fd fe6d 	bl	800b594 <_Balloc>
 800d8ba:	4681      	mov	r9, r0
 800d8bc:	b918      	cbnz	r0, 800d8c6 <__gethex+0x3ba>
 800d8be:	4602      	mov	r2, r0
 800d8c0:	2184      	movs	r1, #132	@ 0x84
 800d8c2:	4b19      	ldr	r3, [pc, #100]	@ (800d928 <__gethex+0x41c>)
 800d8c4:	e6c5      	b.n	800d652 <__gethex+0x146>
 800d8c6:	6922      	ldr	r2, [r4, #16]
 800d8c8:	f104 010c 	add.w	r1, r4, #12
 800d8cc:	3202      	adds	r2, #2
 800d8ce:	0092      	lsls	r2, r2, #2
 800d8d0:	300c      	adds	r0, #12
 800d8d2:	f7fc fef0 	bl	800a6b6 <memcpy>
 800d8d6:	4621      	mov	r1, r4
 800d8d8:	9801      	ldr	r0, [sp, #4]
 800d8da:	f7fd fe9b 	bl	800b614 <_Bfree>
 800d8de:	464c      	mov	r4, r9
 800d8e0:	6923      	ldr	r3, [r4, #16]
 800d8e2:	1c5a      	adds	r2, r3, #1
 800d8e4:	6122      	str	r2, [r4, #16]
 800d8e6:	2201      	movs	r2, #1
 800d8e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d8ec:	615a      	str	r2, [r3, #20]
 800d8ee:	e7be      	b.n	800d86e <__gethex+0x362>
 800d8f0:	6922      	ldr	r2, [r4, #16]
 800d8f2:	455a      	cmp	r2, fp
 800d8f4:	dd0b      	ble.n	800d90e <__gethex+0x402>
 800d8f6:	2101      	movs	r1, #1
 800d8f8:	4620      	mov	r0, r4
 800d8fa:	f7ff fd9f 	bl	800d43c <rshift>
 800d8fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d902:	3701      	adds	r7, #1
 800d904:	42bb      	cmp	r3, r7
 800d906:	f6ff aee0 	blt.w	800d6ca <__gethex+0x1be>
 800d90a:	2501      	movs	r5, #1
 800d90c:	e7c2      	b.n	800d894 <__gethex+0x388>
 800d90e:	f016 061f 	ands.w	r6, r6, #31
 800d912:	d0fa      	beq.n	800d90a <__gethex+0x3fe>
 800d914:	4453      	add	r3, sl
 800d916:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d91a:	f7fd ff2d 	bl	800b778 <__hi0bits>
 800d91e:	f1c6 0620 	rsb	r6, r6, #32
 800d922:	42b0      	cmp	r0, r6
 800d924:	dbe7      	blt.n	800d8f6 <__gethex+0x3ea>
 800d926:	e7f0      	b.n	800d90a <__gethex+0x3fe>
 800d928:	0800f517 	.word	0x0800f517

0800d92c <L_shift>:
 800d92c:	f1c2 0208 	rsb	r2, r2, #8
 800d930:	0092      	lsls	r2, r2, #2
 800d932:	b570      	push	{r4, r5, r6, lr}
 800d934:	f1c2 0620 	rsb	r6, r2, #32
 800d938:	6843      	ldr	r3, [r0, #4]
 800d93a:	6804      	ldr	r4, [r0, #0]
 800d93c:	fa03 f506 	lsl.w	r5, r3, r6
 800d940:	432c      	orrs	r4, r5
 800d942:	40d3      	lsrs	r3, r2
 800d944:	6004      	str	r4, [r0, #0]
 800d946:	f840 3f04 	str.w	r3, [r0, #4]!
 800d94a:	4288      	cmp	r0, r1
 800d94c:	d3f4      	bcc.n	800d938 <L_shift+0xc>
 800d94e:	bd70      	pop	{r4, r5, r6, pc}

0800d950 <__match>:
 800d950:	b530      	push	{r4, r5, lr}
 800d952:	6803      	ldr	r3, [r0, #0]
 800d954:	3301      	adds	r3, #1
 800d956:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d95a:	b914      	cbnz	r4, 800d962 <__match+0x12>
 800d95c:	6003      	str	r3, [r0, #0]
 800d95e:	2001      	movs	r0, #1
 800d960:	bd30      	pop	{r4, r5, pc}
 800d962:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d966:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d96a:	2d19      	cmp	r5, #25
 800d96c:	bf98      	it	ls
 800d96e:	3220      	addls	r2, #32
 800d970:	42a2      	cmp	r2, r4
 800d972:	d0f0      	beq.n	800d956 <__match+0x6>
 800d974:	2000      	movs	r0, #0
 800d976:	e7f3      	b.n	800d960 <__match+0x10>

0800d978 <__hexnan>:
 800d978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d97c:	2500      	movs	r5, #0
 800d97e:	680b      	ldr	r3, [r1, #0]
 800d980:	4682      	mov	sl, r0
 800d982:	115e      	asrs	r6, r3, #5
 800d984:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d988:	f013 031f 	ands.w	r3, r3, #31
 800d98c:	bf18      	it	ne
 800d98e:	3604      	addne	r6, #4
 800d990:	1f37      	subs	r7, r6, #4
 800d992:	4690      	mov	r8, r2
 800d994:	46b9      	mov	r9, r7
 800d996:	463c      	mov	r4, r7
 800d998:	46ab      	mov	fp, r5
 800d99a:	b087      	sub	sp, #28
 800d99c:	6801      	ldr	r1, [r0, #0]
 800d99e:	9301      	str	r3, [sp, #4]
 800d9a0:	f846 5c04 	str.w	r5, [r6, #-4]
 800d9a4:	9502      	str	r5, [sp, #8]
 800d9a6:	784a      	ldrb	r2, [r1, #1]
 800d9a8:	1c4b      	adds	r3, r1, #1
 800d9aa:	9303      	str	r3, [sp, #12]
 800d9ac:	b342      	cbz	r2, 800da00 <__hexnan+0x88>
 800d9ae:	4610      	mov	r0, r2
 800d9b0:	9105      	str	r1, [sp, #20]
 800d9b2:	9204      	str	r2, [sp, #16]
 800d9b4:	f7ff fd95 	bl	800d4e2 <__hexdig_fun>
 800d9b8:	2800      	cmp	r0, #0
 800d9ba:	d151      	bne.n	800da60 <__hexnan+0xe8>
 800d9bc:	9a04      	ldr	r2, [sp, #16]
 800d9be:	9905      	ldr	r1, [sp, #20]
 800d9c0:	2a20      	cmp	r2, #32
 800d9c2:	d818      	bhi.n	800d9f6 <__hexnan+0x7e>
 800d9c4:	9b02      	ldr	r3, [sp, #8]
 800d9c6:	459b      	cmp	fp, r3
 800d9c8:	dd13      	ble.n	800d9f2 <__hexnan+0x7a>
 800d9ca:	454c      	cmp	r4, r9
 800d9cc:	d206      	bcs.n	800d9dc <__hexnan+0x64>
 800d9ce:	2d07      	cmp	r5, #7
 800d9d0:	dc04      	bgt.n	800d9dc <__hexnan+0x64>
 800d9d2:	462a      	mov	r2, r5
 800d9d4:	4649      	mov	r1, r9
 800d9d6:	4620      	mov	r0, r4
 800d9d8:	f7ff ffa8 	bl	800d92c <L_shift>
 800d9dc:	4544      	cmp	r4, r8
 800d9de:	d952      	bls.n	800da86 <__hexnan+0x10e>
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	f1a4 0904 	sub.w	r9, r4, #4
 800d9e6:	f844 3c04 	str.w	r3, [r4, #-4]
 800d9ea:	461d      	mov	r5, r3
 800d9ec:	464c      	mov	r4, r9
 800d9ee:	f8cd b008 	str.w	fp, [sp, #8]
 800d9f2:	9903      	ldr	r1, [sp, #12]
 800d9f4:	e7d7      	b.n	800d9a6 <__hexnan+0x2e>
 800d9f6:	2a29      	cmp	r2, #41	@ 0x29
 800d9f8:	d157      	bne.n	800daaa <__hexnan+0x132>
 800d9fa:	3102      	adds	r1, #2
 800d9fc:	f8ca 1000 	str.w	r1, [sl]
 800da00:	f1bb 0f00 	cmp.w	fp, #0
 800da04:	d051      	beq.n	800daaa <__hexnan+0x132>
 800da06:	454c      	cmp	r4, r9
 800da08:	d206      	bcs.n	800da18 <__hexnan+0xa0>
 800da0a:	2d07      	cmp	r5, #7
 800da0c:	dc04      	bgt.n	800da18 <__hexnan+0xa0>
 800da0e:	462a      	mov	r2, r5
 800da10:	4649      	mov	r1, r9
 800da12:	4620      	mov	r0, r4
 800da14:	f7ff ff8a 	bl	800d92c <L_shift>
 800da18:	4544      	cmp	r4, r8
 800da1a:	d936      	bls.n	800da8a <__hexnan+0x112>
 800da1c:	4623      	mov	r3, r4
 800da1e:	f1a8 0204 	sub.w	r2, r8, #4
 800da22:	f853 1b04 	ldr.w	r1, [r3], #4
 800da26:	429f      	cmp	r7, r3
 800da28:	f842 1f04 	str.w	r1, [r2, #4]!
 800da2c:	d2f9      	bcs.n	800da22 <__hexnan+0xaa>
 800da2e:	1b3b      	subs	r3, r7, r4
 800da30:	f023 0303 	bic.w	r3, r3, #3
 800da34:	3304      	adds	r3, #4
 800da36:	3401      	adds	r4, #1
 800da38:	3e03      	subs	r6, #3
 800da3a:	42b4      	cmp	r4, r6
 800da3c:	bf88      	it	hi
 800da3e:	2304      	movhi	r3, #4
 800da40:	2200      	movs	r2, #0
 800da42:	4443      	add	r3, r8
 800da44:	f843 2b04 	str.w	r2, [r3], #4
 800da48:	429f      	cmp	r7, r3
 800da4a:	d2fb      	bcs.n	800da44 <__hexnan+0xcc>
 800da4c:	683b      	ldr	r3, [r7, #0]
 800da4e:	b91b      	cbnz	r3, 800da58 <__hexnan+0xe0>
 800da50:	4547      	cmp	r7, r8
 800da52:	d128      	bne.n	800daa6 <__hexnan+0x12e>
 800da54:	2301      	movs	r3, #1
 800da56:	603b      	str	r3, [r7, #0]
 800da58:	2005      	movs	r0, #5
 800da5a:	b007      	add	sp, #28
 800da5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da60:	3501      	adds	r5, #1
 800da62:	2d08      	cmp	r5, #8
 800da64:	f10b 0b01 	add.w	fp, fp, #1
 800da68:	dd06      	ble.n	800da78 <__hexnan+0x100>
 800da6a:	4544      	cmp	r4, r8
 800da6c:	d9c1      	bls.n	800d9f2 <__hexnan+0x7a>
 800da6e:	2300      	movs	r3, #0
 800da70:	2501      	movs	r5, #1
 800da72:	f844 3c04 	str.w	r3, [r4, #-4]
 800da76:	3c04      	subs	r4, #4
 800da78:	6822      	ldr	r2, [r4, #0]
 800da7a:	f000 000f 	and.w	r0, r0, #15
 800da7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800da82:	6020      	str	r0, [r4, #0]
 800da84:	e7b5      	b.n	800d9f2 <__hexnan+0x7a>
 800da86:	2508      	movs	r5, #8
 800da88:	e7b3      	b.n	800d9f2 <__hexnan+0x7a>
 800da8a:	9b01      	ldr	r3, [sp, #4]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d0dd      	beq.n	800da4c <__hexnan+0xd4>
 800da90:	f04f 32ff 	mov.w	r2, #4294967295
 800da94:	f1c3 0320 	rsb	r3, r3, #32
 800da98:	40da      	lsrs	r2, r3
 800da9a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800da9e:	4013      	ands	r3, r2
 800daa0:	f846 3c04 	str.w	r3, [r6, #-4]
 800daa4:	e7d2      	b.n	800da4c <__hexnan+0xd4>
 800daa6:	3f04      	subs	r7, #4
 800daa8:	e7d0      	b.n	800da4c <__hexnan+0xd4>
 800daaa:	2004      	movs	r0, #4
 800daac:	e7d5      	b.n	800da5a <__hexnan+0xe2>

0800daae <__ascii_mbtowc>:
 800daae:	b082      	sub	sp, #8
 800dab0:	b901      	cbnz	r1, 800dab4 <__ascii_mbtowc+0x6>
 800dab2:	a901      	add	r1, sp, #4
 800dab4:	b142      	cbz	r2, 800dac8 <__ascii_mbtowc+0x1a>
 800dab6:	b14b      	cbz	r3, 800dacc <__ascii_mbtowc+0x1e>
 800dab8:	7813      	ldrb	r3, [r2, #0]
 800daba:	600b      	str	r3, [r1, #0]
 800dabc:	7812      	ldrb	r2, [r2, #0]
 800dabe:	1e10      	subs	r0, r2, #0
 800dac0:	bf18      	it	ne
 800dac2:	2001      	movne	r0, #1
 800dac4:	b002      	add	sp, #8
 800dac6:	4770      	bx	lr
 800dac8:	4610      	mov	r0, r2
 800daca:	e7fb      	b.n	800dac4 <__ascii_mbtowc+0x16>
 800dacc:	f06f 0001 	mvn.w	r0, #1
 800dad0:	e7f8      	b.n	800dac4 <__ascii_mbtowc+0x16>

0800dad2 <_realloc_r>:
 800dad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dad6:	4607      	mov	r7, r0
 800dad8:	4614      	mov	r4, r2
 800dada:	460d      	mov	r5, r1
 800dadc:	b921      	cbnz	r1, 800dae8 <_realloc_r+0x16>
 800dade:	4611      	mov	r1, r2
 800dae0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dae4:	f7fd bcca 	b.w	800b47c <_malloc_r>
 800dae8:	b92a      	cbnz	r2, 800daf6 <_realloc_r+0x24>
 800daea:	f7fd fc55 	bl	800b398 <_free_r>
 800daee:	4625      	mov	r5, r4
 800daf0:	4628      	mov	r0, r5
 800daf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800daf6:	f000 f840 	bl	800db7a <_malloc_usable_size_r>
 800dafa:	4284      	cmp	r4, r0
 800dafc:	4606      	mov	r6, r0
 800dafe:	d802      	bhi.n	800db06 <_realloc_r+0x34>
 800db00:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800db04:	d8f4      	bhi.n	800daf0 <_realloc_r+0x1e>
 800db06:	4621      	mov	r1, r4
 800db08:	4638      	mov	r0, r7
 800db0a:	f7fd fcb7 	bl	800b47c <_malloc_r>
 800db0e:	4680      	mov	r8, r0
 800db10:	b908      	cbnz	r0, 800db16 <_realloc_r+0x44>
 800db12:	4645      	mov	r5, r8
 800db14:	e7ec      	b.n	800daf0 <_realloc_r+0x1e>
 800db16:	42b4      	cmp	r4, r6
 800db18:	4622      	mov	r2, r4
 800db1a:	4629      	mov	r1, r5
 800db1c:	bf28      	it	cs
 800db1e:	4632      	movcs	r2, r6
 800db20:	f7fc fdc9 	bl	800a6b6 <memcpy>
 800db24:	4629      	mov	r1, r5
 800db26:	4638      	mov	r0, r7
 800db28:	f7fd fc36 	bl	800b398 <_free_r>
 800db2c:	e7f1      	b.n	800db12 <_realloc_r+0x40>

0800db2e <__ascii_wctomb>:
 800db2e:	4603      	mov	r3, r0
 800db30:	4608      	mov	r0, r1
 800db32:	b141      	cbz	r1, 800db46 <__ascii_wctomb+0x18>
 800db34:	2aff      	cmp	r2, #255	@ 0xff
 800db36:	d904      	bls.n	800db42 <__ascii_wctomb+0x14>
 800db38:	228a      	movs	r2, #138	@ 0x8a
 800db3a:	f04f 30ff 	mov.w	r0, #4294967295
 800db3e:	601a      	str	r2, [r3, #0]
 800db40:	4770      	bx	lr
 800db42:	2001      	movs	r0, #1
 800db44:	700a      	strb	r2, [r1, #0]
 800db46:	4770      	bx	lr

0800db48 <fiprintf>:
 800db48:	b40e      	push	{r1, r2, r3}
 800db4a:	b503      	push	{r0, r1, lr}
 800db4c:	4601      	mov	r1, r0
 800db4e:	ab03      	add	r3, sp, #12
 800db50:	4805      	ldr	r0, [pc, #20]	@ (800db68 <fiprintf+0x20>)
 800db52:	f853 2b04 	ldr.w	r2, [r3], #4
 800db56:	6800      	ldr	r0, [r0, #0]
 800db58:	9301      	str	r3, [sp, #4]
 800db5a:	f7ff f9b7 	bl	800cecc <_vfiprintf_r>
 800db5e:	b002      	add	sp, #8
 800db60:	f85d eb04 	ldr.w	lr, [sp], #4
 800db64:	b003      	add	sp, #12
 800db66:	4770      	bx	lr
 800db68:	20000030 	.word	0x20000030

0800db6c <abort>:
 800db6c:	2006      	movs	r0, #6
 800db6e:	b508      	push	{r3, lr}
 800db70:	f000 f834 	bl	800dbdc <raise>
 800db74:	2001      	movs	r0, #1
 800db76:	f7f4 fefa 	bl	800296e <_exit>

0800db7a <_malloc_usable_size_r>:
 800db7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db7e:	1f18      	subs	r0, r3, #4
 800db80:	2b00      	cmp	r3, #0
 800db82:	bfbc      	itt	lt
 800db84:	580b      	ldrlt	r3, [r1, r0]
 800db86:	18c0      	addlt	r0, r0, r3
 800db88:	4770      	bx	lr

0800db8a <_raise_r>:
 800db8a:	291f      	cmp	r1, #31
 800db8c:	b538      	push	{r3, r4, r5, lr}
 800db8e:	4605      	mov	r5, r0
 800db90:	460c      	mov	r4, r1
 800db92:	d904      	bls.n	800db9e <_raise_r+0x14>
 800db94:	2316      	movs	r3, #22
 800db96:	6003      	str	r3, [r0, #0]
 800db98:	f04f 30ff 	mov.w	r0, #4294967295
 800db9c:	bd38      	pop	{r3, r4, r5, pc}
 800db9e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dba0:	b112      	cbz	r2, 800dba8 <_raise_r+0x1e>
 800dba2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dba6:	b94b      	cbnz	r3, 800dbbc <_raise_r+0x32>
 800dba8:	4628      	mov	r0, r5
 800dbaa:	f000 f831 	bl	800dc10 <_getpid_r>
 800dbae:	4622      	mov	r2, r4
 800dbb0:	4601      	mov	r1, r0
 800dbb2:	4628      	mov	r0, r5
 800dbb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dbb8:	f000 b818 	b.w	800dbec <_kill_r>
 800dbbc:	2b01      	cmp	r3, #1
 800dbbe:	d00a      	beq.n	800dbd6 <_raise_r+0x4c>
 800dbc0:	1c59      	adds	r1, r3, #1
 800dbc2:	d103      	bne.n	800dbcc <_raise_r+0x42>
 800dbc4:	2316      	movs	r3, #22
 800dbc6:	6003      	str	r3, [r0, #0]
 800dbc8:	2001      	movs	r0, #1
 800dbca:	e7e7      	b.n	800db9c <_raise_r+0x12>
 800dbcc:	2100      	movs	r1, #0
 800dbce:	4620      	mov	r0, r4
 800dbd0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dbd4:	4798      	blx	r3
 800dbd6:	2000      	movs	r0, #0
 800dbd8:	e7e0      	b.n	800db9c <_raise_r+0x12>
	...

0800dbdc <raise>:
 800dbdc:	4b02      	ldr	r3, [pc, #8]	@ (800dbe8 <raise+0xc>)
 800dbde:	4601      	mov	r1, r0
 800dbe0:	6818      	ldr	r0, [r3, #0]
 800dbe2:	f7ff bfd2 	b.w	800db8a <_raise_r>
 800dbe6:	bf00      	nop
 800dbe8:	20000030 	.word	0x20000030

0800dbec <_kill_r>:
 800dbec:	b538      	push	{r3, r4, r5, lr}
 800dbee:	2300      	movs	r3, #0
 800dbf0:	4d06      	ldr	r5, [pc, #24]	@ (800dc0c <_kill_r+0x20>)
 800dbf2:	4604      	mov	r4, r0
 800dbf4:	4608      	mov	r0, r1
 800dbf6:	4611      	mov	r1, r2
 800dbf8:	602b      	str	r3, [r5, #0]
 800dbfa:	f7f4 fea8 	bl	800294e <_kill>
 800dbfe:	1c43      	adds	r3, r0, #1
 800dc00:	d102      	bne.n	800dc08 <_kill_r+0x1c>
 800dc02:	682b      	ldr	r3, [r5, #0]
 800dc04:	b103      	cbz	r3, 800dc08 <_kill_r+0x1c>
 800dc06:	6023      	str	r3, [r4, #0]
 800dc08:	bd38      	pop	{r3, r4, r5, pc}
 800dc0a:	bf00      	nop
 800dc0c:	200013b8 	.word	0x200013b8

0800dc10 <_getpid_r>:
 800dc10:	f7f4 be96 	b.w	8002940 <_getpid>

0800dc14 <tanh>:
 800dc14:	4a41      	ldr	r2, [pc, #260]	@ (800dd1c <tanh+0x108>)
 800dc16:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc1a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dc1e:	4293      	cmp	r3, r2
 800dc20:	4606      	mov	r6, r0
 800dc22:	460f      	mov	r7, r1
 800dc24:	460c      	mov	r4, r1
 800dc26:	d917      	bls.n	800dc58 <tanh+0x44>
 800dc28:	4b3d      	ldr	r3, [pc, #244]	@ (800dd20 <tanh+0x10c>)
 800dc2a:	2900      	cmp	r1, #0
 800dc2c:	4632      	mov	r2, r6
 800dc2e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800dc32:	e9d3 4500 	ldrd	r4, r5, [r3]
 800dc36:	463b      	mov	r3, r7
 800dc38:	db07      	blt.n	800dc4a <tanh+0x36>
 800dc3a:	f7f2 fd8f 	bl	800075c <__aeabi_ddiv>
 800dc3e:	4622      	mov	r2, r4
 800dc40:	462b      	mov	r3, r5
 800dc42:	f7f2 faab 	bl	800019c <__adddf3>
 800dc46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc4a:	f7f2 fd87 	bl	800075c <__aeabi_ddiv>
 800dc4e:	4622      	mov	r2, r4
 800dc50:	462b      	mov	r3, r5
 800dc52:	f7f2 faa1 	bl	8000198 <__aeabi_dsub>
 800dc56:	e7f6      	b.n	800dc46 <tanh+0x32>
 800dc58:	4a32      	ldr	r2, [pc, #200]	@ (800dd24 <tanh+0x110>)
 800dc5a:	4293      	cmp	r3, r2
 800dc5c:	d856      	bhi.n	800dd0c <tanh+0xf8>
 800dc5e:	f1b3 5f72 	cmp.w	r3, #1015021568	@ 0x3c800000
 800dc62:	d20b      	bcs.n	800dc7c <tanh+0x68>
 800dc64:	460b      	mov	r3, r1
 800dc66:	492e      	ldr	r1, [pc, #184]	@ (800dd20 <tanh+0x10c>)
 800dc68:	4602      	mov	r2, r0
 800dc6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc6e:	f7f2 fa95 	bl	800019c <__adddf3>
 800dc72:	4632      	mov	r2, r6
 800dc74:	463b      	mov	r3, r7
 800dc76:	f7f2 fc47 	bl	8000508 <__aeabi_dmul>
 800dc7a:	e7e4      	b.n	800dc46 <tanh+0x32>
 800dc7c:	4a2a      	ldr	r2, [pc, #168]	@ (800dd28 <tanh+0x114>)
 800dc7e:	4d2b      	ldr	r5, [pc, #172]	@ (800dd2c <tanh+0x118>)
 800dc80:	4293      	cmp	r3, r2
 800dc82:	d91f      	bls.n	800dcc4 <tanh+0xb0>
 800dc84:	f000 fafa 	bl	800e27c <fabs>
 800dc88:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dc8c:	f7f2 fc3c 	bl	8000508 <__aeabi_dmul>
 800dc90:	f000 f876 	bl	800dd80 <expm1>
 800dc94:	460b      	mov	r3, r1
 800dc96:	4922      	ldr	r1, [pc, #136]	@ (800dd20 <tanh+0x10c>)
 800dc98:	4602      	mov	r2, r0
 800dc9a:	e9d1 6700 	ldrd	r6, r7, [r1]
 800dc9e:	e9d5 8900 	ldrd	r8, r9, [r5]
 800dca2:	e9d5 0100 	ldrd	r0, r1, [r5]
 800dca6:	f7f2 fa79 	bl	800019c <__adddf3>
 800dcaa:	4602      	mov	r2, r0
 800dcac:	460b      	mov	r3, r1
 800dcae:	4640      	mov	r0, r8
 800dcb0:	4649      	mov	r1, r9
 800dcb2:	f7f2 fd53 	bl	800075c <__aeabi_ddiv>
 800dcb6:	4602      	mov	r2, r0
 800dcb8:	460b      	mov	r3, r1
 800dcba:	4630      	mov	r0, r6
 800dcbc:	4639      	mov	r1, r7
 800dcbe:	f7f2 fa6b 	bl	8000198 <__aeabi_dsub>
 800dcc2:	e01b      	b.n	800dcfc <tanh+0xe8>
 800dcc4:	e9d5 6700 	ldrd	r6, r7, [r5]
 800dcc8:	f000 fad8 	bl	800e27c <fabs>
 800dccc:	4602      	mov	r2, r0
 800dcce:	460b      	mov	r3, r1
 800dcd0:	4630      	mov	r0, r6
 800dcd2:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 800dcd6:	f7f2 fc17 	bl	8000508 <__aeabi_dmul>
 800dcda:	f000 f851 	bl	800dd80 <expm1>
 800dcde:	4602      	mov	r2, r0
 800dce0:	460b      	mov	r3, r1
 800dce2:	4606      	mov	r6, r0
 800dce4:	f101 4700 	add.w	r7, r1, #2147483648	@ 0x80000000
 800dce8:	e9d5 0100 	ldrd	r0, r1, [r5]
 800dcec:	f7f2 fa56 	bl	800019c <__adddf3>
 800dcf0:	4602      	mov	r2, r0
 800dcf2:	460b      	mov	r3, r1
 800dcf4:	4630      	mov	r0, r6
 800dcf6:	4639      	mov	r1, r7
 800dcf8:	f7f2 fd30 	bl	800075c <__aeabi_ddiv>
 800dcfc:	2c00      	cmp	r4, #0
 800dcfe:	bfbf      	itttt	lt
 800dd00:	4602      	movlt	r2, r0
 800dd02:	f101 4300 	addlt.w	r3, r1, #2147483648	@ 0x80000000
 800dd06:	4610      	movlt	r0, r2
 800dd08:	4619      	movlt	r1, r3
 800dd0a:	e79c      	b.n	800dc46 <tanh+0x32>
 800dd0c:	4b04      	ldr	r3, [pc, #16]	@ (800dd20 <tanh+0x10c>)
 800dd0e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800dd12:	4b07      	ldr	r3, [pc, #28]	@ (800dd30 <tanh+0x11c>)
 800dd14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd18:	e7d1      	b.n	800dcbe <tanh+0xaa>
 800dd1a:	bf00      	nop
 800dd1c:	7fefffff 	.word	0x7fefffff
 800dd20:	0800f8a0 	.word	0x0800f8a0
 800dd24:	4035ffff 	.word	0x4035ffff
 800dd28:	3fefffff 	.word	0x3fefffff
 800dd2c:	0800f898 	.word	0x0800f898
 800dd30:	0800f890 	.word	0x0800f890

0800dd34 <expf>:
 800dd34:	b538      	push	{r3, r4, r5, lr}
 800dd36:	4605      	mov	r5, r0
 800dd38:	f000 faa4 	bl	800e284 <__ieee754_expf>
 800dd3c:	4604      	mov	r4, r0
 800dd3e:	4628      	mov	r0, r5
 800dd40:	f000 fa64 	bl	800e20c <finitef>
 800dd44:	b150      	cbz	r0, 800dd5c <expf+0x28>
 800dd46:	4628      	mov	r0, r5
 800dd48:	490b      	ldr	r1, [pc, #44]	@ (800dd78 <expf+0x44>)
 800dd4a:	f7f3 f9ef 	bl	800112c <__aeabi_fcmpgt>
 800dd4e:	b138      	cbz	r0, 800dd60 <expf+0x2c>
 800dd50:	f7fc fc76 	bl	800a640 <__errno>
 800dd54:	2322      	movs	r3, #34	@ 0x22
 800dd56:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 800dd5a:	6003      	str	r3, [r0, #0]
 800dd5c:	4620      	mov	r0, r4
 800dd5e:	bd38      	pop	{r3, r4, r5, pc}
 800dd60:	4628      	mov	r0, r5
 800dd62:	4906      	ldr	r1, [pc, #24]	@ (800dd7c <expf+0x48>)
 800dd64:	f7f3 f9c4 	bl	80010f0 <__aeabi_fcmplt>
 800dd68:	2800      	cmp	r0, #0
 800dd6a:	d0f7      	beq.n	800dd5c <expf+0x28>
 800dd6c:	f7fc fc68 	bl	800a640 <__errno>
 800dd70:	2322      	movs	r3, #34	@ 0x22
 800dd72:	2400      	movs	r4, #0
 800dd74:	6003      	str	r3, [r0, #0]
 800dd76:	e7f1      	b.n	800dd5c <expf+0x28>
 800dd78:	42b17217 	.word	0x42b17217
 800dd7c:	c2cff1b5 	.word	0xc2cff1b5

0800dd80 <expm1>:
 800dd80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd84:	4dcc      	ldr	r5, [pc, #816]	@ (800e0b8 <expm1+0x338>)
 800dd86:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dd8a:	42ab      	cmp	r3, r5
 800dd8c:	4682      	mov	sl, r0
 800dd8e:	468b      	mov	fp, r1
 800dd90:	b085      	sub	sp, #20
 800dd92:	f001 4400 	and.w	r4, r1, #2147483648	@ 0x80000000
 800dd96:	d93e      	bls.n	800de16 <expm1+0x96>
 800dd98:	4dc8      	ldr	r5, [pc, #800]	@ (800e0bc <expm1+0x33c>)
 800dd9a:	42ab      	cmp	r3, r5
 800dd9c:	d91f      	bls.n	800ddde <expm1+0x5e>
 800dd9e:	4dc8      	ldr	r5, [pc, #800]	@ (800e0c0 <expm1+0x340>)
 800dda0:	42ab      	cmp	r3, r5
 800dda2:	d910      	bls.n	800ddc6 <expm1+0x46>
 800dda4:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800dda8:	4302      	orrs	r2, r0
 800ddaa:	d004      	beq.n	800ddb6 <expm1+0x36>
 800ddac:	4602      	mov	r2, r0
 800ddae:	460b      	mov	r3, r1
 800ddb0:	f7f2 f9f4 	bl	800019c <__adddf3>
 800ddb4:	e123      	b.n	800dffe <expm1+0x27e>
 800ddb6:	2c00      	cmp	r4, #0
 800ddb8:	f000 8123 	beq.w	800e002 <expm1+0x282>
 800ddbc:	f04f 0a00 	mov.w	sl, #0
 800ddc0:	f8df b300 	ldr.w	fp, [pc, #768]	@ 800e0c4 <expm1+0x344>
 800ddc4:	e11d      	b.n	800e002 <expm1+0x282>
 800ddc6:	a3a4      	add	r3, pc, #656	@ (adr r3, 800e058 <expm1+0x2d8>)
 800ddc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddcc:	f7f2 fe2c 	bl	8000a28 <__aeabi_dcmpgt>
 800ddd0:	b128      	cbz	r0, 800ddde <expm1+0x5e>
 800ddd2:	2000      	movs	r0, #0
 800ddd4:	b005      	add	sp, #20
 800ddd6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddda:	f000 ba12 	b.w	800e202 <__math_oflow>
 800ddde:	2c00      	cmp	r4, #0
 800dde0:	f000 80c5 	beq.w	800df6e <expm1+0x1ee>
 800dde4:	a39e      	add	r3, pc, #632	@ (adr r3, 800e060 <expm1+0x2e0>)
 800dde6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddea:	4650      	mov	r0, sl
 800ddec:	4659      	mov	r1, fp
 800ddee:	f7f2 f9d5 	bl	800019c <__adddf3>
 800ddf2:	2200      	movs	r2, #0
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	f7f2 fdf9 	bl	80009ec <__aeabi_dcmplt>
 800ddfa:	2800      	cmp	r0, #0
 800ddfc:	d1de      	bne.n	800ddbc <expm1+0x3c>
 800ddfe:	a39a      	add	r3, pc, #616	@ (adr r3, 800e068 <expm1+0x2e8>)
 800de00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de04:	4650      	mov	r0, sl
 800de06:	4659      	mov	r1, fp
 800de08:	f7f2 fb7e 	bl	8000508 <__aeabi_dmul>
 800de0c:	4602      	mov	r2, r0
 800de0e:	460b      	mov	r3, r1
 800de10:	2000      	movs	r0, #0
 800de12:	49ad      	ldr	r1, [pc, #692]	@ (800e0c8 <expm1+0x348>)
 800de14:	e0b6      	b.n	800df84 <expm1+0x204>
 800de16:	4aad      	ldr	r2, [pc, #692]	@ (800e0cc <expm1+0x34c>)
 800de18:	4293      	cmp	r3, r2
 800de1a:	f240 80de 	bls.w	800dfda <expm1+0x25a>
 800de1e:	4aac      	ldr	r2, [pc, #688]	@ (800e0d0 <expm1+0x350>)
 800de20:	4293      	cmp	r3, r2
 800de22:	f200 80cf 	bhi.w	800dfc4 <expm1+0x244>
 800de26:	a392      	add	r3, pc, #584	@ (adr r3, 800e070 <expm1+0x2f0>)
 800de28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de2c:	2c00      	cmp	r4, #0
 800de2e:	f040 8093 	bne.w	800df58 <expm1+0x1d8>
 800de32:	f20f 2944 	addw	r9, pc, #580	@ 0x244
 800de36:	e9d9 8900 	ldrd	r8, r9, [r9]
 800de3a:	f7f2 f9ad 	bl	8000198 <__aeabi_dsub>
 800de3e:	2401      	movs	r4, #1
 800de40:	4606      	mov	r6, r0
 800de42:	460f      	mov	r7, r1
 800de44:	4642      	mov	r2, r8
 800de46:	464b      	mov	r3, r9
 800de48:	4630      	mov	r0, r6
 800de4a:	4639      	mov	r1, r7
 800de4c:	f7f2 f9a4 	bl	8000198 <__aeabi_dsub>
 800de50:	4602      	mov	r2, r0
 800de52:	460b      	mov	r3, r1
 800de54:	4682      	mov	sl, r0
 800de56:	468b      	mov	fp, r1
 800de58:	4630      	mov	r0, r6
 800de5a:	4639      	mov	r1, r7
 800de5c:	f7f2 f99c 	bl	8000198 <__aeabi_dsub>
 800de60:	4642      	mov	r2, r8
 800de62:	464b      	mov	r3, r9
 800de64:	f7f2 f998 	bl	8000198 <__aeabi_dsub>
 800de68:	e9cd 0100 	strd	r0, r1, [sp]
 800de6c:	2200      	movs	r2, #0
 800de6e:	4b99      	ldr	r3, [pc, #612]	@ (800e0d4 <expm1+0x354>)
 800de70:	4650      	mov	r0, sl
 800de72:	4659      	mov	r1, fp
 800de74:	f7f2 fb48 	bl	8000508 <__aeabi_dmul>
 800de78:	4606      	mov	r6, r0
 800de7a:	460f      	mov	r7, r1
 800de7c:	4602      	mov	r2, r0
 800de7e:	460b      	mov	r3, r1
 800de80:	4650      	mov	r0, sl
 800de82:	4659      	mov	r1, fp
 800de84:	f7f2 fb40 	bl	8000508 <__aeabi_dmul>
 800de88:	a37d      	add	r3, pc, #500	@ (adr r3, 800e080 <expm1+0x300>)
 800de8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de8e:	4680      	mov	r8, r0
 800de90:	4689      	mov	r9, r1
 800de92:	f7f2 fb39 	bl	8000508 <__aeabi_dmul>
 800de96:	a37c      	add	r3, pc, #496	@ (adr r3, 800e088 <expm1+0x308>)
 800de98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de9c:	f7f2 f97e 	bl	800019c <__adddf3>
 800dea0:	4642      	mov	r2, r8
 800dea2:	464b      	mov	r3, r9
 800dea4:	f7f2 fb30 	bl	8000508 <__aeabi_dmul>
 800dea8:	a379      	add	r3, pc, #484	@ (adr r3, 800e090 <expm1+0x310>)
 800deaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deae:	f7f2 f973 	bl	8000198 <__aeabi_dsub>
 800deb2:	4642      	mov	r2, r8
 800deb4:	464b      	mov	r3, r9
 800deb6:	f7f2 fb27 	bl	8000508 <__aeabi_dmul>
 800deba:	a377      	add	r3, pc, #476	@ (adr r3, 800e098 <expm1+0x318>)
 800debc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dec0:	f7f2 f96c 	bl	800019c <__adddf3>
 800dec4:	4642      	mov	r2, r8
 800dec6:	464b      	mov	r3, r9
 800dec8:	f7f2 fb1e 	bl	8000508 <__aeabi_dmul>
 800decc:	a374      	add	r3, pc, #464	@ (adr r3, 800e0a0 <expm1+0x320>)
 800dece:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded2:	f7f2 f961 	bl	8000198 <__aeabi_dsub>
 800ded6:	4642      	mov	r2, r8
 800ded8:	464b      	mov	r3, r9
 800deda:	f7f2 fb15 	bl	8000508 <__aeabi_dmul>
 800dede:	2200      	movs	r2, #0
 800dee0:	4b7d      	ldr	r3, [pc, #500]	@ (800e0d8 <expm1+0x358>)
 800dee2:	f7f2 f95b 	bl	800019c <__adddf3>
 800dee6:	4602      	mov	r2, r0
 800dee8:	460b      	mov	r3, r1
 800deea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800deee:	4630      	mov	r0, r6
 800def0:	4639      	mov	r1, r7
 800def2:	f7f2 fb09 	bl	8000508 <__aeabi_dmul>
 800def6:	4602      	mov	r2, r0
 800def8:	460b      	mov	r3, r1
 800defa:	2000      	movs	r0, #0
 800defc:	4977      	ldr	r1, [pc, #476]	@ (800e0dc <expm1+0x35c>)
 800defe:	f7f2 f94b 	bl	8000198 <__aeabi_dsub>
 800df02:	4602      	mov	r2, r0
 800df04:	460b      	mov	r3, r1
 800df06:	4606      	mov	r6, r0
 800df08:	460f      	mov	r7, r1
 800df0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df0e:	f7f2 f943 	bl	8000198 <__aeabi_dsub>
 800df12:	4632      	mov	r2, r6
 800df14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df18:	463b      	mov	r3, r7
 800df1a:	4650      	mov	r0, sl
 800df1c:	4659      	mov	r1, fp
 800df1e:	f7f2 faf3 	bl	8000508 <__aeabi_dmul>
 800df22:	4602      	mov	r2, r0
 800df24:	460b      	mov	r3, r1
 800df26:	2000      	movs	r0, #0
 800df28:	496d      	ldr	r1, [pc, #436]	@ (800e0e0 <expm1+0x360>)
 800df2a:	f7f2 f935 	bl	8000198 <__aeabi_dsub>
 800df2e:	4602      	mov	r2, r0
 800df30:	460b      	mov	r3, r1
 800df32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df36:	f7f2 fc11 	bl	800075c <__aeabi_ddiv>
 800df3a:	4642      	mov	r2, r8
 800df3c:	464b      	mov	r3, r9
 800df3e:	f7f2 fae3 	bl	8000508 <__aeabi_dmul>
 800df42:	4602      	mov	r2, r0
 800df44:	460b      	mov	r3, r1
 800df46:	2c00      	cmp	r4, #0
 800df48:	d162      	bne.n	800e010 <expm1+0x290>
 800df4a:	4650      	mov	r0, sl
 800df4c:	4659      	mov	r1, fp
 800df4e:	f7f2 fadb 	bl	8000508 <__aeabi_dmul>
 800df52:	4642      	mov	r2, r8
 800df54:	464b      	mov	r3, r9
 800df56:	e04a      	b.n	800dfee <expm1+0x26e>
 800df58:	f7f2 f920 	bl	800019c <__adddf3>
 800df5c:	f20f 1948 	addw	r9, pc, #328	@ 0x148
 800df60:	e9d9 8900 	ldrd	r8, r9, [r9]
 800df64:	4606      	mov	r6, r0
 800df66:	460f      	mov	r7, r1
 800df68:	f04f 34ff 	mov.w	r4, #4294967295
 800df6c:	e76a      	b.n	800de44 <expm1+0xc4>
 800df6e:	a33e      	add	r3, pc, #248	@ (adr r3, 800e068 <expm1+0x2e8>)
 800df70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df74:	4650      	mov	r0, sl
 800df76:	4659      	mov	r1, fp
 800df78:	f7f2 fac6 	bl	8000508 <__aeabi_dmul>
 800df7c:	4602      	mov	r2, r0
 800df7e:	460b      	mov	r3, r1
 800df80:	2000      	movs	r0, #0
 800df82:	4954      	ldr	r1, [pc, #336]	@ (800e0d4 <expm1+0x354>)
 800df84:	f7f2 f90a 	bl	800019c <__adddf3>
 800df88:	f7f2 fd6e 	bl	8000a68 <__aeabi_d2iz>
 800df8c:	4604      	mov	r4, r0
 800df8e:	f7f2 fa51 	bl	8000434 <__aeabi_i2d>
 800df92:	a337      	add	r3, pc, #220	@ (adr r3, 800e070 <expm1+0x2f0>)
 800df94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df98:	4680      	mov	r8, r0
 800df9a:	4689      	mov	r9, r1
 800df9c:	f7f2 fab4 	bl	8000508 <__aeabi_dmul>
 800dfa0:	4602      	mov	r2, r0
 800dfa2:	460b      	mov	r3, r1
 800dfa4:	4650      	mov	r0, sl
 800dfa6:	4659      	mov	r1, fp
 800dfa8:	f7f2 f8f6 	bl	8000198 <__aeabi_dsub>
 800dfac:	a332      	add	r3, pc, #200	@ (adr r3, 800e078 <expm1+0x2f8>)
 800dfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfb2:	4606      	mov	r6, r0
 800dfb4:	460f      	mov	r7, r1
 800dfb6:	4640      	mov	r0, r8
 800dfb8:	4649      	mov	r1, r9
 800dfba:	f7f2 faa5 	bl	8000508 <__aeabi_dmul>
 800dfbe:	4680      	mov	r8, r0
 800dfc0:	4689      	mov	r9, r1
 800dfc2:	e73f      	b.n	800de44 <expm1+0xc4>
 800dfc4:	a328      	add	r3, pc, #160	@ (adr r3, 800e068 <expm1+0x2e8>)
 800dfc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfca:	f7f2 fa9d 	bl	8000508 <__aeabi_dmul>
 800dfce:	4602      	mov	r2, r0
 800dfd0:	460b      	mov	r3, r1
 800dfd2:	2c00      	cmp	r4, #0
 800dfd4:	f47f af1c 	bne.w	800de10 <expm1+0x90>
 800dfd8:	e7d2      	b.n	800df80 <expm1+0x200>
 800dfda:	4a42      	ldr	r2, [pc, #264]	@ (800e0e4 <expm1+0x364>)
 800dfdc:	4293      	cmp	r3, r2
 800dfde:	d815      	bhi.n	800e00c <expm1+0x28c>
 800dfe0:	a333      	add	r3, pc, #204	@ (adr r3, 800e0b0 <expm1+0x330>)
 800dfe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfe6:	f7f2 f8d9 	bl	800019c <__adddf3>
 800dfea:	4602      	mov	r2, r0
 800dfec:	460b      	mov	r3, r1
 800dfee:	f7f2 f8d3 	bl	8000198 <__aeabi_dsub>
 800dff2:	4602      	mov	r2, r0
 800dff4:	460b      	mov	r3, r1
 800dff6:	4650      	mov	r0, sl
 800dff8:	4659      	mov	r1, fp
 800dffa:	f7f2 f8cd 	bl	8000198 <__aeabi_dsub>
 800dffe:	4682      	mov	sl, r0
 800e000:	468b      	mov	fp, r1
 800e002:	4650      	mov	r0, sl
 800e004:	4659      	mov	r1, fp
 800e006:	b005      	add	sp, #20
 800e008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e00c:	2400      	movs	r4, #0
 800e00e:	e72d      	b.n	800de6c <expm1+0xec>
 800e010:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e014:	f7f2 f8c0 	bl	8000198 <__aeabi_dsub>
 800e018:	4652      	mov	r2, sl
 800e01a:	465b      	mov	r3, fp
 800e01c:	f7f2 fa74 	bl	8000508 <__aeabi_dmul>
 800e020:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e024:	f7f2 f8b8 	bl	8000198 <__aeabi_dsub>
 800e028:	464b      	mov	r3, r9
 800e02a:	4642      	mov	r2, r8
 800e02c:	f7f2 f8b4 	bl	8000198 <__aeabi_dsub>
 800e030:	1c63      	adds	r3, r4, #1
 800e032:	4606      	mov	r6, r0
 800e034:	460f      	mov	r7, r1
 800e036:	d157      	bne.n	800e0e8 <expm1+0x368>
 800e038:	4602      	mov	r2, r0
 800e03a:	460b      	mov	r3, r1
 800e03c:	4650      	mov	r0, sl
 800e03e:	4659      	mov	r1, fp
 800e040:	f7f2 f8aa 	bl	8000198 <__aeabi_dsub>
 800e044:	2200      	movs	r2, #0
 800e046:	4b23      	ldr	r3, [pc, #140]	@ (800e0d4 <expm1+0x354>)
 800e048:	f7f2 fa5e 	bl	8000508 <__aeabi_dmul>
 800e04c:	2200      	movs	r2, #0
 800e04e:	4b21      	ldr	r3, [pc, #132]	@ (800e0d4 <expm1+0x354>)
 800e050:	e7d3      	b.n	800dffa <expm1+0x27a>
 800e052:	bf00      	nop
 800e054:	f3af 8000 	nop.w
 800e058:	fefa39ef 	.word	0xfefa39ef
 800e05c:	40862e42 	.word	0x40862e42
 800e060:	c2f8f359 	.word	0xc2f8f359
 800e064:	01a56e1f 	.word	0x01a56e1f
 800e068:	652b82fe 	.word	0x652b82fe
 800e06c:	3ff71547 	.word	0x3ff71547
 800e070:	fee00000 	.word	0xfee00000
 800e074:	3fe62e42 	.word	0x3fe62e42
 800e078:	35793c76 	.word	0x35793c76
 800e07c:	3dea39ef 	.word	0x3dea39ef
 800e080:	6e09c32d 	.word	0x6e09c32d
 800e084:	be8afdb7 	.word	0xbe8afdb7
 800e088:	86e65239 	.word	0x86e65239
 800e08c:	3ed0cfca 	.word	0x3ed0cfca
 800e090:	9eaadbb7 	.word	0x9eaadbb7
 800e094:	3f14ce19 	.word	0x3f14ce19
 800e098:	19fe5585 	.word	0x19fe5585
 800e09c:	3f5a01a0 	.word	0x3f5a01a0
 800e0a0:	111110f4 	.word	0x111110f4
 800e0a4:	3fa11111 	.word	0x3fa11111
 800e0a8:	35793c76 	.word	0x35793c76
 800e0ac:	bdea39ef 	.word	0xbdea39ef
 800e0b0:	8800759c 	.word	0x8800759c
 800e0b4:	7e37e43c 	.word	0x7e37e43c
 800e0b8:	40436879 	.word	0x40436879
 800e0bc:	40862e41 	.word	0x40862e41
 800e0c0:	7fefffff 	.word	0x7fefffff
 800e0c4:	bff00000 	.word	0xbff00000
 800e0c8:	bfe00000 	.word	0xbfe00000
 800e0cc:	3fd62e42 	.word	0x3fd62e42
 800e0d0:	3ff0a2b1 	.word	0x3ff0a2b1
 800e0d4:	3fe00000 	.word	0x3fe00000
 800e0d8:	3ff00000 	.word	0x3ff00000
 800e0dc:	40080000 	.word	0x40080000
 800e0e0:	40180000 	.word	0x40180000
 800e0e4:	3c8fffff 	.word	0x3c8fffff
 800e0e8:	2c01      	cmp	r4, #1
 800e0ea:	d125      	bne.n	800e138 <expm1+0x3b8>
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	4650      	mov	r0, sl
 800e0f0:	4659      	mov	r1, fp
 800e0f2:	4b32      	ldr	r3, [pc, #200]	@ (800e1bc <expm1+0x43c>)
 800e0f4:	f7f2 fc7a 	bl	80009ec <__aeabi_dcmplt>
 800e0f8:	b188      	cbz	r0, 800e11e <expm1+0x39e>
 800e0fa:	2200      	movs	r2, #0
 800e0fc:	4650      	mov	r0, sl
 800e0fe:	4659      	mov	r1, fp
 800e100:	4b2f      	ldr	r3, [pc, #188]	@ (800e1c0 <expm1+0x440>)
 800e102:	f7f2 f84b 	bl	800019c <__adddf3>
 800e106:	4602      	mov	r2, r0
 800e108:	460b      	mov	r3, r1
 800e10a:	4630      	mov	r0, r6
 800e10c:	4639      	mov	r1, r7
 800e10e:	f7f2 f843 	bl	8000198 <__aeabi_dsub>
 800e112:	2200      	movs	r2, #0
 800e114:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 800e118:	f7f2 f9f6 	bl	8000508 <__aeabi_dmul>
 800e11c:	e76f      	b.n	800dffe <expm1+0x27e>
 800e11e:	4632      	mov	r2, r6
 800e120:	463b      	mov	r3, r7
 800e122:	4650      	mov	r0, sl
 800e124:	4659      	mov	r1, fp
 800e126:	f7f2 f837 	bl	8000198 <__aeabi_dsub>
 800e12a:	4602      	mov	r2, r0
 800e12c:	460b      	mov	r3, r1
 800e12e:	f7f2 f835 	bl	800019c <__adddf3>
 800e132:	2200      	movs	r2, #0
 800e134:	4b23      	ldr	r3, [pc, #140]	@ (800e1c4 <expm1+0x444>)
 800e136:	e63b      	b.n	800ddb0 <expm1+0x30>
 800e138:	1c63      	adds	r3, r4, #1
 800e13a:	2b39      	cmp	r3, #57	@ 0x39
 800e13c:	ea4f 5504 	mov.w	r5, r4, lsl #20
 800e140:	d90e      	bls.n	800e160 <expm1+0x3e0>
 800e142:	4652      	mov	r2, sl
 800e144:	465b      	mov	r3, fp
 800e146:	f7f2 f827 	bl	8000198 <__aeabi_dsub>
 800e14a:	4602      	mov	r2, r0
 800e14c:	460b      	mov	r3, r1
 800e14e:	2000      	movs	r0, #0
 800e150:	491c      	ldr	r1, [pc, #112]	@ (800e1c4 <expm1+0x444>)
 800e152:	f7f2 f821 	bl	8000198 <__aeabi_dsub>
 800e156:	186b      	adds	r3, r5, r1
 800e158:	4619      	mov	r1, r3
 800e15a:	2200      	movs	r2, #0
 800e15c:	4b19      	ldr	r3, [pc, #100]	@ (800e1c4 <expm1+0x444>)
 800e15e:	e74c      	b.n	800dffa <expm1+0x27a>
 800e160:	2c13      	cmp	r4, #19
 800e162:	f04f 0200 	mov.w	r2, #0
 800e166:	dc17      	bgt.n	800e198 <expm1+0x418>
 800e168:	f44f 1600 	mov.w	r6, #2097152	@ 0x200000
 800e16c:	fa46 f404 	asr.w	r4, r6, r4
 800e170:	f1c4 537f 	rsb	r3, r4, #1069547520	@ 0x3fc00000
 800e174:	f503 1340 	add.w	r3, r3, #3145728	@ 0x300000
 800e178:	4616      	mov	r6, r2
 800e17a:	461f      	mov	r7, r3
 800e17c:	4652      	mov	r2, sl
 800e17e:	465b      	mov	r3, fp
 800e180:	f7f2 f80a 	bl	8000198 <__aeabi_dsub>
 800e184:	4602      	mov	r2, r0
 800e186:	460b      	mov	r3, r1
 800e188:	4630      	mov	r0, r6
 800e18a:	4639      	mov	r1, r7
 800e18c:	f7f2 f804 	bl	8000198 <__aeabi_dsub>
 800e190:	4682      	mov	sl, r0
 800e192:	eb05 0b01 	add.w	fp, r5, r1
 800e196:	e734      	b.n	800e002 <expm1+0x282>
 800e198:	f5c4 747f 	rsb	r4, r4, #1020	@ 0x3fc
 800e19c:	3403      	adds	r4, #3
 800e19e:	0523      	lsls	r3, r4, #20
 800e1a0:	f7f1 fffc 	bl	800019c <__adddf3>
 800e1a4:	4602      	mov	r2, r0
 800e1a6:	460b      	mov	r3, r1
 800e1a8:	4650      	mov	r0, sl
 800e1aa:	4659      	mov	r1, fp
 800e1ac:	f7f1 fff4 	bl	8000198 <__aeabi_dsub>
 800e1b0:	2200      	movs	r2, #0
 800e1b2:	4b04      	ldr	r3, [pc, #16]	@ (800e1c4 <expm1+0x444>)
 800e1b4:	f7f1 fff2 	bl	800019c <__adddf3>
 800e1b8:	e7ea      	b.n	800e190 <expm1+0x410>
 800e1ba:	bf00      	nop
 800e1bc:	bfd00000 	.word	0xbfd00000
 800e1c0:	3fe00000 	.word	0x3fe00000
 800e1c4:	3ff00000 	.word	0x3ff00000

0800e1c8 <with_errno>:
 800e1c8:	b570      	push	{r4, r5, r6, lr}
 800e1ca:	4604      	mov	r4, r0
 800e1cc:	460d      	mov	r5, r1
 800e1ce:	4616      	mov	r6, r2
 800e1d0:	f7fc fa36 	bl	800a640 <__errno>
 800e1d4:	4629      	mov	r1, r5
 800e1d6:	6006      	str	r6, [r0, #0]
 800e1d8:	4620      	mov	r0, r4
 800e1da:	bd70      	pop	{r4, r5, r6, pc}

0800e1dc <xflow>:
 800e1dc:	b513      	push	{r0, r1, r4, lr}
 800e1de:	4604      	mov	r4, r0
 800e1e0:	4619      	mov	r1, r3
 800e1e2:	4610      	mov	r0, r2
 800e1e4:	b10c      	cbz	r4, 800e1ea <xflow+0xe>
 800e1e6:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800e1ea:	e9cd 2300 	strd	r2, r3, [sp]
 800e1ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1f2:	f7f2 f989 	bl	8000508 <__aeabi_dmul>
 800e1f6:	2222      	movs	r2, #34	@ 0x22
 800e1f8:	b002      	add	sp, #8
 800e1fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e1fe:	f7ff bfe3 	b.w	800e1c8 <with_errno>

0800e202 <__math_oflow>:
 800e202:	2200      	movs	r2, #0
 800e204:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800e208:	f7ff bfe8 	b.w	800e1dc <xflow>

0800e20c <finitef>:
 800e20c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800e210:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e214:	bfac      	ite	ge
 800e216:	2000      	movge	r0, #0
 800e218:	2001      	movlt	r0, #1
 800e21a:	4770      	bx	lr

0800e21c <fminf>:
 800e21c:	b538      	push	{r3, r4, r5, lr}
 800e21e:	4604      	mov	r4, r0
 800e220:	460d      	mov	r5, r1
 800e222:	f000 f811 	bl	800e248 <__fpclassifyf>
 800e226:	b910      	cbnz	r0, 800e22e <fminf+0x12>
 800e228:	462c      	mov	r4, r5
 800e22a:	4620      	mov	r0, r4
 800e22c:	bd38      	pop	{r3, r4, r5, pc}
 800e22e:	4628      	mov	r0, r5
 800e230:	f000 f80a 	bl	800e248 <__fpclassifyf>
 800e234:	2800      	cmp	r0, #0
 800e236:	d0f8      	beq.n	800e22a <fminf+0xe>
 800e238:	4629      	mov	r1, r5
 800e23a:	4620      	mov	r0, r4
 800e23c:	f7f2 ff58 	bl	80010f0 <__aeabi_fcmplt>
 800e240:	2800      	cmp	r0, #0
 800e242:	d0f1      	beq.n	800e228 <fminf+0xc>
 800e244:	e7f1      	b.n	800e22a <fminf+0xe>
	...

0800e248 <__fpclassifyf>:
 800e248:	f030 4000 	bics.w	r0, r0, #2147483648	@ 0x80000000
 800e24c:	d00d      	beq.n	800e26a <__fpclassifyf+0x22>
 800e24e:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 800e252:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 800e256:	d30a      	bcc.n	800e26e <__fpclassifyf+0x26>
 800e258:	4b07      	ldr	r3, [pc, #28]	@ (800e278 <__fpclassifyf+0x30>)
 800e25a:	1e42      	subs	r2, r0, #1
 800e25c:	429a      	cmp	r2, r3
 800e25e:	d908      	bls.n	800e272 <__fpclassifyf+0x2a>
 800e260:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 800e264:	4258      	negs	r0, r3
 800e266:	4158      	adcs	r0, r3
 800e268:	4770      	bx	lr
 800e26a:	2002      	movs	r0, #2
 800e26c:	4770      	bx	lr
 800e26e:	2004      	movs	r0, #4
 800e270:	4770      	bx	lr
 800e272:	2003      	movs	r0, #3
 800e274:	4770      	bx	lr
 800e276:	bf00      	nop
 800e278:	007ffffe 	.word	0x007ffffe

0800e27c <fabs>:
 800e27c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e280:	4619      	mov	r1, r3
 800e282:	4770      	bx	lr

0800e284 <__ieee754_expf>:
 800e284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e288:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800e28c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e290:	4604      	mov	r4, r0
 800e292:	d904      	bls.n	800e29e <__ieee754_expf+0x1a>
 800e294:	4601      	mov	r1, r0
 800e296:	f7f2 fc85 	bl	8000ba4 <__addsf3>
 800e29a:	4604      	mov	r4, r0
 800e29c:	e005      	b.n	800e2aa <__ieee754_expf+0x26>
 800e29e:	ea4f 76d0 	mov.w	r6, r0, lsr #31
 800e2a2:	d105      	bne.n	800e2b0 <__ieee754_expf+0x2c>
 800e2a4:	2e00      	cmp	r6, #0
 800e2a6:	f040 80c3 	bne.w	800e430 <__ieee754_expf+0x1ac>
 800e2aa:	4620      	mov	r0, r4
 800e2ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e2b0:	4960      	ldr	r1, [pc, #384]	@ (800e434 <__ieee754_expf+0x1b0>)
 800e2b2:	4288      	cmp	r0, r1
 800e2b4:	dd04      	ble.n	800e2c0 <__ieee754_expf+0x3c>
 800e2b6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2ba:	2000      	movs	r0, #0
 800e2bc:	f000 b8f3 	b.w	800e4a6 <__math_oflowf>
 800e2c0:	2800      	cmp	r0, #0
 800e2c2:	da07      	bge.n	800e2d4 <__ieee754_expf+0x50>
 800e2c4:	4a5c      	ldr	r2, [pc, #368]	@ (800e438 <__ieee754_expf+0x1b4>)
 800e2c6:	4293      	cmp	r3, r2
 800e2c8:	d904      	bls.n	800e2d4 <__ieee754_expf+0x50>
 800e2ca:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2ce:	2000      	movs	r0, #0
 800e2d0:	f000 b8e5 	b.w	800e49e <__math_uflowf>
 800e2d4:	4a59      	ldr	r2, [pc, #356]	@ (800e43c <__ieee754_expf+0x1b8>)
 800e2d6:	4293      	cmp	r3, r2
 800e2d8:	d971      	bls.n	800e3be <__ieee754_expf+0x13a>
 800e2da:	4a59      	ldr	r2, [pc, #356]	@ (800e440 <__ieee754_expf+0x1bc>)
 800e2dc:	4293      	cmp	r3, r2
 800e2de:	d851      	bhi.n	800e384 <__ieee754_expf+0x100>
 800e2e0:	4b58      	ldr	r3, [pc, #352]	@ (800e444 <__ieee754_expf+0x1c0>)
 800e2e2:	4620      	mov	r0, r4
 800e2e4:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800e2e8:	f7f2 fc5a 	bl	8000ba0 <__aeabi_fsub>
 800e2ec:	4605      	mov	r5, r0
 800e2ee:	4b56      	ldr	r3, [pc, #344]	@ (800e448 <__ieee754_expf+0x1c4>)
 800e2f0:	f853 7026 	ldr.w	r7, [r3, r6, lsl #2]
 800e2f4:	f086 0301 	eor.w	r3, r6, #1
 800e2f8:	eba3 0806 	sub.w	r8, r3, r6
 800e2fc:	4639      	mov	r1, r7
 800e2fe:	4628      	mov	r0, r5
 800e300:	f7f2 fc4e 	bl	8000ba0 <__aeabi_fsub>
 800e304:	4604      	mov	r4, r0
 800e306:	4621      	mov	r1, r4
 800e308:	4620      	mov	r0, r4
 800e30a:	f7f2 fd53 	bl	8000db4 <__aeabi_fmul>
 800e30e:	4606      	mov	r6, r0
 800e310:	494e      	ldr	r1, [pc, #312]	@ (800e44c <__ieee754_expf+0x1c8>)
 800e312:	f7f2 fd4f 	bl	8000db4 <__aeabi_fmul>
 800e316:	494e      	ldr	r1, [pc, #312]	@ (800e450 <__ieee754_expf+0x1cc>)
 800e318:	f7f2 fc42 	bl	8000ba0 <__aeabi_fsub>
 800e31c:	4631      	mov	r1, r6
 800e31e:	f7f2 fd49 	bl	8000db4 <__aeabi_fmul>
 800e322:	494c      	ldr	r1, [pc, #304]	@ (800e454 <__ieee754_expf+0x1d0>)
 800e324:	f7f2 fc3e 	bl	8000ba4 <__addsf3>
 800e328:	4631      	mov	r1, r6
 800e32a:	f7f2 fd43 	bl	8000db4 <__aeabi_fmul>
 800e32e:	494a      	ldr	r1, [pc, #296]	@ (800e458 <__ieee754_expf+0x1d4>)
 800e330:	f7f2 fc36 	bl	8000ba0 <__aeabi_fsub>
 800e334:	4631      	mov	r1, r6
 800e336:	f7f2 fd3d 	bl	8000db4 <__aeabi_fmul>
 800e33a:	4948      	ldr	r1, [pc, #288]	@ (800e45c <__ieee754_expf+0x1d8>)
 800e33c:	f7f2 fc32 	bl	8000ba4 <__addsf3>
 800e340:	4631      	mov	r1, r6
 800e342:	f7f2 fd37 	bl	8000db4 <__aeabi_fmul>
 800e346:	4601      	mov	r1, r0
 800e348:	4620      	mov	r0, r4
 800e34a:	f7f2 fc29 	bl	8000ba0 <__aeabi_fsub>
 800e34e:	4601      	mov	r1, r0
 800e350:	4606      	mov	r6, r0
 800e352:	4620      	mov	r0, r4
 800e354:	f7f2 fd2e 	bl	8000db4 <__aeabi_fmul>
 800e358:	4681      	mov	r9, r0
 800e35a:	f1b8 0f00 	cmp.w	r8, #0
 800e35e:	d143      	bne.n	800e3e8 <__ieee754_expf+0x164>
 800e360:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800e364:	4630      	mov	r0, r6
 800e366:	f7f2 fc1b 	bl	8000ba0 <__aeabi_fsub>
 800e36a:	4601      	mov	r1, r0
 800e36c:	4648      	mov	r0, r9
 800e36e:	f7f2 fdd5 	bl	8000f1c <__aeabi_fdiv>
 800e372:	4621      	mov	r1, r4
 800e374:	f7f2 fc14 	bl	8000ba0 <__aeabi_fsub>
 800e378:	4601      	mov	r1, r0
 800e37a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800e37e:	f7f2 fc0f 	bl	8000ba0 <__aeabi_fsub>
 800e382:	e78a      	b.n	800e29a <__ieee754_expf+0x16>
 800e384:	4936      	ldr	r1, [pc, #216]	@ (800e460 <__ieee754_expf+0x1dc>)
 800e386:	4620      	mov	r0, r4
 800e388:	f7f2 fd14 	bl	8000db4 <__aeabi_fmul>
 800e38c:	4b35      	ldr	r3, [pc, #212]	@ (800e464 <__ieee754_expf+0x1e0>)
 800e38e:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800e392:	f7f2 fc07 	bl	8000ba4 <__addsf3>
 800e396:	f7f2 fed3 	bl	8001140 <__aeabi_f2iz>
 800e39a:	4680      	mov	r8, r0
 800e39c:	f7f2 fcb6 	bl	8000d0c <__aeabi_i2f>
 800e3a0:	4931      	ldr	r1, [pc, #196]	@ (800e468 <__ieee754_expf+0x1e4>)
 800e3a2:	4606      	mov	r6, r0
 800e3a4:	f7f2 fd06 	bl	8000db4 <__aeabi_fmul>
 800e3a8:	4601      	mov	r1, r0
 800e3aa:	4620      	mov	r0, r4
 800e3ac:	f7f2 fbf8 	bl	8000ba0 <__aeabi_fsub>
 800e3b0:	492e      	ldr	r1, [pc, #184]	@ (800e46c <__ieee754_expf+0x1e8>)
 800e3b2:	4605      	mov	r5, r0
 800e3b4:	4630      	mov	r0, r6
 800e3b6:	f7f2 fcfd 	bl	8000db4 <__aeabi_fmul>
 800e3ba:	4607      	mov	r7, r0
 800e3bc:	e79e      	b.n	800e2fc <__ieee754_expf+0x78>
 800e3be:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800e3c2:	d20c      	bcs.n	800e3de <__ieee754_expf+0x15a>
 800e3c4:	492a      	ldr	r1, [pc, #168]	@ (800e470 <__ieee754_expf+0x1ec>)
 800e3c6:	4620      	mov	r0, r4
 800e3c8:	f7f2 fbec 	bl	8000ba4 <__addsf3>
 800e3cc:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800e3d0:	f7f2 feac 	bl	800112c <__aeabi_fcmpgt>
 800e3d4:	b130      	cbz	r0, 800e3e4 <__ieee754_expf+0x160>
 800e3d6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800e3da:	4620      	mov	r0, r4
 800e3dc:	e75b      	b.n	800e296 <__ieee754_expf+0x12>
 800e3de:	f04f 0800 	mov.w	r8, #0
 800e3e2:	e790      	b.n	800e306 <__ieee754_expf+0x82>
 800e3e4:	4680      	mov	r8, r0
 800e3e6:	e78e      	b.n	800e306 <__ieee754_expf+0x82>
 800e3e8:	4631      	mov	r1, r6
 800e3ea:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800e3ee:	f7f2 fbd7 	bl	8000ba0 <__aeabi_fsub>
 800e3f2:	4601      	mov	r1, r0
 800e3f4:	4648      	mov	r0, r9
 800e3f6:	f7f2 fd91 	bl	8000f1c <__aeabi_fdiv>
 800e3fa:	4601      	mov	r1, r0
 800e3fc:	4638      	mov	r0, r7
 800e3fe:	f7f2 fbcf 	bl	8000ba0 <__aeabi_fsub>
 800e402:	4629      	mov	r1, r5
 800e404:	f7f2 fbcc 	bl	8000ba0 <__aeabi_fsub>
 800e408:	4601      	mov	r1, r0
 800e40a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800e40e:	f7f2 fbc7 	bl	8000ba0 <__aeabi_fsub>
 800e412:	f118 0f7d 	cmn.w	r8, #125	@ 0x7d
 800e416:	db02      	blt.n	800e41e <__ieee754_expf+0x19a>
 800e418:	eb00 54c8 	add.w	r4, r0, r8, lsl #23
 800e41c:	e745      	b.n	800e2aa <__ieee754_expf+0x26>
 800e41e:	f108 0864 	add.w	r8, r8, #100	@ 0x64
 800e422:	f04f 6158 	mov.w	r1, #226492416	@ 0xd800000
 800e426:	eb00 50c8 	add.w	r0, r0, r8, lsl #23
 800e42a:	f7f2 fcc3 	bl	8000db4 <__aeabi_fmul>
 800e42e:	e734      	b.n	800e29a <__ieee754_expf+0x16>
 800e430:	2400      	movs	r4, #0
 800e432:	e73a      	b.n	800e2aa <__ieee754_expf+0x26>
 800e434:	42b17217 	.word	0x42b17217
 800e438:	42cff1b5 	.word	0x42cff1b5
 800e43c:	3eb17218 	.word	0x3eb17218
 800e440:	3f851591 	.word	0x3f851591
 800e444:	0800f8b0 	.word	0x0800f8b0
 800e448:	0800f8a8 	.word	0x0800f8a8
 800e44c:	3331bb4c 	.word	0x3331bb4c
 800e450:	35ddea0e 	.word	0x35ddea0e
 800e454:	388ab355 	.word	0x388ab355
 800e458:	3b360b61 	.word	0x3b360b61
 800e45c:	3e2aaaab 	.word	0x3e2aaaab
 800e460:	3fb8aa3b 	.word	0x3fb8aa3b
 800e464:	0800f8b8 	.word	0x0800f8b8
 800e468:	3f317180 	.word	0x3f317180
 800e46c:	3717f7d1 	.word	0x3717f7d1
 800e470:	7149f2ca 	.word	0x7149f2ca

0800e474 <with_errnof>:
 800e474:	b538      	push	{r3, r4, r5, lr}
 800e476:	4604      	mov	r4, r0
 800e478:	460d      	mov	r5, r1
 800e47a:	f7fc f8e1 	bl	800a640 <__errno>
 800e47e:	6005      	str	r5, [r0, #0]
 800e480:	4620      	mov	r0, r4
 800e482:	bd38      	pop	{r3, r4, r5, pc}

0800e484 <xflowf>:
 800e484:	b508      	push	{r3, lr}
 800e486:	b140      	cbz	r0, 800e49a <xflowf+0x16>
 800e488:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 800e48c:	f7f2 fc92 	bl	8000db4 <__aeabi_fmul>
 800e490:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800e494:	2122      	movs	r1, #34	@ 0x22
 800e496:	f7ff bfed 	b.w	800e474 <with_errnof>
 800e49a:	4608      	mov	r0, r1
 800e49c:	e7f6      	b.n	800e48c <xflowf+0x8>

0800e49e <__math_uflowf>:
 800e49e:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 800e4a2:	f7ff bfef 	b.w	800e484 <xflowf>

0800e4a6 <__math_oflowf>:
 800e4a6:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 800e4aa:	f7ff bfeb 	b.w	800e484 <xflowf>
	...

0800e4b0 <_init>:
 800e4b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4b2:	bf00      	nop
 800e4b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4b6:	bc08      	pop	{r3}
 800e4b8:	469e      	mov	lr, r3
 800e4ba:	4770      	bx	lr

0800e4bc <_fini>:
 800e4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4be:	bf00      	nop
 800e4c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4c2:	bc08      	pop	{r3}
 800e4c4:	469e      	mov	lr, r3
 800e4c6:	4770      	bx	lr
