Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Apr 14 16:45:36 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           14 |
| No           | No                    | Yes                    |              48 |           19 |
| No           | Yes                   | No                     |              14 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              63 |           19 |
| Yes          | Yes                   | No                     |              52 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+
|            Clock Signal           |             Enable Signal             |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+
|  timestone/pulse_500Hz            |                                       | reset_IBUF                                |                2 |              3 |
|  pulse_1Hz_BUFG                   |                                       | reset_IBUF                                |                2 |              4 |
|  pulse_1Hz_BUFG                   | realitystone/E[0]                     | reset_IBUF                                |                1 |              4 |
|  pulse_1Hz_BUFG                   | soulstone/load_minute_ones_reg[3][0]  | reset_IBUF                                |                1 |              4 |
|  pulse_1Hz_BUFG                   | mindstone/load_minute_tens[3]_i_1_n_0 | reset_IBUF                                |                1 |              4 |
|  pulse_1Hz_BUFG                   | mindstone/load_second_tens[3]_i_1_n_0 | reset_IBUF                                |                1 |              4 |
|  pulse_1Hz_BUFG                   | mindstone/second_ones_reg[3][0]       | reset_IBUF                                |                2 |              4 |
|  pulse_1Hz_BUFG                   | spacestone/minute_ones[3]_i_1_n_0     | reset_IBUF                                |                1 |              4 |
|  pulse_1Hz_BUFG                   | spacestone/minute_tens[3]_i_1_n_0     | reset_IBUF                                |                1 |              4 |
|  pulse_1Hz_BUFG                   | spacestone/second_tens[3]_i_1_n_0     | reset_IBUF                                |                1 |              4 |
|  timestone/dormammu/inst/clk_out1 |                                       |                                           |                3 |              4 |
|  timestone/pulse_500Hz            |                                       |                                           |                3 |             10 |
|  pulse_5MHz_BUFG                  |                                       | hulksmash/AUD_PWM                         |                5 |             14 |
|  timestone/dormammu/inst/clk_out1 |                                       | reset_IBUF                                |                5 |             18 |
|  pulse_100KHz_BUFG                |                                       | reset_IBUF                                |               10 |             23 |
|  timestone/dormammu/inst/clk_out1 | timestone/p_0_in                      | timestone/divider_count_1Hz[25]_i_1_n_0   |                8 |             26 |
|  timestone/dormammu/inst/clk_out1 | timestone/p_0_in                      | timestone/divider_count_500Hz[25]_i_1_n_0 |                8 |             26 |
|  pulse_100KHz_BUFG                | starlord/LED[15]_i_1_n_0              | reset_IBUF                                |               10 |             31 |
|  pulse_5MHz_BUFG                  |                                       |                                           |                8 |             31 |
+-----------------------------------+---------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                    10 |
| 10     |                     1 |
| 14     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


