$date
	Sun Aug 17 09:35:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_dataflow $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
x!
$end
#10000
0!
0$
0#
0"
#20000
1!
1$
#30000
0!
0$
1#
#40000
1$
#50000
1!
0$
0#
1"
#60000
1$
#70000
0!
0$
1#
#80000
1!
1$
#90000
