[
  "C:\\verilog_lab\\zynq_axi_uart_rxtx_final_sw\\axi_uart_rxtx_final\\export\\axi_uart_rxtx_final"
]