//  Catapult University Version 10.3a/798110 (Production Release) Tue Dec  4 22:20:19 PST 2018
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2018, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux lfortune@cairn-cao1.irisa.fr 3.10.0-693.11.6.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.3_1.0, HLS_PKGS v23.3_1.0, 
//                       SIF_TOOLKITS v23.3_1.0, SIF_XILINX v23.3_1.0, 
//                       SIF_ALTERA v23.3_1.0, CCS_LIBS v23.3_1.0, 
//                       CDS_PPRO PowerPro-10.2_1, 
//                       CDS_DesigChecker design-checking-10.3a, 
//                       CDS_OASYS v18.1_3.7, DesignPad v2.78_1.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Fri Jan 22 09:54:49 2021
# -------------------------------------------------
# Logging session transcript to file "/tmp/log9265598296eff.0"
# > dofile ./catapult_asic.tcl
# > set WORKING_DIR $::env(PWD)
# /udd/lfortune/Comet/scripts
# > solution new -state initial
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# solution.v2
# > solution options defaults
# > solution options set /ComponentLibs/TechLibSearchPath /opt/DesignKit/cmos28fdsoi_29/C28SOI_SC_12_CORE_LL/5.1-05/libs
# /opt/DesignKit/cmos28fdsoi_29/C28SOI_SC_12_CORE_LL/5.1-05/libs
# > solution options set ComponentLibs/SearchPath /opt/DesignKit/catapult_lib -append
# {$MGC_HOME/pkgs/siflibs} {$MGC_HOME/shared/include/calypto_mem} {$MGC_HOME/pkgs/siflibs/designcompiler} {$MGC_HOME/pkgs/siflibs/rtlcompiler} {$MGC_HOME/pkgs/siflibs/oasysrtl} {$MGC_HOME/pkgs/siflibs/nangate} {$MGC_HOME/pkgs/ccs_altera} {$MGC_HOME/pkgs/ccs_xilinx} {$MGC_HOME/pkgs/siflibs/synplifypro} {$MGC_HOME/pkgs/siflibs/origami} {$MGC_HOME/pkgs/siflibs/microsemi} {$MGC_HOME/pkgs/ccs_libs/interfaces/amba} /opt/DesignKit/catapult_lib
# > solution options set ComponentLibs/SearchPath /opt/DesignKit/catapult_lib/memory -append
# {$MGC_HOME/pkgs/siflibs} {$MGC_HOME/shared/include/calypto_mem} {$MGC_HOME/pkgs/siflibs/designcompiler} {$MGC_HOME/pkgs/siflibs/rtlcompiler} {$MGC_HOME/pkgs/siflibs/oasysrtl} {$MGC_HOME/pkgs/siflibs/nangate} {$MGC_HOME/pkgs/ccs_altera} {$MGC_HOME/pkgs/ccs_xilinx} {$MGC_HOME/pkgs/siflibs/synplifypro} {$MGC_HOME/pkgs/siflibs/origami} {$MGC_HOME/pkgs/siflibs/microsemi} {$MGC_HOME/pkgs/ccs_libs/interfaces/amba} /opt/DesignKit/catapult_lib /opt/DesignKit/catapult_lib/memory
# > solution options set /Input/CompilerFlags {-D __CATAPULT__ -D __HLS__ -D MEMORY_INTERFACE=IncompleteMemory}
# -D __CATAPULT__ -D __HLS__ -D MEMORY_INTERFACE=IncompleteMemory
# > solution options set /Input/SearchPath $WORKING_DIR/../include
# /udd/lfortune/Comet/scripts/../include
# > solution options set /Output/GenerateCycleNetlist false
# false
# > solution file add $WORKING_DIR/../src/core.cpp -type C++
# /INPUTFILES/1
# > directive set -DESIGN_GOAL area
# /DESIGN_GOAL area
# > go new
# > directive set -DESIGN_HIERARCHY doCore
# /DESIGN_HIERARCHY doCore
# > go compile
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Moving session transcript to file "/udd/lfortune/Comet/scripts/catapult.log"
# Front End called with arguments: -I/udd/lfortune/Comet/scripts/../include -- /udd/lfortune/Comet/src/core.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# Warning: $PROJECT_HOME/../include/ac_int.h(3190): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/ac_int.h(3191): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/ac_int.h(3192): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/ac_int.h(3193): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/ac_int.h(3194): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/ac_int.h(3195): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/ac_int.h(3196): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/ac_int.h(3197): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/ac_int.h(3198): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/ac_int.h(3199): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/ac_int.h(3200): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/ac_int.h(3201): variable "x" is used before its value is set (CRD-549)
# Warning: $PROJECT_HOME/../include/cacheMemory.h(44): field initializers are a C++11 feature (CRD-2512)
# Warning: $PROJECT_HOME/../include/ac_int.h(1538): subscript out of range (CRD-175)
# Warning: $PROJECT_HOME/../include/ac_int.h(1538):           detected during: (CRD-175)
# Warning: $PROJECT_HOME/../include/ac_int.h(1538):             instantiation of "void ac_private::iv<N>::set_slc(unsigned int, int, const ac_private::iv<N2> &) [with N=5, N2=1]" at line 2459 (CRD-175)
# Warning: $PROJECT_HOME/../include/ac_int.h(1538):             instantiation of "ac_int<W, S> &ac_int<W, S>::set_slc(signed int, const ac_int<W2, S2> &) [with W=150, S=false, W2=22, S2=false]" at line 178 of "/udd/lfortune/Comet/scripts/../include/cacheMemory.h" (CRD-175)
# Warning: $PROJECT_HOME/../include/ac_int.h(1538):             instantiation of "void CacheMemory<INTERFACE_SIZE, LINE_SIZE, SET_SIZE>::process(ac_int<32, false>, memMask, memOpType, ac_int<<expression>, false>, ac_int<<expression>, false> &, bool &, bool &) [with INTERFACE_SIZE=4U, LINE_SIZE=16, SET_SIZE=64]"  (CRD-175)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 2.07 seconds, memory usage 1308012kB, peak memory usage 1308012kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v2' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# Found top design routine 'doCore' specified by directive (CIN-52)
# Found top design routine 'doCore' specified by directive (CIN-52)
# $PROJECT_HOME/../src/core.cpp(665): Synthesizing routine 'doCore' (CIN-13)
# $PROJECT_HOME/../src/core.cpp(665): Inlining routine 'doCore' (CIN-14)
# $PROJECT_HOME/../include/pipelineRegisters.h(25): Inlining member function 'FtoDC::FtoDC' on object 'core.ftoDC' (CIN-64)
# $PROJECT_HOME/../include/memoryInterface.h(24): Inlining member function 'IncompleteMemory<4U>::IncompleteMemory' on object 'imInterface' (CIN-64)
# $PROJECT_HOME/../include/memoryInterface.h(24): Inlining member function 'IncompleteMemory<4U>::IncompleteMemory' on object 'dmInterface' (CIN-64)
# $PROJECT_HOME/../include/cacheMemory.h(69): Inlining member function 'CacheMemory<4U, 16, 64>::CacheMemory' on object 'dmCache' (CIN-64)
# $PROJECT_HOME/../include/cacheMemory.h(69): Inlining member function 'CacheMemory<4U, 16, 64>::CacheMemory' on object 'imCache' (CIN-64)
# $PROJECT_HOME/../src/core.cpp(506): Inlining routine 'doCycle' (CIN-14)
# $PROJECT_HOME/../include/pipelineRegisters.h(25): Inlining member function 'FtoDC::FtoDC' on object 'ftoDC_temp' (CIN-64)
# $PROJECT_HOME/../include/cacheMemory.h(88): Inlining member function 'CacheMemory<4U, 16, 64>::process' on object 'imInterface' (CIN-64)
# $PROJECT_HOME/../include/memoryInterface.h(25): Inlining member function 'IncompleteMemory<4U>::process' on object 'imInterface' (CIN-64)
# $PROJECT_HOME/../include/memoryInterface.h(25): Inlining member function 'IncompleteMemory<4U>::process' on object 'imInterface' (CIN-64)
# $PROJECT_HOME/../src/core.cpp(9): Inlining routine 'fetch' (CIN-14)
# $PROJECT_HOME/../src/core.cpp(17): Inlining routine 'decode' (CIN-14)
# $PROJECT_HOME/../src/core.cpp(193): Inlining routine 'execute' (CIN-14)
# $PROJECT_HOME/../src/core.cpp(391): Inlining routine 'memory' (CIN-14)
# $PROJECT_HOME/../src/core.cpp(421): Inlining routine 'writeback' (CIN-14)
# $PROJECT_HOME/../src/core.cpp(450): Inlining routine 'forwardUnit' (CIN-14)
# $PROJECT_HOME/../include/cacheMemory.h(88): Inlining member function 'CacheMemory<4U, 16, 64>::process' on object 'imInterface' (CIN-64)
# $PROJECT_HOME/../include/memoryInterface.h(25): Inlining member function 'IncompleteMemory<4U>::process' on object 'imInterface' (CIN-64)
# $PROJECT_HOME/../include/memoryInterface.h(25): Inlining member function 'IncompleteMemory<4U>::process' on object 'imInterface' (CIN-64)
# $PROJECT_HOME/../src/core.cpp(431): Inlining routine 'branchUnit' (CIN-14)
# $PROJECT_HOME/../src/core.cpp(665): Optimizing block '/doCore' ... (CIN-4)
# Warning: $PROJECT_HOME/../src/core.cpp(678): Loop 'while' is infinite potentially because of wrong use of ITERATIONS directive. (LOOP-19)
# Info: Optimizing partition '/doCore': (Total ops = 2272, Real ops = 400, Vars = 929) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 2272, Real ops = 400, Vars = 922) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 2062, Real ops = 385, Vars = 694) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1982, Real ops = 380, Vars = 688) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1996, Real ops = 380, Vars = 688) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1996, Real ops = 380, Vars = 691) (SOL-10)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(26): Splitting object 'core.ftoDC.pc' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(35): Splitting object 'core.dctoEx.pc' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(36): Splitting object 'core.dctoEx.instruction' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(39): Splitting object 'core.dctoEx.funct7' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(42): Splitting object 'core.dctoEx.lhs' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(43): Splitting object 'core.dctoEx.rhs' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/core.h(38): Splitting object 'core.pc' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(48): Splitting object 'dmCache.nextLevelAddr' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(49): Splitting object 'dmCache.nextLevelOpType' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(53): Splitting object 'dmCache.setMiss' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(57): Splitting object 'dmCache.setStore' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'imCache.newVal' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(48): Splitting object 'imCache.nextLevelAddr' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(49): Splitting object 'imCache.nextLevelOpType' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(53): Splitting object 'imCache.setMiss' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(57): Splitting object 'imCache.setStore' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(59): Splitting object 'imCache.valStore' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(74): Splitting object 'pref' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(75): Splitting object 'pref#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(76): Splitting object 'pref#2' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(74): Splitting object 'pref#3' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(75): Splitting object 'pref#4' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(76): Splitting object 'pref#5' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(26): Splitting object 'doCycle:ftoDC_temp.pc' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(28): Splitting object 'doCycle:ftoDC_temp.nextPCFetch' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(35): Splitting object 'doCycle:dctoEx_temp.pc' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(36): Splitting object 'doCycle:dctoEx_temp.instruction' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(39): Splitting object 'doCycle:dctoEx_temp.funct7' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(42): Splitting object 'doCycle:dctoEx_temp.lhs' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(43): Splitting object 'doCycle:dctoEx_temp.rhs' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(65): Splitting object 'doCycle:extoMem_temp.pc' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(601): Splitting object 'doCycle:opType' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(562): Splitting object 'doCycle:_qr' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(88): Splitting object 'CacheMemory<4U,16,64>::process:addr' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(88): Splitting object 'CacheMemory<4U,16,64>::process:opType' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(97): Splitting object 'CacheMemory<4U,16,64>::process:offset' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(104): Splitting object 'pref#6' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(104): Splitting object 'CacheMemory<4U,16,64>::process:if:if:drf(core.im)' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(105): Splitting object 'pref#7' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(106): Splitting object 'pref#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(124): Splitting object 'pref#17' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(124): Splitting object 'pref:pref.pref#9' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(124): Splitting object 'pref:pref.pref.pref' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(125): Splitting object 'pref#18' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(125): Splitting object 'pref:pref.pref#10' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(125): Splitting object 'pref:pref.pref.pref#1' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(126): Splitting object 'pref#19' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(126): Splitting object 'pref:pref.pref#11' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(126): Splitting object 'pref:pref.pref.pref#2' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(127): Splitting object 'pref#20' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(127): Splitting object 'pref:pref.pref#12' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(127): Splitting object 'pref:pref.pref.pref#3' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(262): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:oldAddress' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2029): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:ac_int:cctor#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(245): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(247): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:qelse:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(248): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:qelse:qelse:_qr' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(255): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:_qr.lval' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(257): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:qelse#2:_qr.lval' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(258): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:qelse#2:qelse:_qr.lval' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if#1:ac_int:cctor' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(271): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if#1:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:else#1:if:if#1:ac_int:cctor' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(314): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if#2:drf(core.im)#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(315): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if#2:drf(core.im)#4' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../include/memoryInterface.h(25): Splitting object 'IncompleteMemory<4U>::process:addr' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/memoryInterface.h(25): Splitting object 'IncompleteMemory<4U>::process:opType' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/memoryInterface.h(21): Splitting object 'pref:dmInterface.data.idx.pref' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(9): Splitting object 'fetch:pc' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'fetch:ac_int:cctor' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(26): Splitting object 'decode:ftoDC.pc' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(19): Splitting object 'decode:pc' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(23): Splitting object 'decode:funct7' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(31): Splitting object 'decode:imm12_S' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(36): Splitting object 'decode:imm12_S_signed' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(48): Splitting object 'decode:imm31_12' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(51): Splitting object 'decode:imm21_1' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(57): Splitting object 'decode:imm21_1_signed' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(61): Splitting object 'pref#21' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(61): Splitting object 'pref:pref.pref#13' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(61): Splitting object 'pref:pref.pref.pref#4' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(62): Splitting object 'pref#22' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(62): Splitting object 'pref:pref.pref#14' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(62): Splitting object 'pref:pref.pref.pref#5' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(81): Splitting object 'decode:opCode.sw' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'decode:case-23:ac_int:cctor' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'decode:case-111:ac_int:cctor' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'decode:case-35:ac_int:cctor#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(35): Splitting object 'execute:dctoEx.pc' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(36): Splitting object 'execute:dctoEx.instruction' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(39): Splitting object 'execute:dctoEx.funct7' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(205): Splitting object 'execute:imm13' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(211): Splitting object 'execute:imm13_signed' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(218): Splitting object 'execute:dctoEx.opCode.sw' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'execute:case-103:ac_int:cctor#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(241): Splitting object 'execute:case-99:dctoEx.funct3.sw' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(271): Splitting object 'execute:case-19:dctoEx.funct3.sw' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2023): Splitting object 'execute:case-19:case-2:ac_int:cctor' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2023): Splitting object 'execute:case-19:case-3:ac_int:cctor' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(308): Splitting object 'execute:case-51:else:dctoEx.funct3.sw' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2023): Splitting object 'execute:case-51:else:case-2:ac_int:cctor' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2023): Splitting object 'execute:case-51:else:case-3:ac_int:cctor' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(347): Splitting object 'execute:case-115:dctoEx.funct3.sw' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(400): Splitting object 'memory:extoMem.opCode.sw' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(579): Splitting object 'doCycle:extoMem.funct3.sw' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(601): Splitting object 'doCycle:opType:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(602): Splitting object 'doCycle:opType:qelse:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(88): Splitting object 'CacheMemory<4U,16,64>::process:opType#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(97): Splitting object 'CacheMemory<4U,16,64>::process#1:offset' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(104): Splitting object 'pref#23' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(105): Splitting object 'pref#24' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(106): Splitting object 'pref#25' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(124): Splitting object 'pref#34' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(124): Splitting object 'pref:pref.pref#18' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(124): Splitting object 'pref:pref.pref.pref#9' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(125): Splitting object 'pref#35' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(125): Splitting object 'pref:pref.pref#19' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(125): Splitting object 'pref:pref.pref.pref#10' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(126): Splitting object 'pref#36' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(126): Splitting object 'pref:pref.pref#20' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(126): Splitting object 'pref:pref.pref.pref#11' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(127): Splitting object 'pref#37' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(127): Splitting object 'pref:pref.pref#21' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(127): Splitting object 'pref:pref.pref.pref#12' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(190): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:if:if#4:if:case-1:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(213): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:if:if#4:else:case-1:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(224): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:if:if#4:else:case-4:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(262): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:oldAddress' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2029): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:ac_int:cctor#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(245): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(247): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:qelse:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(248): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:qelse:qelse:_qr' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(255): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:_qr.lval' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(257): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:qelse#2:_qr.lval' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(258): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:qelse#2:qelse:_qr.lval' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if#1:ac_int:cctor' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(271): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if#1:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:else#1:if:if#1:ac_int:cctor' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(302): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if#2:if:case-1:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(302): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if#2:if:switch-lp:slc()(7-0).idx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(314): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if#2:drf(core.dm)#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(333): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if#2:case-1:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(344): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if#2:case-4:_qr' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/memoryInterface.h(25): Splitting object 'IncompleteMemory<4U>::process:addr#2' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/memoryInterface.h(25): Splitting object 'IncompleteMemory<4U>::process:opType#2' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/memoryInterface.h(21): Splitting object 'pref:dmInterface.data.idx.pref#4' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(654): Splitting object 'pref#38' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(431): Splitting object 'branchUnit:nextPC_fetch' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(104): Splitting object 'drf(core.im)#5.smx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(105): Splitting object 'drf(core.im)#8.smx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(106): Splitting object 'drf(core.im)#11.smx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(254): Splitting object 'drf(dmCache.dataValid).smx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(338): Splitting object 'drf(core.im)#56.smx' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(104): Splitting object 'drf(core.dm)#5.smx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(105): Splitting object 'drf(core.dm)#8.smx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(106): Splitting object 'drf(core.dm)#11.smx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(254): Splitting object 'drf(dmCache.dataValid)#1.smx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/memoryInterface.h(36): Splitting object 'IncompleteMemory<4U>::process:if:acc.tdx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/memoryInterface.h(38): Splitting object 'IncompleteMemory<4U>::process:else:if:acc.tdx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/memoryInterface.h(36): Splitting object 'IncompleteMemory<4U>::process#2:if:acc.tdx' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/memoryInterface.h(38): Splitting object 'IncompleteMemory<4U>::process#2:else:if:acc.tdx' into 2 segments (OPT-19)
# Info: Optimizing partition '/doCore/core': (Total ops = 2010, Real ops = 364, Vars = 958) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1607, Real ops = 371, Vars = 327) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1607, Real ops = 371, Vars = 330) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1607, Real ops = 371, Vars = 327) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1586, Real ops = 357, Vars = 333) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1586, Real ops = 357, Vars = 336) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1581, Real ops = 357, Vars = 336) (SOL-10)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(75): Splitting object 'core.extoMem.datac' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(75): Splitting object 'doCycle:extoMem_temp.datac' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(577): Splitting object 'doCycle:mask' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(20): Splitting object 'decode:instruction' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'decode:case-111:ac_int:cctor#2' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(26): Splitting object 'core.ftoDC.pc(1:0)' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(35): Splitting object 'core.dctoEx.pc(1:0)' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/core.h(38): Splitting object 'core.pc(1:0)' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(42): Splitting object 'doCycle:dctoEx_temp.lhs(1:0)' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(19): Splitting object 'decode:pc(1:0)' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(244): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:acc.cse' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(244): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:acc.cse' into 2 segments (OPT-19)
# Info: Optimizing partition '/doCore/core': (Total ops = 1615, Real ops = 365, Vars = 366) (SOL-10)
# $PROJECT_HOME/../include/cacheMemory.h(73): Loop '/doCore/core/dmCache.CacheMemory:for:for' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/../include/cacheMemory.h(72): Loop '/doCore/core/dmCache.CacheMemory:for' iterated at most 64 times. (LOOP-2)
# $PROJECT_HOME/../include/cacheMemory.h(73): Loop '/doCore/core/imCache.CacheMemory:for:for' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/../include/cacheMemory.h(72): Loop '/doCore/core/imCache.CacheMemory:for' iterated at most 64 times. (LOOP-2)
# Info: Optimizing partition '/doCore/core': (Total ops = 1702, Real ops = 430, Vars = 456) (SOL-10)
# Info: $PROJECT_HOME/../include/cacheMemory.h(43): Splitting object 'imCache.cacheState' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(72): Splitting object 'dmCache.CacheMemory:for:oneSetElement' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(73): Splitting object 'dmCache.CacheMemory:for:for:oneSet' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(72): Splitting object 'imCache.CacheMemory:for:oneSetElement' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(73): Splitting object 'imCache.CacheMemory:for:for:oneSet' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(100): Splitting object 'CacheMemory<4U,16,64>::process:if:CacheMemory<4U,16,64>::process:if:acc' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(100): Splitting object 'CacheMemory<4U,16,64>::process#1:if:CacheMemory<4U,16,64>::process#1:if:acc' into 2 segments (OPT-19)
# Info: Optimizing partition '/doCore/core': (Total ops = 1224, Real ops = 318, Vars = 241) (SOL-10)
# Info: Running transformation 'compile' on solution 'solution.v2': elapsed time 28.19 seconds, memory usage 1373548kB, peak memory usage 1373548kB (SOL-15)
# Info: Merged 'forwardUnit:sel#2' at $PROJECT_HOME/../src/core.cpp(491) to 'forwardUnit:sel#1' at $PROJECT_HOME/../src/core.cpp(477). (OPT-16)
# Info: Optimizing partition '/doCore/core': (Total ops = 1253, Real ops = 313, Vars = 229) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1163, Real ops = 281, Vars = 223) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1160, Real ops = 281, Vars = 223) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1160, Real ops = 281, Vars = 226) (SOL-10)
# Info: $PROJECT_HOME/../include/cacheMemory.h(43): Splitting object 'dmCache.cacheState' into 2 segments (OPT-19)
# Info: Optimizing partition '/doCore/core': (Total ops = 1160, Real ops = 281, Vars = 224) (SOL-10)
# Info: Running transformation 'compile' on solution 'solution.v2': elapsed time 58.21 seconds, memory usage 1373548kB, peak memory usage 1373548kB (SOL-15)
# Info: Optimizing partition '/doCore/core': (Total ops = 1151, Real ops = 281, Vars = 223) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1152, Real ops = 281, Vars = 226) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1152, Real ops = 281, Vars = 223) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1151, Real ops = 280, Vars = 223) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1151, Real ops = 280, Vars = 226) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1151, Real ops = 280, Vars = 223) (SOL-10)
# Info: Running transformation 'compile' on solution 'solution.v2': elapsed time 78.12 seconds, memory usage 1373548kB, peak memory usage 1373548kB (SOL-15)
# Info: Optimizing partition '/doCore': (Total ops = 1151, Real ops = 280, Vars = 226) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1151, Real ops = 280, Vars = 226) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1151, Real ops = 280, Vars = 223) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1151, Real ops = 280, Vars = 226) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1151, Real ops = 280, Vars = 223) (SOL-10)
# Design 'doCore' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'doCore.v1': elapsed time 85.17 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-9)
# > solution library add ccs_sample_mem -- -rtlsyntool DesignCompiler -vendor STMicroelectronics -technology {28nm FDSOI}
# > solution library add C28SOI_SC_12_CORE_LL_ccs -file /opt/DesignKit/catapult_lib/C28SOI_SC_12_CORE_LL_ccs.lib
# > go libraries
# Info: Starting transformation 'libraries' on solution 'doCore.v1' (SOL-8)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Reading component library '/opt/DesignKit/catapult_lib/C28SOI_SC_12_CORE_LL_ccs.lib' [C28SOI_SC_12_CORE_LL_ccs]... (LIB-49)
# Warning: No Encrypted Liberty technology libraries have been specified (LIB-192)
# Warning: No LEF technology libraries have been specified (LIB-192)
# Warning: No Process Technology File (PTF) technology libraries have been specified (LIB-192)
# Info: Completed transformation 'libraries' on solution 'doCore.v1': elapsed time 2.30 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-9)
# > directive set -CLOCKS {clk {-CLOCK_PERIOD 2 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 1.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 2 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 1.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# > go assembly
# Info: Starting transformation 'assembly' on solution 'doCore.v1' (SOL-8)
# Info: Optimizing partition '/doCore': (Total ops = 1152, Real ops = 281, Vars = 228) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1152, Real ops = 281, Vars = 223) (SOL-10)
# Info: Completed transformation 'assembly' on solution 'doCore.v1': elapsed time 7.60 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-9)
# > directive set /doCore/core/imCache.cacheMemory:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# /doCore/core/imCache.cacheMemory:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# > directive set /doCore/core/imCache.age:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# /doCore/core/imCache.age:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# > directive set /doCore/core/imCache.dataValid:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# /doCore/core/imCache.dataValid:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# > directive set /doCore/core/dmCache.cacheMemory:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# /doCore/core/dmCache.cacheMemory:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# > directive set /doCore/core/dmCache.age:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# /doCore/core/dmCache.age:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# > directive set /doCore/core/dmCache.dataValid:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# /doCore/core/dmCache.dataValid:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# > directive set /doCore/core/imCache.cacheMemory:rsc -INTERLEAVE 4
# /doCore/core/imCache.cacheMemory:rsc/INTERLEAVE 4
# > directive set /doCore/core/imCache.age:rsc -INTERLEAVE 4
# /doCore/core/imCache.age:rsc/INTERLEAVE 4
# > directive set /doCore/core/imCache.dataValid:rsc -INTERLEAVE 4
# /doCore/core/imCache.dataValid:rsc/INTERLEAVE 4
# > directive set /doCore/core/dmCache.cacheMemory:rsc -INTERLEAVE 4
# /doCore/core/dmCache.cacheMemory:rsc/INTERLEAVE 4
# > directive set /doCore/core/dmCache.age:rsc -INTERLEAVE 4
# /doCore/core/dmCache.age:rsc/INTERLEAVE 4
# > directive set /doCore/core/dmCache.dataValid:rsc -INTERLEAVE 4
# /doCore/core/dmCache.dataValid:rsc/INTERLEAVE 4
# > directive set /doCore/globalStall:rsc -MAP_TO_MODULE {[DirectInput]}
# /doCore/globalStall:rsc/MAP_TO_MODULE {[DirectInput]}
# > directive set /doCore/core/core.regFile:rsc -MAP_TO_MODULE {[Register]}
# /doCore/core/core.regFile:rsc/MAP_TO_MODULE {[Register]}
# > directive set /doCore/core/while -PIPELINE_INIT_INTERVAL 1
# /doCore/core/while/PIPELINE_INIT_INTERVAL 1
# > directive set /doCore/imData:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# /doCore/imData:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# > directive set /doCore/dmData:rsc -MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# /doCore/dmData:rsc/MAP_TO_MODULE ccs_sample_mem.ccs_ram_sync_singleport
# > go architect
# Info: Starting transformation 'loops' on solution 'doCore.v1' (SOL-8)
# Info: Optimizing partition '/doCore/core': (Total ops = 1158, Real ops = 281, Vars = 223) (SOL-10)
# $PROJECT_HOME/../include/cacheMemory.h(73): Loop '/doCore/core/dmCache.CacheMemory:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../include/cacheMemory.h(72): Loop '/doCore/core/dmCache.CacheMemory:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../include/cacheMemory.h(73): Loop '/doCore/core/imCache.CacheMemory:for:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../include/cacheMemory.h(72): Loop '/doCore/core/imCache.CacheMemory:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/../src/core.cpp(678): Loop '/doCore/core/while' is left rolled. (LOOP-4)
# $PROJECT_HOME/../src/core.cpp(665): Loop '/doCore/core/main' is left rolled. (LOOP-4)
# Loop '/doCore/core/imCache.CacheMemory:for' is merged and folded into Loop 'dmCache.CacheMemory:for' (LOOP-9)
# Info: Optimizing partition '/doCore/core': (Total ops = 1163, Real ops = 282, Vars = 225) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1155, Real ops = 282, Vars = 225) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1153, Real ops = 282, Vars = 223) (SOL-10)
# Loop '/doCore/core/imCache.CacheMemory:for:for' is merged and folded into Loop 'dmCache.CacheMemory:for:for' (LOOP-9)
# Info: Optimizing partition '/doCore/core': (Total ops = 1158, Real ops = 283, Vars = 225) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1156, Real ops = 283, Vars = 225) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1154, Real ops = 283, Vars = 223) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1154, Real ops = 283, Vars = 231) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1154, Real ops = 283, Vars = 223) (SOL-10)
# Info: Running transformation 'loops' on solution 'doCore.v1': elapsed time 29.96 seconds, memory usage 1373548kB, peak memory usage 1373548kB (SOL-15)
# Info: Completed transformation 'loops' on solution 'doCore.v1': elapsed time 36.92 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-9)
# Info: Starting transformation 'memories' on solution 'doCore.v1' (SOL-8)
# Info: Optimizing partition '/doCore': (Total ops = 1150, Real ops = 283, Vars = 231) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1150, Real ops = 283, Vars = 223) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1148, Real ops = 283, Vars = 223) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1148, Real ops = 283, Vars = 231) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1148, Real ops = 283, Vars = 223) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1148, Real ops = 283, Vars = 231) (SOL-10)
# $PROJECT_HOME/../include/cacheMemory.h(39): Resource '/doCore/core/dmCache.cacheMemory:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/../include/cacheMemory.h(39): Memory Resource '/doCore/core/dmCache.cacheMemory:rsc(0)(0)' (from var: dmCache.cacheMemory) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 150). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(39): Memory Resource '/doCore/core/dmCache.cacheMemory:rsc(0)(1)' (from var: dmCache.cacheMemory) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 150). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(39): Memory Resource '/doCore/core/dmCache.cacheMemory:rsc(0)(2)' (from var: dmCache.cacheMemory) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 150). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(39): Memory Resource '/doCore/core/dmCache.cacheMemory:rsc(0)(3)' (from var: dmCache.cacheMemory) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 150). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(40): Resource '/doCore/core/dmCache.age:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/../include/cacheMemory.h(40): Memory Resource '/doCore/core/dmCache.age:rsc(0)(0)' (from var: dmCache.age) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 16). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(40): Memory Resource '/doCore/core/dmCache.age:rsc(0)(1)' (from var: dmCache.age) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 16). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(40): Memory Resource '/doCore/core/dmCache.age:rsc(0)(2)' (from var: dmCache.age) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 16). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(40): Memory Resource '/doCore/core/dmCache.age:rsc(0)(3)' (from var: dmCache.age) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 16). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(41): Resource '/doCore/core/dmCache.dataValid:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/../include/cacheMemory.h(41): Memory Resource '/doCore/core/dmCache.dataValid:rsc(0)(0)' (from var: dmCache.dataValid) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 1). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(41): Memory Resource '/doCore/core/dmCache.dataValid:rsc(0)(1)' (from var: dmCache.dataValid) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 1). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(41): Memory Resource '/doCore/core/dmCache.dataValid:rsc(0)(2)' (from var: dmCache.dataValid) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 1). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(41): Memory Resource '/doCore/core/dmCache.dataValid:rsc(0)(3)' (from var: dmCache.dataValid) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 1). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(39): Resource '/doCore/core/imCache.cacheMemory:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/../include/cacheMemory.h(39): Memory Resource '/doCore/core/imCache.cacheMemory:rsc(0)(0)' (from var: imCache.cacheMemory) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 150). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(39): Memory Resource '/doCore/core/imCache.cacheMemory:rsc(0)(1)' (from var: imCache.cacheMemory) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 150). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(39): Memory Resource '/doCore/core/imCache.cacheMemory:rsc(0)(2)' (from var: imCache.cacheMemory) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 150). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(39): Memory Resource '/doCore/core/imCache.cacheMemory:rsc(0)(3)' (from var: imCache.cacheMemory) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 150). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(40): Resource '/doCore/core/imCache.age:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/../include/cacheMemory.h(40): Memory Resource '/doCore/core/imCache.age:rsc(0)(0)' (from var: imCache.age) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 16). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(40): Memory Resource '/doCore/core/imCache.age:rsc(0)(1)' (from var: imCache.age) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 16). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(40): Memory Resource '/doCore/core/imCache.age:rsc(0)(2)' (from var: imCache.age) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 16). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(40): Memory Resource '/doCore/core/imCache.age:rsc(0)(3)' (from var: imCache.age) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 16). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(41): Resource '/doCore/core/imCache.dataValid:rsc' split into 1 x 4 blocks (MEM-11)
# $PROJECT_HOME/../include/cacheMemory.h(41): Memory Resource '/doCore/core/imCache.dataValid:rsc(0)(0)' (from var: imCache.dataValid) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 1). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(41): Memory Resource '/doCore/core/imCache.dataValid:rsc(0)(1)' (from var: imCache.dataValid) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 1). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(41): Memory Resource '/doCore/core/imCache.dataValid:rsc(0)(2)' (from var: imCache.dataValid) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 1). (MEM-4)
# $PROJECT_HOME/../include/cacheMemory.h(41): Memory Resource '/doCore/core/imCache.dataValid:rsc(0)(3)' (from var: imCache.dataValid) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 64 x 1). (MEM-4)
# $PROJECT_HOME/../src/core.cpp(665): Memory Resource '/doCore/imData:rsc' (from var: imData) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 16777216 x 32). (MEM-4)
# $PROJECT_HOME/../src/core.cpp(665): Memory Resource '/doCore/dmData:rsc' (from var: dmData) mapped to 'ccs_sample_mem.ccs_ram_sync_singleport' (size: 16777216 x 32). (MEM-4)
# Warning: $PROJECT_HOME/../src/core.cpp(654): Writing to register bank 'core.regFile' with 32 registers using a dynamic index can cause excessive runtime and undesired hardware.  Please inspect coding style. (MEM-74)
# Info: $PROJECT_HOME/../include/core.h(37): Splitting object 'core.regFile' into 32 segments (OPT-19)
# Info: $PROJECT_HOME/../include/core.h(41): Splitting object 'core.stallSignals' into 5 segments (OPT-19)
# Info: Optimizing partition '/doCore': (Total ops = 1585, Real ops = 431, Vars = 408) (SOL-10)
# Info: $PROJECT_HOME/../include/cacheMemory.h(74): Splitting object 'dmCache.CacheMemory:for:for:dmCache.CacheMemory:for:for:conc.idiv' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(104): Splitting object 'CacheMemory<4U,16,64>::process#1:if:if:CacheMemory<4U,16,64>::process#1:if:if:conc.idiv' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(104): Splitting object 'CacheMemory<4U,16,64>::process#1:if:if:slc(CacheMemory<4U,16,64>::process#1:if:if:CacheMemory<4U,16,64>::process#1:if:if:conc.idiv)(1-0).imod' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(75): Splitting object 'dmCache.CacheMemory:for:for:dmCache.CacheMemory:for:for:conc#1.idiv' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(105): Splitting object 'CacheMemory<4U,16,64>::process#1:if:if:CacheMemory<4U,16,64>::process#1:if:if:conc#1.idiv' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(105): Splitting object 'CacheMemory<4U,16,64>::process#1:if:if:slc(CacheMemory<4U,16,64>::process#1:if:if:CacheMemory<4U,16,64>::process#1:if:if:conc#1.idiv)(1-0).imod' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(76): Splitting object 'dmCache.CacheMemory:for:for:dmCache.CacheMemory:for:for:conc#2.idiv' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(106): Splitting object 'CacheMemory<4U,16,64>::process#1:if:if:CacheMemory<4U,16,64>::process#1:if:if:conc#2.idiv' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(106): Splitting object 'CacheMemory<4U,16,64>::process#1:if:if:slc(CacheMemory<4U,16,64>::process#1:if:if:CacheMemory<4U,16,64>::process#1:if:if:conc#2.idiv)(1-0).imod' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(74): Splitting object 'imCache.CacheMemory:for:for:imCache.CacheMemory:for:for:conc.idiv' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(104): Splitting object 'CacheMemory<4U,16,64>::process:if:if:CacheMemory<4U,16,64>::process:if:if:conc.idiv' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(104): Splitting object 'CacheMemory<4U,16,64>::process:if:if:slc(CacheMemory<4U,16,64>::process:if:if:CacheMemory<4U,16,64>::process:if:if:conc.idiv)(1-0).imod' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(75): Splitting object 'imCache.CacheMemory:for:for:imCache.CacheMemory:for:for:conc#1.idiv' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(105): Splitting object 'CacheMemory<4U,16,64>::process:if:if:CacheMemory<4U,16,64>::process:if:if:conc#1.idiv' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(105): Splitting object 'CacheMemory<4U,16,64>::process:if:if:slc(CacheMemory<4U,16,64>::process:if:if:CacheMemory<4U,16,64>::process:if:if:conc#1.idiv)(1-0).imod' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(76): Splitting object 'imCache.CacheMemory:for:for:imCache.CacheMemory:for:for:conc#2.idiv' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(106): Splitting object 'CacheMemory<4U,16,64>::process:if:if:CacheMemory<4U,16,64>::process:if:if:conc#2.idiv' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(106): Splitting object 'CacheMemory<4U,16,64>::process:if:if:slc(CacheMemory<4U,16,64>::process:if:if:CacheMemory<4U,16,64>::process:if:if:conc#2.idiv)(1-0).imod' into 2 segments (OPT-19)
# Info: Optimizing partition '/doCore/core': (Total ops = 1579, Real ops = 431, Vars = 442) (SOL-10)
# Info: Running transformation 'memories' on solution 'doCore.v1': elapsed time 24.19 seconds, memory usage 1373548kB, peak memory usage 1373548kB (SOL-15)
# Info: Optimizing partition '/doCore/core': (Total ops = 1406, Real ops = 405, Vars = 300) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1391, Real ops = 404, Vars = 295) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1391, Real ops = 404, Vars = 303) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 1391, Real ops = 404, Vars = 295) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 1391, Real ops = 404, Vars = 303) (SOL-10)
# Info: Completed transformation 'memories' on solution 'doCore.v1': elapsed time 52.25 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'doCore.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'doCore.v1': elapsed time 0.28 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'doCore.v1' (SOL-8)
# Info: Optimizing partition '/doCore/core': (Total ops = 5596, Real ops = 1421, Vars = 2810) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 3329, Real ops = 1412, Vars = 561) (SOL-10)
# Info: Optimizing partition '/doCore/core': (Total ops = 3402, Real ops = 1421, Vars = 594) (SOL-10)
# Warning: $PROJECT_HOME/../include/cacheMemory.h(185): Writing to register bank 'CacheMemory<4U,16,64>::process#1:if:else:if:if:if#4:localValStore.sva#1.in' with 18 registers using a dynamic index can cause excessive runtime and undesired hardware.  Please inspect coding style. (MEM-74)
# Design 'doCore' contains '1460' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/udd/lfortune/Comet/scripts/Catapult_4/doCore.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'doCore.v1': elapsed time 5.65 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-9)
# > go extract
# Info: Starting transformation 'allocate' on solution 'doCore.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/doCore/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../include/cacheMemory.h(73): Prescheduled LOOP '/doCore/core/dmCache.CacheMemory:for:for' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../src/core.cpp(678): Prescheduled LOOP '/doCore/core/while' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../include/cacheMemory.h(72): Prescheduled LOOP '/doCore/core/dmCache.CacheMemory:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../src/core.cpp(665): Prescheduled LOOP '/doCore/core/main' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/../src/core.cpp(665): Prescheduled SEQUENTIAL '/doCore/core' (total length 580 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/../src/core.cpp(665): Initial schedule of SEQUENTIAL '/doCore/core': Latency = 2, Area (Datapath, Register, Total) = 26594.68, 14159.02, 40753.70 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP '/doCore/core/dmCache.CacheMemory:for:for': Latency = 2, Area (Datapath, Register, Total) = 26587.07, 14159.02, 40746.09 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 26026.21, 14159.02, 40185.23 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 26018.36, 14159.02, 40177.38 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 25735.24, 14159.02, 39894.26 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 25607.95, 14159.02, 39766.97 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 25504.74, 14159.02, 39663.76 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 25491.37, 14159.02, 39650.39 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 25478.00, 14159.02, 39637.03 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 25208.66, 14159.02, 39367.68 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 25172.90, 14159.02, 39331.92 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 25119.09, 14159.02, 39278.11 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 25106.05, 14159.02, 39265.07 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 25008.13, 14159.02, 39167.15 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24982.91, 14159.02, 39141.93 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24957.71, 14159.02, 39116.73 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24956.15, 14159.02, 39115.17 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24954.36, 14159.02, 39113.38 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24942.16, 14159.02, 39101.18 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24941.91, 14159.02, 39100.94 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24941.60, 14159.02, 39100.62 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24915.61, 14159.02, 39074.63 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24883.57, 14159.02, 39042.59 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24874.58, 14159.02, 39033.60 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24840.30, 14159.02, 38999.33 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24831.48, 14159.02, 38990.50 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24831.39, 14159.02, 38990.41 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24831.11, 14159.02, 38990.13 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24826.90, 14159.02, 38985.92 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24824.54, 14159.02, 38983.56 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24809.85, 14159.02, 38968.87 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24806.07, 14159.02, 38965.09 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24806.03, 14159.02, 38965.05 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24796.24, 14159.02, 38955.26 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24793.72, 14159.02, 38952.74 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24793.69, 14159.02, 38952.71 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24793.69, 14159.02, 38952.71 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24790.93, 14159.02, 38949.95 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24754.18, 14159.02, 38913.20 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24193.32, 14159.02, 38352.34 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24187.11, 14159.02, 38346.13 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24180.87, 14159.02, 38339.89 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24179.33, 14159.02, 38338.35 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24175.03, 14159.02, 38334.05 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 24161.66, 14159.02, 38320.69 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 23925.43, 14159.02, 38084.45 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 23656.97, 14159.02, 37816.00 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 23412.47, 14159.02, 37571.49 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 23166.72, 14159.02, 37325.75 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 21275.27, 14159.02, 35434.29 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 21274.96, 14159.02, 35433.98 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 21239.19, 14159.02, 35398.21 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 21239.14, 14159.02, 35398.16 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 21238.76, 14159.02, 35397.78 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 21226.14, 14159.02, 35385.17 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 21225.78, 14159.02, 35384.80 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 21225.59, 14159.02, 35384.61 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 21225.35, 14159.02, 35384.37 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 21225.08, 14159.02, 35384.10 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 21216.67, 14159.02, 35375.69 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20498.51, 14159.02, 34657.53 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20498.03, 14159.02, 34657.05 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20474.41, 14159.02, 34633.43 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20460.96, 14159.02, 34619.98 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20460.33, 14159.02, 34619.35 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20460.13, 14159.02, 34619.15 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20445.28, 14159.02, 34604.30 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20410.63, 14159.02, 34569.65 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20410.36, 14159.02, 34569.38 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20394.61, 14159.02, 34553.63 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20389.56, 14159.02, 34548.58 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20385.36, 14159.02, 34544.38 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20385.24, 14159.02, 34544.26 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20376.24, 14159.02, 34535.26 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20366.79, 14159.02, 34525.82 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20366.65, 14159.02, 34525.67 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20363.71, 14159.02, 34522.73 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20363.62, 14159.02, 34522.65 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20359.69, 14159.02, 34518.71 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20355.48, 14159.02, 34514.50 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20355.42, 14159.02, 34514.44 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20341.64, 14159.02, 34500.66 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20338.28, 14159.02, 34497.30 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20333.55, 14159.02, 34492.58 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20330.96, 14159.02, 34489.98 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20330.89, 14159.02, 34489.91 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20321.05, 14159.02, 34480.07 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20319.79, 14159.02, 34478.81 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20319.75, 14159.02, 34478.77 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20319.64, 14159.02, 34478.66 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20316.37, 14159.02, 34475.39 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20316.35, 14159.02, 34475.37 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20312.80, 14159.02, 34471.83 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20312.75, 14159.02, 34471.77 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20308.02, 14159.02, 34467.04 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20308.00, 14159.02, 34467.02 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20274.53, 14159.02, 34433.55 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20249.33, 14159.02, 34408.35 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20210.30, 14159.02, 34369.32 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20099.43, 14159.02, 34258.45 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20084.92, 14159.02, 34243.94 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20076.36, 14159.02, 34235.38 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20071.35, 14159.02, 34230.37 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 20064.07, 14159.02, 34223.09 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19991.62, 14159.02, 34150.64 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19857.42, 14159.02, 34016.45 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19824.92, 14159.02, 33983.94 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19824.70, 14159.02, 33983.72 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19821.79, 14159.02, 33980.81 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19820.68, 14159.02, 33979.70 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19819.02, 14159.02, 33978.04 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19756.11, 14159.02, 33915.13 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19754.52, 14159.02, 33913.54 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19752.59, 14159.02, 33911.61 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19751.66, 14159.02, 33910.68 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19749.67, 14159.02, 33908.69 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19720.29, 14159.02, 33879.32 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19715.44, 14159.02, 33874.46 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19714.85, 14159.02, 33873.88 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19692.84, 14159.02, 33851.86 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19691.88, 14159.02, 33850.90 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19681.40, 14159.02, 33840.42 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19677.97, 14159.02, 33836.99 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19671.12, 14159.02, 33830.14 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19670.94, 14159.02, 33829.96 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19670.69, 14159.02, 33829.71 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19661.25, 14159.02, 33820.27 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19661.09, 14159.02, 33820.11 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19654.80, 14159.02, 33813.82 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19654.69, 14159.02, 33813.71 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19653.22, 14159.02, 33812.24 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19650.29, 14159.02, 33809.31 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19647.35, 14159.02, 33806.37 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19647.14, 14159.02, 33806.16 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19608.10, 14159.02, 33767.13 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19553.49, 14159.02, 33712.52 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19542.86, 14159.02, 33701.88 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19521.12, 14159.02, 33680.14 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19387.88, 14159.02, 33546.90 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19384.88, 14159.02, 33543.91 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19366.16, 14159.02, 33525.18 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19349.00, 14159.02, 33508.02 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19331.49, 14159.02, 33490.51 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19329.49, 14159.02, 33488.51 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19326.83, 14159.02, 33485.85 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19324.34, 14159.02, 33483.36 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19292.88, 14159.02, 33451.90 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19291.01, 14159.02, 33450.03 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19289.18, 14159.02, 33448.20 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19286.26, 14159.02, 33445.29 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19265.30, 14159.02, 33424.32 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19262.11, 14159.02, 33421.13 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19207.18, 14159.02, 33366.20 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19205.38, 14159.02, 33364.40 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19204.00, 14159.02, 33363.02 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19201.35, 14159.02, 33360.37 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19188.77, 14159.02, 33347.79 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19187.94, 14159.02, 33346.96 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19177.45, 14159.02, 33336.47 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19176.73, 14159.02, 33335.75 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19176.15, 14159.02, 33335.17 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19168.81, 14159.02, 33327.83 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19168.09, 14159.02, 33327.11 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19167.13, 14159.02, 33326.15 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19166.83, 14159.02, 33325.85 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19166.41, 14159.02, 33325.44 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19155.93, 14159.02, 33314.95 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19155.57, 14159.02, 33314.59 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19147.18, 14159.02, 33306.20 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19146.13, 14159.02, 33305.15 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19145.77, 14159.02, 33304.79 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19142.62, 14159.02, 33301.64 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19141.87, 14159.02, 33300.89 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19141.70, 14159.02, 33300.72 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19141.43, 14159.02, 33300.45 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19141.14, 14159.02, 33300.16 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19140.78, 14159.02, 33299.80 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19140.61, 14159.02, 33299.63 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19139.63, 14159.02, 33298.65 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19137.07, 14159.02, 33296.10 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19135.15, 14159.02, 33294.17 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19115.66, 14159.02, 33274.68 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 19019.29, 14159.02, 33178.31 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18986.27, 14159.02, 33145.29 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18982.56, 14159.02, 33141.58 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18981.76, 14159.02, 33140.78 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18980.09, 14159.02, 33139.11 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18976.52, 14159.02, 33135.54 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18961.16, 14159.02, 33120.18 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18960.06, 14159.02, 33119.08 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18952.96, 14159.02, 33111.98 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18946.31, 14159.02, 33105.33 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18943.09, 14159.02, 33102.12 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18880.43, 14159.02, 33039.45 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18873.57, 14159.02, 33032.59 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18844.20, 14159.02, 33003.22 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18827.46, 14159.02, 32986.48 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18814.55, 14159.02, 32973.57 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18809.41, 14159.02, 32968.43 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18799.13, 14159.02, 32958.15 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18798.51, 14159.02, 32957.53 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18793.61, 14159.02, 32952.63 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18792.14, 14159.02, 32951.17 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18789.21, 14159.02, 32948.23 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18786.27, 14159.02, 32945.29 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18785.54, 14159.02, 32944.56 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18766.05, 14159.02, 32925.07 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18752.94, 14159.02, 32911.96 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18730.93, 14159.02, 32889.96 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18723.84, 14159.02, 32882.86 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18534.45, 14159.02, 32693.47 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18528.22, 14159.02, 32687.24 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18513.53, 14159.02, 32672.56 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18504.40, 14159.02, 32663.42 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18494.60, 14159.02, 32653.63 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18492.11, 14159.02, 32651.13 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18486.24, 14159.02, 32645.26 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18481.10, 14159.02, 32640.12 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18480.06, 14159.02, 32639.09 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18475.17, 14159.02, 32634.19 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18471.53, 14159.02, 32630.56 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18468.11, 14159.02, 32627.13 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18466.86, 14159.02, 32625.88 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18464.27, 14159.02, 32623.29 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18459.37, 14159.02, 32618.39 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18455.45, 14159.02, 32614.47 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18454.52, 14159.02, 32613.54 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18453.05, 14159.02, 32612.07 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18451.80, 14159.02, 32610.82 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18442.98, 14159.02, 32602.00 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18436.33, 14159.02, 32595.35 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/while': Latency = 2, Area (Datapath, Register, Total) = 18271.22, 14159.02, 32430.25 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/dmCache.CacheMemory:for': Latency = 2, Area (Datapath, Register, Total) = 18251.58, 14159.02, 32410.60 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/dmCache.CacheMemory:for': Latency = 2, Area (Datapath, Register, Total) = 18247.53, 14159.02, 32406.56 (CRAAS-10)
# Info: Optimized LOOP '/doCore/core/dmCache.CacheMemory:for': Latency = 2, Area (Datapath, Register, Total) = 18225.22, 14159.02, 32384.24 (CRAAS-10)
# Input operation 'doCycle:asn#73' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
# Info: $PROJECT_HOME/../src/core.cpp(665): Final schedule of SEQUENTIAL '/doCore/core': Latency = 1, Area (Datapath, Register, Total) = 18209.08, 14136.34, 32345.42 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Running transformation 'allocate' on solution 'doCore.v1': elapsed time 30.72 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-15)
# Info: Completed transformation 'allocate' on solution 'doCore.v1': elapsed time 31.41 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'doCore.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/doCore/core' (CRAAS-1)
# Global signal 'imData:rsc.q' added to design 'doCore' for component 'imData:rsci' (LIB-3)
# Global signal 'imData:rsc.we' added to design 'doCore' for component 'imData:rsci' (LIB-3)
# Global signal 'imData:rsc.d' added to design 'doCore' for component 'imData:rsci' (LIB-3)
# Global signal 'imData:rsc.adr' added to design 'doCore' for component 'imData:rsci' (LIB-3)
# Global signal 'dmData:rsc.q' added to design 'doCore' for component 'dmData:rsci' (LIB-3)
# Global signal 'dmData:rsc.we' added to design 'doCore' for component 'dmData:rsci' (LIB-3)
# Global signal 'dmData:rsc.d' added to design 'doCore' for component 'dmData:rsci' (LIB-3)
# Global signal 'dmData:rsc.adr' added to design 'doCore' for component 'dmData:rsci' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(0).en' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(0).q' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(0).we' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(0).d' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(0).adr' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(1).en' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(1).q' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(1).we' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(1).d' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(1).adr' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(2).en' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(2).q' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(2).we' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(2).d' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(2).adr' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(3).en' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(3).q' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(3).we' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(3).d' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.cacheMemory:rsc(0)(3).adr' added to design 'doCore' for component 'dmCache.cacheMemory:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(0).en' added to design 'doCore' for component 'dmCache.age:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(0).q' added to design 'doCore' for component 'dmCache.age:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(0).we' added to design 'doCore' for component 'dmCache.age:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(0).d' added to design 'doCore' for component 'dmCache.age:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(0).adr' added to design 'doCore' for component 'dmCache.age:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(1).en' added to design 'doCore' for component 'dmCache.age:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(1).q' added to design 'doCore' for component 'dmCache.age:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(1).we' added to design 'doCore' for component 'dmCache.age:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(1).d' added to design 'doCore' for component 'dmCache.age:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(1).adr' added to design 'doCore' for component 'dmCache.age:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(2).en' added to design 'doCore' for component 'dmCache.age:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(2).q' added to design 'doCore' for component 'dmCache.age:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(2).we' added to design 'doCore' for component 'dmCache.age:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(2).d' added to design 'doCore' for component 'dmCache.age:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(2).adr' added to design 'doCore' for component 'dmCache.age:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(3).en' added to design 'doCore' for component 'dmCache.age:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(3).q' added to design 'doCore' for component 'dmCache.age:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(3).we' added to design 'doCore' for component 'dmCache.age:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(3).d' added to design 'doCore' for component 'dmCache.age:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.age:rsc(0)(3).adr' added to design 'doCore' for component 'dmCache.age:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(0).en' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(0).q' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(0).we' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(0).d' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(0).adr' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(0)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(1).en' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(1).q' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(1).we' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(1).d' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(1).adr' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(1)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(2).en' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(2).q' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(2).we' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(2).d' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(2).adr' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(2)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(3).en' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(3).q' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(3).we' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(3).d' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(3)i' (LIB-3)
# Global signal 'dmCache.dataValid:rsc(0)(3).adr' added to design 'doCore' for component 'dmCache.dataValid:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(0).en' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(0).q' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(0).we' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(0).d' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(0).adr' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(1).en' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(1).q' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(1).we' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(1).d' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(1).adr' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(2).en' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(2).q' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(2).we' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(2).d' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(2).adr' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(3).en' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(3).q' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(3).we' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(3).d' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.cacheMemory:rsc(0)(3).adr' added to design 'doCore' for component 'imCache.cacheMemory:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(0).en' added to design 'doCore' for component 'imCache.age:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(0).q' added to design 'doCore' for component 'imCache.age:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(0).we' added to design 'doCore' for component 'imCache.age:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(0).d' added to design 'doCore' for component 'imCache.age:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(0).adr' added to design 'doCore' for component 'imCache.age:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(1).en' added to design 'doCore' for component 'imCache.age:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(1).q' added to design 'doCore' for component 'imCache.age:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(1).we' added to design 'doCore' for component 'imCache.age:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(1).d' added to design 'doCore' for component 'imCache.age:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(1).adr' added to design 'doCore' for component 'imCache.age:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(2).en' added to design 'doCore' for component 'imCache.age:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(2).q' added to design 'doCore' for component 'imCache.age:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(2).we' added to design 'doCore' for component 'imCache.age:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(2).d' added to design 'doCore' for component 'imCache.age:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(2).adr' added to design 'doCore' for component 'imCache.age:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(3).en' added to design 'doCore' for component 'imCache.age:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(3).q' added to design 'doCore' for component 'imCache.age:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(3).we' added to design 'doCore' for component 'imCache.age:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(3).d' added to design 'doCore' for component 'imCache.age:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.age:rsc(0)(3).adr' added to design 'doCore' for component 'imCache.age:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(0).en' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(0).q' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(0).we' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(0).d' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(0).adr' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(0)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(1).en' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(1).q' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(1).we' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(1).d' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(1).adr' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(1)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(2).en' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(2).q' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(2).we' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(2).d' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(2).adr' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(2)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(3).en' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(3).q' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(3).we' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(3).d' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(3)i' (LIB-3)
# Global signal 'imCache.dataValid:rsc(0)(3).adr' added to design 'doCore' for component 'imCache.dataValid:rsc(0)(3)i' (LIB-3)
# Info: $PROJECT_HOME/../src/core.cpp(678): Loop '/doCore/core/while' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: Optimizing partition '/doCore': (Total ops = 6163, Real ops = 1486, Vars = 1381) (SOL-10)
# Info: $PROJECT_HOME/../include/cacheMemory.h(250): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:_qr#1.lpi#1' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(250): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:_qr#1.lpi#1' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(20): Splitting object 'decode:instruction(31:20).lpi#1' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(44): Splitting object 'core.dctoEx.datac.sva' into 8 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(75): Splitting object 'core.extoMem.datac(11:5).sva' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(75): Splitting object 'core.extoMem.datac(1:0).sva' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(75): Splitting object 'core.extoMem.datac(31:12).sva' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(59): Splitting object 'dmCache.valStore.sva' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(60): Splitting object 'dmCache.dataOutStore.sva' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(72): Splitting object 'dmCache.CacheMemory:for:oneSetElement(6:0).sva' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(72): Splitting object 'imCache.CacheMemory:for:oneSetElement(6:0).sva' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(73): Splitting object 'dmCache.CacheMemory:for:for:oneSet(2:0).sva' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(73): Splitting object 'imCache.CacheMemory:for:for:oneSet(2:0).sva' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(250): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:_qr#1.lpi#1.dfm#1' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#2' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#3' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(78): Splitting object 'doCycle:extoMem_temp.nextPC.sva#2' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#7' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#8' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#9' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#10' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#11' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#18' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#19' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#20' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#23' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#24' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#25' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#26' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.sva#27' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(68): Splitting object 'doCycle:extoMem_temp.result.lpi#1.dfm#7' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(78): Splitting object 'doCycle:extoMem_temp.nextPC.lpi#1.dfm' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(75): Splitting object 'doCycle:extoMem_temp.datac(31:12).lpi#1.dfm#1' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(75): Splitting object 'doCycle:extoMem_temp.datac(11:5).lpi#1.dfm#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(75): Splitting object 'doCycle:extoMem_temp.datac(1:0).lpi#1.dfm#1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'memory:case-35:ac_int:cctor.sva' into 8 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'memory:case-35:ac_int:cctor.lpi#1.dfm' into 8 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(143): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:if:set.lpi#1.dfm#3' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(176): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:if:if#4:localValStore.lpi#1.dfm' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.sva#2' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.sva#3' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.sva#5' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.sva#6' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva.dfm' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(250): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:_qr#1.lpi#1.dfm#1' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#2' into 14 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#3' into 14 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#4' into 14 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#5' into 14 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva.dfm#4' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#6' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#7' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#8' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#9' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#10' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#11' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#12' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#13' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#14' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#15' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#16' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#17' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#18' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#19' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#20' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#21' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#23' into 14 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#24' into 14 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#25' into 14 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva#26' into 14 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva.dfm#7' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(47): Splitting object 'dmCache.newVal.sva.dfm#8' into 17 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.sva#7' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.sva#8' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.sva#9' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.sva#10' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.sva#11' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.lpi#1.dfm#3' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.lpi#1.dfm#7' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(42): Splitting object 'core.dctoEx.lhs(1:0).sva.dfm' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(43): Splitting object 'core.dctoEx.rhs(31:12).sva.dfm#2' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../src/core.cpp(20): Splitting object 'decode:instruction(31:20).lpi#1.dfm' into 5 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(266): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:acc.psp.sva.1' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(75): Splitting object 'doCycle:extoMem_temp.datac(31:12).lpi#1.dfm#1.1' into 3 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(75): Splitting object 'doCycle:extoMem_temp.datac(11:5).lpi#1.dfm#1.1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(75): Splitting object 'doCycle:extoMem_temp.datac(1:0).lpi#1.dfm#1.1' into 2 segments (OPT-19)
# Info: Optimizing partition '/doCore/doCore:core/core': (Total ops = 6217, Real ops = 1604, Vars = 1559) (SOL-10)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'memory:case-35:ac_int:cctor.lpi#1' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(268): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if#1:acc#2.itm' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/ac_int.h(2017): Splitting object 'memory:case-35:ac_int:cctor.lpi#1.dfm.1' into 4 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(268): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if#1:acc#2.itm.1' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/pipelineRegisters.h(86): Splitting object 'doCycle:memtoWB_temp.result.sva#8(15:8)' into 2 segments (OPT-19)
# Info: Optimizing partition '/doCore/doCore:core/core': (Total ops = 4573, Real ops = 1512, Vars = 903) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/core': (Total ops = 4415, Real ops = 1457, Vars = 873) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/core': (Total ops = 4371, Real ops = 1430, Vars = 875) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/core': (Total ops = 4365, Real ops = 1424, Vars = 878) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 5286, Real ops = 1450, Vars = 1375) (SOL-10)
# Info: $PROJECT_HOME/../include/cacheMemory.h(248): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:qelse:qelse:aelse#1:acc.cse' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(248): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:qelse:qelse:aelse:acc.cse' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(248): Splitting object 'CacheMemory<4U,16,64>::process:if:else:if:else:if:qelse:qelse:acc#1.cse' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(248): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:qelse:qelse:aelse#1:acc.cse' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(248): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:qelse:qelse:aelse:acc.cse' into 2 segments (OPT-19)
# Info: $PROJECT_HOME/../include/cacheMemory.h(248): Splitting object 'CacheMemory<4U,16,64>::process#1:if:else:if:else:if:qelse:qelse:acc#1.cse' into 2 segments (OPT-19)
# Info: Optimizing partition '/doCore/doCore:core/core': (Total ops = 4353, Real ops = 1424, Vars = 884) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/core': (Total ops = 4353, Real ops = 1424, Vars = 878) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 5274, Real ops = 1450, Vars = 1324) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/core': (Total ops = 4353, Real ops = 1424, Vars = 878) (SOL-10)
# Report written to file 'cycle.rpt'
# Info: Running transformation 'schedule' on solution 'doCore.v1': elapsed time 29.89 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-15)
# Info: Completed transformation 'schedule' on solution 'doCore.v1': elapsed time 31.13 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'doCore.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/doCore/doCore:core/core': (Total ops = 5376, Real ops = 1439, Vars = 878) (SOL-10)
# Info: Running transformation 'dpfsm' on solution 'doCore.v1': elapsed time 30.02 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'doCore.v1': elapsed time 50.71 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'doCore.v1': elapsed time 71.48 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'doCore.v1': elapsed time 92.42 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-15)
# Info: Optimizing partition '/doCore': (Total ops = 11286, Real ops = 4972, Vars = 11217) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 7997, Real ops = 4305, Vars = 1648) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6723, Real ops = 3507, Vars = 1583) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6627, Real ops = 3430, Vars = 1558) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6576, Real ops = 3388, Vars = 1360) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6450, Real ops = 3366, Vars = 1352) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6446, Real ops = 3370, Vars = 1349) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6595, Real ops = 3354, Vars = 1544) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6512, Real ops = 3323, Vars = 1369) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6376, Real ops = 3323, Vars = 1313) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6376, Real ops = 3323, Vars = 1313) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6376, Real ops = 3323, Vars = 1313) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6348, Real ops = 3328, Vars = 1339) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6378, Real ops = 3325, Vars = 1313) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6343, Real ops = 3298, Vars = 1307) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'doCore.v1': elapsed time 104.77 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-9)
# Info: Starting transformation 'instance' on solution 'doCore.v1' (SOL-8)
# Reassigned operation execute:switch-lp:mux1h#19:mgc_mux1hot(1,4,3) to mgc_mux1hot(1,5,3) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#20:mgc_mux1hot(1,4,3) to mgc_mux1hot(1,5,3) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#21:mgc_mux1hot(3,4,3) to mgc_mux1hot(3,5,3) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#23:mgc_mux1hot(3,4,3) to mgc_mux1hot(3,5,3) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#22:mgc_mux1hot(4,4,3) to mgc_mux1hot(4,5,3) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#25:mgc_mux1hot(4,4,3) to mgc_mux1hot(4,5,3) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#24:mgc_mux1hot(8,4,3) to mgc_mux1hot(8,5,3) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#26:mgc_mux1hot(8,4,3) to mgc_mux1hot(8,5,3) (ASG-1)
# Reassigned operation CacheMemory<4U,16,64>::process#1:if:CacheMemory<4U,16,64>::process#1:if:mux1h#2:mgc_mux1hot(22,6,3) to mgc_mux1hot(22,8,3) (ASG-1)
# Reassigned operation doCycle:doCycle:mux1h:mgc_mux1hot(32,4,3) to mgc_mux1hot(32,19,3) (ASG-1)
# Reassigned operation doCycle:doCycle:mux1h#6:mgc_mux1hot(5,4,3) to mgc_mux1hot(5,5,3) (ASG-1)
# Reassigned operation forwardUnit:if:aif:equal:DEFAULT to mgc_equal(6,4) (ASG-1)
# Reassigned operation forwardUnit:if:else:aif:equal:DEFAULT to mgc_equal(6,4) (ASG-1)
# Reassigned operation forwardUnit:if:else:else:aif:equal:DEFAULT to mgc_equal(6,4) (ASG-1)
# Reassigned operation forwardUnit:if#2:else:aif:equal#2:DEFAULT to mgc_equal(6,4) (ASG-1)
# Reassigned operation forwardUnit:if#2:aif:equal#2:DEFAULT to mgc_equal(6,4) (ASG-1)
# Reassigned operation forwardUnit:if#2:else:else:aif:equal#2:DEFAULT to mgc_equal(6,4) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#27:mgc_mux1hot(7,20,3) to mgc_mux1hot(7,16,3) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#28:mgc_mux1hot(3,20,3) to mgc_mux1hot(3,16,3) (ASG-1)
# Reassigned operation CacheMemory<4U,16,64>::process#1:if:CacheMemory<4U,16,64>::process#1:if:mux1h#21:mgc_mux1hot(8,8,3) to mgc_mux1hot(8,6,3) (ASG-1)
# Reassigned operation CacheMemory<4U,16,64>::process#1:if:CacheMemory<4U,16,64>::process#1:if:mux1h#3:mgc_mux1hot(8,7,3) to mgc_mux1hot(8,6,3) (ASG-1)
# Reassigned operation CacheMemory<4U,16,64>::process#1:if:else:if:else:if#2:switch-lp:mux1h#2:mgc_mux1hot(8,11,3) to mgc_mux1hot(8,10,3) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#29:mgc_mux1hot(20,20,3) to mgc_mux1hot(20,16,3) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#30:mgc_mux1hot(1,20,3) to mgc_mux1hot(1,16,3) (ASG-1)
# Reassigned operation execute:switch-lp:mux1h#31:mgc_mux1hot(1,27,3) to mgc_mux1hot(1,18,3) (ASG-1)
# Warning: $PROJECT_HOME/../include/cacheMemory.h(185): Writing to register bank 'CacheMemory<4U,16,64>::process#1:if:else:if:if:if#4:localValStore:conc.itm' with 18 registers using a dynamic index can cause excessive runtime and undesired hardware.  Please inspect coding style. (MEM-74)
# Shared Operations imCache.CacheMemory:for:acc#1,CacheMemory<4U,16,64>::process#1:if:else:if:else:else#1:if:if#1:acc#2 on resource CacheMemory<4U,16,64>::process#1:if:else:if:else:else#1:if:if#1:acc#2:rg:mgc_add(24,0,4,1,24,1) (ASG-3)
# Shared Operations dmCache.CacheMemory:for:acc#1,CacheMemory<4U,16,64>::process:if:else:if:else:if#1:acc on resource CacheMemory<4U,16,64>::process:if:else:if:else:if#1:acc:rg:mgc_add(24,0,4,1,24,1) (ASG-3)
# Info: Optimizing partition '/doCore': (Total ops = 6698, Real ops = 3467, Vars = 5799) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6305, Real ops = 3122, Vars = 1792) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6108, Real ops = 3286, Vars = 1559) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6065, Real ops = 3284, Vars = 1515) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6022, Real ops = 3250, Vars = 1511) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6017, Real ops = 3246, Vars = 1511) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6017, Real ops = 3246, Vars = 1511) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6017, Real ops = 3246, Vars = 1511) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6013, Real ops = 3242, Vars = 1511) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6013, Real ops = 3242, Vars = 1511) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'doCore.v1': elapsed time 9.67 seconds, memory usage 1308012kB, peak memory usage 1373548kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'doCore.v1' (SOL-8)
# Info: Optimizing partition '/doCore': (Total ops = 6013, Real ops = 3242, Vars = 1523) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6031, Real ops = 3243, Vars = 1535) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6029, Real ops = 3243, Vars = 1510) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6014, Real ops = 3243, Vars = 1510) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/doCore': (Total ops = 6005, Real ops = 3245, Vars = 1510) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm': (Total ops = 8, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/doCore/doCore:core/doCore:core_core:fsm/doCore:core_core:fsm': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v3.vhd
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v3.vhd
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v3.vhd
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/ccs_ram_sync_singleport.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /udd/lfortune/Comet/scripts/Catapult_4/doCore.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/mgc_shift_comps_v3.vhd
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v3.vhd
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v3.vhd
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/ccs_ram_sync_singleport.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /udd/lfortune/Comet/scripts/Catapult_4/doCore.v1/concat_sim_rtl.vhdl
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v3.v
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v3.v
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/ccs_ram_sync_singleport.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /udd/lfortune/Comet/scripts/Catapult_4/doCore.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/mgc_shift_r_beh_v3.v
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v3.v
# Add dependent file: /opt/Catapult-10.3a/Mgc_home/pkgs/siflibs/ccs_ram_sync_singleport.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /udd/lfortune/Comet/scripts/Catapult_4/doCore.v1/concat_sim_rtl.v
# Info: Completed transformation 'extract' on solution 'doCore.v1': elapsed time 18.01 seconds, memory usage 1373548kB, peak memory usage 1373552kB (SOL-9)
# > end dofile ./catapult_asic.tcl
