<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p98" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_98{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_98{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_98{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_98{left:69px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.83px;}
#t5_98{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t6_98{left:216px;bottom:1026px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t7_98{left:292px;bottom:1026px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t8_98{left:100px;bottom:1004px;letter-spacing:-0.12px;}
#t9_98{left:101px;bottom:987px;letter-spacing:-0.14px;}
#ta_98{left:214px;bottom:987px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tb_98{left:429px;bottom:1004px;letter-spacing:-0.15px;}
#tc_98{left:431px;bottom:987px;letter-spacing:-0.13px;}
#td_98{left:630px;bottom:987px;letter-spacing:-0.12px;word-spacing:0.05px;}
#te_98{left:87px;bottom:962px;letter-spacing:-0.18px;}
#tf_98{left:143px;bottom:962px;letter-spacing:-0.14px;}
#tg_98{left:89px;bottom:938px;letter-spacing:-0.13px;}
#th_98{left:150px;bottom:938px;}
#ti_98{left:189px;bottom:938px;letter-spacing:-0.16px;}
#tj_98{left:413px;bottom:938px;letter-spacing:-0.13px;}
#tk_98{left:506px;bottom:938px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tl_98{left:89px;bottom:914px;letter-spacing:-0.13px;}
#tm_98{left:150px;bottom:914px;}
#tn_98{left:189px;bottom:914px;letter-spacing:-0.15px;}
#to_98{left:413px;bottom:914px;letter-spacing:-0.13px;}
#tp_98{left:506px;bottom:914px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tq_98{left:89px;bottom:889px;letter-spacing:-0.17px;}
#tr_98{left:150px;bottom:889px;}
#ts_98{left:189px;bottom:889px;letter-spacing:-0.14px;}
#tt_98{left:189px;bottom:872px;letter-spacing:-0.12px;}
#tu_98{left:413px;bottom:889px;letter-spacing:-0.13px;}
#tv_98{left:506px;bottom:889px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tw_98{left:506px;bottom:872px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tx_98{left:85px;bottom:848px;letter-spacing:-0.18px;}
#ty_98{left:146px;bottom:848px;letter-spacing:-0.12px;}
#tz_98{left:189px;bottom:848px;letter-spacing:-0.15px;}
#t10_98{left:189px;bottom:831px;letter-spacing:-0.15px;}
#t11_98{left:413px;bottom:848px;letter-spacing:-0.15px;}
#t12_98{left:506px;bottom:848px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t13_98{left:506px;bottom:831px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t14_98{left:85px;bottom:807px;letter-spacing:-0.17px;}
#t15_98{left:146px;bottom:807px;letter-spacing:-0.12px;}
#t16_98{left:189px;bottom:807px;letter-spacing:-0.14px;}
#t17_98{left:413px;bottom:807px;letter-spacing:-0.14px;}
#t18_98{left:506px;bottom:807px;letter-spacing:-0.1px;}
#t19_98{left:506px;bottom:790px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1a_98{left:85px;bottom:765px;letter-spacing:-0.17px;}
#t1b_98{left:146px;bottom:765px;letter-spacing:-0.12px;}
#t1c_98{left:189px;bottom:765px;letter-spacing:-0.15px;}
#t1d_98{left:413px;bottom:765px;letter-spacing:-0.12px;}
#t1e_98{left:506px;bottom:765px;letter-spacing:-0.11px;}
#t1f_98{left:189px;bottom:724px;letter-spacing:-0.09px;}
#t1g_98{left:506px;bottom:724px;letter-spacing:-0.14px;}
#t1h_98{left:189px;bottom:700px;letter-spacing:-0.14px;}
#t1i_98{left:506px;bottom:700px;letter-spacing:-0.11px;}
#t1j_98{left:506px;bottom:678px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_98{left:189px;bottom:654px;letter-spacing:-0.12px;}
#t1l_98{left:506px;bottom:654px;letter-spacing:-0.14px;}
#t1m_98{left:85px;bottom:629px;letter-spacing:-0.15px;}
#t1n_98{left:146px;bottom:629px;letter-spacing:-0.12px;}
#t1o_98{left:189px;bottom:629px;letter-spacing:-0.14px;}
#t1p_98{left:413px;bottom:629px;letter-spacing:-0.15px;}
#t1q_98{left:506px;bottom:629px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1r_98{left:506px;bottom:613px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1s_98{left:85px;bottom:588px;letter-spacing:-0.16px;}
#t1t_98{left:146px;bottom:588px;letter-spacing:-0.12px;}
#t1u_98{left:189px;bottom:588px;letter-spacing:-0.15px;}
#t1v_98{left:413px;bottom:588px;letter-spacing:-0.14px;}
#t1w_98{left:506px;bottom:588px;letter-spacing:-0.12px;}
#t1x_98{left:506px;bottom:567px;letter-spacing:-0.11px;}
#t1y_98{left:506px;bottom:550px;letter-spacing:-0.11px;}
#t1z_98{left:189px;bottom:525px;}
#t20_98{left:506px;bottom:525px;letter-spacing:-0.14px;}
#t21_98{left:189px;bottom:501px;}
#t22_98{left:506px;bottom:501px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_98{left:506px;bottom:484px;letter-spacing:-0.12px;}
#t24_98{left:506px;bottom:464px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t25_98{left:189px;bottom:440px;}
#t26_98{left:506px;bottom:440px;letter-spacing:-0.12px;}
#t27_98{left:506px;bottom:423px;letter-spacing:-0.12px;}
#t28_98{left:506px;bottom:403px;letter-spacing:-0.12px;}
#t29_98{left:189px;bottom:379px;}
#t2a_98{left:506px;bottom:379px;letter-spacing:-0.12px;}
#t2b_98{left:506px;bottom:357px;letter-spacing:-0.12px;}
#t2c_98{left:506px;bottom:338px;letter-spacing:-0.12px;}
#t2d_98{left:189px;bottom:313px;}
#t2e_98{left:506px;bottom:313px;letter-spacing:-0.12px;}
#t2f_98{left:506px;bottom:292px;letter-spacing:-0.12px;}
#t2g_98{left:506px;bottom:272px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2h_98{left:189px;bottom:247px;}
#t2i_98{left:506px;bottom:247px;letter-spacing:-0.14px;}
#t2j_98{left:189px;bottom:223px;}
#t2k_98{left:506px;bottom:223px;letter-spacing:-0.14px;}
#t2l_98{left:189px;bottom:199px;}
#t2m_98{left:506px;bottom:199px;letter-spacing:-0.12px;}
#t2n_98{left:506px;bottom:177px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2o_98{left:506px;bottom:157px;letter-spacing:-0.12px;}
#t2p_98{left:189px;bottom:133px;}
#t2q_98{left:506px;bottom:133px;letter-spacing:-0.14px;}

.s1_98{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_98{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_98{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_98{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_98{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s6_98{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts98" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg98Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg98" style="-webkit-user-select: none;"><object width="935" height="1210" data="98/98.svg" type="image/svg+xml" id="pdf98" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_98" class="t s1_98">2-82 </span><span id="t2_98" class="t s1_98">Vol. 4 </span>
<span id="t3_98" class="t s2_98">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_98" class="t s3_98">governs only a logical processor. “Shared” means the MSR or the bit field in an MSR address governs the operation </span>
<span id="t5_98" class="t s3_98">of both logical processors in the same core. </span>
<span id="t6_98" class="t s4_98">Table 2-4. </span><span id="t7_98" class="t s4_98">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family </span>
<span id="t8_98" class="t s5_98">Register </span>
<span id="t9_98" class="t s5_98">Address </span><span id="ta_98" class="t s5_98">Register Name / Bit Fields </span>
<span id="tb_98" class="t s5_98">Shared/ </span>
<span id="tc_98" class="t s5_98">Unique </span><span id="td_98" class="t s5_98">Bit Description </span>
<span id="te_98" class="t s5_98">Hex </span><span id="tf_98" class="t s5_98">Dec </span>
<span id="tg_98" class="t s6_98">0H </span><span id="th_98" class="t s6_98">0 </span><span id="ti_98" class="t s6_98">IA32_P5_MC_ADDR </span><span id="tj_98" class="t s6_98">Shared </span><span id="tk_98" class="t s6_98">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="tl_98" class="t s6_98">1H </span><span id="tm_98" class="t s6_98">1 </span><span id="tn_98" class="t s6_98">IA32_P5_MC_TYPE </span><span id="to_98" class="t s6_98">Shared </span><span id="tp_98" class="t s6_98">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="tq_98" class="t s6_98">6H </span><span id="tr_98" class="t s6_98">6 </span><span id="ts_98" class="t s6_98">IA32_MONITOR_FILTER_ </span>
<span id="tt_98" class="t s6_98">SIZE </span>
<span id="tu_98" class="t s6_98">Unique </span><span id="tv_98" class="t s6_98">See Section 9.10.5, “Monitor/Mwait Address Range </span>
<span id="tw_98" class="t s6_98">Determination,” and Table 2-2. </span>
<span id="tx_98" class="t s6_98">10H </span><span id="ty_98" class="t s6_98">16 </span><span id="tz_98" class="t s6_98">IA32_TIME_STAMP_ </span>
<span id="t10_98" class="t s6_98">COUNTER </span>
<span id="t11_98" class="t s6_98">Unique </span><span id="t12_98" class="t s6_98">See Section 18.17, “Time-Stamp Counter,” and see </span>
<span id="t13_98" class="t s6_98">Table 2-2. </span>
<span id="t14_98" class="t s6_98">17H </span><span id="t15_98" class="t s6_98">23 </span><span id="t16_98" class="t s6_98">IA32_PLATFORM_ID </span><span id="t17_98" class="t s6_98">Shared </span><span id="t18_98" class="t s6_98">Platform ID (R) </span>
<span id="t19_98" class="t s6_98">See Table 2-2. </span>
<span id="t1a_98" class="t s6_98">17H </span><span id="t1b_98" class="t s6_98">23 </span><span id="t1c_98" class="t s6_98">MSR_PLATFORM_ID </span><span id="t1d_98" class="t s6_98">Shared </span><span id="t1e_98" class="t s6_98">Model Specific Platform ID (R) </span>
<span id="t1f_98" class="t s6_98">7:0 </span><span id="t1g_98" class="t s6_98">Reserved </span>
<span id="t1h_98" class="t s6_98">12:8 </span><span id="t1i_98" class="t s6_98">Maximum Qualified Ratio (R) </span>
<span id="t1j_98" class="t s6_98">The maximum allowed bus ratio. </span>
<span id="t1k_98" class="t s6_98">63:13 </span><span id="t1l_98" class="t s6_98">Reserved </span>
<span id="t1m_98" class="t s6_98">1BH </span><span id="t1n_98" class="t s6_98">27 </span><span id="t1o_98" class="t s6_98">IA32_APIC_BASE </span><span id="t1p_98" class="t s6_98">Unique </span><span id="t1q_98" class="t s6_98">See Section 11.4.4, “Local APIC Status and Location,” and </span>
<span id="t1r_98" class="t s6_98">Table 2-2. </span>
<span id="t1s_98" class="t s6_98">2AH </span><span id="t1t_98" class="t s6_98">42 </span><span id="t1u_98" class="t s6_98">MSR_EBL_CR_POWERON </span><span id="t1v_98" class="t s6_98">Shared </span><span id="t1w_98" class="t s6_98">Processor Hard Power-On Configuration (R/W) </span>
<span id="t1x_98" class="t s6_98">Enables and disables processor features; (R) indicates </span>
<span id="t1y_98" class="t s6_98">current processor configuration. </span>
<span id="t1z_98" class="t s6_98">0 </span><span id="t20_98" class="t s6_98">Reserved </span>
<span id="t21_98" class="t s6_98">1 </span><span id="t22_98" class="t s6_98">Data Error Checking Enable (R/W) </span>
<span id="t23_98" class="t s6_98">1 = Enabled; 0 = Disabled </span>
<span id="t24_98" class="t s6_98">Always 0. </span>
<span id="t25_98" class="t s6_98">2 </span><span id="t26_98" class="t s6_98">Response Error Checking Enable (R/W) </span>
<span id="t27_98" class="t s6_98">1 = Enabled; 0 = Disabled </span>
<span id="t28_98" class="t s6_98">Always 0. </span>
<span id="t29_98" class="t s6_98">3 </span><span id="t2a_98" class="t s6_98">AERR# Drive Enable (R/W) </span>
<span id="t2b_98" class="t s6_98">1 = Enabled; 0 = Disabled </span>
<span id="t2c_98" class="t s6_98">Always 0. </span>
<span id="t2d_98" class="t s6_98">4 </span><span id="t2e_98" class="t s6_98">BERR# Enable for initiator bus requests (R/W) </span>
<span id="t2f_98" class="t s6_98">1 = Enabled; 0 = Disabled </span>
<span id="t2g_98" class="t s6_98">Always 0. </span>
<span id="t2h_98" class="t s6_98">5 </span><span id="t2i_98" class="t s6_98">Reserved </span>
<span id="t2j_98" class="t s6_98">6 </span><span id="t2k_98" class="t s6_98">Reserved </span>
<span id="t2l_98" class="t s6_98">7 </span><span id="t2m_98" class="t s6_98">BINIT# Driver Enable (R/W) </span>
<span id="t2n_98" class="t s6_98">1 = Enabled; 0 = Disabled </span>
<span id="t2o_98" class="t s6_98">Always 0. </span>
<span id="t2p_98" class="t s6_98">8 </span><span id="t2q_98" class="t s6_98">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
