#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ff62d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fc4320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1fcbe70 .functor NOT 1, L_0x20215b0, C4<0>, C4<0>, C4<0>;
L_0x2021390 .functor XOR 2, L_0x2021230, L_0x20212f0, C4<00>, C4<00>;
L_0x20214a0 .functor XOR 2, L_0x2021390, L_0x2021400, C4<00>, C4<00>;
v0x201e050_0 .net *"_ivl_10", 1 0, L_0x2021400;  1 drivers
v0x201e150_0 .net *"_ivl_12", 1 0, L_0x20214a0;  1 drivers
v0x201e230_0 .net *"_ivl_2", 1 0, L_0x2021190;  1 drivers
v0x201e2f0_0 .net *"_ivl_4", 1 0, L_0x2021230;  1 drivers
v0x201e3d0_0 .net *"_ivl_6", 1 0, L_0x20212f0;  1 drivers
v0x201e500_0 .net *"_ivl_8", 1 0, L_0x2021390;  1 drivers
v0x201e5e0_0 .net "a", 0 0, v0x201c190_0;  1 drivers
v0x201e680_0 .net "b", 0 0, v0x201c230_0;  1 drivers
v0x201e720_0 .net "c", 0 0, v0x201c2d0_0;  1 drivers
v0x201e7c0_0 .var "clk", 0 0;
v0x201e860_0 .net "d", 0 0, v0x201c410_0;  1 drivers
v0x201e900_0 .net "out_pos_dut", 0 0, L_0x2021000;  1 drivers
v0x201e9a0_0 .net "out_pos_ref", 0 0, L_0x201ffe0;  1 drivers
v0x201ea40_0 .net "out_sop_dut", 0 0, L_0x2020900;  1 drivers
v0x201eae0_0 .net "out_sop_ref", 0 0, L_0x1ff77e0;  1 drivers
v0x201eb80_0 .var/2u "stats1", 223 0;
v0x201ec20_0 .var/2u "strobe", 0 0;
v0x201edd0_0 .net "tb_match", 0 0, L_0x20215b0;  1 drivers
v0x201eea0_0 .net "tb_mismatch", 0 0, L_0x1fcbe70;  1 drivers
v0x201ef40_0 .net "wavedrom_enable", 0 0, v0x201c6e0_0;  1 drivers
v0x201f010_0 .net "wavedrom_title", 511 0, v0x201c780_0;  1 drivers
L_0x2021190 .concat [ 1 1 0 0], L_0x201ffe0, L_0x1ff77e0;
L_0x2021230 .concat [ 1 1 0 0], L_0x201ffe0, L_0x1ff77e0;
L_0x20212f0 .concat [ 1 1 0 0], L_0x2021000, L_0x2020900;
L_0x2021400 .concat [ 1 1 0 0], L_0x201ffe0, L_0x1ff77e0;
L_0x20215b0 .cmp/eeq 2, L_0x2021190, L_0x20214a0;
S_0x1fc8ba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1fc4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fcc250 .functor AND 1, v0x201c2d0_0, v0x201c410_0, C4<1>, C4<1>;
L_0x1fcc630 .functor NOT 1, v0x201c190_0, C4<0>, C4<0>, C4<0>;
L_0x1fcca10 .functor NOT 1, v0x201c230_0, C4<0>, C4<0>, C4<0>;
L_0x1fccc90 .functor AND 1, L_0x1fcc630, L_0x1fcca10, C4<1>, C4<1>;
L_0x1fe4090 .functor AND 1, L_0x1fccc90, v0x201c2d0_0, C4<1>, C4<1>;
L_0x1ff77e0 .functor OR 1, L_0x1fcc250, L_0x1fe4090, C4<0>, C4<0>;
L_0x201f460 .functor NOT 1, v0x201c230_0, C4<0>, C4<0>, C4<0>;
L_0x201f4d0 .functor OR 1, L_0x201f460, v0x201c410_0, C4<0>, C4<0>;
L_0x201f5e0 .functor AND 1, v0x201c2d0_0, L_0x201f4d0, C4<1>, C4<1>;
L_0x201f6a0 .functor NOT 1, v0x201c190_0, C4<0>, C4<0>, C4<0>;
L_0x201f770 .functor OR 1, L_0x201f6a0, v0x201c230_0, C4<0>, C4<0>;
L_0x201f7e0 .functor AND 1, L_0x201f5e0, L_0x201f770, C4<1>, C4<1>;
L_0x201f960 .functor NOT 1, v0x201c230_0, C4<0>, C4<0>, C4<0>;
L_0x201f9d0 .functor OR 1, L_0x201f960, v0x201c410_0, C4<0>, C4<0>;
L_0x201f8f0 .functor AND 1, v0x201c2d0_0, L_0x201f9d0, C4<1>, C4<1>;
L_0x201fb60 .functor NOT 1, v0x201c190_0, C4<0>, C4<0>, C4<0>;
L_0x201fc60 .functor OR 1, L_0x201fb60, v0x201c410_0, C4<0>, C4<0>;
L_0x201fd20 .functor AND 1, L_0x201f8f0, L_0x201fc60, C4<1>, C4<1>;
L_0x201fed0 .functor XNOR 1, L_0x201f7e0, L_0x201fd20, C4<0>, C4<0>;
v0x1fcb7a0_0 .net *"_ivl_0", 0 0, L_0x1fcc250;  1 drivers
v0x1fcbba0_0 .net *"_ivl_12", 0 0, L_0x201f460;  1 drivers
v0x1fcbf80_0 .net *"_ivl_14", 0 0, L_0x201f4d0;  1 drivers
v0x1fcc360_0 .net *"_ivl_16", 0 0, L_0x201f5e0;  1 drivers
v0x1fcc740_0 .net *"_ivl_18", 0 0, L_0x201f6a0;  1 drivers
v0x1fccb20_0 .net *"_ivl_2", 0 0, L_0x1fcc630;  1 drivers
v0x1fccda0_0 .net *"_ivl_20", 0 0, L_0x201f770;  1 drivers
v0x201a700_0 .net *"_ivl_24", 0 0, L_0x201f960;  1 drivers
v0x201a7e0_0 .net *"_ivl_26", 0 0, L_0x201f9d0;  1 drivers
v0x201a8c0_0 .net *"_ivl_28", 0 0, L_0x201f8f0;  1 drivers
v0x201a9a0_0 .net *"_ivl_30", 0 0, L_0x201fb60;  1 drivers
v0x201aa80_0 .net *"_ivl_32", 0 0, L_0x201fc60;  1 drivers
v0x201ab60_0 .net *"_ivl_36", 0 0, L_0x201fed0;  1 drivers
L_0x7f076dba0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x201ac20_0 .net *"_ivl_38", 0 0, L_0x7f076dba0018;  1 drivers
v0x201ad00_0 .net *"_ivl_4", 0 0, L_0x1fcca10;  1 drivers
v0x201ade0_0 .net *"_ivl_6", 0 0, L_0x1fccc90;  1 drivers
v0x201aec0_0 .net *"_ivl_8", 0 0, L_0x1fe4090;  1 drivers
v0x201afa0_0 .net "a", 0 0, v0x201c190_0;  alias, 1 drivers
v0x201b060_0 .net "b", 0 0, v0x201c230_0;  alias, 1 drivers
v0x201b120_0 .net "c", 0 0, v0x201c2d0_0;  alias, 1 drivers
v0x201b1e0_0 .net "d", 0 0, v0x201c410_0;  alias, 1 drivers
v0x201b2a0_0 .net "out_pos", 0 0, L_0x201ffe0;  alias, 1 drivers
v0x201b360_0 .net "out_sop", 0 0, L_0x1ff77e0;  alias, 1 drivers
v0x201b420_0 .net "pos0", 0 0, L_0x201f7e0;  1 drivers
v0x201b4e0_0 .net "pos1", 0 0, L_0x201fd20;  1 drivers
L_0x201ffe0 .functor MUXZ 1, L_0x7f076dba0018, L_0x201f7e0, L_0x201fed0, C4<>;
S_0x201b660 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1fc4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x201c190_0 .var "a", 0 0;
v0x201c230_0 .var "b", 0 0;
v0x201c2d0_0 .var "c", 0 0;
v0x201c370_0 .net "clk", 0 0, v0x201e7c0_0;  1 drivers
v0x201c410_0 .var "d", 0 0;
v0x201c500_0 .var/2u "fail", 0 0;
v0x201c5a0_0 .var/2u "fail1", 0 0;
v0x201c640_0 .net "tb_match", 0 0, L_0x20215b0;  alias, 1 drivers
v0x201c6e0_0 .var "wavedrom_enable", 0 0;
v0x201c780_0 .var "wavedrom_title", 511 0;
E_0x1fd7a30/0 .event negedge, v0x201c370_0;
E_0x1fd7a30/1 .event posedge, v0x201c370_0;
E_0x1fd7a30 .event/or E_0x1fd7a30/0, E_0x1fd7a30/1;
S_0x201b990 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x201b660;
 .timescale -12 -12;
v0x201bbd0_0 .var/2s "i", 31 0;
E_0x1fd78d0 .event posedge, v0x201c370_0;
S_0x201bcd0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x201b660;
 .timescale -12 -12;
v0x201bed0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x201bfb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x201b660;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x201c960 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1fc4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2020190 .functor AND 1, v0x201c2d0_0, v0x201c410_0, C4<1>, C4<1>;
L_0x2020440 .functor NOT 1, v0x201c190_0, C4<0>, C4<0>, C4<0>;
L_0x20204d0 .functor NOT 1, v0x201c230_0, C4<0>, C4<0>, C4<0>;
L_0x2020650 .functor NOT 1, v0x201c2d0_0, C4<0>, C4<0>, C4<0>;
L_0x20206f0 .functor AND 1, L_0x2020440, L_0x20204d0, C4<1>, C4<1>;
L_0x2020800 .functor AND 1, L_0x20206f0, v0x201c2d0_0, C4<1>, C4<1>;
L_0x2020900 .functor OR 1, L_0x2020190, L_0x2020800, C4<0>, C4<0>;
L_0x2020a60 .functor OR 1, L_0x20204d0, v0x201c410_0, C4<0>, C4<0>;
L_0x2020b20 .functor AND 1, v0x201c2d0_0, L_0x2020a60, C4<1>, C4<1>;
L_0x2020be0 .functor OR 1, L_0x2020440, v0x201c230_0, C4<0>, C4<0>;
L_0x2020cb0 .functor AND 1, L_0x2020b20, L_0x2020be0, C4<1>, C4<1>;
L_0x2020d70 .functor OR 1, L_0x2020440, v0x201c410_0, C4<0>, C4<0>;
L_0x2020e50 .functor AND 1, v0x201c2d0_0, L_0x2020d70, C4<1>, C4<1>;
v0x201cb20_0 .net *"_ivl_10", 0 0, L_0x2020800;  1 drivers
v0x201cc00_0 .net *"_ivl_14", 0 0, L_0x2020a60;  1 drivers
v0x201cce0_0 .net *"_ivl_16", 0 0, L_0x2020b20;  1 drivers
v0x201cdd0_0 .net *"_ivl_18", 0 0, L_0x2020be0;  1 drivers
v0x201ceb0_0 .net *"_ivl_22", 0 0, L_0x2020d70;  1 drivers
v0x201cfe0_0 .net *"_ivl_26", 0 0, L_0x2020ec0;  1 drivers
L_0x7f076dba0060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x201d0a0_0 .net *"_ivl_28", 0 0, L_0x7f076dba0060;  1 drivers
v0x201d180_0 .net *"_ivl_8", 0 0, L_0x20206f0;  1 drivers
v0x201d260_0 .net "a", 0 0, v0x201c190_0;  alias, 1 drivers
v0x201d390_0 .net "b", 0 0, v0x201c230_0;  alias, 1 drivers
v0x201d480_0 .net "c", 0 0, v0x201c2d0_0;  alias, 1 drivers
v0x201d570_0 .net "d", 0 0, v0x201c410_0;  alias, 1 drivers
v0x201d660_0 .net "out_pos", 0 0, L_0x2021000;  alias, 1 drivers
v0x201d720_0 .net "out_sop", 0 0, L_0x2020900;  alias, 1 drivers
v0x201d7e0_0 .net "pos0", 0 0, L_0x2020cb0;  1 drivers
v0x201d8a0_0 .net "pos1", 0 0, L_0x2020e50;  1 drivers
v0x201d960_0 .net "sop_and", 0 0, L_0x2020190;  1 drivers
v0x201db30_0 .net "sop_not_a", 0 0, L_0x2020440;  1 drivers
v0x201dbf0_0 .net "sop_not_b", 0 0, L_0x20204d0;  1 drivers
v0x201dcb0_0 .net "sop_not_c", 0 0, L_0x2020650;  1 drivers
L_0x2020ec0 .cmp/eeq 1, L_0x2020cb0, L_0x2020e50;
L_0x2021000 .functor MUXZ 1, L_0x7f076dba0060, L_0x2020cb0, L_0x2020ec0, C4<>;
S_0x201de30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1fc4320;
 .timescale -12 -12;
E_0x1fc09f0 .event anyedge, v0x201ec20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x201ec20_0;
    %nor/r;
    %assign/vec4 v0x201ec20_0, 0;
    %wait E_0x1fc09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x201b660;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201c500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201c5a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x201b660;
T_4 ;
    %wait E_0x1fd7a30;
    %load/vec4 v0x201c640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x201c500_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x201b660;
T_5 ;
    %wait E_0x1fd78d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %wait E_0x1fd78d0;
    %load/vec4 v0x201c500_0;
    %store/vec4 v0x201c5a0_0, 0, 1;
    %fork t_1, S_0x201b990;
    %jmp t_0;
    .scope S_0x201b990;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x201bbd0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x201bbd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1fd78d0;
    %load/vec4 v0x201bbd0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201bbd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x201bbd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x201b660;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd7a30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x201c410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x201c230_0, 0;
    %assign/vec4 v0x201c190_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x201c500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x201c5a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1fc4320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201ec20_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1fc4320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x201e7c0_0;
    %inv;
    %store/vec4 v0x201e7c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1fc4320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x201c370_0, v0x201eea0_0, v0x201e5e0_0, v0x201e680_0, v0x201e720_0, v0x201e860_0, v0x201eae0_0, v0x201ea40_0, v0x201e9a0_0, v0x201e900_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1fc4320;
T_9 ;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1fc4320;
T_10 ;
    %wait E_0x1fd7a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201eb80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201eb80_0, 4, 32;
    %load/vec4 v0x201edd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201eb80_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201eb80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201eb80_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x201eae0_0;
    %load/vec4 v0x201eae0_0;
    %load/vec4 v0x201ea40_0;
    %xor;
    %load/vec4 v0x201eae0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201eb80_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201eb80_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x201e9a0_0;
    %load/vec4 v0x201e9a0_0;
    %load/vec4 v0x201e900_0;
    %xor;
    %load/vec4 v0x201e9a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201eb80_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x201eb80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201eb80_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response51/top_module.sv";
