/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature 205892a5581a49ebe187561f5da7bbd9dbc2cf9c % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050306 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_tttt_1.05v_30c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 tttt_1_05 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 30 ;
   nom_voltage : 1.05;

   voltage_map(vccd_1p0, 1.05);
   voltage_map(vccdgt_1p0, 1.05);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 30 ;
     voltage : 1.05 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 (" 10,  25,  70, 100, 150, 200");
   }

   power_lut_template (c73p1rfshdxrom2048x16hb4img100_inputPin) {
     variable_1 : input_transition_time ;
     index_1 ("110");
   }

   power_lut_template (c73p1rfshdxrom2048x16hb4img100_outputPin) {
     variable_1 : total_output_net_capacitance ;
     variable_2 : input_transition_time ;
     index_1 ("50");
     index_2 ("110");
   }

/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;
	  cell_leakage_power :      11.5065;
	leakage_power() {
		when : !ipwreninb;
		value :      11.5065;
	}
	leakage_power() {
		when : ipwreninb;
		value :       0.1155;
	}
      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
		 internal_power() {
			  related_pg_pin : vccdgt_1p0; 
			  when : iren;
            rise_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("1954.47");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("2932.31");
            }
         }
		 internal_power() {
			  related_pg_pin : vccdgt_1p0; 
			  when : !iren;
            rise_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("356.59");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("427.91");
            }
         }
         capacitance :      7.364;

 	 min_pulse_width_high :   457.376;
         min_pulse_width_low  :   457.376;
         min_period           :   914.755;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "193, 190, 182, 177, 170, 164", \
                     "201, 198, 189, 185, 178, 172", \
                     "210, 207, 199, 194, 187, 181", \
                     "218, 215, 207, 202, 195, 189", \
                     "224, 221, 213, 208, 201, 196", \
                     "233, 230, 222, 217, 210, 205");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "184, 181, 173, 168, 161, 155", \
                     "192, 189, 181, 176, 169, 163", \
                     "201, 198, 190, 185, 178, 173", \
                     "210, 207, 199, 194, 187, 181", \
                     "217, 214, 206, 201, 194, 188", \
                     "230, 227, 219, 214, 207, 201");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "230, 233, 241, 246, 253, 259", \
                     "228, 231, 239, 244, 251, 257", \
                     "225, 228, 237, 241, 248, 254", \
                     "224, 227, 235, 240, 247, 253", \
                     "223, 226, 234, 239, 246, 252", \
                     "227, 230, 238, 243, 250, 255");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "231, 234, 242, 247, 254, 259", \
                     "228, 231, 239, 244, 251, 257", \
                     "225, 228, 236, 241, 248, 254", \
                     "223, 226, 234, 239, 246, 252", \
                     "222, 225, 233, 238, 245, 251", \
                     "225, 228, 236, 241, 248, 254");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 99,  96,  88,  83,  76,  71", \
                     "107, 104,  96,  91,  84,  78", \
                     "117, 114, 106, 101,  94,  88", \
                     "125, 122, 114, 109, 102,  96", \
                     "132, 129, 120, 116, 109, 103", \
                     "142, 139, 131, 126, 119, 113");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "100,  97,  89,  84,  77,  71", \
                     "108, 105,  96,  92,  85,  79", \
                     "117, 114, 106, 101,  94,  89", \
                     "126, 123, 115, 110, 103,  97", \
                     "133, 130, 122, 117, 110, 105", \
                     "147, 144, 136, 131, 124, 119");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 68,  71,  79,  84,  91,  97", \
                     " 66,  69,  77,  82,  89,  95", \
                     " 63,  66,  74,  79,  86,  92", \
                     " 62,  65,  73,  78,  85,  90", \
                     " 61,  64,  72,  77,  84,  90", \
                     " 64,  67,  76,  80,  87,  93");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 69,  72,  80,  85,  92,  98", \
                     " 66,  69,  77,  82,  89,  95", \
                     " 63,  66,  74,  79,  86,  92", \
                     " 61,  64,  72,  77,  84,  90", \
                     " 60,  63,  71,  76,  83,  88", \
                     " 63,  66,  74,  79,  86,  91");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            internal_power() {
				  related_pg_pin : vccdgt_1p0; 
				  related_pin : ickr;
            rise_power(c73p1rfshdxrom2048x16hb4img100_outputPin) {
				index_1 ("50");
			index_2 ("110");
				values ("68.40");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_outputPin) {
				index_1 ("50");
			index_2 ("110");
				values ("15.38");
            }
            }
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "596, 603, 617, 625, 645, 669", \
                     "599, 607, 621, 629, 648, 672", \
                     "609, 616, 630, 638, 657, 682", \
                     "614, 622, 635, 644, 663, 687", \
                     "622, 630, 644, 652, 671, 695", \
                     "629, 637, 650, 659, 678, 702");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  7,  15,  33,  44,  76, 150", \
                     "  7,  15,  33,  44,  76, 150", \
                     "  7,  15,  33,  44,  76, 150", \
                     "  7,  15,  33,  44,  76, 150", \
                     "  7,  15,  33,  44,  76, 150", \
                     "  7,  15,  33,  44,  76, 150");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "270, 278, 292, 301, 319, 338", \
                     "274, 282, 296, 304, 323, 341", \
                     "283, 291, 305, 313, 332, 350", \
                     "289, 296, 311, 319, 338, 356", \
                     "297, 305, 319, 327, 346, 364", \
                     "304, 311, 325, 334, 352, 371");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  7,  14,  29,  39,  65, 119", \
                     "  7,  14,  29,  39,  65, 119", \
                     "  7,  14,  29,  39,  65, 119", \
                     "  7,  14,  29,  39,  65, 119", \
                     "  7,  14,  29,  39,  65, 119", \
                     "  7,  14,  29,  39,  65, 119");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "2711, 2730, 2766, 2787, 2839, 2914", \
                     "2724, 2743, 2778, 2799, 2851, 2926", \
                     "2739, 2758, 2793, 2815, 2867, 2942", \
                     "2752, 2771, 2806, 2828, 2880, 2955", \
                     "2762, 2781, 2817, 2838, 2890, 2965", \
                     "2779, 2798, 2833, 2855, 2907, 2982");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 12,  26,  58,  82, 159, 393", \
                     " 12,  26,  58,  82, 159, 393", \
                     " 12,  26,  58,  82, 159, 393", \
                     " 12,  26,  58,  82, 159, 393", \
                     " 12,  26,  58,  82, 159, 393", \
                     " 12,  26,  58,  82, 159, 393");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "2705, 2723, 2757, 2777, 2824, 2888", \
                     "2718, 2736, 2770, 2790, 2838, 2901", \
                     "2734, 2752, 2786, 2806, 2854, 2917", \
                     "2748, 2766, 2800, 2820, 2868, 2931", \
                     "2759, 2777, 2810, 2831, 2879, 2942", \
                     "2775, 2793, 2827, 2847, 2895, 2959");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 12,  24,  50,  69, 130, 311", \
                     " 12,  24,  50,  69, 130, 311", \
                     " 12,  24,  50,  69, 130, 311", \
                     " 12,  24,  50,  69, 130, 311", \
                     " 12,  24,  50,  69, 130, 311", \
                     " 12,  24,  50,  69, 130, 311");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


