Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 20 20:47:02 2022
| Host         : DESKTOP-F9B13MH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dig_clock_timing_summary_routed.rpt -pb dig_clock_timing_summary_routed.pb -rpx dig_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : dig_clock
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.719        0.000                      0                  163        0.185        0.000                      0                  163       19.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        34.719        0.000                      0                  163        0.185        0.000                      0                  163       19.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       34.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.719ns  (required time - arrival time)
  Source:                 cnter/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 2.264ns (42.942%)  route 3.008ns (57.058%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603     5.151    cnter/sys_clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cnter/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cnter/counter_reg[14]/Q
                         net (fo=2, routed)           0.853     6.460    cnter/counter_reg[14]
    SLICE_X6Y73          LUT6 (Prop_lut6_I2_O)        0.124     6.584 f  cnter/sec[7]_i_6/O
                         net (fo=1, routed)           0.897     7.481    cnter/sec[7]_i_6_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.605 f  cnter/sec[7]_i_3/O
                         net (fo=45, routed)          1.249     8.854    cnter/sec[7]_i_3_n_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     8.978 r  cnter/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.978    cnter/counter[0]_i_7_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.510 r  cnter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.510    cnter/counter_reg[0]_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  cnter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    cnter/counter_reg[4]_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  cnter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.738    cnter/counter_reg[8]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  cnter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.852    cnter/counter_reg[12]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.966 r  cnter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.975    cnter/counter_reg[16]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  cnter/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.089    cnter/counter_reg[20]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.423 r  cnter/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.423    cnter/counter_reg[24]_i_1_n_6
    SLICE_X7Y76          FDRE                                         r  cnter/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.489    44.857    cnter/sys_clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  cnter/counter_reg[25]/C
                         clock pessimism              0.259    45.116    
                         clock uncertainty           -0.035    45.081    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)        0.062    45.143    cnter/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         45.143    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                 34.719    

Slack (MET) :             34.735ns  (required time - arrival time)
  Source:                 cnter/sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/min_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.064ns (21.298%)  route 3.932ns (78.702%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.610     5.158    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  cnter/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  cnter/sec_reg[2]/Q
                         net (fo=13, routed)          0.869     6.483    cnter/Q[2]
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  cnter/sec[7]_i_12/O
                         net (fo=1, routed)           0.872     7.479    cnter/sec[7]_i_12_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.152     7.631 r  cnter/sec[7]_i_5/O
                         net (fo=17, routed)          1.337     8.968    cnter/sec[7]_i_5_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.332     9.300 r  cnter/min[7]_i_1/O
                         net (fo=8, routed)           0.854    10.154    cnter/min[7]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  cnter/min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.489    44.857    cnter/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  cnter/min_reg[1]/C
                         clock pessimism              0.272    45.129    
                         clock uncertainty           -0.035    45.094    
    SLICE_X4Y73          FDRE (Setup_fdre_C_CE)      -0.205    44.889    cnter/min_reg[1]
  -------------------------------------------------------------------
                         required time                         44.889    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                 34.735    

Slack (MET) :             34.735ns  (required time - arrival time)
  Source:                 cnter/sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/min_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.064ns (21.298%)  route 3.932ns (78.702%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.610     5.158    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  cnter/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  cnter/sec_reg[2]/Q
                         net (fo=13, routed)          0.869     6.483    cnter/Q[2]
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  cnter/sec[7]_i_12/O
                         net (fo=1, routed)           0.872     7.479    cnter/sec[7]_i_12_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.152     7.631 r  cnter/sec[7]_i_5/O
                         net (fo=17, routed)          1.337     8.968    cnter/sec[7]_i_5_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.332     9.300 r  cnter/min[7]_i_1/O
                         net (fo=8, routed)           0.854    10.154    cnter/min[7]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  cnter/min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.489    44.857    cnter/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  cnter/min_reg[2]/C
                         clock pessimism              0.272    45.129    
                         clock uncertainty           -0.035    45.094    
    SLICE_X4Y73          FDRE (Setup_fdre_C_CE)      -0.205    44.889    cnter/min_reg[2]
  -------------------------------------------------------------------
                         required time                         44.889    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                 34.735    

Slack (MET) :             34.735ns  (required time - arrival time)
  Source:                 cnter/sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/min_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.064ns (21.298%)  route 3.932ns (78.702%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.610     5.158    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  cnter/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  cnter/sec_reg[2]/Q
                         net (fo=13, routed)          0.869     6.483    cnter/Q[2]
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  cnter/sec[7]_i_12/O
                         net (fo=1, routed)           0.872     7.479    cnter/sec[7]_i_12_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.152     7.631 r  cnter/sec[7]_i_5/O
                         net (fo=17, routed)          1.337     8.968    cnter/sec[7]_i_5_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.332     9.300 r  cnter/min[7]_i_1/O
                         net (fo=8, routed)           0.854    10.154    cnter/min[7]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  cnter/min_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.489    44.857    cnter/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  cnter/min_reg[3]/C
                         clock pessimism              0.272    45.129    
                         clock uncertainty           -0.035    45.094    
    SLICE_X4Y73          FDRE (Setup_fdre_C_CE)      -0.205    44.889    cnter/min_reg[3]
  -------------------------------------------------------------------
                         required time                         44.889    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                 34.735    

Slack (MET) :             34.830ns  (required time - arrival time)
  Source:                 cnter/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 2.153ns (41.715%)  route 3.008ns (58.285%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603     5.151    cnter/sys_clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cnter/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cnter/counter_reg[14]/Q
                         net (fo=2, routed)           0.853     6.460    cnter/counter_reg[14]
    SLICE_X6Y73          LUT6 (Prop_lut6_I2_O)        0.124     6.584 f  cnter/sec[7]_i_6/O
                         net (fo=1, routed)           0.897     7.481    cnter/sec[7]_i_6_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.605 f  cnter/sec[7]_i_3/O
                         net (fo=45, routed)          1.249     8.854    cnter/sec[7]_i_3_n_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     8.978 r  cnter/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.978    cnter/counter[0]_i_7_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.510 r  cnter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.510    cnter/counter_reg[0]_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  cnter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    cnter/counter_reg[4]_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  cnter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.738    cnter/counter_reg[8]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  cnter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.852    cnter/counter_reg[12]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.966 r  cnter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.975    cnter/counter_reg[16]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.089 r  cnter/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.089    cnter/counter_reg[20]_i_1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.312 r  cnter/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.312    cnter/counter_reg[24]_i_1_n_7
    SLICE_X7Y76          FDRE                                         r  cnter/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.489    44.857    cnter/sys_clk_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  cnter/counter_reg[24]/C
                         clock pessimism              0.259    45.116    
                         clock uncertainty           -0.035    45.081    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)        0.062    45.143    cnter/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         45.143    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                 34.830    

Slack (MET) :             34.831ns  (required time - arrival time)
  Source:                 cnter/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.150ns (41.681%)  route 3.008ns (58.319%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 44.855 - 40.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603     5.151    cnter/sys_clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cnter/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cnter/counter_reg[14]/Q
                         net (fo=2, routed)           0.853     6.460    cnter/counter_reg[14]
    SLICE_X6Y73          LUT6 (Prop_lut6_I2_O)        0.124     6.584 f  cnter/sec[7]_i_6/O
                         net (fo=1, routed)           0.897     7.481    cnter/sec[7]_i_6_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.605 f  cnter/sec[7]_i_3/O
                         net (fo=45, routed)          1.249     8.854    cnter/sec[7]_i_3_n_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     8.978 r  cnter/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.978    cnter/counter[0]_i_7_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.510 r  cnter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.510    cnter/counter_reg[0]_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  cnter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    cnter/counter_reg[4]_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  cnter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.738    cnter/counter_reg[8]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  cnter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.852    cnter/counter_reg[12]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.966 r  cnter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.975    cnter/counter_reg[16]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.309 r  cnter/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.309    cnter/counter_reg[20]_i_1_n_6
    SLICE_X7Y75          FDRE                                         r  cnter/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.487    44.855    cnter/sys_clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  cnter/counter_reg[21]/C
                         clock pessimism              0.259    45.114    
                         clock uncertainty           -0.035    45.079    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)        0.062    45.141    cnter/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         45.141    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                 34.831    

Slack (MET) :             34.852ns  (required time - arrival time)
  Source:                 cnter/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 2.129ns (41.442%)  route 3.008ns (58.558%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 44.855 - 40.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603     5.151    cnter/sys_clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cnter/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  cnter/counter_reg[14]/Q
                         net (fo=2, routed)           0.853     6.460    cnter/counter_reg[14]
    SLICE_X6Y73          LUT6 (Prop_lut6_I2_O)        0.124     6.584 f  cnter/sec[7]_i_6/O
                         net (fo=1, routed)           0.897     7.481    cnter/sec[7]_i_6_n_0
    SLICE_X6Y73          LUT6 (Prop_lut6_I0_O)        0.124     7.605 f  cnter/sec[7]_i_3/O
                         net (fo=45, routed)          1.249     8.854    cnter/sec[7]_i_3_n_0
    SLICE_X7Y70          LUT2 (Prop_lut2_I1_O)        0.124     8.978 r  cnter/counter[0]_i_7/O
                         net (fo=1, routed)           0.000     8.978    cnter/counter[0]_i_7_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.510 r  cnter/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.510    cnter/counter_reg[0]_i_2_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.624 r  cnter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.624    cnter/counter_reg[4]_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.738 r  cnter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.738    cnter/counter_reg[8]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.852 r  cnter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.852    cnter/counter_reg[12]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.966 r  cnter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.975    cnter/counter_reg[16]_i_1_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.288 r  cnter/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.288    cnter/counter_reg[20]_i_1_n_4
    SLICE_X7Y75          FDRE                                         r  cnter/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.487    44.855    cnter/sys_clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  cnter/counter_reg[23]/C
                         clock pessimism              0.259    45.114    
                         clock uncertainty           -0.035    45.079    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)        0.062    45.141    cnter/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         45.141    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                 34.852    

Slack (MET) :             34.924ns  (required time - arrival time)
  Source:                 cnter/sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/min_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.064ns (22.137%)  route 3.742ns (77.863%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.610     5.158    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  cnter/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  cnter/sec_reg[2]/Q
                         net (fo=13, routed)          0.869     6.483    cnter/Q[2]
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  cnter/sec[7]_i_12/O
                         net (fo=1, routed)           0.872     7.479    cnter/sec[7]_i_12_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.152     7.631 r  cnter/sec[7]_i_5/O
                         net (fo=17, routed)          1.337     8.968    cnter/sec[7]_i_5_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.332     9.300 r  cnter/min[7]_i_1/O
                         net (fo=8, routed)           0.665     9.965    cnter/min[7]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  cnter/min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.489    44.857    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  cnter/min_reg[0]/C
                         clock pessimism              0.272    45.129    
                         clock uncertainty           -0.035    45.094    
    SLICE_X5Y73          FDRE (Setup_fdre_C_CE)      -0.205    44.889    cnter/min_reg[0]
  -------------------------------------------------------------------
                         required time                         44.889    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                 34.924    

Slack (MET) :             34.924ns  (required time - arrival time)
  Source:                 cnter/sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/min_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.064ns (22.137%)  route 3.742ns (77.863%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.610     5.158    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  cnter/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  cnter/sec_reg[2]/Q
                         net (fo=13, routed)          0.869     6.483    cnter/Q[2]
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  cnter/sec[7]_i_12/O
                         net (fo=1, routed)           0.872     7.479    cnter/sec[7]_i_12_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.152     7.631 r  cnter/sec[7]_i_5/O
                         net (fo=17, routed)          1.337     8.968    cnter/sec[7]_i_5_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.332     9.300 r  cnter/min[7]_i_1/O
                         net (fo=8, routed)           0.665     9.965    cnter/min[7]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  cnter/min_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.489    44.857    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  cnter/min_reg[4]/C
                         clock pessimism              0.272    45.129    
                         clock uncertainty           -0.035    45.094    
    SLICE_X5Y73          FDRE (Setup_fdre_C_CE)      -0.205    44.889    cnter/min_reg[4]
  -------------------------------------------------------------------
                         required time                         44.889    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                 34.924    

Slack (MET) :             34.924ns  (required time - arrival time)
  Source:                 cnter/sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/min_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.064ns (22.137%)  route 3.742ns (77.863%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 44.857 - 40.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.548 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.610     5.158    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  cnter/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  cnter/sec_reg[2]/Q
                         net (fo=13, routed)          0.869     6.483    cnter/Q[2]
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.124     6.607 r  cnter/sec[7]_i_12/O
                         net (fo=1, routed)           0.872     7.479    cnter/sec[7]_i_12_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.152     7.631 r  cnter/sec[7]_i_5/O
                         net (fo=17, routed)          1.337     8.968    cnter/sec[7]_i_5_n_0
    SLICE_X6Y72          LUT4 (Prop_lut4_I0_O)        0.332     9.300 r  cnter/min[7]_i_1/O
                         net (fo=8, routed)           0.665     9.965    cnter/min[7]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  cnter/min_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    F5                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         1.415    41.415 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.277    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.368 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.489    44.857    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  cnter/min_reg[5]/C
                         clock pessimism              0.272    45.129    
                         clock uncertainty           -0.035    45.094    
    SLICE_X5Y73          FDRE (Setup_fdre_C_CE)      -0.205    44.889    cnter/min_reg[5]
  -------------------------------------------------------------------
                         required time                         44.889    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                 34.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cnter/detect/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/go_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.576     1.486    cnter/detect/sys_clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  cnter/detect/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.148     1.634 r  cnter/detect/Q_reg[0]/Q
                         net (fo=1, routed)           0.059     1.693    cnter/detect/Q_reg_n_0_[0]
    SLICE_X6Y74          LUT4 (Prop_lut4_I0_O)        0.098     1.791 r  cnter/detect/go_i_1/O
                         net (fo=1, routed)           0.000     1.791    cnter/detect_n_0
    SLICE_X6Y74          FDRE                                         r  cnter/go_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.844     1.998    cnter/sys_clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  cnter/go_reg/C
                         clock pessimism             -0.512     1.486    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.120     1.606    cnter/go_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 cnter/min_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/min_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.973%)  route 0.140ns (43.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.577     1.487    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  cnter/min_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  cnter/min_reg[0]/Q
                         net (fo=8, routed)           0.140     1.769    cnter/min_reg[7]_0[0]
    SLICE_X4Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  cnter/min[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    cnter/min[1]_i_1_n_0
    SLICE_X4Y73          FDRE                                         r  cnter/min_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.845     1.999    cnter/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  cnter/min_reg[1]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X4Y73          FDRE (Hold_fdre_C_D)         0.092     1.592    cnter/min_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 x7seg1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            x7seg1/an_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.249ns (61.989%)  route 0.153ns (38.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.581     1.491    x7seg1/CLK
    SLICE_X2Y71          FDRE                                         r  x7seg1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.148     1.639 r  x7seg1/i_reg[1]/Q
                         net (fo=9, routed)           0.153     1.792    x7seg1/i[1]
    SLICE_X2Y71          LUT2 (Prop_lut2_I1_O)        0.101     1.893 r  x7seg1/an[3]_i_1/O
                         net (fo=1, routed)           0.000     1.893    x7seg1/an[3]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  x7seg1/an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.850     2.004    x7seg1/CLK
    SLICE_X2Y71          FDRE                                         r  x7seg1/an_reg[3]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.131     1.622    x7seg1/an_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cnter/sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cnter/sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.582     1.492    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  cnter/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  cnter/sec_reg[2]/Q
                         net (fo=13, routed)          0.179     1.812    cnter/Q[2]
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  cnter/sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    cnter/p_1_in[2]
    SLICE_X5Y68          FDRE                                         r  cnter/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.851     2.005    cnter/sys_clk_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  cnter/sec_reg[2]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.091     1.583    cnter/sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 x7seg1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            x7seg1/an_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.328%)  route 0.149ns (37.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.581     1.491    x7seg1/CLK
    SLICE_X2Y71          FDRE                                         r  x7seg1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.148     1.639 f  x7seg1/i_reg[1]/Q
                         net (fo=9, routed)           0.149     1.788    x7seg1/i[1]
    SLICE_X2Y71          LUT2 (Prop_lut2_I1_O)        0.098     1.886 r  x7seg1/an[0]_i_1/O
                         net (fo=1, routed)           0.000     1.886    x7seg1/an[0]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  x7seg1/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.850     2.004    x7seg1/CLK
    SLICE_X2Y71          FDRE                                         r  x7seg1/an_reg[0]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.120     1.611    x7seg1/an_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 enc/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.582     1.492    enc/sys_clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  enc/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.633 f  enc/counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.814    enc/counter[0]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.859 r  enc/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.859    enc/counter_0[0]
    SLICE_X1Y70          FDRE                                         r  enc/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.850     2.005    enc/sys_clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  enc/counter_reg[0]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.091     1.583    enc/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 x7seg1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            x7seg1/an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.246ns (61.703%)  route 0.153ns (38.297%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.581     1.491    x7seg1/CLK
    SLICE_X2Y71          FDRE                                         r  x7seg1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.148     1.639 f  x7seg1/i_reg[1]/Q
                         net (fo=9, routed)           0.153     1.792    x7seg1/i[1]
    SLICE_X2Y71          LUT2 (Prop_lut2_I1_O)        0.098     1.890 r  x7seg1/an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    x7seg1/an[1]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  x7seg1/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.850     2.004    x7seg1/CLK
    SLICE_X2Y71          FDRE                                         r  x7seg1/an_reg[1]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     1.612    x7seg1/an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 enc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.579     1.489    enc/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  enc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.630 r  enc/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.763    enc/counter[15]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.874 r  enc/counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.874    enc/data0[15]
    SLICE_X0Y73          FDRE                                         r  enc/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.846     2.001    enc/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  enc/counter_reg[15]/C
                         clock pessimism             -0.512     1.489    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.594    enc/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 enc/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.582     1.492    enc/sys_clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  enc/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  enc/counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.766    enc/counter[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.877 r  enc/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.877    enc/data0[3]
    SLICE_X0Y70          FDRE                                         r  enc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.850     2.005    enc/sys_clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  enc/counter_reg[3]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.597    enc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 enc/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enc/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.884    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.581     1.491    enc/sys_clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  enc/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  enc/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.765    enc/counter[7]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  enc/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.876    enc/data0[7]
    SLICE_X0Y71          FDRE                                         r  enc/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    F5                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.850     2.004    enc/sys_clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  enc/counter_reg[7]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.105     1.596    enc/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y72     cnter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y72     cnter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y73     cnter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y73     cnter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y73     cnter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y73     cnter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y74     cnter/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y74     cnter/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X7Y74     cnter/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y72     cnter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y72     cnter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y74     cnter/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y74     cnter/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y74     cnter/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y74     cnter/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y70     cnter/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y75     cnter/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y75     cnter/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y75     cnter/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y70     cnter/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y70     cnter/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X7Y70     cnter/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y70     cnter/sec_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y68     cnter/sec_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y68     cnter/sec_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y68     cnter/sec_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y71     enc/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y71     enc/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X0Y71     enc/counter_reg[7]/C



