// Seed: 4268844222
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    output supply1 id_3
    , id_11,
    output wand id_4,
    output tri0 id_5,
    input tri1 id_6,
    output wire id_7,
    output wire id_8,
    input uwire id_9
);
  integer id_12;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    output tri id_6,
    input supply0 id_7,
    output tri id_8,
    input supply1 id_9
);
  assign id_6 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_7,
      id_8,
      id_8,
      id_1,
      id_4,
      id_8,
      id_1,
      id_0
  );
  wire id_12;
  wire id_13, id_14, id_15, id_16, id_17, id_18;
  or primCall (id_6, id_0, id_2, id_5, id_4, id_3, id_9, id_7);
endmodule
