
stone_subsytem_rebuild.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5a8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000055c  0800e758  0800e758  0001e758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ecb4  0800ecb4  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800ecb4  0800ecb4  0001ecb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ecbc  0800ecbc  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ecbc  0800ecbc  0001ecbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ecc0  0800ecc0  0001ecc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800ecc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          00003964  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200039f8  200039f8  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00027761  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005980  00000000  00000000  00047825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001cf0  00000000  00000000  0004d1a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001ab0  00000000  00000000  0004ee98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c638  00000000  00000000  00050948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000293fe  00000000  00000000  0007cf80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ebc59  00000000  00000000  000a637e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00191fd7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008194  00000000  00000000  00192028  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000094 	.word	0x20000094
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800e740 	.word	0x0800e740

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000098 	.word	0x20000098
 80001ec:	0800e740 	.word	0x0800e740

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <ConsoleCommandMatch>:

// ConsoleCommandMatch
// Look to see if the data in the buffer matches the command name given that
// the strings are different lengths and we have parameter separators
static uint32_t ConsoleCommandMatch(const char* name, const char *buffer)
{
 8000594:	b480      	push	{r7}
 8000596:	b085      	sub	sp, #20
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	6039      	str	r1, [r7, #0]
	uint32_t i = 0u;
 800059e:	2300      	movs	r3, #0
 80005a0:	60fb      	str	r3, [r7, #12]
	uint32_t result = 0u; // match
 80005a2:	2300      	movs	r3, #0
 80005a4:	60bb      	str	r3, [r7, #8]

	if ( buffer[i] == name [i] )
 80005a6:	683a      	ldr	r2, [r7, #0]
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4413      	add	r3, r2
 80005ac:	781a      	ldrb	r2, [r3, #0]
 80005ae:	6879      	ldr	r1, [r7, #4]
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	440b      	add	r3, r1
 80005b4:	781b      	ldrb	r3, [r3, #0]
 80005b6:	429a      	cmp	r2, r3
 80005b8:	d114      	bne.n	80005e4 <ConsoleCommandMatch+0x50>
	{
		result = 1u;
 80005ba:	2301      	movs	r3, #1
 80005bc:	60bb      	str	r3, [r7, #8]
		i++;
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	3301      	adds	r3, #1
 80005c2:	60fb      	str	r3, [r7, #12]
	}

	while ( ( 1u == result ) &&
 80005c4:	e00e      	b.n	80005e4 <ConsoleCommandMatch+0x50>
		( buffer[i] != PARAMETER_SEPARATER ) &&
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
		( buffer[i] != (char) NULL_CHAR )
		)
	{
		if ( buffer[i] != name[i] )
 80005c6:	683a      	ldr	r2, [r7, #0]
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4413      	add	r3, r2
 80005cc:	781a      	ldrb	r2, [r3, #0]
 80005ce:	6879      	ldr	r1, [r7, #4]
 80005d0:	68fb      	ldr	r3, [r7, #12]
 80005d2:	440b      	add	r3, r1
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	d001      	beq.n	80005de <ConsoleCommandMatch+0x4a>
		{
			result = 0u;
 80005da:	2300      	movs	r3, #0
 80005dc:	60bb      	str	r3, [r7, #8]
		}
		i++;
 80005de:	68fb      	ldr	r3, [r7, #12]
 80005e0:	3301      	adds	r3, #1
 80005e2:	60fb      	str	r3, [r7, #12]
	while ( ( 1u == result ) &&
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d11a      	bne.n	8000620 <ConsoleCommandMatch+0x8c>
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	2b09      	cmp	r3, #9
 80005ee:	d817      	bhi.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != PARAMETER_SEPARATER ) &&
 80005f0:	683a      	ldr	r2, [r7, #0]
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	4413      	add	r3, r2
 80005f6:	781b      	ldrb	r3, [r3, #0]
		( i < CONSOLE_COMMAND_MAX_COMMAND_LENGTH )  &&
 80005f8:	2b20      	cmp	r3, #32
 80005fa:	d011      	beq.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 80005fc:	683a      	ldr	r2, [r7, #0]
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	4413      	add	r3, r2
 8000602:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != PARAMETER_SEPARATER ) &&
 8000604:	2b0a      	cmp	r3, #10
 8000606:	d00b      	beq.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 8000608:	683a      	ldr	r2, [r7, #0]
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	4413      	add	r3, r2
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	2b0d      	cmp	r3, #13
 8000612:	d005      	beq.n	8000620 <ConsoleCommandMatch+0x8c>
		( buffer[i] != (char) NULL_CHAR )
 8000614:	683a      	ldr	r2, [r7, #0]
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	4413      	add	r3, r2
 800061a:	781b      	ldrb	r3, [r3, #0]
		( buffer[i] != LF_CHAR ) &&( buffer[i] != CR_CHAR ) &&
 800061c:	2b00      	cmp	r3, #0
 800061e:	d1d2      	bne.n	80005c6 <ConsoleCommandMatch+0x32>
	}

	return result;
 8000620:	68bb      	ldr	r3, [r7, #8]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3714      	adds	r7, #20
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr

0800062e <ConsoleResetBuffer>:
// In an ideal world, this would just zero out the buffer. However, thre are times when the
// buffer may have data beyond what was used in the last command.
// We don't want to lose that data so we move it to the start of the command buffer and then zero
// the rest.
static uint32_t ConsoleResetBuffer(char receiveBuffer[], const uint32_t filledLength, uint32_t usedSoFar)
{
 800062e:	b480      	push	{r7}
 8000630:	b087      	sub	sp, #28
 8000632:	af00      	add	r7, sp, #0
 8000634:	60f8      	str	r0, [r7, #12]
 8000636:	60b9      	str	r1, [r7, #8]
 8000638:	607a      	str	r2, [r7, #4]
	uint32_t remaining = (filledLength - usedSoFar);
 800063a:	68ba      	ldr	r2, [r7, #8]
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	1ad3      	subs	r3, r2, r3
 8000640:	613b      	str	r3, [r7, #16]
	uint32_t i = 0;
 8000642:	2300      	movs	r3, #0
 8000644:	617b      	str	r3, [r7, #20]

	while (usedSoFar < filledLength)
 8000646:	e00d      	b.n	8000664 <ConsoleResetBuffer+0x36>
	{
		receiveBuffer[i] = receiveBuffer[usedSoFar]; // move the end to the start
 8000648:	68fa      	ldr	r2, [r7, #12]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	441a      	add	r2, r3
 800064e:	68f9      	ldr	r1, [r7, #12]
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	440b      	add	r3, r1
 8000654:	7812      	ldrb	r2, [r2, #0]
 8000656:	701a      	strb	r2, [r3, #0]
		i++;
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	3301      	adds	r3, #1
 800065c:	617b      	str	r3, [r7, #20]
		usedSoFar++;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	3301      	adds	r3, #1
 8000662:	607b      	str	r3, [r7, #4]
	while (usedSoFar < filledLength)
 8000664:	687a      	ldr	r2, [r7, #4]
 8000666:	68bb      	ldr	r3, [r7, #8]
 8000668:	429a      	cmp	r2, r3
 800066a:	d3ed      	bcc.n	8000648 <ConsoleResetBuffer+0x1a>
	}
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 800066c:	e007      	b.n	800067e <ConsoleResetBuffer+0x50>
	{
		receiveBuffer[i] =  NULL_CHAR;
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	4413      	add	r3, r2
 8000674:	2200      	movs	r2, #0
 8000676:	701a      	strb	r2, [r3, #0]
	for ( /* nothing */ ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	3301      	adds	r3, #1
 800067c:	617b      	str	r3, [r7, #20]
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	2bff      	cmp	r3, #255	; 0xff
 8000682:	d9f4      	bls.n	800066e <ConsoleResetBuffer+0x40>
	}
	return remaining;
 8000684:	693b      	ldr	r3, [r7, #16]
}
 8000686:	4618      	mov	r0, r3
 8000688:	371c      	adds	r7, #28
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr

08000692 <ConsoleCommandEndline>:

// ConsoleCommandEndline
// Check to see where in the buffer stream the endline is; that is the end of the command and parameters
static int32_t ConsoleCommandEndline(const char receiveBuffer[], const  uint32_t filledLength)
{
 8000692:	b480      	push	{r7}
 8000694:	b085      	sub	sp, #20
 8000696:	af00      	add	r7, sp, #0
 8000698:	6078      	str	r0, [r7, #4]
 800069a:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	60fb      	str	r3, [r7, #12]
	int32_t result = NOT_FOUND; // if no endline is found, then return -1 (NOT_FOUND)
 80006a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006a4:	60bb      	str	r3, [r7, #8]

	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 80006a6:	e002      	b.n	80006ae <ConsoleCommandEndline+0x1c>
			&& ( i < filledLength ) )
	{
		i++;
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	3301      	adds	r3, #1
 80006ac:	60fb      	str	r3, [r7, #12]
	while ( ( CR_CHAR != receiveBuffer[i])  && (LF_CHAR != receiveBuffer[i])
 80006ae:	687a      	ldr	r2, [r7, #4]
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	4413      	add	r3, r2
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b0d      	cmp	r3, #13
 80006b8:	d009      	beq.n	80006ce <ConsoleCommandEndline+0x3c>
 80006ba:	687a      	ldr	r2, [r7, #4]
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	4413      	add	r3, r2
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2b0a      	cmp	r3, #10
 80006c4:	d003      	beq.n	80006ce <ConsoleCommandEndline+0x3c>
			&& ( i < filledLength ) )
 80006c6:	68fa      	ldr	r2, [r7, #12]
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d3ec      	bcc.n	80006a8 <ConsoleCommandEndline+0x16>
	}
	if ( i < filledLength )
 80006ce:	68fa      	ldr	r2, [r7, #12]
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	429a      	cmp	r2, r3
 80006d4:	d201      	bcs.n	80006da <ConsoleCommandEndline+0x48>
	{
		result = i;
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	60bb      	str	r3, [r7, #8]
	}
	return result;
 80006da:	68bb      	ldr	r3, [r7, #8]
}
 80006dc:	4618      	mov	r0, r3
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr

080006e8 <ConsoleInit>:

// ConsoleInit
// Initialize the console interface and all it depends on
void ConsoleInit(UART_HandleTypeDef *huart)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
	uint32_t i;

	ConsoleIoInit(huart);
 80006f0:	6878      	ldr	r0, [r7, #4]
 80006f2:	f000 fbc1 	bl	8000e78 <ConsoleIoInit>
	ConsoleIoSendString("Welcome to the Consolinator, your gateway to testing code and hardware.");
 80006f6:	480f      	ldr	r0, [pc, #60]	; (8000734 <ConsoleInit+0x4c>)
 80006f8:	f000 fc12 	bl	8000f20 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 80006fc:	480e      	ldr	r0, [pc, #56]	; (8000738 <ConsoleInit+0x50>)
 80006fe:	f000 fc0f 	bl	8000f20 <ConsoleIoSendString>
	ConsoleIoSendString(CONSOLE_PROMPT);
 8000702:	480e      	ldr	r0, [pc, #56]	; (800073c <ConsoleInit+0x54>)
 8000704:	f000 fc0c 	bl	8000f20 <ConsoleIoSendString>
	mReceivedSoFar = 0u;
 8000708:	4b0d      	ldr	r3, [pc, #52]	; (8000740 <ConsoleInit+0x58>)
 800070a:	2200      	movs	r2, #0
 800070c:	601a      	str	r2, [r3, #0]

	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 800070e:	2300      	movs	r3, #0
 8000710:	60fb      	str	r3, [r7, #12]
 8000712:	e007      	b.n	8000724 <ConsoleInit+0x3c>
	{
		mReceiveBuffer[i] = NULL_CHAR;
 8000714:	4a0b      	ldr	r2, [pc, #44]	; (8000744 <ConsoleInit+0x5c>)
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	4413      	add	r3, r2
 800071a:	2200      	movs	r2, #0
 800071c:	701a      	strb	r2, [r3, #0]
	for ( i = 0u ; i < CONSOLE_COMMAND_MAX_LENGTH ; i++)
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	3301      	adds	r3, #1
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	2bff      	cmp	r3, #255	; 0xff
 8000728:	d9f4      	bls.n	8000714 <ConsoleInit+0x2c>
	}

}
 800072a:	bf00      	nop
 800072c:	bf00      	nop
 800072e:	3710      	adds	r7, #16
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	0800e758 	.word	0x0800e758
 8000738:	0800e7a0 	.word	0x0800e7a0
 800073c:	0800e7a4 	.word	0x0800e7a4
 8000740:	200001b0 	.word	0x200001b0
 8000744:	200000b0 	.word	0x200000b0

08000748 <ConsoleProcess>:

// ConsoleProcess
// Looks for new inputs, checks for endline, then runs the matching command.
// Call ConsoleProcess from a loop, it will handle commands as they become available
void ConsoleProcess(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
	uint32_t cmdIndex;
	int32_t  cmdEndline;
	int32_t  found;
	eCommandResult_T result;

	ConsoleIoReceive((uint8_t*)&(mReceiveBuffer[mReceivedSoFar]), ( CONSOLE_COMMAND_MAX_LENGTH - mReceivedSoFar ), &received);
 800074e:	4b54      	ldr	r3, [pc, #336]	; (80008a0 <ConsoleProcess+0x158>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a54      	ldr	r2, [pc, #336]	; (80008a4 <ConsoleProcess+0x15c>)
 8000754:	1898      	adds	r0, r3, r2
 8000756:	4b52      	ldr	r3, [pc, #328]	; (80008a0 <ConsoleProcess+0x158>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800075e:	463a      	mov	r2, r7
 8000760:	4619      	mov	r1, r3
 8000762:	f000 fba1 	bl	8000ea8 <ConsoleIoReceive>
	if ( received > 0u || mReceiveBufferNeedsChecking)
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d104      	bne.n	8000776 <ConsoleProcess+0x2e>
 800076c:	4b4e      	ldr	r3, [pc, #312]	; (80008a8 <ConsoleProcess+0x160>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	f000 8091 	beq.w	8000898 <ConsoleProcess+0x150>
	{
		mReceiveBufferNeedsChecking = false;
 8000776:	4b4c      	ldr	r3, [pc, #304]	; (80008a8 <ConsoleProcess+0x160>)
 8000778:	2200      	movs	r2, #0
 800077a:	701a      	strb	r2, [r3, #0]
		mReceivedSoFar += received;
 800077c:	4b48      	ldr	r3, [pc, #288]	; (80008a0 <ConsoleProcess+0x158>)
 800077e:	681a      	ldr	r2, [r3, #0]
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	4413      	add	r3, r2
 8000784:	4a46      	ldr	r2, [pc, #280]	; (80008a0 <ConsoleProcess+0x158>)
 8000786:	6013      	str	r3, [r2, #0]
		cmdEndline = ConsoleCommandEndline(mReceiveBuffer, mReceivedSoFar);
 8000788:	4b45      	ldr	r3, [pc, #276]	; (80008a0 <ConsoleProcess+0x158>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4619      	mov	r1, r3
 800078e:	4845      	ldr	r0, [pc, #276]	; (80008a4 <ConsoleProcess+0x15c>)
 8000790:	f7ff ff7f 	bl	8000692 <ConsoleCommandEndline>
 8000794:	60f8      	str	r0, [r7, #12]
		if ( cmdEndline >= 0 )  // have complete string, find command
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	2b00      	cmp	r3, #0
 800079a:	db7d      	blt.n	8000898 <ConsoleProcess+0x150>
		{
			commandTable = ConsoleCommandsGetTable();
 800079c:	f000 fb50 	bl	8000e40 <ConsoleCommandsGetTable>
 80007a0:	60b8      	str	r0, [r7, #8]
			cmdIndex = 0u;
 80007a2:	2300      	movs	r3, #0
 80007a4:	617b      	str	r3, [r7, #20]
			found = NOT_FOUND;
 80007a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007aa:	613b      	str	r3, [r7, #16]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 80007ac:	e03d      	b.n	800082a <ConsoleProcess+0xe2>
			{
				if ( ConsoleCommandMatch(commandTable[cmdIndex].name, mReceiveBuffer) )
 80007ae:	697a      	ldr	r2, [r7, #20]
 80007b0:	4613      	mov	r3, r2
 80007b2:	00db      	lsls	r3, r3, #3
 80007b4:	4413      	add	r3, r2
 80007b6:	00db      	lsls	r3, r3, #3
 80007b8:	461a      	mov	r2, r3
 80007ba:	68bb      	ldr	r3, [r7, #8]
 80007bc:	4413      	add	r3, r2
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4938      	ldr	r1, [pc, #224]	; (80008a4 <ConsoleProcess+0x15c>)
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff fee6 	bl	8000594 <ConsoleCommandMatch>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d02a      	beq.n	8000824 <ConsoleProcess+0xdc>
				{
					result = commandTable[cmdIndex].execute(mReceiveBuffer);
 80007ce:	697a      	ldr	r2, [r7, #20]
 80007d0:	4613      	mov	r3, r2
 80007d2:	00db      	lsls	r3, r3, #3
 80007d4:	4413      	add	r3, r2
 80007d6:	00db      	lsls	r3, r3, #3
 80007d8:	461a      	mov	r2, r3
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	4413      	add	r3, r2
 80007de:	685b      	ldr	r3, [r3, #4]
 80007e0:	4830      	ldr	r0, [pc, #192]	; (80008a4 <ConsoleProcess+0x15c>)
 80007e2:	4798      	blx	r3
 80007e4:	4603      	mov	r3, r0
 80007e6:	71fb      	strb	r3, [r7, #7]
					if ( COMMAND_SUCCESS != result )
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d017      	beq.n	800081e <ConsoleProcess+0xd6>
					{
						ConsoleIoSendString("Error: ");
 80007ee:	482f      	ldr	r0, [pc, #188]	; (80008ac <ConsoleProcess+0x164>)
 80007f0:	f000 fb96 	bl	8000f20 <ConsoleIoSendString>
						ConsoleIoSendString(mReceiveBuffer);
 80007f4:	482b      	ldr	r0, [pc, #172]	; (80008a4 <ConsoleProcess+0x15c>)
 80007f6:	f000 fb93 	bl	8000f20 <ConsoleIoSendString>

						ConsoleIoSendString("Help: ");
 80007fa:	482d      	ldr	r0, [pc, #180]	; (80008b0 <ConsoleProcess+0x168>)
 80007fc:	f000 fb90 	bl	8000f20 <ConsoleIoSendString>
						ConsoleIoSendString(commandTable[cmdIndex].help);
 8000800:	697a      	ldr	r2, [r7, #20]
 8000802:	4613      	mov	r3, r2
 8000804:	00db      	lsls	r3, r3, #3
 8000806:	4413      	add	r3, r2
 8000808:	00db      	lsls	r3, r3, #3
 800080a:	461a      	mov	r2, r3
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	4413      	add	r3, r2
 8000810:	3308      	adds	r3, #8
 8000812:	4618      	mov	r0, r3
 8000814:	f000 fb84 	bl	8000f20 <ConsoleIoSendString>
						ConsoleIoSendString(STR_ENDLINE);
 8000818:	4826      	ldr	r0, [pc, #152]	; (80008b4 <ConsoleProcess+0x16c>)
 800081a:	f000 fb81 	bl	8000f20 <ConsoleIoSendString>

					}
					found = cmdIndex;
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	613b      	str	r3, [r7, #16]
 8000822:	e002      	b.n	800082a <ConsoleProcess+0xe2>
				}
				else
				{
					cmdIndex++;
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	3301      	adds	r3, #1
 8000828:	617b      	str	r3, [r7, #20]
			while ( ( NULL != commandTable[cmdIndex].name ) && ( NOT_FOUND == found ) )
 800082a:	697a      	ldr	r2, [r7, #20]
 800082c:	4613      	mov	r3, r2
 800082e:	00db      	lsls	r3, r3, #3
 8000830:	4413      	add	r3, r2
 8000832:	00db      	lsls	r3, r3, #3
 8000834:	461a      	mov	r2, r3
 8000836:	68bb      	ldr	r3, [r7, #8]
 8000838:	4413      	add	r3, r2
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	2b00      	cmp	r3, #0
 800083e:	d003      	beq.n	8000848 <ConsoleProcess+0x100>
 8000840:	693b      	ldr	r3, [r7, #16]
 8000842:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000846:	d0b2      	beq.n	80007ae <ConsoleProcess+0x66>

				}
			}
			if ( ( cmdEndline != 0 ) && ( NOT_FOUND == found ) )
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d00d      	beq.n	800086a <ConsoleProcess+0x122>
 800084e:	693b      	ldr	r3, [r7, #16]
 8000850:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000854:	d109      	bne.n	800086a <ConsoleProcess+0x122>
			{
				if (mReceivedSoFar > 2) /// shorter than that, it is probably nothing
 8000856:	4b12      	ldr	r3, [pc, #72]	; (80008a0 <ConsoleProcess+0x158>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	2b02      	cmp	r3, #2
 800085c:	d905      	bls.n	800086a <ConsoleProcess+0x122>
				{
					ConsoleIoSendString("Command not found.");
 800085e:	4816      	ldr	r0, [pc, #88]	; (80008b8 <ConsoleProcess+0x170>)
 8000860:	f000 fb5e 	bl	8000f20 <ConsoleIoSendString>
					ConsoleIoSendString(STR_ENDLINE);
 8000864:	4813      	ldr	r0, [pc, #76]	; (80008b4 <ConsoleProcess+0x16c>)
 8000866:	f000 fb5b 	bl	8000f20 <ConsoleIoSendString>
				}
			}
			//reset the buffer by moving over any leftovers and nulling the rest
			// clear up to and including the found end line character
			mReceivedSoFar = ConsoleResetBuffer(mReceiveBuffer, mReceivedSoFar, cmdEndline + 1);
 800086a:	4b0d      	ldr	r3, [pc, #52]	; (80008a0 <ConsoleProcess+0x158>)
 800086c:	6819      	ldr	r1, [r3, #0]
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	3301      	adds	r3, #1
 8000872:	461a      	mov	r2, r3
 8000874:	480b      	ldr	r0, [pc, #44]	; (80008a4 <ConsoleProcess+0x15c>)
 8000876:	f7ff feda 	bl	800062e <ConsoleResetBuffer>
 800087a:	4603      	mov	r3, r0
 800087c:	4a08      	ldr	r2, [pc, #32]	; (80008a0 <ConsoleProcess+0x158>)
 800087e:	6013      	str	r3, [r2, #0]
			mReceiveBufferNeedsChecking = mReceivedSoFar > 0 ? true : false;
 8000880:	4b07      	ldr	r3, [pc, #28]	; (80008a0 <ConsoleProcess+0x158>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	bf14      	ite	ne
 8000888:	2301      	movne	r3, #1
 800088a:	2300      	moveq	r3, #0
 800088c:	b2da      	uxtb	r2, r3
 800088e:	4b06      	ldr	r3, [pc, #24]	; (80008a8 <ConsoleProcess+0x160>)
 8000890:	701a      	strb	r2, [r3, #0]
			ConsoleIoSendString(CONSOLE_PROMPT);
 8000892:	480a      	ldr	r0, [pc, #40]	; (80008bc <ConsoleProcess+0x174>)
 8000894:	f000 fb44 	bl	8000f20 <ConsoleIoSendString>
		}
	}
}
 8000898:	bf00      	nop
 800089a:	3718      	adds	r7, #24
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	200001b0 	.word	0x200001b0
 80008a4:	200000b0 	.word	0x200000b0
 80008a8:	200001b4 	.word	0x200001b4
 80008ac:	0800e7a8 	.word	0x0800e7a8
 80008b0:	0800e7b0 	.word	0x0800e7b0
 80008b4:	0800e7a0 	.word	0x0800e7a0
 80008b8:	0800e7b8 	.word	0x0800e7b8
 80008bc:	0800e7a4 	.word	0x0800e7a4

080008c0 <ConsoleParamFindN>:

// ConsoleParamFindN
// Find the start location of the nth parametr in the buffer where the command itself is parameter 0
static eCommandResult_T ConsoleParamFindN(const char * buffer, const uint8_t parameterNumber, uint32_t *startLocation)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b089      	sub	sp, #36	; 0x24
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	60f8      	str	r0, [r7, #12]
 80008c8:	460b      	mov	r3, r1
 80008ca:	607a      	str	r2, [r7, #4]
 80008cc:	72fb      	strb	r3, [r7, #11]
	uint32_t bufferIndex = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	61fb      	str	r3, [r7, #28]
	uint32_t parameterIndex = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	61bb      	str	r3, [r7, #24]
	eCommandResult_T result = COMMAND_SUCCESS;
 80008d6:	2300      	movs	r3, #0
 80008d8:	75fb      	strb	r3, [r7, #23]


	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 80008da:	e00b      	b.n	80008f4 <ConsoleParamFindN+0x34>
	{
		if ( PARAMETER_SEPARATER == buffer[bufferIndex] )
 80008dc:	68fa      	ldr	r2, [r7, #12]
 80008de:	69fb      	ldr	r3, [r7, #28]
 80008e0:	4413      	add	r3, r2
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b20      	cmp	r3, #32
 80008e6:	d102      	bne.n	80008ee <ConsoleParamFindN+0x2e>
		{
			parameterIndex++;
 80008e8:	69bb      	ldr	r3, [r7, #24]
 80008ea:	3301      	adds	r3, #1
 80008ec:	61bb      	str	r3, [r7, #24]
		}
		bufferIndex++;
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	3301      	adds	r3, #1
 80008f2:	61fb      	str	r3, [r7, #28]
	while ( ( parameterNumber != parameterIndex ) && ( bufferIndex < CONSOLE_COMMAND_MAX_LENGTH ) )
 80008f4:	7afb      	ldrb	r3, [r7, #11]
 80008f6:	69ba      	ldr	r2, [r7, #24]
 80008f8:	429a      	cmp	r2, r3
 80008fa:	d002      	beq.n	8000902 <ConsoleParamFindN+0x42>
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	2bff      	cmp	r3, #255	; 0xff
 8000900:	d9ec      	bls.n	80008dc <ConsoleParamFindN+0x1c>
	}
	if  ( CONSOLE_COMMAND_MAX_LENGTH == bufferIndex )
 8000902:	69fb      	ldr	r3, [r7, #28]
 8000904:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000908:	d102      	bne.n	8000910 <ConsoleParamFindN+0x50>
	{
		result = COMMAND_PARAMETER_ERROR;
 800090a:	2310      	movs	r3, #16
 800090c:	75fb      	strb	r3, [r7, #23]
 800090e:	e002      	b.n	8000916 <ConsoleParamFindN+0x56>
	}
	else
	{
		*startLocation = bufferIndex;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	69fa      	ldr	r2, [r7, #28]
 8000914:	601a      	str	r2, [r3, #0]
	}
	return result;
 8000916:	7dfb      	ldrb	r3, [r7, #23]
}
 8000918:	4618      	mov	r0, r3
 800091a:	3724      	adds	r7, #36	; 0x24
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr

08000924 <ConsoleReceiveParamInt16>:
// ConsoleReceiveParamInt16
// Identify and obtain a parameter of type int16_t, sent in in decimal, possibly with a negative sign.
// Note that this uses atoi, a somewhat costly function. You may want to replace it, see ConsoleReceiveParamHexUint16
// for some ideas on how to do that.
eCommandResult_T ConsoleReceiveParamInt16(const char * buffer, const uint8_t parameterNumber, int16_t* parameterInt)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b08a      	sub	sp, #40	; 0x28
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	460b      	mov	r3, r1
 800092e:	607a      	str	r2, [r7, #4]
 8000930:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
	uint32_t i;
	eCommandResult_T result;
	char charVal;
	char str[INT16_MAX_STR_LENGTH];

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 8000936:	f107 021c 	add.w	r2, r7, #28
 800093a:	7afb      	ldrb	r3, [r7, #11]
 800093c:	4619      	mov	r1, r3
 800093e:	68f8      	ldr	r0, [r7, #12]
 8000940:	f7ff ffbe 	bl	80008c0 <ConsoleParamFindN>
 8000944:	4603      	mov	r3, r0
 8000946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

	i = 0;
 800094a:	2300      	movs	r3, #0
 800094c:	627b      	str	r3, [r7, #36]	; 0x24
	charVal = buffer[startIndex + i];
 800094e:	69fa      	ldr	r2, [r7, #28]
 8000950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000952:	4413      	add	r3, r2
 8000954:	68fa      	ldr	r2, [r7, #12]
 8000956:	4413      	add	r3, r2
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 800095e:	e011      	b.n	8000984 <ConsoleReceiveParamInt16+0x60>
			&& ( PARAMETER_SEPARATER != charVal )
		&& ( i < INT16_MAX_STR_LENGTH ) )
	{
		str[i] = charVal;					// copy the relevant part
 8000960:	f107 0214 	add.w	r2, r7, #20
 8000964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000966:	4413      	add	r3, r2
 8000968:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800096c:	701a      	strb	r2, [r3, #0]
		i++;
 800096e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000970:	3301      	adds	r3, #1
 8000972:	627b      	str	r3, [r7, #36]	; 0x24
		charVal = buffer[startIndex + i];
 8000974:	69fa      	ldr	r2, [r7, #28]
 8000976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000978:	4413      	add	r3, r2
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	4413      	add	r3, r2
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	while ( ( LF_CHAR != charVal ) && ( CR_CHAR != charVal )
 8000984:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000988:	2b0a      	cmp	r3, #10
 800098a:	d00a      	beq.n	80009a2 <ConsoleReceiveParamInt16+0x7e>
 800098c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000990:	2b0d      	cmp	r3, #13
 8000992:	d006      	beq.n	80009a2 <ConsoleReceiveParamInt16+0x7e>
			&& ( PARAMETER_SEPARATER != charVal )
 8000994:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000998:	2b20      	cmp	r3, #32
 800099a:	d002      	beq.n	80009a2 <ConsoleReceiveParamInt16+0x7e>
		&& ( i < INT16_MAX_STR_LENGTH ) )
 800099c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800099e:	2b07      	cmp	r3, #7
 80009a0:	d9de      	bls.n	8000960 <ConsoleReceiveParamInt16+0x3c>
	}
	if ( i == INT16_MAX_STR_LENGTH)
 80009a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a4:	2b08      	cmp	r3, #8
 80009a6:	d102      	bne.n	80009ae <ConsoleReceiveParamInt16+0x8a>
	{
		result = COMMAND_PARAMETER_ERROR;
 80009a8:	2310      	movs	r3, #16
 80009aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}
	if ( COMMAND_SUCCESS == result )
 80009ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d10e      	bne.n	80009d4 <ConsoleReceiveParamInt16+0xb0>
	{
		str[i] = NULL_CHAR;
 80009b6:	f107 0214 	add.w	r2, r7, #20
 80009ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009bc:	4413      	add	r3, r2
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]
		*parameterInt = atoi(str);
 80009c2:	f107 0314 	add.w	r3, r7, #20
 80009c6:	4618      	mov	r0, r3
 80009c8:	f00c fd86 	bl	800d4d8 <atoi>
 80009cc:	4603      	mov	r3, r0
 80009ce:	b21a      	sxth	r2, r3
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	801a      	strh	r2, [r3, #0]
	}
	return result;
 80009d4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3728      	adds	r7, #40	; 0x28
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}

080009e0 <ConsoleReceiveParamHexUint16>:

// ConsoleReceiveParamHexUint16
// Identify and obtain a parameter of type uint16, sent in as hex. This parses the number and does not use
// a library function to do it.
eCommandResult_T ConsoleReceiveParamHexUint16(const char * buffer, const uint8_t parameterNumber, uint16_t* parameterUint16)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08a      	sub	sp, #40	; 0x28
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	60f8      	str	r0, [r7, #12]
 80009e8:	460b      	mov	r3, r1
 80009ea:	607a      	str	r2, [r7, #4]
 80009ec:	72fb      	strb	r3, [r7, #11]
	uint32_t startIndex = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	61bb      	str	r3, [r7, #24]
	uint16_t value = 0;
 80009f2:	2300      	movs	r3, #0
 80009f4:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint32_t i;
	eCommandResult_T result;
	uint8_t tmpUint8;

	result = ConsoleParamFindN(buffer, parameterNumber, &startIndex);
 80009f6:	f107 0218 	add.w	r2, r7, #24
 80009fa:	7afb      	ldrb	r3, [r7, #11]
 80009fc:	4619      	mov	r1, r3
 80009fe:	68f8      	ldr	r0, [r7, #12]
 8000a00:	f7ff ff5e 	bl	80008c0 <ConsoleParamFindN>
 8000a04:	4603      	mov	r3, r0
 8000a06:	77fb      	strb	r3, [r7, #31]
	if ( COMMAND_SUCCESS == result )
 8000a08:	7ffb      	ldrb	r3, [r7, #31]
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d12c      	bne.n	8000a68 <ConsoleReceiveParamHexUint16+0x88>
	{
		// bufferIndex points to start of integer
		// next separator or newline or NULL indicates end of parameter
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a0e:	2300      	movs	r3, #0
 8000a10:	623b      	str	r3, [r7, #32]
 8000a12:	e01e      	b.n	8000a52 <ConsoleReceiveParamHexUint16+0x72>
		{
			if ( COMMAND_SUCCESS == result )
 8000a14:	7ffb      	ldrb	r3, [r7, #31]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d10d      	bne.n	8000a36 <ConsoleReceiveParamHexUint16+0x56>
			{
				result = ConsoleUtilHexCharToInt(buffer[startIndex + i], &tmpUint8);
 8000a1a:	69ba      	ldr	r2, [r7, #24]
 8000a1c:	6a3b      	ldr	r3, [r7, #32]
 8000a1e:	4413      	add	r3, r2
 8000a20:	68fa      	ldr	r2, [r7, #12]
 8000a22:	4413      	add	r3, r2
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	f107 0217 	add.w	r2, r7, #23
 8000a2a:	4611      	mov	r1, r2
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f000 f8c5 	bl	8000bbc <ConsoleUtilHexCharToInt>
 8000a32:	4603      	mov	r3, r0
 8000a34:	77fb      	strb	r3, [r7, #31]
			}
			if ( COMMAND_SUCCESS == result )
 8000a36:	7ffb      	ldrb	r3, [r7, #31]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d107      	bne.n	8000a4c <ConsoleReceiveParamHexUint16+0x6c>
			{
				value = (value << 4u);
 8000a3c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000a3e:	011b      	lsls	r3, r3, #4
 8000a40:	84fb      	strh	r3, [r7, #38]	; 0x26
				value += tmpUint8;
 8000a42:	7dfb      	ldrb	r3, [r7, #23]
 8000a44:	b29a      	uxth	r2, r3
 8000a46:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000a48:	4413      	add	r3, r2
 8000a4a:	84fb      	strh	r3, [r7, #38]	; 0x26
		for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a4c:	6a3b      	ldr	r3, [r7, #32]
 8000a4e:	3301      	adds	r3, #1
 8000a50:	623b      	str	r3, [r7, #32]
 8000a52:	6a3b      	ldr	r3, [r7, #32]
 8000a54:	2b03      	cmp	r3, #3
 8000a56:	d9dd      	bls.n	8000a14 <ConsoleReceiveParamHexUint16+0x34>
			}
		}
		if  ( COMMAND_PARAMETER_END == result )
 8000a58:	7ffb      	ldrb	r3, [r7, #31]
 8000a5a:	2b11      	cmp	r3, #17
 8000a5c:	d101      	bne.n	8000a62 <ConsoleReceiveParamHexUint16+0x82>
		{
			result = COMMAND_SUCCESS;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	77fb      	strb	r3, [r7, #31]
		}
		*parameterUint16 = value;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8000a66:	801a      	strh	r2, [r3, #0]
	}
	return result;
 8000a68:	7ffb      	ldrb	r3, [r7, #31]
}
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	3728      	adds	r7, #40	; 0x28
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <ConsoleSendParamHexUint16>:
// ConsoleSendParamHexUint16
// Send a parameter of type uint16 as hex.
// This does not use a library function to do it (though you could
// do itoa (parameterUint16, out, 16);  instead of building it up
eCommandResult_T ConsoleSendParamHexUint16(uint16_t parameterUint16)
{
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b086      	sub	sp, #24
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	4603      	mov	r3, r0
 8000a7a:	80fb      	strh	r3, [r7, #6]
	uint32_t i;
	char out[4u + 1u];  // U16 must be less than 4 hex digits: 0xFFFF, end buffer with a NULL
	eCommandResult_T result = COMMAND_SUCCESS;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	74fb      	strb	r3, [r7, #19]
	uint8_t tmpUint8;

	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000a80:	2300      	movs	r3, #0
 8000a82:	617b      	str	r3, [r7, #20]
 8000a84:	e01b      	b.n	8000abe <ConsoleSendParamHexUint16+0x4c>
	{
		if ( COMMAND_SUCCESS == result )
 8000a86:	7cfb      	ldrb	r3, [r7, #19]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d115      	bne.n	8000ab8 <ConsoleSendParamHexUint16+0x46>
		{
			tmpUint8 = ( parameterUint16 >> (12u - (i*4u)) & 0xF);
 8000a8c:	88fa      	ldrh	r2, [r7, #6]
 8000a8e:	697b      	ldr	r3, [r7, #20]
 8000a90:	f1c3 0303 	rsb	r3, r3, #3
 8000a94:	009b      	lsls	r3, r3, #2
 8000a96:	fa42 f303 	asr.w	r3, r2, r3
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	f003 030f 	and.w	r3, r3, #15
 8000aa0:	74bb      	strb	r3, [r7, #18]
			result = ConsoleUtilsIntToHexChar(tmpUint8, &(out[i]));
 8000aa2:	f107 020c 	add.w	r2, r7, #12
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	441a      	add	r2, r3
 8000aaa:	7cbb      	ldrb	r3, [r7, #18]
 8000aac:	4611      	mov	r1, r2
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 f8c5 	bl	8000c3e <ConsoleUtilsIntToHexChar>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	74fb      	strb	r3, [r7, #19]
	for ( i = 0u ; i < 4u ; i ++)   // U16 must be less than 4 hex digits: 0xFFFF
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	3301      	adds	r3, #1
 8000abc:	617b      	str	r3, [r7, #20]
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	2b03      	cmp	r3, #3
 8000ac2:	d9e0      	bls.n	8000a86 <ConsoleSendParamHexUint16+0x14>
		}
	}
	out[i] = NULL_CHAR;
 8000ac4:	f107 020c 	add.w	r2, r7, #12
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	4413      	add	r3, r2
 8000acc:	2200      	movs	r2, #0
 8000ace:	701a      	strb	r2, [r3, #0]
	ConsoleIoSendString(out);
 8000ad0:	f107 030c 	add.w	r3, r7, #12
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f000 fa23 	bl	8000f20 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000ada:	2300      	movs	r3, #0
}
 8000adc:	4618      	mov	r0, r3
 8000ade:	3718      	adds	r7, #24
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}

08000ae4 <smallItoa>:
#if CONSOLE_USE_BUILTIN_ITOA
#define itoa smallItoa
// The C library itoa is sometimes a complicated function and the library costs aren't worth it
// so this is implements the parts of the function needed for console.
static void smallItoa(int in, char* outBuffer, int radix)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b089      	sub	sp, #36	; 0x24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	60b9      	str	r1, [r7, #8]
 8000aee:	607a      	str	r2, [r7, #4]
	bool isNegative = false;
 8000af0:	2300      	movs	r3, #0
 8000af2:	77fb      	strb	r3, [r7, #31]
	int tmpIn;
	int stringLen = 1u; // it will be at least as long as the NULL character
 8000af4:	2301      	movs	r3, #1
 8000af6:	617b      	str	r3, [r7, #20]

	if (in < 0) {
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	da07      	bge.n	8000b0e <smallItoa+0x2a>
		isNegative = true;
 8000afe:	2301      	movs	r3, #1
 8000b00:	77fb      	strb	r3, [r7, #31]
		in = -in;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	425b      	negs	r3, r3
 8000b06:	60fb      	str	r3, [r7, #12]
		stringLen++;
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	617b      	str	r3, [r7, #20]
	}

	tmpIn = in;
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	61bb      	str	r3, [r7, #24]
	while ((int)tmpIn/radix != 0) {
 8000b12:	e007      	b.n	8000b24 <smallItoa+0x40>
		tmpIn = (int)tmpIn/radix;
 8000b14:	69ba      	ldr	r2, [r7, #24]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b1c:	61bb      	str	r3, [r7, #24]
		stringLen++;
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	3301      	adds	r3, #1
 8000b22:	617b      	str	r3, [r7, #20]
	while ((int)tmpIn/radix != 0) {
 8000b24:	69ba      	ldr	r2, [r7, #24]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d1f1      	bne.n	8000b14 <smallItoa+0x30>
	}

    // Now fill it in backwards, starting with the NULL at the end
    *(outBuffer + stringLen) = NULL_CHAR;
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	4413      	add	r3, r2
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
    stringLen--;
 8000b3a:	697b      	ldr	r3, [r7, #20]
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	617b      	str	r3, [r7, #20]

	tmpIn = in;
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	61bb      	str	r3, [r7, #24]
	do {
		*(outBuffer+stringLen) = (tmpIn%radix)+'0';
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	687a      	ldr	r2, [r7, #4]
 8000b48:	fb93 f2f2 	sdiv	r2, r3, r2
 8000b4c:	6879      	ldr	r1, [r7, #4]
 8000b4e:	fb01 f202 	mul.w	r2, r1, r2
 8000b52:	1a9b      	subs	r3, r3, r2
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	68b9      	ldr	r1, [r7, #8]
 8000b5a:	440b      	add	r3, r1
 8000b5c:	3230      	adds	r2, #48	; 0x30
 8000b5e:	b2d2      	uxtb	r2, r2
 8000b60:	701a      	strb	r2, [r3, #0]
		tmpIn = (int) tmpIn / radix;
 8000b62:	69ba      	ldr	r2, [r7, #24]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b6a:	61bb      	str	r3, [r7, #24]
	} while(stringLen--);
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	1e5a      	subs	r2, r3, #1
 8000b70:	617a      	str	r2, [r7, #20]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d1e6      	bne.n	8000b44 <smallItoa+0x60>

	if (isNegative) {
 8000b76:	7ffb      	ldrb	r3, [r7, #31]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d002      	beq.n	8000b82 <smallItoa+0x9e>
		*(outBuffer) = '-';
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	222d      	movs	r2, #45	; 0x2d
 8000b80:	701a      	strb	r2, [r3, #0]
	}
}
 8000b82:	bf00      	nop
 8000b84:	3724      	adds	r7, #36	; 0x24
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr

08000b8e <ConsoleSendParamInt16>:

// ConsoleSendParamInt16
// Send a parameter of type int16 using the (unsafe) C library function
// itoa to translate from integer to string.
eCommandResult_T ConsoleSendParamInt16(int16_t parameterInt)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b084      	sub	sp, #16
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	4603      	mov	r3, r0
 8000b96:	80fb      	strh	r3, [r7, #6]
	char out[INT16_MAX_STR_LENGTH];
//	memset(out, 0, INT16_MAX_STR_LENGTH);

	itoa (parameterInt, out, 10);
 8000b98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b9c:	f107 0108 	add.w	r1, r7, #8
 8000ba0:	220a      	movs	r2, #10
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff ff9e 	bl	8000ae4 <smallItoa>
	ConsoleIoSendString(out);
 8000ba8:	f107 0308 	add.w	r3, r7, #8
 8000bac:	4618      	mov	r0, r3
 8000bae:	f000 f9b7 	bl	8000f20 <ConsoleIoSendString>

	return COMMAND_SUCCESS;
 8000bb2:	2300      	movs	r3, #0
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <ConsoleUtilHexCharToInt>:
	return COMMAND_SUCCESS;
}
// ConsoleUtilHexCharToInt
// Converts a single hex character (0-9,A-F) to an integer (0-15)
static eCommandResult_T ConsoleUtilHexCharToInt(char charVal, uint8_t* pInt)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b085      	sub	sp, #20
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	6039      	str	r1, [r7, #0]
 8000bc6:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	73fb      	strb	r3, [r7, #15]

    if ( ( '0' <= charVal ) && ( charVal <= '9' ) )
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	2b2f      	cmp	r3, #47	; 0x2f
 8000bd0:	d908      	bls.n	8000be4 <ConsoleUtilHexCharToInt+0x28>
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	2b39      	cmp	r3, #57	; 0x39
 8000bd6:	d805      	bhi.n	8000be4 <ConsoleUtilHexCharToInt+0x28>
    {
        *pInt = charVal - '0';
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	3b30      	subs	r3, #48	; 0x30
 8000bdc:	b2da      	uxtb	r2, r3
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	701a      	strb	r2, [r3, #0]
 8000be2:	e025      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>
    }
    else if ( ( 'A' <= charVal ) && ( charVal <= 'F' ) )
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	2b40      	cmp	r3, #64	; 0x40
 8000be8:	d908      	bls.n	8000bfc <ConsoleUtilHexCharToInt+0x40>
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	2b46      	cmp	r3, #70	; 0x46
 8000bee:	d805      	bhi.n	8000bfc <ConsoleUtilHexCharToInt+0x40>
    {
        *pInt = 10u + charVal - 'A';
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	3b37      	subs	r3, #55	; 0x37
 8000bf4:	b2da      	uxtb	r2, r3
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	701a      	strb	r2, [r3, #0]
 8000bfa:	e019      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>
    }
    else if( ( 'a' <= charVal ) && ( charVal <= 'f' ) )
 8000bfc:	79fb      	ldrb	r3, [r7, #7]
 8000bfe:	2b60      	cmp	r3, #96	; 0x60
 8000c00:	d908      	bls.n	8000c14 <ConsoleUtilHexCharToInt+0x58>
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	2b66      	cmp	r3, #102	; 0x66
 8000c06:	d805      	bhi.n	8000c14 <ConsoleUtilHexCharToInt+0x58>
    {
        *pInt = 10u + charVal - 'a';
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	3b57      	subs	r3, #87	; 0x57
 8000c0c:	b2da      	uxtb	r2, r3
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	701a      	strb	r2, [r3, #0]
 8000c12:	e00d      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>
    }
	else if ( ( LF_CHAR != charVal ) || ( CR_CHAR != charVal )
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	2b0a      	cmp	r3, #10
 8000c18:	d105      	bne.n	8000c26 <ConsoleUtilHexCharToInt+0x6a>
 8000c1a:	79fb      	ldrb	r3, [r7, #7]
 8000c1c:	2b0d      	cmp	r3, #13
 8000c1e:	d102      	bne.n	8000c26 <ConsoleUtilHexCharToInt+0x6a>
			|| ( PARAMETER_SEPARATER == charVal ) )
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	2b20      	cmp	r3, #32
 8000c24:	d102      	bne.n	8000c2c <ConsoleUtilHexCharToInt+0x70>
	{
		result = COMMAND_PARAMETER_END;
 8000c26:	2311      	movs	r3, #17
 8000c28:	73fb      	strb	r3, [r7, #15]
 8000c2a:	e001      	b.n	8000c30 <ConsoleUtilHexCharToInt+0x74>

	}
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000c2c:	2310      	movs	r3, #16
 8000c2e:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c32:	4618      	mov	r0, r3
 8000c34:	3714      	adds	r7, #20
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <ConsoleUtilsIntToHexChar>:
// ConsoleUtilsIntToHexChar
// Converts an integer nibble (0-15) to a hex character (0-9,A-F)
static eCommandResult_T ConsoleUtilsIntToHexChar(uint8_t intVal, char* pChar)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	b085      	sub	sp, #20
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	4603      	mov	r3, r0
 8000c46:	6039      	str	r1, [r7, #0]
 8000c48:	71fb      	strb	r3, [r7, #7]
    eCommandResult_T result = COMMAND_SUCCESS;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	73fb      	strb	r3, [r7, #15]

    if ( intVal <= 9u )
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	2b09      	cmp	r3, #9
 8000c52:	d805      	bhi.n	8000c60 <ConsoleUtilsIntToHexChar+0x22>
    {
        *pChar = intVal + '0';
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	3330      	adds	r3, #48	; 0x30
 8000c58:	b2da      	uxtb	r2, r3
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	701a      	strb	r2, [r3, #0]
 8000c5e:	e00d      	b.n	8000c7c <ConsoleUtilsIntToHexChar+0x3e>
    }
    else if ( ( 10u <= intVal ) && ( intVal <= 15u ) )
 8000c60:	79fb      	ldrb	r3, [r7, #7]
 8000c62:	2b09      	cmp	r3, #9
 8000c64:	d908      	bls.n	8000c78 <ConsoleUtilsIntToHexChar+0x3a>
 8000c66:	79fb      	ldrb	r3, [r7, #7]
 8000c68:	2b0f      	cmp	r3, #15
 8000c6a:	d805      	bhi.n	8000c78 <ConsoleUtilsIntToHexChar+0x3a>
    {
        *pChar = intVal - 10u + 'A';
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	3337      	adds	r3, #55	; 0x37
 8000c70:	b2da      	uxtb	r2, r3
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	701a      	strb	r2, [r3, #0]
 8000c76:	e001      	b.n	8000c7c <ConsoleUtilsIntToHexChar+0x3e>
    }
    else
    {
        result = COMMAND_PARAMETER_ERROR;
 8000c78:	2310      	movs	r3, #16
 8000c7a:	73fb      	strb	r3, [r7, #15]
    }

    return result;
 8000c7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3714      	adds	r7, #20
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr

08000c8a <ConsoleCommandComment>:

	CONSOLE_COMMAND_TABLE_END // must be LAST
};

static eCommandResult_T ConsoleCommandComment(const char buffer[])
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	b083      	sub	sp, #12
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	6078      	str	r0, [r7, #4]
	// do nothing
	IGNORE_UNUSED_VARIABLE(buffer);
	return COMMAND_SUCCESS;
 8000c92:	2300      	movs	r3, #0
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <ConsoleCommandHelp>:

static eCommandResult_T ConsoleCommandHelp(const char buffer[])
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b086      	sub	sp, #24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	uint32_t tableLength;
	eCommandResult_T result = COMMAND_SUCCESS;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	74fb      	strb	r3, [r7, #19]

    IGNORE_UNUSED_VARIABLE(buffer);

	tableLength = sizeof(mConsoleCommandTable) / sizeof(mConsoleCommandTable[0]);
 8000cac:	2309      	movs	r3, #9
 8000cae:	60fb      	str	r3, [r7, #12]
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]
 8000cb4:	e01e      	b.n	8000cf4 <ConsoleCommandHelp+0x54>
	{
		ConsoleIoSendString(mConsoleCommandTable[i].name);
 8000cb6:	4914      	ldr	r1, [pc, #80]	; (8000d08 <ConsoleCommandHelp+0x68>)
 8000cb8:	697a      	ldr	r2, [r7, #20]
 8000cba:	4613      	mov	r3, r2
 8000cbc:	00db      	lsls	r3, r3, #3
 8000cbe:	4413      	add	r3, r2
 8000cc0:	00db      	lsls	r3, r3, #3
 8000cc2:	440b      	add	r3, r1
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f000 f92a 	bl	8000f20 <ConsoleIoSendString>
#if CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(" : ");
 8000ccc:	480f      	ldr	r0, [pc, #60]	; (8000d0c <ConsoleCommandHelp+0x6c>)
 8000cce:	f000 f927 	bl	8000f20 <ConsoleIoSendString>
		ConsoleIoSendString(mConsoleCommandTable[i].help);
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	00db      	lsls	r3, r3, #3
 8000cd8:	4413      	add	r3, r2
 8000cda:	00db      	lsls	r3, r3, #3
 8000cdc:	3308      	adds	r3, #8
 8000cde:	4a0a      	ldr	r2, [pc, #40]	; (8000d08 <ConsoleCommandHelp+0x68>)
 8000ce0:	4413      	add	r3, r2
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 f91c 	bl	8000f20 <ConsoleIoSendString>
#endif // CONSOLE_COMMAND_MAX_HELP_LENGTH > 0
		ConsoleIoSendString(STR_ENDLINE);
 8000ce8:	4809      	ldr	r0, [pc, #36]	; (8000d10 <ConsoleCommandHelp+0x70>)
 8000cea:	f000 f919 	bl	8000f20 <ConsoleIoSendString>
	for ( i = 0u ; i < tableLength - 1u ; i++ )
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	697a      	ldr	r2, [r7, #20]
 8000cfa:	429a      	cmp	r2, r3
 8000cfc:	d3db      	bcc.n	8000cb6 <ConsoleCommandHelp+0x16>
	}
	return result;
 8000cfe:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3718      	adds	r7, #24
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	0800e864 	.word	0x0800e864
 8000d0c:	0800e814 	.word	0x0800e814
 8000d10:	0800e818 	.word	0x0800e818

08000d14 <ConsoleCommandToggleLed>:
static eCommandResult_T ConsoleCommandToggleLed(const char buffer[]){
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	73fb      	strb	r3, [r7, #15]
	return result;
 8000d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <ConsoleCommandGyroStatus>:
static eCommandResult_T ConsoleCommandGyroStatus(const char buffer[]){
 8000d2e:	b480      	push	{r7}
 8000d30:	b085      	sub	sp, #20
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000d36:	2300      	movs	r3, #0
 8000d38:	73fb      	strb	r3, [r7, #15]
	return result;
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <ConsoleCommandGyroDump>:
static eCommandResult_T ConsoleCommandGyroDump(const char buffer[]){
 8000d48:	b480      	push	{r7}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000d50:	2300      	movs	r3, #0
 8000d52:	73fb      	strb	r3, [r7, #15]
	return result;
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3714      	adds	r7, #20
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
	...

08000d64 <ConsoleCommandParamExampleInt16>:
static eCommandResult_T ConsoleCommandParamExampleInt16(const char buffer[])
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
	int16_t parameterInt;
	eCommandResult_T result;
	result = ConsoleReceiveParamInt16(buffer, 1, &parameterInt);
 8000d6c:	f107 030c 	add.w	r3, r7, #12
 8000d70:	461a      	mov	r2, r3
 8000d72:	2101      	movs	r1, #1
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f7ff fdd5 	bl	8000924 <ConsoleReceiveParamInt16>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000d7e:	7bfb      	ldrb	r3, [r7, #15]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d116      	bne.n	8000db2 <ConsoleCommandParamExampleInt16+0x4e>
	{
		ConsoleIoSendString("Parameter is ");
 8000d84:	480d      	ldr	r0, [pc, #52]	; (8000dbc <ConsoleCommandParamExampleInt16+0x58>)
 8000d86:	f000 f8cb 	bl	8000f20 <ConsoleIoSendString>
		ConsoleSendParamInt16(parameterInt);
 8000d8a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f7ff fefd 	bl	8000b8e <ConsoleSendParamInt16>
		ConsoleIoSendString(" (0x");
 8000d94:	480a      	ldr	r0, [pc, #40]	; (8000dc0 <ConsoleCommandParamExampleInt16+0x5c>)
 8000d96:	f000 f8c3 	bl	8000f20 <ConsoleIoSendString>
		ConsoleSendParamHexUint16((uint16_t)parameterInt);
 8000d9a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000d9e:	b29b      	uxth	r3, r3
 8000da0:	4618      	mov	r0, r3
 8000da2:	f7ff fe66 	bl	8000a72 <ConsoleSendParamHexUint16>
		ConsoleIoSendString(")");
 8000da6:	4807      	ldr	r0, [pc, #28]	; (8000dc4 <ConsoleCommandParamExampleInt16+0x60>)
 8000da8:	f000 f8ba 	bl	8000f20 <ConsoleIoSendString>
		ConsoleIoSendString(STR_ENDLINE);
 8000dac:	4806      	ldr	r0, [pc, #24]	; (8000dc8 <ConsoleCommandParamExampleInt16+0x64>)
 8000dae:	f000 f8b7 	bl	8000f20 <ConsoleIoSendString>
	}
	return result;
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	3710      	adds	r7, #16
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	0800e81c 	.word	0x0800e81c
 8000dc0:	0800e82c 	.word	0x0800e82c
 8000dc4:	0800e834 	.word	0x0800e834
 8000dc8:	0800e818 	.word	0x0800e818

08000dcc <ConsoleCommandParamExampleHexUint16>:
static eCommandResult_T ConsoleCommandParamExampleHexUint16(const char buffer[])
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	uint16_t parameterUint16;
	eCommandResult_T result;
	result = ConsoleReceiveParamHexUint16(buffer, 1, &parameterUint16);
 8000dd4:	f107 030c 	add.w	r3, r7, #12
 8000dd8:	461a      	mov	r2, r3
 8000dda:	2101      	movs	r1, #1
 8000ddc:	6878      	ldr	r0, [r7, #4]
 8000dde:	f7ff fdff 	bl	80009e0 <ConsoleReceiveParamHexUint16>
 8000de2:	4603      	mov	r3, r0
 8000de4:	73fb      	strb	r3, [r7, #15]
	if ( COMMAND_SUCCESS == result )
 8000de6:	7bfb      	ldrb	r3, [r7, #15]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d109      	bne.n	8000e00 <ConsoleCommandParamExampleHexUint16+0x34>
	{
		ConsoleIoSendString("Parameter is 0x");
 8000dec:	4807      	ldr	r0, [pc, #28]	; (8000e0c <ConsoleCommandParamExampleHexUint16+0x40>)
 8000dee:	f000 f897 	bl	8000f20 <ConsoleIoSendString>
		ConsoleSendParamHexUint16(parameterUint16);
 8000df2:	89bb      	ldrh	r3, [r7, #12]
 8000df4:	4618      	mov	r0, r3
 8000df6:	f7ff fe3c 	bl	8000a72 <ConsoleSendParamHexUint16>
		ConsoleIoSendString(STR_ENDLINE);
 8000dfa:	4805      	ldr	r0, [pc, #20]	; (8000e10 <ConsoleCommandParamExampleHexUint16+0x44>)
 8000dfc:	f000 f890 	bl	8000f20 <ConsoleIoSendString>
	}
	return result;
 8000e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3710      	adds	r7, #16
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	0800e838 	.word	0x0800e838
 8000e10:	0800e818 	.word	0x0800e818

08000e14 <ConsoleCommandVer>:

static eCommandResult_T ConsoleCommandVer(const char buffer[])
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
	eCommandResult_T result = COMMAND_SUCCESS;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	73fb      	strb	r3, [r7, #15]

    IGNORE_UNUSED_VARIABLE(buffer);

	ConsoleIoSendString(VERSION_STRING);
 8000e20:	4805      	ldr	r0, [pc, #20]	; (8000e38 <ConsoleCommandVer+0x24>)
 8000e22:	f000 f87d 	bl	8000f20 <ConsoleIoSendString>
	ConsoleIoSendString(STR_ENDLINE);
 8000e26:	4805      	ldr	r0, [pc, #20]	; (8000e3c <ConsoleCommandVer+0x28>)
 8000e28:	f000 f87a 	bl	8000f20 <ConsoleIoSendString>
	return result;
 8000e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	0800e848 	.word	0x0800e848
 8000e3c:	0800e818 	.word	0x0800e818

08000e40 <ConsoleCommandsGetTable>:


const sConsoleCommandTable_T* ConsoleCommandsGetTable(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
	return (mConsoleCommandTable);
 8000e44:	4b02      	ldr	r3, [pc, #8]	; (8000e50 <ConsoleCommandsGetTable+0x10>)
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	0800e864 	.word	0x0800e864

08000e54 <reset>:
int readComplete = 0;
int charCount = 0;
// Buffer to hold command
uint8_t tempBuffer[10];
uint8_t byte;
void reset(){
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
	charCount = 0;
 8000e58:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <reset+0x1c>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
	readComplete =0;
 8000e5e:	4b05      	ldr	r3, [pc, #20]	; (8000e74 <reset+0x20>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	601a      	str	r2, [r3, #0]

}
 8000e64:	bf00      	nop
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	200001c0 	.word	0x200001c0
 8000e74:	200001bc 	.word	0x200001bc

08000e78 <ConsoleIoInit>:

eConsoleError ConsoleIoInit(UART_HandleTypeDef *huart)

{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
	consoleHuart = huart;
 8000e80:	4a07      	ldr	r2, [pc, #28]	; (8000ea0 <ConsoleIoInit+0x28>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6013      	str	r3, [r2, #0]
	// So that we start the call back
	HAL_UART_Receive_IT(consoleHuart,&byte,1);
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <ConsoleIoInit+0x28>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	4905      	ldr	r1, [pc, #20]	; (8000ea4 <ConsoleIoInit+0x2c>)
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f006 fe2b 	bl	8007aea <HAL_UART_Receive_IT>
	return CONSOLE_SUCCESS;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	200001b8 	.word	0x200001b8
 8000ea4:	200001ce 	.word	0x200001ce

08000ea8 <ConsoleIoReceive>:
// This is modified for the Wokwi RPi Pico simulator. It works fine
// but that's partially because the serial terminal sends all of the
// characters at a time without losing any of them. What if this function
// wasn't called fast enough?
eConsoleError ConsoleIoReceive(uint8_t *buffer, const uint32_t bufferLength, uint32_t *readLength)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	60f8      	str	r0, [r7, #12]
 8000eb0:	60b9      	str	r1, [r7, #8]
 8000eb2:	607a      	str	r2, [r7, #4]
	uint32_t i = 0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	617b      	str	r3, [r7, #20]


	///HAL_UART_Receive_IT(consoleHuart,byte,1);
	if( readComplete==1)
 8000eb8:	4b15      	ldr	r3, [pc, #84]	; (8000f10 <ConsoleIoReceive+0x68>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d11f      	bne.n	8000f00 <ConsoleIoReceive+0x58>
	{
		// copy the command to the buffer
		// set the length
		//return console_success
		while(i<charCount+1){
 8000ec0:	e00a      	b.n	8000ed8 <ConsoleIoReceive+0x30>
			buffer[i] = tempBuffer[i];
 8000ec2:	68fa      	ldr	r2, [r7, #12]
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	4912      	ldr	r1, [pc, #72]	; (8000f14 <ConsoleIoReceive+0x6c>)
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	440a      	add	r2, r1
 8000ece:	7812      	ldrb	r2, [r2, #0]
 8000ed0:	701a      	strb	r2, [r3, #0]
			i++;
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	617b      	str	r3, [r7, #20]
		while(i<charCount+1){
 8000ed8:	4b0f      	ldr	r3, [pc, #60]	; (8000f18 <ConsoleIoReceive+0x70>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	3301      	adds	r3, #1
 8000ede:	461a      	mov	r2, r3
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d3ed      	bcc.n	8000ec2 <ConsoleIoReceive+0x1a>
		}
		*readLength = charCount;
 8000ee6:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <ConsoleIoReceive+0x70>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	461a      	mov	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	601a      	str	r2, [r3, #0]
		printf("%s", tempBuffer);
 8000ef0:	4908      	ldr	r1, [pc, #32]	; (8000f14 <ConsoleIoReceive+0x6c>)
 8000ef2:	480a      	ldr	r0, [pc, #40]	; (8000f1c <ConsoleIoReceive+0x74>)
 8000ef4:	f00c fc24 	bl	800d740 <iprintf>
		// reset counts
		reset();
 8000ef8:	f7ff ffac 	bl	8000e54 <reset>
		//return console_success

		return CONSOLE_SUCCESS;
 8000efc:	2300      	movs	r3, #0
 8000efe:	e003      	b.n	8000f08 <ConsoleIoReceive+0x60>

	}


	*readLength = i;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	697a      	ldr	r2, [r7, #20]
 8000f04:	601a      	str	r2, [r3, #0]
	return CONSOLE_SUCCESS;
 8000f06:	2300      	movs	r3, #0
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	200001bc 	.word	0x200001bc
 8000f14:	200001c4 	.word	0x200001c4
 8000f18:	200001c0 	.word	0x200001c0
 8000f1c:	0800e85c 	.word	0x0800e85c

08000f20 <ConsoleIoSendString>:

eConsoleError ConsoleIoSendString(const char *buffer)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
	printf("%s", buffer);
 8000f28:	6879      	ldr	r1, [r7, #4]
 8000f2a:	4804      	ldr	r0, [pc, #16]	; (8000f3c <ConsoleIoSendString+0x1c>)
 8000f2c:	f00c fc08 	bl	800d740 <iprintf>
	return CONSOLE_SUCCESS;
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	0800e85c 	.word	0x0800e85c

08000f40 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback (UART_HandleTypeDef *huart)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]


	//uint8_t lastChar = *(huart->pRxBuffPtr);
	tempBuffer[charCount] = byte;
 8000f48:	4b0e      	ldr	r3, [pc, #56]	; (8000f84 <HAL_UART_RxCpltCallback+0x44>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a0e      	ldr	r2, [pc, #56]	; (8000f88 <HAL_UART_RxCpltCallback+0x48>)
 8000f4e:	7811      	ldrb	r1, [r2, #0]
 8000f50:	4a0e      	ldr	r2, [pc, #56]	; (8000f8c <HAL_UART_RxCpltCallback+0x4c>)
 8000f52:	54d1      	strb	r1, [r2, r3]

	charCount ++;
 8000f54:	4b0b      	ldr	r3, [pc, #44]	; (8000f84 <HAL_UART_RxCpltCallback+0x44>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	4a0a      	ldr	r2, [pc, #40]	; (8000f84 <HAL_UART_RxCpltCallback+0x44>)
 8000f5c:	6013      	str	r3, [r2, #0]

	if( byte == '\n'){
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	; (8000f88 <HAL_UART_RxCpltCallback+0x48>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b0a      	cmp	r3, #10
 8000f64:	d102      	bne.n	8000f6c <HAL_UART_RxCpltCallback+0x2c>
	readComplete = 1;
 8000f66:	4b0a      	ldr	r3, [pc, #40]	; (8000f90 <HAL_UART_RxCpltCallback+0x50>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	601a      	str	r2, [r3, #0]

	}
	HAL_UART_Receive_IT(consoleHuart,&byte,1);
 8000f6c:	4b09      	ldr	r3, [pc, #36]	; (8000f94 <HAL_UART_RxCpltCallback+0x54>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2201      	movs	r2, #1
 8000f72:	4905      	ldr	r1, [pc, #20]	; (8000f88 <HAL_UART_RxCpltCallback+0x48>)
 8000f74:	4618      	mov	r0, r3
 8000f76:	f006 fdb8 	bl	8007aea <HAL_UART_Receive_IT>

}
 8000f7a:	bf00      	nop
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	200001c0 	.word	0x200001c0
 8000f88:	200001ce 	.word	0x200001ce
 8000f8c:	200001c4 	.word	0x200001c4
 8000f90:	200001bc 	.word	0x200001bc
 8000f94:	200001b8 	.word	0x200001b8

08000f98 <Lis3dhInit>:

}



void Lis3dhInit(I2C_HandleTypeDef *I2Cxhandle){
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b088      	sub	sp, #32
 8000f9c:	af02      	add	r7, sp, #8
 8000f9e:	6078      	str	r0, [r7, #4]

	 HAL_StatusTypeDef ret;

	    uint8_t sendBuff[2];
	    uint8_t reciveBuff[12];
	    I2Cx = I2Cxhandle;
 8000fa0:	4a40      	ldr	r2, [pc, #256]	; (80010a4 <Lis3dhInit+0x10c>)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6013      	str	r3, [r2, #0]

	    sendBuff[0] = WHO_AM_I|LIS3DH_READ;
 8000fa6:	238f      	movs	r3, #143	; 0x8f
 8000fa8:	753b      	strb	r3, [r7, #20]
	    ret = HAL_I2C_IsDeviceReady(I2Cx,LIS3DH_ADDR,1, HAL_MAX_DELAY);
 8000faa:	4b3e      	ldr	r3, [pc, #248]	; (80010a4 <Lis3dhInit+0x10c>)
 8000fac:	6818      	ldr	r0, [r3, #0]
 8000fae:	2130      	movs	r1, #48	; 0x30
 8000fb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	f004 fa01 	bl	80053bc <HAL_I2C_IsDeviceReady>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	75fb      	strb	r3, [r7, #23]

	    ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 1, HAL_MAX_DELAY);
 8000fbe:	4b39      	ldr	r3, [pc, #228]	; (80010a4 <Lis3dhInit+0x10c>)
 8000fc0:	6818      	ldr	r0, [r3, #0]
 8000fc2:	2130      	movs	r1, #48	; 0x30
 8000fc4:	f107 0214 	add.w	r2, r7, #20
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fcc:	9300      	str	r3, [sp, #0]
 8000fce:	2301      	movs	r3, #1
 8000fd0:	f003 fed0 	bl	8004d74 <HAL_I2C_Master_Transmit>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	75fb      	strb	r3, [r7, #23]
	    if(ret != HAL_OK) {
 8000fd8:	7dfb      	ldrb	r3, [r7, #23]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d002      	beq.n	8000fe4 <Lis3dhInit+0x4c>
	        //Handle Error
	    	errorHandler();
 8000fde:	f000 f8cf 	bl	8001180 <errorHandler>





}
 8000fe2:	e05b      	b.n	800109c <Lis3dhInit+0x104>
	        ret = HAL_I2C_Master_Receive(I2Cx, LIS3DH_ADDR, reciveBuff, 2, HAL_MAX_DELAY);
 8000fe4:	4b2f      	ldr	r3, [pc, #188]	; (80010a4 <Lis3dhInit+0x10c>)
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	2130      	movs	r1, #48	; 0x30
 8000fea:	f107 0208 	add.w	r2, r7, #8
 8000fee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	f003 ffbb 	bl	8004f70 <HAL_I2C_Master_Receive>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	75fb      	strb	r3, [r7, #23]
	        if(ret != HAL_OK) {
 8000ffe:	7dfb      	ldrb	r3, [r7, #23]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d002      	beq.n	800100a <Lis3dhInit+0x72>
	        	errorHandler();
 8001004:	f000 f8bc 	bl	8001180 <errorHandler>
}
 8001008:	e048      	b.n	800109c <Lis3dhInit+0x104>
				sendBuff[0]  = LIS3DH_REG_CTRL1  |LIS3DH_READ;
 800100a:	23a0      	movs	r3, #160	; 0xa0
 800100c:	753b      	strb	r3, [r7, #20]
				ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 1, HAL_MAX_DELAY);
 800100e:	4b25      	ldr	r3, [pc, #148]	; (80010a4 <Lis3dhInit+0x10c>)
 8001010:	6818      	ldr	r0, [r3, #0]
 8001012:	2130      	movs	r1, #48	; 0x30
 8001014:	f107 0214 	add.w	r2, r7, #20
 8001018:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	2301      	movs	r3, #1
 8001020:	f003 fea8 	bl	8004d74 <HAL_I2C_Master_Transmit>
 8001024:	4603      	mov	r3, r0
 8001026:	75fb      	strb	r3, [r7, #23]
				ret = HAL_I2C_Master_Receive(I2Cx, LIS3DH_ADDR, reciveBuff, 2, HAL_MAX_DELAY);
 8001028:	4b1e      	ldr	r3, [pc, #120]	; (80010a4 <Lis3dhInit+0x10c>)
 800102a:	6818      	ldr	r0, [r3, #0]
 800102c:	2130      	movs	r1, #48	; 0x30
 800102e:	f107 0208 	add.w	r2, r7, #8
 8001032:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	2302      	movs	r3, #2
 800103a:	f003 ff99 	bl	8004f70 <HAL_I2C_Master_Receive>
 800103e:	4603      	mov	r3, r0
 8001040:	75fb      	strb	r3, [r7, #23]
				sendBuff[0] = LIS3DH_REG_CTRL1;
 8001042:	2320      	movs	r3, #32
 8001044:	753b      	strb	r3, [r7, #20]
				sendBuff[1] = 0x57;
 8001046:	2357      	movs	r3, #87	; 0x57
 8001048:	757b      	strb	r3, [r7, #21]
				ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 2, HAL_MAX_DELAY);
 800104a:	4b16      	ldr	r3, [pc, #88]	; (80010a4 <Lis3dhInit+0x10c>)
 800104c:	6818      	ldr	r0, [r3, #0]
 800104e:	2130      	movs	r1, #48	; 0x30
 8001050:	f107 0214 	add.w	r2, r7, #20
 8001054:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2302      	movs	r3, #2
 800105c:	f003 fe8a 	bl	8004d74 <HAL_I2C_Master_Transmit>
 8001060:	4603      	mov	r3, r0
 8001062:	75fb      	strb	r3, [r7, #23]
				sendBuff[0]  = LIS3DH_REG_CTRL1  |LIS3DH_READ;
 8001064:	23a0      	movs	r3, #160	; 0xa0
 8001066:	753b      	strb	r3, [r7, #20]
				ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 1, HAL_MAX_DELAY);
 8001068:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <Lis3dhInit+0x10c>)
 800106a:	6818      	ldr	r0, [r3, #0]
 800106c:	2130      	movs	r1, #48	; 0x30
 800106e:	f107 0214 	add.w	r2, r7, #20
 8001072:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001076:	9300      	str	r3, [sp, #0]
 8001078:	2301      	movs	r3, #1
 800107a:	f003 fe7b 	bl	8004d74 <HAL_I2C_Master_Transmit>
 800107e:	4603      	mov	r3, r0
 8001080:	75fb      	strb	r3, [r7, #23]
				ret = HAL_I2C_Master_Receive(I2Cx, LIS3DH_ADDR, reciveBuff, 2, HAL_MAX_DELAY);
 8001082:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <Lis3dhInit+0x10c>)
 8001084:	6818      	ldr	r0, [r3, #0]
 8001086:	2130      	movs	r1, #48	; 0x30
 8001088:	f107 0208 	add.w	r2, r7, #8
 800108c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	2302      	movs	r3, #2
 8001094:	f003 ff6c 	bl	8004f70 <HAL_I2C_Master_Receive>
 8001098:	4603      	mov	r3, r0
 800109a:	75fb      	strb	r3, [r7, #23]
}
 800109c:	bf00      	nop
 800109e:	3718      	adds	r7, #24
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	200001d0 	.word	0x200001d0

080010a8 <Lis3dhGetAcc>:
int Lis3dhGetAcc(){
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b088      	sub	sp, #32
 80010ac:	af02      	add	r7, sp, #8
	uint8_t reciveBuff[12];

	HAL_StatusTypeDef ret;

	//1. Read STATUS_REG
	 sendBuff[0]  = LIS3DH_REG_STATUS  | LIS3DH_READ;
 80010ae:	23a7      	movs	r3, #167	; 0xa7
 80010b0:	753b      	strb	r3, [r7, #20]
		ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 1, HAL_MAX_DELAY);
 80010b2:	4b32      	ldr	r3, [pc, #200]	; (800117c <Lis3dhGetAcc+0xd4>)
 80010b4:	6818      	ldr	r0, [r3, #0]
 80010b6:	2130      	movs	r1, #48	; 0x30
 80010b8:	f107 0214 	add.w	r2, r7, #20
 80010bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2301      	movs	r3, #1
 80010c4:	f003 fe56 	bl	8004d74 <HAL_I2C_Master_Transmit>
 80010c8:	4603      	mov	r3, r0
 80010ca:	75fb      	strb	r3, [r7, #23]
		ret = HAL_I2C_Master_Receive(I2Cx, LIS3DH_ADDR, reciveBuff, 2, HAL_MAX_DELAY);
 80010cc:	4b2b      	ldr	r3, [pc, #172]	; (800117c <Lis3dhGetAcc+0xd4>)
 80010ce:	6818      	ldr	r0, [r3, #0]
 80010d0:	2130      	movs	r1, #48	; 0x30
 80010d2:	f107 0208 	add.w	r2, r7, #8
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010da:	9300      	str	r3, [sp, #0]
 80010dc:	2302      	movs	r3, #2
 80010de:	f003 ff47 	bl	8004f70 <HAL_I2C_Master_Receive>
 80010e2:	4603      	mov	r3, r0
 80010e4:	75fb      	strb	r3, [r7, #23]

	// if there is new data on any axis proceed ZYXDA,ZDA,YDA = 1 in the status_reg.

	// else do nothing. this isn't ideal maybe we should hang out here till there is new data.
	sendBuff[0] = LIS3DH_REG_OUT_X_L  | LIS3DH_READ;
 80010e6:	23a8      	movs	r3, #168	; 0xa8
 80010e8:	753b      	strb	r3, [r7, #20]
	ret = HAL_I2C_Master_Transmit(I2Cx, LIS3DH_ADDR, sendBuff, 1, HAL_MAX_DELAY);
 80010ea:	4b24      	ldr	r3, [pc, #144]	; (800117c <Lis3dhGetAcc+0xd4>)
 80010ec:	6818      	ldr	r0, [r3, #0]
 80010ee:	2130      	movs	r1, #48	; 0x30
 80010f0:	f107 0214 	add.w	r2, r7, #20
 80010f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	2301      	movs	r3, #1
 80010fc:	f003 fe3a 	bl	8004d74 <HAL_I2C_Master_Transmit>
 8001100:	4603      	mov	r3, r0
 8001102:	75fb      	strb	r3, [r7, #23]
	ret = HAL_I2C_Master_Receive(I2Cx, LIS3DH_ADDR, reciveBuff, 6 , HAL_MAX_DELAY);
 8001104:	4b1d      	ldr	r3, [pc, #116]	; (800117c <Lis3dhGetAcc+0xd4>)
 8001106:	6818      	ldr	r0, [r3, #0]
 8001108:	2130      	movs	r1, #48	; 0x30
 800110a:	f107 0208 	add.w	r2, r7, #8
 800110e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001112:	9300      	str	r3, [sp, #0]
 8001114:	2306      	movs	r3, #6
 8001116:	f003 ff2b 	bl	8004f70 <HAL_I2C_Master_Receive>
 800111a:	4603      	mov	r3, r0
 800111c:	75fb      	strb	r3, [r7, #23]

	 int16_t val[3];

	 val[0] = (int16_t)reciveBuff[1];
 800111e:	7a7b      	ldrb	r3, [r7, #9]
 8001120:	b21b      	sxth	r3, r3
 8001122:	803b      	strh	r3, [r7, #0]
	  val[0] = (val[0] * 256) + (int16_t)reciveBuff[0];
 8001124:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001128:	b29b      	uxth	r3, r3
 800112a:	021b      	lsls	r3, r3, #8
 800112c:	b29a      	uxth	r2, r3
 800112e:	7a3b      	ldrb	r3, [r7, #8]
 8001130:	b29b      	uxth	r3, r3
 8001132:	4413      	add	r3, r2
 8001134:	b29b      	uxth	r3, r3
 8001136:	b21b      	sxth	r3, r3
 8001138:	803b      	strh	r3, [r7, #0]
	  val[1] = (int16_t)reciveBuff[3];
 800113a:	7afb      	ldrb	r3, [r7, #11]
 800113c:	b21b      	sxth	r3, r3
 800113e:	807b      	strh	r3, [r7, #2]
	  val[1] = (val[1] * 256) + (int16_t)reciveBuff[2];
 8001140:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001144:	b29b      	uxth	r3, r3
 8001146:	021b      	lsls	r3, r3, #8
 8001148:	b29a      	uxth	r2, r3
 800114a:	7abb      	ldrb	r3, [r7, #10]
 800114c:	b29b      	uxth	r3, r3
 800114e:	4413      	add	r3, r2
 8001150:	b29b      	uxth	r3, r3
 8001152:	b21b      	sxth	r3, r3
 8001154:	807b      	strh	r3, [r7, #2]
	  val[2] = (int16_t)reciveBuff[5];
 8001156:	7b7b      	ldrb	r3, [r7, #13]
 8001158:	b21b      	sxth	r3, r3
 800115a:	80bb      	strh	r3, [r7, #4]
	  val[2] = (val[2] * 256) + (int16_t)reciveBuff[4];
 800115c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001160:	b29b      	uxth	r3, r3
 8001162:	021b      	lsls	r3, r3, #8
 8001164:	b29a      	uxth	r2, r3
 8001166:	7b3b      	ldrb	r3, [r7, #12]
 8001168:	b29b      	uxth	r3, r3
 800116a:	4413      	add	r3, r2
 800116c:	b29b      	uxth	r3, r3
 800116e:	b21b      	sxth	r3, r3
 8001170:	80bb      	strh	r3, [r7, #4]


	return 0;
 8001172:	2300      	movs	r3, #0
}
 8001174:	4618      	mov	r0, r3
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	200001d0 	.word	0x200001d0

08001180 <errorHandler>:
	*acelY = LastYAcel;
	*acelZ = LastZAcel;

}
void errorHandler()
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
	// handle the error
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
	...

08001190 <I3G450D_Init>:
static uint8_t spiRxBuf[7];

SPI_HandleTypeDef * spiHandle;

void I3G450D_Init(SPI_HandleTypeDef * xSPI)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

	spiHandle = xSPI;
 8001198:	4a5d      	ldr	r2, [pc, #372]	; (8001310 <I3G450D_Init+0x180>)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 800119e:	2201      	movs	r2, #1
 80011a0:	2102      	movs	r1, #2
 80011a2:	485c      	ldr	r0, [pc, #368]	; (8001314 <I3G450D_Init+0x184>)
 80011a4:	f002 f866 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80011a8:	2014      	movs	r0, #20
 80011aa:	f001 fcbb 	bl	8002b24 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2102      	movs	r1, #2
 80011b2:	4858      	ldr	r0, [pc, #352]	; (8001314 <I3G450D_Init+0x184>)
 80011b4:	f002 f85e 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80011b8:	2014      	movs	r0, #20
 80011ba:	f001 fcb3 	bl	8002b24 <HAL_Delay>
	spiTxBuf[0]=0x20;
 80011be:	4b56      	ldr	r3, [pc, #344]	; (8001318 <I3G450D_Init+0x188>)
 80011c0:	2220      	movs	r2, #32
 80011c2:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0xff;
 80011c4:	4b54      	ldr	r3, [pc, #336]	; (8001318 <I3G450D_Init+0x188>)
 80011c6:	22ff      	movs	r2, #255	; 0xff
 80011c8:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(spiHandle,spiTxBuf,2,50);
 80011ca:	4b51      	ldr	r3, [pc, #324]	; (8001310 <I3G450D_Init+0x180>)
 80011cc:	6818      	ldr	r0, [r3, #0]
 80011ce:	2332      	movs	r3, #50	; 0x32
 80011d0:	2202      	movs	r2, #2
 80011d2:	4951      	ldr	r1, [pc, #324]	; (8001318 <I3G450D_Init+0x188>)
 80011d4:	f005 fb1d 	bl	8006812 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80011d8:	2201      	movs	r2, #1
 80011da:	2102      	movs	r1, #2
 80011dc:	484d      	ldr	r0, [pc, #308]	; (8001314 <I3G450D_Init+0x184>)
 80011de:	f002 f849 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80011e2:	2014      	movs	r0, #20
 80011e4:	f001 fc9e 	bl	8002b24 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2102      	movs	r1, #2
 80011ec:	4849      	ldr	r0, [pc, #292]	; (8001314 <I3G450D_Init+0x184>)
 80011ee:	f002 f841 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80011f2:	2014      	movs	r0, #20
 80011f4:	f001 fc96 	bl	8002b24 <HAL_Delay>
	spiTxBuf[0]=0x21;
 80011f8:	4b47      	ldr	r3, [pc, #284]	; (8001318 <I3G450D_Init+0x188>)
 80011fa:	2221      	movs	r2, #33	; 0x21
 80011fc:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x00;
 80011fe:	4b46      	ldr	r3, [pc, #280]	; (8001318 <I3G450D_Init+0x188>)
 8001200:	2200      	movs	r2, #0
 8001202:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(spiHandle,spiTxBuf,2,50);
 8001204:	4b42      	ldr	r3, [pc, #264]	; (8001310 <I3G450D_Init+0x180>)
 8001206:	6818      	ldr	r0, [r3, #0]
 8001208:	2332      	movs	r3, #50	; 0x32
 800120a:	2202      	movs	r2, #2
 800120c:	4942      	ldr	r1, [pc, #264]	; (8001318 <I3G450D_Init+0x188>)
 800120e:	f005 fb00 	bl	8006812 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001212:	2201      	movs	r2, #1
 8001214:	2102      	movs	r1, #2
 8001216:	483f      	ldr	r0, [pc, #252]	; (8001314 <I3G450D_Init+0x184>)
 8001218:	f002 f82c 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800121c:	2014      	movs	r0, #20
 800121e:	f001 fc81 	bl	8002b24 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001222:	2200      	movs	r2, #0
 8001224:	2102      	movs	r1, #2
 8001226:	483b      	ldr	r0, [pc, #236]	; (8001314 <I3G450D_Init+0x184>)
 8001228:	f002 f824 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 800122c:	2014      	movs	r0, #20
 800122e:	f001 fc79 	bl	8002b24 <HAL_Delay>
	spiTxBuf[0]=0x22;
 8001232:	4b39      	ldr	r3, [pc, #228]	; (8001318 <I3G450D_Init+0x188>)
 8001234:	2222      	movs	r2, #34	; 0x22
 8001236:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x00;
 8001238:	4b37      	ldr	r3, [pc, #220]	; (8001318 <I3G450D_Init+0x188>)
 800123a:	2200      	movs	r2, #0
 800123c:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(spiHandle,spiTxBuf,2,50);
 800123e:	4b34      	ldr	r3, [pc, #208]	; (8001310 <I3G450D_Init+0x180>)
 8001240:	6818      	ldr	r0, [r3, #0]
 8001242:	2332      	movs	r3, #50	; 0x32
 8001244:	2202      	movs	r2, #2
 8001246:	4934      	ldr	r1, [pc, #208]	; (8001318 <I3G450D_Init+0x188>)
 8001248:	f005 fae3 	bl	8006812 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 800124c:	2201      	movs	r2, #1
 800124e:	2102      	movs	r1, #2
 8001250:	4830      	ldr	r0, [pc, #192]	; (8001314 <I3G450D_Init+0x184>)
 8001252:	f002 f80f 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001256:	2014      	movs	r0, #20
 8001258:	f001 fc64 	bl	8002b24 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 800125c:	2200      	movs	r2, #0
 800125e:	2102      	movs	r1, #2
 8001260:	482c      	ldr	r0, [pc, #176]	; (8001314 <I3G450D_Init+0x184>)
 8001262:	f002 f807 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001266:	2014      	movs	r0, #20
 8001268:	f001 fc5c 	bl	8002b24 <HAL_Delay>
	spiTxBuf[0]=0x23;
 800126c:	4b2a      	ldr	r3, [pc, #168]	; (8001318 <I3G450D_Init+0x188>)
 800126e:	2223      	movs	r2, #35	; 0x23
 8001270:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x20;
 8001272:	4b29      	ldr	r3, [pc, #164]	; (8001318 <I3G450D_Init+0x188>)
 8001274:	2220      	movs	r2, #32
 8001276:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(spiHandle,spiTxBuf,2,50);
 8001278:	4b25      	ldr	r3, [pc, #148]	; (8001310 <I3G450D_Init+0x180>)
 800127a:	6818      	ldr	r0, [r3, #0]
 800127c:	2332      	movs	r3, #50	; 0x32
 800127e:	2202      	movs	r2, #2
 8001280:	4925      	ldr	r1, [pc, #148]	; (8001318 <I3G450D_Init+0x188>)
 8001282:	f005 fac6 	bl	8006812 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001286:	2201      	movs	r2, #1
 8001288:	2102      	movs	r1, #2
 800128a:	4822      	ldr	r0, [pc, #136]	; (8001314 <I3G450D_Init+0x184>)
 800128c:	f001 fff2 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8001290:	2014      	movs	r0, #20
 8001292:	f001 fc47 	bl	8002b24 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001296:	2200      	movs	r2, #0
 8001298:	2102      	movs	r1, #2
 800129a:	481e      	ldr	r0, [pc, #120]	; (8001314 <I3G450D_Init+0x184>)
 800129c:	f001 ffea 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80012a0:	2014      	movs	r0, #20
 80012a2:	f001 fc3f 	bl	8002b24 <HAL_Delay>
	spiTxBuf[0]=0x24;
 80012a6:	4b1c      	ldr	r3, [pc, #112]	; (8001318 <I3G450D_Init+0x188>)
 80012a8:	2224      	movs	r2, #36	; 0x24
 80012aa:	701a      	strb	r2, [r3, #0]
	spiTxBuf[1]=0x10;
 80012ac:	4b1a      	ldr	r3, [pc, #104]	; (8001318 <I3G450D_Init+0x188>)
 80012ae:	2210      	movs	r2, #16
 80012b0:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(spiHandle,spiTxBuf,2,50);
 80012b2:	4b17      	ldr	r3, [pc, #92]	; (8001310 <I3G450D_Init+0x180>)
 80012b4:	6818      	ldr	r0, [r3, #0]
 80012b6:	2332      	movs	r3, #50	; 0x32
 80012b8:	2202      	movs	r2, #2
 80012ba:	4917      	ldr	r1, [pc, #92]	; (8001318 <I3G450D_Init+0x188>)
 80012bc:	f005 faa9 	bl	8006812 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80012c0:	2201      	movs	r2, #1
 80012c2:	2102      	movs	r1, #2
 80012c4:	4813      	ldr	r0, [pc, #76]	; (8001314 <I3G450D_Init+0x184>)
 80012c6:	f001 ffd5 	bl	8003274 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80012ca:	2014      	movs	r0, #20
 80012cc:	f001 fc2a 	bl	8002b24 <HAL_Delay>
	// read who am i register
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80012d0:	2200      	movs	r2, #0
 80012d2:	2102      	movs	r1, #2
 80012d4:	480f      	ldr	r0, [pc, #60]	; (8001314 <I3G450D_Init+0x184>)
 80012d6:	f001 ffcd 	bl	8003274 <HAL_GPIO_WritePin>
	spiTxBuf[0]=0x0F|0x80;
 80012da:	4b0f      	ldr	r3, [pc, #60]	; (8001318 <I3G450D_Init+0x188>)
 80012dc:	228f      	movs	r2, #143	; 0x8f
 80012de:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(spiHandle,spiTxBuf,1,50);
 80012e0:	4b0b      	ldr	r3, [pc, #44]	; (8001310 <I3G450D_Init+0x180>)
 80012e2:	6818      	ldr	r0, [r3, #0]
 80012e4:	2332      	movs	r3, #50	; 0x32
 80012e6:	2201      	movs	r2, #1
 80012e8:	490b      	ldr	r1, [pc, #44]	; (8001318 <I3G450D_Init+0x188>)
 80012ea:	f005 fa92 	bl	8006812 <HAL_SPI_Transmit>
	HAL_SPI_Receive(spiHandle,&spiRxBuf[1],1,50);
 80012ee:	4b08      	ldr	r3, [pc, #32]	; (8001310 <I3G450D_Init+0x180>)
 80012f0:	6818      	ldr	r0, [r3, #0]
 80012f2:	2332      	movs	r3, #50	; 0x32
 80012f4:	2201      	movs	r2, #1
 80012f6:	4909      	ldr	r1, [pc, #36]	; (800131c <I3G450D_Init+0x18c>)
 80012f8:	f005 fbc7 	bl	8006a8a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80012fc:	2201      	movs	r2, #1
 80012fe:	2102      	movs	r1, #2
 8001300:	4804      	ldr	r0, [pc, #16]	; (8001314 <I3G450D_Init+0x184>)
 8001302:	f001 ffb7 	bl	8003274 <HAL_GPIO_WritePin>
}
 8001306:	bf00      	nop
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	20003118 	.word	0x20003118
 8001314:	40020800 	.word	0x40020800
 8001318:	2000310c 	.word	0x2000310c
 800131c:	20003111 	.word	0x20003111

08001320 <I3G450D_loop>:

void I3G450D_loop(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b098      	sub	sp, #96	; 0x60
 8001324:	af00      	add	r7, sp, #0
		volatile int16_t Raw_x=0;
 8001326:	2300      	movs	r3, #0
 8001328:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		volatile int16_t Raw_y=0;
 800132c:	2300      	movs	r3, #0
 800132e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
		volatile int16_t Raw_z=0;
 8001332:	2300      	movs	r3, #0
 8001334:	87fb      	strh	r3, [r7, #62]	; 0x3e

		float difftime=0;
 8001336:	f04f 0300 	mov.w	r3, #0
 800133a:	647b      	str	r3, [r7, #68]	; 0x44

		int16_t averageWindow_X[AVERAGE_WINDOW_SIZE] = {0};
 800133c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
		int16_t averageWindow_Y[AVERAGE_WINDOW_SIZE] = {0};
 800134c:	f107 0314 	add.w	r3, r7, #20
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]
		int16_t averageWindow_Z[AVERAGE_WINDOW_SIZE] = {0};
 800135c:	463b      	mov	r3, r7
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
 8001368:	611a      	str	r2, [r3, #16]

		uint32_t windowPosition = 0;
 800136a:	2300      	movs	r3, #0
 800136c:	65fb      	str	r3, [r7, #92]	; 0x5c
		int32_t tempSum_X = 0;
 800136e:	2300      	movs	r3, #0
 8001370:	65bb      	str	r3, [r7, #88]	; 0x58
		int32_t tempSum_Y = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	657b      	str	r3, [r7, #84]	; 0x54
		int32_t tempSum_Z = 0;
 8001376:	2300      	movs	r3, #0
 8001378:	653b      	str	r3, [r7, #80]	; 0x50

		switch(currentState)
 800137a:	4b5b      	ldr	r3, [pc, #364]	; (80014e8 <I3G450D_loop+0x1c8>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <I3G450D_loop+0x6a>
 8001382:	2b01      	cmp	r3, #1
 8001384:	f000 80c6 	beq.w	8001514 <I3G450D_loop+0x1f4>
			currentState=L3GD20_fisrt;
			dataReadyFlag=L3GD20_DATA_READY;
			break;

					default:
						break;
 8001388:	e379      	b.n	8001a7e <I3G450D_loop+0x75e>
				if(dataReadyFlag==L3GD20_DATA_READY)
 800138a:	4b58      	ldr	r3, [pc, #352]	; (80014ec <I3G450D_loop+0x1cc>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	2b01      	cmp	r3, #1
 8001390:	f040 8374 	bne.w	8001a7c <I3G450D_loop+0x75c>
					HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001394:	2200      	movs	r2, #0
 8001396:	2102      	movs	r1, #2
 8001398:	4855      	ldr	r0, [pc, #340]	; (80014f0 <I3G450D_loop+0x1d0>)
 800139a:	f001 ff6b 	bl	8003274 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x28|0x80;
 800139e:	4b55      	ldr	r3, [pc, #340]	; (80014f4 <I3G450D_loop+0x1d4>)
 80013a0:	22a8      	movs	r2, #168	; 0xa8
 80013a2:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(spiHandle,spiTxBuf,1,50);
 80013a4:	4b54      	ldr	r3, [pc, #336]	; (80014f8 <I3G450D_loop+0x1d8>)
 80013a6:	6818      	ldr	r0, [r3, #0]
 80013a8:	2332      	movs	r3, #50	; 0x32
 80013aa:	2201      	movs	r2, #1
 80013ac:	4951      	ldr	r1, [pc, #324]	; (80014f4 <I3G450D_loop+0x1d4>)
 80013ae:	f005 fa30 	bl	8006812 <HAL_SPI_Transmit>
						HAL_SPI_Receive(spiHandle,&spiRxBuf[1],1,50);
 80013b2:	4b51      	ldr	r3, [pc, #324]	; (80014f8 <I3G450D_loop+0x1d8>)
 80013b4:	6818      	ldr	r0, [r3, #0]
 80013b6:	2332      	movs	r3, #50	; 0x32
 80013b8:	2201      	movs	r2, #1
 80013ba:	4950      	ldr	r1, [pc, #320]	; (80014fc <I3G450D_loop+0x1dc>)
 80013bc:	f005 fb65 	bl	8006a8a <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80013c0:	2201      	movs	r2, #1
 80013c2:	2102      	movs	r1, #2
 80013c4:	484a      	ldr	r0, [pc, #296]	; (80014f0 <I3G450D_loop+0x1d0>)
 80013c6:	f001 ff55 	bl	8003274 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2102      	movs	r1, #2
 80013ce:	4848      	ldr	r0, [pc, #288]	; (80014f0 <I3G450D_loop+0x1d0>)
 80013d0:	f001 ff50 	bl	8003274 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x29|0x80;
 80013d4:	4b47      	ldr	r3, [pc, #284]	; (80014f4 <I3G450D_loop+0x1d4>)
 80013d6:	22a9      	movs	r2, #169	; 0xa9
 80013d8:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(spiHandle,spiTxBuf,1,50);
 80013da:	4b47      	ldr	r3, [pc, #284]	; (80014f8 <I3G450D_loop+0x1d8>)
 80013dc:	6818      	ldr	r0, [r3, #0]
 80013de:	2332      	movs	r3, #50	; 0x32
 80013e0:	2201      	movs	r2, #1
 80013e2:	4944      	ldr	r1, [pc, #272]	; (80014f4 <I3G450D_loop+0x1d4>)
 80013e4:	f005 fa15 	bl	8006812 <HAL_SPI_Transmit>
						HAL_SPI_Receive(spiHandle,&spiRxBuf[2],1,50);
 80013e8:	4b43      	ldr	r3, [pc, #268]	; (80014f8 <I3G450D_loop+0x1d8>)
 80013ea:	6818      	ldr	r0, [r3, #0]
 80013ec:	2332      	movs	r3, #50	; 0x32
 80013ee:	2201      	movs	r2, #1
 80013f0:	4943      	ldr	r1, [pc, #268]	; (8001500 <I3G450D_loop+0x1e0>)
 80013f2:	f005 fb4a 	bl	8006a8a <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80013f6:	2201      	movs	r2, #1
 80013f8:	2102      	movs	r1, #2
 80013fa:	483d      	ldr	r0, [pc, #244]	; (80014f0 <I3G450D_loop+0x1d0>)
 80013fc:	f001 ff3a 	bl	8003274 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	2102      	movs	r1, #2
 8001404:	483a      	ldr	r0, [pc, #232]	; (80014f0 <I3G450D_loop+0x1d0>)
 8001406:	f001 ff35 	bl	8003274 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2a|0x80;
 800140a:	4b3a      	ldr	r3, [pc, #232]	; (80014f4 <I3G450D_loop+0x1d4>)
 800140c:	22aa      	movs	r2, #170	; 0xaa
 800140e:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(spiHandle,spiTxBuf,1,50);
 8001410:	4b39      	ldr	r3, [pc, #228]	; (80014f8 <I3G450D_loop+0x1d8>)
 8001412:	6818      	ldr	r0, [r3, #0]
 8001414:	2332      	movs	r3, #50	; 0x32
 8001416:	2201      	movs	r2, #1
 8001418:	4936      	ldr	r1, [pc, #216]	; (80014f4 <I3G450D_loop+0x1d4>)
 800141a:	f005 f9fa 	bl	8006812 <HAL_SPI_Transmit>
						HAL_SPI_Receive(spiHandle,&spiRxBuf[3],1,50);
 800141e:	4b36      	ldr	r3, [pc, #216]	; (80014f8 <I3G450D_loop+0x1d8>)
 8001420:	6818      	ldr	r0, [r3, #0]
 8001422:	2332      	movs	r3, #50	; 0x32
 8001424:	2201      	movs	r2, #1
 8001426:	4937      	ldr	r1, [pc, #220]	; (8001504 <I3G450D_loop+0x1e4>)
 8001428:	f005 fb2f 	bl	8006a8a <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 800142c:	2201      	movs	r2, #1
 800142e:	2102      	movs	r1, #2
 8001430:	482f      	ldr	r0, [pc, #188]	; (80014f0 <I3G450D_loop+0x1d0>)
 8001432:	f001 ff1f 	bl	8003274 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	2102      	movs	r1, #2
 800143a:	482d      	ldr	r0, [pc, #180]	; (80014f0 <I3G450D_loop+0x1d0>)
 800143c:	f001 ff1a 	bl	8003274 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2b|0x80;
 8001440:	4b2c      	ldr	r3, [pc, #176]	; (80014f4 <I3G450D_loop+0x1d4>)
 8001442:	22ab      	movs	r2, #171	; 0xab
 8001444:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(spiHandle,spiTxBuf,1,50);
 8001446:	4b2c      	ldr	r3, [pc, #176]	; (80014f8 <I3G450D_loop+0x1d8>)
 8001448:	6818      	ldr	r0, [r3, #0]
 800144a:	2332      	movs	r3, #50	; 0x32
 800144c:	2201      	movs	r2, #1
 800144e:	4929      	ldr	r1, [pc, #164]	; (80014f4 <I3G450D_loop+0x1d4>)
 8001450:	f005 f9df 	bl	8006812 <HAL_SPI_Transmit>
						HAL_SPI_Receive(spiHandle,&spiRxBuf[4],1,50);
 8001454:	4b28      	ldr	r3, [pc, #160]	; (80014f8 <I3G450D_loop+0x1d8>)
 8001456:	6818      	ldr	r0, [r3, #0]
 8001458:	2332      	movs	r3, #50	; 0x32
 800145a:	2201      	movs	r2, #1
 800145c:	492a      	ldr	r1, [pc, #168]	; (8001508 <I3G450D_loop+0x1e8>)
 800145e:	f005 fb14 	bl	8006a8a <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001462:	2201      	movs	r2, #1
 8001464:	2102      	movs	r1, #2
 8001466:	4822      	ldr	r0, [pc, #136]	; (80014f0 <I3G450D_loop+0x1d0>)
 8001468:	f001 ff04 	bl	8003274 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 800146c:	2200      	movs	r2, #0
 800146e:	2102      	movs	r1, #2
 8001470:	481f      	ldr	r0, [pc, #124]	; (80014f0 <I3G450D_loop+0x1d0>)
 8001472:	f001 feff 	bl	8003274 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2c|0x80;
 8001476:	4b1f      	ldr	r3, [pc, #124]	; (80014f4 <I3G450D_loop+0x1d4>)
 8001478:	22ac      	movs	r2, #172	; 0xac
 800147a:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(spiHandle,spiTxBuf,1,50);
 800147c:	4b1e      	ldr	r3, [pc, #120]	; (80014f8 <I3G450D_loop+0x1d8>)
 800147e:	6818      	ldr	r0, [r3, #0]
 8001480:	2332      	movs	r3, #50	; 0x32
 8001482:	2201      	movs	r2, #1
 8001484:	491b      	ldr	r1, [pc, #108]	; (80014f4 <I3G450D_loop+0x1d4>)
 8001486:	f005 f9c4 	bl	8006812 <HAL_SPI_Transmit>
						HAL_SPI_Receive(spiHandle,&spiRxBuf[5],1,50);
 800148a:	4b1b      	ldr	r3, [pc, #108]	; (80014f8 <I3G450D_loop+0x1d8>)
 800148c:	6818      	ldr	r0, [r3, #0]
 800148e:	2332      	movs	r3, #50	; 0x32
 8001490:	2201      	movs	r2, #1
 8001492:	491e      	ldr	r1, [pc, #120]	; (800150c <I3G450D_loop+0x1ec>)
 8001494:	f005 faf9 	bl	8006a8a <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 8001498:	2201      	movs	r2, #1
 800149a:	2102      	movs	r1, #2
 800149c:	4814      	ldr	r0, [pc, #80]	; (80014f0 <I3G450D_loop+0x1d0>)
 800149e:	f001 fee9 	bl	8003274 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_RESET);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2102      	movs	r1, #2
 80014a6:	4812      	ldr	r0, [pc, #72]	; (80014f0 <I3G450D_loop+0x1d0>)
 80014a8:	f001 fee4 	bl	8003274 <HAL_GPIO_WritePin>
						spiTxBuf[0]=0x2d|0x80;
 80014ac:	4b11      	ldr	r3, [pc, #68]	; (80014f4 <I3G450D_loop+0x1d4>)
 80014ae:	22ad      	movs	r2, #173	; 0xad
 80014b0:	701a      	strb	r2, [r3, #0]
						HAL_SPI_Transmit(spiHandle,spiTxBuf,1,50);
 80014b2:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <I3G450D_loop+0x1d8>)
 80014b4:	6818      	ldr	r0, [r3, #0]
 80014b6:	2332      	movs	r3, #50	; 0x32
 80014b8:	2201      	movs	r2, #1
 80014ba:	490e      	ldr	r1, [pc, #56]	; (80014f4 <I3G450D_loop+0x1d4>)
 80014bc:	f005 f9a9 	bl	8006812 <HAL_SPI_Transmit>
						HAL_SPI_Receive(spiHandle,&spiRxBuf[6],1,50);
 80014c0:	4b0d      	ldr	r3, [pc, #52]	; (80014f8 <I3G450D_loop+0x1d8>)
 80014c2:	6818      	ldr	r0, [r3, #0]
 80014c4:	2332      	movs	r3, #50	; 0x32
 80014c6:	2201      	movs	r2, #1
 80014c8:	4911      	ldr	r1, [pc, #68]	; (8001510 <I3G450D_loop+0x1f0>)
 80014ca:	f005 fade 	bl	8006a8a <HAL_SPI_Receive>
						HAL_GPIO_WritePin(GPIOC,GPIO_PIN_1,GPIO_PIN_SET);
 80014ce:	2201      	movs	r2, #1
 80014d0:	2102      	movs	r1, #2
 80014d2:	4807      	ldr	r0, [pc, #28]	; (80014f0 <I3G450D_loop+0x1d0>)
 80014d4:	f001 fece 	bl	8003274 <HAL_GPIO_WritePin>
						currentState=L3GD20_second;
 80014d8:	4b03      	ldr	r3, [pc, #12]	; (80014e8 <I3G450D_loop+0x1c8>)
 80014da:	2201      	movs	r2, #1
 80014dc:	701a      	strb	r2, [r3, #0]
						dataReadyFlag=L3GD20_DATA_NOT_READY;
 80014de:	4b03      	ldr	r3, [pc, #12]	; (80014ec <I3G450D_loop+0x1cc>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]
				break;
 80014e4:	e2ca      	b.n	8001a7c <I3G450D_loop+0x75c>
 80014e6:	bf00      	nop
 80014e8:	200001d5 	.word	0x200001d5
 80014ec:	20000000 	.word	0x20000000
 80014f0:	40020800 	.word	0x40020800
 80014f4:	2000310c 	.word	0x2000310c
 80014f8:	20003118 	.word	0x20003118
 80014fc:	20003111 	.word	0x20003111
 8001500:	20003112 	.word	0x20003112
 8001504:	20003113 	.word	0x20003113
 8001508:	20003114 	.word	0x20003114
 800150c:	20003115 	.word	0x20003115
 8001510:	20003116 	.word	0x20003116
				Raw_x=(spiRxBuf[2]<<8)|spiRxBuf[1];
 8001514:	4ba0      	ldr	r3, [pc, #640]	; (8001798 <I3G450D_loop+0x478>)
 8001516:	789b      	ldrb	r3, [r3, #2]
 8001518:	021b      	lsls	r3, r3, #8
 800151a:	b21a      	sxth	r2, r3
 800151c:	4b9e      	ldr	r3, [pc, #632]	; (8001798 <I3G450D_loop+0x478>)
 800151e:	785b      	ldrb	r3, [r3, #1]
 8001520:	b21b      	sxth	r3, r3
 8001522:	4313      	orrs	r3, r2
 8001524:	b21b      	sxth	r3, r3
 8001526:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
				Raw_y=(spiRxBuf[4]<<8)|spiRxBuf[3];
 800152a:	4b9b      	ldr	r3, [pc, #620]	; (8001798 <I3G450D_loop+0x478>)
 800152c:	791b      	ldrb	r3, [r3, #4]
 800152e:	021b      	lsls	r3, r3, #8
 8001530:	b21a      	sxth	r2, r3
 8001532:	4b99      	ldr	r3, [pc, #612]	; (8001798 <I3G450D_loop+0x478>)
 8001534:	78db      	ldrb	r3, [r3, #3]
 8001536:	b21b      	sxth	r3, r3
 8001538:	4313      	orrs	r3, r2
 800153a:	b21b      	sxth	r3, r3
 800153c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
				Raw_z=(spiRxBuf[6]<<8)|spiRxBuf[5];
 8001540:	4b95      	ldr	r3, [pc, #596]	; (8001798 <I3G450D_loop+0x478>)
 8001542:	799b      	ldrb	r3, [r3, #6]
 8001544:	021b      	lsls	r3, r3, #8
 8001546:	b21a      	sxth	r2, r3
 8001548:	4b93      	ldr	r3, [pc, #588]	; (8001798 <I3G450D_loop+0x478>)
 800154a:	795b      	ldrb	r3, [r3, #5]
 800154c:	b21b      	sxth	r3, r3
 800154e:	4313      	orrs	r3, r2
 8001550:	b21b      	sxth	r3, r3
 8001552:	87fb      	strh	r3, [r7, #62]	; 0x3e
				test_Raw_x = Raw_x;
 8001554:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001558:	b21a      	sxth	r2, r3
 800155a:	4b90      	ldr	r3, [pc, #576]	; (800179c <I3G450D_loop+0x47c>)
 800155c:	801a      	strh	r2, [r3, #0]
				test_Raw_y = Raw_y;
 800155e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001562:	b21a      	sxth	r2, r3
 8001564:	4b8e      	ldr	r3, [pc, #568]	; (80017a0 <I3G450D_loop+0x480>)
 8001566:	801a      	strh	r2, [r3, #0]
				test_Raw_z = Raw_z;
 8001568:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800156a:	b21a      	sxth	r2, r3
 800156c:	4b8d      	ldr	r3, [pc, #564]	; (80017a4 <I3G450D_loop+0x484>)
 800156e:	801a      	strh	r2, [r3, #0]
			if(currentcalistate==L3GD20_calibrated)
 8001570:	4b8d      	ldr	r3, [pc, #564]	; (80017a8 <I3G450D_loop+0x488>)
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	2b02      	cmp	r3, #2
 8001576:	f040 80d5 	bne.w	8001724 <I3G450D_loop+0x404>
				angleRate_x=(float) (Raw_x - (offset_x))*L3GD20_SENSITIVITY;
 800157a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800157e:	b21b      	sxth	r3, r3
 8001580:	461a      	mov	r2, r3
 8001582:	4b8a      	ldr	r3, [pc, #552]	; (80017ac <I3G450D_loop+0x48c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	1ad3      	subs	r3, r2, r3
 8001588:	ee07 3a90 	vmov	s15, r3
 800158c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001590:	ed9f 7a87 	vldr	s14, [pc, #540]	; 80017b0 <I3G450D_loop+0x490>
 8001594:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001598:	4b86      	ldr	r3, [pc, #536]	; (80017b4 <I3G450D_loop+0x494>)
 800159a:	edc3 7a00 	vstr	s15, [r3]
				angleRate_y=(float) (Raw_y - (offset_y))*L3GD20_SENSITIVITY;
 800159e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80015a2:	b21b      	sxth	r3, r3
 80015a4:	461a      	mov	r2, r3
 80015a6:	4b84      	ldr	r3, [pc, #528]	; (80017b8 <I3G450D_loop+0x498>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	ee07 3a90 	vmov	s15, r3
 80015b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015b4:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 80017b0 <I3G450D_loop+0x490>
 80015b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015bc:	4b7f      	ldr	r3, [pc, #508]	; (80017bc <I3G450D_loop+0x49c>)
 80015be:	edc3 7a00 	vstr	s15, [r3]
				angleRate_z=(float) (Raw_z - (offset_z))*L3GD20_SENSITIVITY;
 80015c2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	461a      	mov	r2, r3
 80015c8:	4b7d      	ldr	r3, [pc, #500]	; (80017c0 <I3G450D_loop+0x4a0>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	ee07 3a90 	vmov	s15, r3
 80015d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015d6:	ed9f 7a76 	vldr	s14, [pc, #472]	; 80017b0 <I3G450D_loop+0x490>
 80015da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015de:	4b79      	ldr	r3, [pc, #484]	; (80017c4 <I3G450D_loop+0x4a4>)
 80015e0:	edc3 7a00 	vstr	s15, [r3]
				difftime=0.003f;
 80015e4:	4b78      	ldr	r3, [pc, #480]	; (80017c8 <I3G450D_loop+0x4a8>)
 80015e6:	647b      	str	r3, [r7, #68]	; 0x44
				if((angleRate_x>Noise_X)||(angleRate_x<-Noise_X))
 80015e8:	4b72      	ldr	r3, [pc, #456]	; (80017b4 <I3G450D_loop+0x494>)
 80015ea:	ed93 7a00 	vldr	s14, [r3]
 80015ee:	4b77      	ldr	r3, [pc, #476]	; (80017cc <I3G450D_loop+0x4ac>)
 80015f0:	edd3 7a00 	vldr	s15, [r3]
 80015f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fc:	dc0c      	bgt.n	8001618 <I3G450D_loop+0x2f8>
 80015fe:	4b73      	ldr	r3, [pc, #460]	; (80017cc <I3G450D_loop+0x4ac>)
 8001600:	edd3 7a00 	vldr	s15, [r3]
 8001604:	eeb1 7a67 	vneg.f32	s14, s15
 8001608:	4b6a      	ldr	r3, [pc, #424]	; (80017b4 <I3G450D_loop+0x494>)
 800160a:	edd3 7a00 	vldr	s15, [r3]
 800160e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001616:	dd1b      	ble.n	8001650 <I3G450D_loop+0x330>
					Angle_X+=((angleRate_x+LastAngleRate_X)*difftime)/(2.0f);
 8001618:	4b66      	ldr	r3, [pc, #408]	; (80017b4 <I3G450D_loop+0x494>)
 800161a:	ed93 7a00 	vldr	s14, [r3]
 800161e:	4b6c      	ldr	r3, [pc, #432]	; (80017d0 <I3G450D_loop+0x4b0>)
 8001620:	edd3 7a00 	vldr	s15, [r3]
 8001624:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001628:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800162c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001630:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001634:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001638:	4b66      	ldr	r3, [pc, #408]	; (80017d4 <I3G450D_loop+0x4b4>)
 800163a:	edd3 7a00 	vldr	s15, [r3]
 800163e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001642:	4b64      	ldr	r3, [pc, #400]	; (80017d4 <I3G450D_loop+0x4b4>)
 8001644:	edc3 7a00 	vstr	s15, [r3]
					LastAngleRate_X=angleRate_x;
 8001648:	4b5a      	ldr	r3, [pc, #360]	; (80017b4 <I3G450D_loop+0x494>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a60      	ldr	r2, [pc, #384]	; (80017d0 <I3G450D_loop+0x4b0>)
 800164e:	6013      	str	r3, [r2, #0]
				if((angleRate_y>Noise_Y)||(angleRate_y<-Noise_Y))
 8001650:	4b5a      	ldr	r3, [pc, #360]	; (80017bc <I3G450D_loop+0x49c>)
 8001652:	ed93 7a00 	vldr	s14, [r3]
 8001656:	4b60      	ldr	r3, [pc, #384]	; (80017d8 <I3G450D_loop+0x4b8>)
 8001658:	edd3 7a00 	vldr	s15, [r3]
 800165c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001664:	dc0c      	bgt.n	8001680 <I3G450D_loop+0x360>
 8001666:	4b5c      	ldr	r3, [pc, #368]	; (80017d8 <I3G450D_loop+0x4b8>)
 8001668:	edd3 7a00 	vldr	s15, [r3]
 800166c:	eeb1 7a67 	vneg.f32	s14, s15
 8001670:	4b52      	ldr	r3, [pc, #328]	; (80017bc <I3G450D_loop+0x49c>)
 8001672:	edd3 7a00 	vldr	s15, [r3]
 8001676:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800167a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167e:	dd1b      	ble.n	80016b8 <I3G450D_loop+0x398>
					Angle_Y+=((angleRate_y+LastAngleRate_Y)*difftime)/(2.0f);
 8001680:	4b4e      	ldr	r3, [pc, #312]	; (80017bc <I3G450D_loop+0x49c>)
 8001682:	ed93 7a00 	vldr	s14, [r3]
 8001686:	4b55      	ldr	r3, [pc, #340]	; (80017dc <I3G450D_loop+0x4bc>)
 8001688:	edd3 7a00 	vldr	s15, [r3]
 800168c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001690:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001694:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001698:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800169c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80016a0:	4b4f      	ldr	r3, [pc, #316]	; (80017e0 <I3G450D_loop+0x4c0>)
 80016a2:	edd3 7a00 	vldr	s15, [r3]
 80016a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016aa:	4b4d      	ldr	r3, [pc, #308]	; (80017e0 <I3G450D_loop+0x4c0>)
 80016ac:	edc3 7a00 	vstr	s15, [r3]
					LastAngleRate_Y=angleRate_y;
 80016b0:	4b42      	ldr	r3, [pc, #264]	; (80017bc <I3G450D_loop+0x49c>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a49      	ldr	r2, [pc, #292]	; (80017dc <I3G450D_loop+0x4bc>)
 80016b6:	6013      	str	r3, [r2, #0]
				if((angleRate_z>Noise_Z)||(angleRate_z<-Noise_Z))
 80016b8:	4b42      	ldr	r3, [pc, #264]	; (80017c4 <I3G450D_loop+0x4a4>)
 80016ba:	ed93 7a00 	vldr	s14, [r3]
 80016be:	4b49      	ldr	r3, [pc, #292]	; (80017e4 <I3G450D_loop+0x4c4>)
 80016c0:	edd3 7a00 	vldr	s15, [r3]
 80016c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016cc:	dc0d      	bgt.n	80016ea <I3G450D_loop+0x3ca>
 80016ce:	4b45      	ldr	r3, [pc, #276]	; (80017e4 <I3G450D_loop+0x4c4>)
 80016d0:	edd3 7a00 	vldr	s15, [r3]
 80016d4:	eeb1 7a67 	vneg.f32	s14, s15
 80016d8:	4b3a      	ldr	r3, [pc, #232]	; (80017c4 <I3G450D_loop+0x4a4>)
 80016da:	edd3 7a00 	vldr	s15, [r3]
 80016de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e6:	f340 81c2 	ble.w	8001a6e <I3G450D_loop+0x74e>
					Angle_Z+=((angleRate_z+LastAngleRate_Z)*difftime)/(2.0f);
 80016ea:	4b36      	ldr	r3, [pc, #216]	; (80017c4 <I3G450D_loop+0x4a4>)
 80016ec:	ed93 7a00 	vldr	s14, [r3]
 80016f0:	4b3d      	ldr	r3, [pc, #244]	; (80017e8 <I3G450D_loop+0x4c8>)
 80016f2:	edd3 7a00 	vldr	s15, [r3]
 80016f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016fa:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80016fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001702:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001706:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800170a:	4b38      	ldr	r3, [pc, #224]	; (80017ec <I3G450D_loop+0x4cc>)
 800170c:	edd3 7a00 	vldr	s15, [r3]
 8001710:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001714:	4b35      	ldr	r3, [pc, #212]	; (80017ec <I3G450D_loop+0x4cc>)
 8001716:	edc3 7a00 	vstr	s15, [r3]
					LastAngleRate_Z=angleRate_z;
 800171a:	4b2a      	ldr	r3, [pc, #168]	; (80017c4 <I3G450D_loop+0x4a4>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a32      	ldr	r2, [pc, #200]	; (80017e8 <I3G450D_loop+0x4c8>)
 8001720:	6013      	str	r3, [r2, #0]
 8001722:	e1a4      	b.n	8001a6e <I3G450D_loop+0x74e>
				switch(currentcalistate)
 8001724:	4b20      	ldr	r3, [pc, #128]	; (80017a8 <I3G450D_loop+0x488>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b02      	cmp	r3, #2
 800172a:	f000 819b 	beq.w	8001a64 <I3G450D_loop+0x744>
 800172e:	2b02      	cmp	r3, #2
 8001730:	f300 819a 	bgt.w	8001a68 <I3G450D_loop+0x748>
 8001734:	2b00      	cmp	r3, #0
 8001736:	d002      	beq.n	800173e <I3G450D_loop+0x41e>
 8001738:	2b01      	cmp	r3, #1
 800173a:	d029      	beq.n	8001790 <I3G450D_loop+0x470>
						break;
 800173c:	e194      	b.n	8001a68 <I3G450D_loop+0x748>
						calibrationBuffer_X[caliCounter]=Raw_x;
 800173e:	4b2c      	ldr	r3, [pc, #176]	; (80017f0 <I3G450D_loop+0x4d0>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8001746:	b211      	sxth	r1, r2
 8001748:	4a2a      	ldr	r2, [pc, #168]	; (80017f4 <I3G450D_loop+0x4d4>)
 800174a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						calibrationBuffer_Y[caliCounter]=Raw_y;
 800174e:	4b28      	ldr	r3, [pc, #160]	; (80017f0 <I3G450D_loop+0x4d0>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001756:	b211      	sxth	r1, r2
 8001758:	4a27      	ldr	r2, [pc, #156]	; (80017f8 <I3G450D_loop+0x4d8>)
 800175a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						calibrationBuffer_Z[caliCounter]=Raw_z;
 800175e:	4b24      	ldr	r3, [pc, #144]	; (80017f0 <I3G450D_loop+0x4d0>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8001764:	b211      	sxth	r1, r2
 8001766:	4a25      	ldr	r2, [pc, #148]	; (80017fc <I3G450D_loop+0x4dc>)
 8001768:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						caliCounter++;
 800176c:	4b20      	ldr	r3, [pc, #128]	; (80017f0 <I3G450D_loop+0x4d0>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	3301      	adds	r3, #1
 8001772:	4a1f      	ldr	r2, [pc, #124]	; (80017f0 <I3G450D_loop+0x4d0>)
 8001774:	6013      	str	r3, [r2, #0]
						if(caliCounter>=CALIBRATION_BUFFER_LENGTH)
 8001776:	4b1e      	ldr	r3, [pc, #120]	; (80017f0 <I3G450D_loop+0x4d0>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800177e:	f0c0 8175 	bcc.w	8001a6c <I3G450D_loop+0x74c>
							caliCounter=0;
 8001782:	4b1b      	ldr	r3, [pc, #108]	; (80017f0 <I3G450D_loop+0x4d0>)
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
							currentcalistate=L3GD20_process_calibration_samples;
 8001788:	4b07      	ldr	r3, [pc, #28]	; (80017a8 <I3G450D_loop+0x488>)
 800178a:	2201      	movs	r2, #1
 800178c:	701a      	strb	r2, [r3, #0]
						break;
 800178e:	e16d      	b.n	8001a6c <I3G450D_loop+0x74c>
						for(uint32_t idx=0; idx<CALIBRATION_BUFFER_LENGTH;idx++)
 8001790:	2300      	movs	r3, #0
 8001792:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001794:	e0a5      	b.n	80018e2 <I3G450D_loop+0x5c2>
 8001796:	bf00      	nop
 8001798:	20003110 	.word	0x20003110
 800179c:	20000220 	.word	0x20000220
 80017a0:	20000222 	.word	0x20000222
 80017a4:	20000224 	.word	0x20000224
 80017a8:	200001d4 	.word	0x200001d4
 80017ac:	200001e4 	.word	0x200001e4
 80017b0:	3d8f5c29 	.word	0x3d8f5c29
 80017b4:	200001d8 	.word	0x200001d8
 80017b8:	200001e8 	.word	0x200001e8
 80017bc:	200001dc 	.word	0x200001dc
 80017c0:	200001ec 	.word	0x200001ec
 80017c4:	200001e0 	.word	0x200001e0
 80017c8:	3b449ba6 	.word	0x3b449ba6
 80017cc:	200001f0 	.word	0x200001f0
 80017d0:	20000208 	.word	0x20000208
 80017d4:	200001fc 	.word	0x200001fc
 80017d8:	200001f4 	.word	0x200001f4
 80017dc:	2000020c 	.word	0x2000020c
 80017e0:	20000200 	.word	0x20000200
 80017e4:	200001f8 	.word	0x200001f8
 80017e8:	20000210 	.word	0x20000210
 80017ec:	20000204 	.word	0x20000204
 80017f0:	20000228 	.word	0x20000228
 80017f4:	2000022c 	.word	0x2000022c
 80017f8:	200011cc 	.word	0x200011cc
 80017fc:	2000216c 	.word	0x2000216c
								tempSum_X=tempSum_X-averageWindow_X[windowPosition]+calibrationBuffer_X[idx];
 8001800:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	3360      	adds	r3, #96	; 0x60
 8001806:	443b      	add	r3, r7
 8001808:	f933 3c38 	ldrsh.w	r3, [r3, #-56]
 800180c:	461a      	mov	r2, r3
 800180e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001810:	1a9b      	subs	r3, r3, r2
 8001812:	499d      	ldr	r1, [pc, #628]	; (8001a88 <I3G450D_loop+0x768>)
 8001814:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001816:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 800181a:	4413      	add	r3, r2
 800181c:	65bb      	str	r3, [r7, #88]	; 0x58
								tempSum_Y=tempSum_Y-averageWindow_Y[windowPosition]+calibrationBuffer_Y[idx];
 800181e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	3360      	adds	r3, #96	; 0x60
 8001824:	443b      	add	r3, r7
 8001826:	f933 3c4c 	ldrsh.w	r3, [r3, #-76]
 800182a:	461a      	mov	r2, r3
 800182c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800182e:	1a9b      	subs	r3, r3, r2
 8001830:	4996      	ldr	r1, [pc, #600]	; (8001a8c <I3G450D_loop+0x76c>)
 8001832:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001834:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8001838:	4413      	add	r3, r2
 800183a:	657b      	str	r3, [r7, #84]	; 0x54
								tempSum_Z=tempSum_Z-averageWindow_Z[windowPosition]+calibrationBuffer_Z[idx];
 800183c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	3360      	adds	r3, #96	; 0x60
 8001842:	443b      	add	r3, r7
 8001844:	f933 3c60 	ldrsh.w	r3, [r3, #-96]
 8001848:	461a      	mov	r2, r3
 800184a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800184c:	1a9b      	subs	r3, r3, r2
 800184e:	4990      	ldr	r1, [pc, #576]	; (8001a90 <I3G450D_loop+0x770>)
 8001850:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001852:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8001856:	4413      	add	r3, r2
 8001858:	653b      	str	r3, [r7, #80]	; 0x50
								averageWindow_X[windowPosition]=calibrationBuffer_X[idx];
 800185a:	4a8b      	ldr	r2, [pc, #556]	; (8001a88 <I3G450D_loop+0x768>)
 800185c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800185e:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8001862:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	3360      	adds	r3, #96	; 0x60
 8001868:	443b      	add	r3, r7
 800186a:	f823 2c38 	strh.w	r2, [r3, #-56]
								averageWindow_Y[windowPosition]=calibrationBuffer_Y[idx];
 800186e:	4a87      	ldr	r2, [pc, #540]	; (8001a8c <I3G450D_loop+0x76c>)
 8001870:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001872:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8001876:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	3360      	adds	r3, #96	; 0x60
 800187c:	443b      	add	r3, r7
 800187e:	f823 2c4c 	strh.w	r2, [r3, #-76]
								averageWindow_Z[windowPosition]=calibrationBuffer_Z[idx];
 8001882:	4a83      	ldr	r2, [pc, #524]	; (8001a90 <I3G450D_loop+0x770>)
 8001884:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001886:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 800188a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	3360      	adds	r3, #96	; 0x60
 8001890:	443b      	add	r3, r7
 8001892:	f823 2c60 	strh.w	r2, [r3, #-96]
								offset_x=tempSum_X/(int32_t)AVERAGE_WINDOW_SIZE;
 8001896:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001898:	4a7e      	ldr	r2, [pc, #504]	; (8001a94 <I3G450D_loop+0x774>)
 800189a:	fb82 1203 	smull	r1, r2, r2, r3
 800189e:	1092      	asrs	r2, r2, #2
 80018a0:	17db      	asrs	r3, r3, #31
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	4a7c      	ldr	r2, [pc, #496]	; (8001a98 <I3G450D_loop+0x778>)
 80018a6:	6013      	str	r3, [r2, #0]
								offset_y=tempSum_Y/(int32_t)AVERAGE_WINDOW_SIZE;
 80018a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80018aa:	4a7a      	ldr	r2, [pc, #488]	; (8001a94 <I3G450D_loop+0x774>)
 80018ac:	fb82 1203 	smull	r1, r2, r2, r3
 80018b0:	1092      	asrs	r2, r2, #2
 80018b2:	17db      	asrs	r3, r3, #31
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	4a79      	ldr	r2, [pc, #484]	; (8001a9c <I3G450D_loop+0x77c>)
 80018b8:	6013      	str	r3, [r2, #0]
								offset_z=tempSum_Z/(int32_t)AVERAGE_WINDOW_SIZE;
 80018ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018bc:	4a75      	ldr	r2, [pc, #468]	; (8001a94 <I3G450D_loop+0x774>)
 80018be:	fb82 1203 	smull	r1, r2, r2, r3
 80018c2:	1092      	asrs	r2, r2, #2
 80018c4:	17db      	asrs	r3, r3, #31
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	4a75      	ldr	r2, [pc, #468]	; (8001aa0 <I3G450D_loop+0x780>)
 80018ca:	6013      	str	r3, [r2, #0]
								windowPosition++;
 80018cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018ce:	3301      	adds	r3, #1
 80018d0:	65fb      	str	r3, [r7, #92]	; 0x5c
								if(windowPosition>=AVERAGE_WINDOW_SIZE)
 80018d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018d4:	2b09      	cmp	r3, #9
 80018d6:	d901      	bls.n	80018dc <I3G450D_loop+0x5bc>
									windowPosition=0;
 80018d8:	2300      	movs	r3, #0
 80018da:	65fb      	str	r3, [r7, #92]	; 0x5c
						for(uint32_t idx=0; idx<CALIBRATION_BUFFER_LENGTH;idx++)
 80018dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80018de:	3301      	adds	r3, #1
 80018e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80018e4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80018e8:	d38a      	bcc.n	8001800 <I3G450D_loop+0x4e0>
							for(uint32_t idx=0;idx<CALIBRATION_BUFFER_LENGTH;idx++)
 80018ea:	2300      	movs	r3, #0
 80018ec:	64bb      	str	r3, [r7, #72]	; 0x48
 80018ee:	e089      	b.n	8001a04 <I3G450D_loop+0x6e4>
								if(((int32_t)calibrationBuffer_X[idx]-offset_x)>TempNoise_X)
 80018f0:	4a65      	ldr	r2, [pc, #404]	; (8001a88 <I3G450D_loop+0x768>)
 80018f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018f4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80018f8:	461a      	mov	r2, r3
 80018fa:	4b67      	ldr	r3, [pc, #412]	; (8001a98 <I3G450D_loop+0x778>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	1ad2      	subs	r2, r2, r3
 8001900:	4b68      	ldr	r3, [pc, #416]	; (8001aa4 <I3G450D_loop+0x784>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	429a      	cmp	r2, r3
 8001906:	dd0a      	ble.n	800191e <I3G450D_loop+0x5fe>
									TempNoise_X=(int32_t)calibrationBuffer_X[idx]-offset_x;
 8001908:	4a5f      	ldr	r2, [pc, #380]	; (8001a88 <I3G450D_loop+0x768>)
 800190a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800190c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001910:	461a      	mov	r2, r3
 8001912:	4b61      	ldr	r3, [pc, #388]	; (8001a98 <I3G450D_loop+0x778>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	4a62      	ldr	r2, [pc, #392]	; (8001aa4 <I3G450D_loop+0x784>)
 800191a:	6013      	str	r3, [r2, #0]
 800191c:	e015      	b.n	800194a <I3G450D_loop+0x62a>
								else if(((int32_t)calibrationBuffer_X[idx]-offset_x)<-TempNoise_X)
 800191e:	4a5a      	ldr	r2, [pc, #360]	; (8001a88 <I3G450D_loop+0x768>)
 8001920:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001922:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001926:	461a      	mov	r2, r3
 8001928:	4b5b      	ldr	r3, [pc, #364]	; (8001a98 <I3G450D_loop+0x778>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	1ad2      	subs	r2, r2, r3
 800192e:	4b5d      	ldr	r3, [pc, #372]	; (8001aa4 <I3G450D_loop+0x784>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	425b      	negs	r3, r3
 8001934:	429a      	cmp	r2, r3
 8001936:	da08      	bge.n	800194a <I3G450D_loop+0x62a>
									TempNoise_X=-((int32_t)calibrationBuffer_X[idx]-offset_x);
 8001938:	4b57      	ldr	r3, [pc, #348]	; (8001a98 <I3G450D_loop+0x778>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4952      	ldr	r1, [pc, #328]	; (8001a88 <I3G450D_loop+0x768>)
 800193e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001940:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 8001944:	1a9b      	subs	r3, r3, r2
 8001946:	4a57      	ldr	r2, [pc, #348]	; (8001aa4 <I3G450D_loop+0x784>)
 8001948:	6013      	str	r3, [r2, #0]
								if(((int32_t)calibrationBuffer_Y[idx]-offset_y)>TempNoise_Y)
 800194a:	4a50      	ldr	r2, [pc, #320]	; (8001a8c <I3G450D_loop+0x76c>)
 800194c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800194e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001952:	461a      	mov	r2, r3
 8001954:	4b51      	ldr	r3, [pc, #324]	; (8001a9c <I3G450D_loop+0x77c>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	1ad2      	subs	r2, r2, r3
 800195a:	4b53      	ldr	r3, [pc, #332]	; (8001aa8 <I3G450D_loop+0x788>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	429a      	cmp	r2, r3
 8001960:	dd0a      	ble.n	8001978 <I3G450D_loop+0x658>
									TempNoise_Y=(int32_t)calibrationBuffer_Y[idx]-offset_y;
 8001962:	4a4a      	ldr	r2, [pc, #296]	; (8001a8c <I3G450D_loop+0x76c>)
 8001964:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001966:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800196a:	461a      	mov	r2, r3
 800196c:	4b4b      	ldr	r3, [pc, #300]	; (8001a9c <I3G450D_loop+0x77c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	4a4d      	ldr	r2, [pc, #308]	; (8001aa8 <I3G450D_loop+0x788>)
 8001974:	6013      	str	r3, [r2, #0]
 8001976:	e015      	b.n	80019a4 <I3G450D_loop+0x684>
								else if(((int32_t)calibrationBuffer_Y[idx]-offset_y)<-TempNoise_Y)
 8001978:	4a44      	ldr	r2, [pc, #272]	; (8001a8c <I3G450D_loop+0x76c>)
 800197a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800197c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001980:	461a      	mov	r2, r3
 8001982:	4b46      	ldr	r3, [pc, #280]	; (8001a9c <I3G450D_loop+0x77c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	1ad2      	subs	r2, r2, r3
 8001988:	4b47      	ldr	r3, [pc, #284]	; (8001aa8 <I3G450D_loop+0x788>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	425b      	negs	r3, r3
 800198e:	429a      	cmp	r2, r3
 8001990:	da08      	bge.n	80019a4 <I3G450D_loop+0x684>
									TempNoise_Y=-((int32_t)calibrationBuffer_Y[idx]-offset_y);
 8001992:	4b42      	ldr	r3, [pc, #264]	; (8001a9c <I3G450D_loop+0x77c>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	493d      	ldr	r1, [pc, #244]	; (8001a8c <I3G450D_loop+0x76c>)
 8001998:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800199a:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 800199e:	1a9b      	subs	r3, r3, r2
 80019a0:	4a41      	ldr	r2, [pc, #260]	; (8001aa8 <I3G450D_loop+0x788>)
 80019a2:	6013      	str	r3, [r2, #0]
								if(((int32_t)calibrationBuffer_Z[idx]-offset_z)>TempNoise_Z)
 80019a4:	4a3a      	ldr	r2, [pc, #232]	; (8001a90 <I3G450D_loop+0x770>)
 80019a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019a8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80019ac:	461a      	mov	r2, r3
 80019ae:	4b3c      	ldr	r3, [pc, #240]	; (8001aa0 <I3G450D_loop+0x780>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	1ad2      	subs	r2, r2, r3
 80019b4:	4b3d      	ldr	r3, [pc, #244]	; (8001aac <I3G450D_loop+0x78c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	dd0a      	ble.n	80019d2 <I3G450D_loop+0x6b2>
									TempNoise_Z=(int32_t)calibrationBuffer_Z[idx]-offset_z;
 80019bc:	4a34      	ldr	r2, [pc, #208]	; (8001a90 <I3G450D_loop+0x770>)
 80019be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019c0:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80019c4:	461a      	mov	r2, r3
 80019c6:	4b36      	ldr	r3, [pc, #216]	; (8001aa0 <I3G450D_loop+0x780>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	4a37      	ldr	r2, [pc, #220]	; (8001aac <I3G450D_loop+0x78c>)
 80019ce:	6013      	str	r3, [r2, #0]
 80019d0:	e015      	b.n	80019fe <I3G450D_loop+0x6de>
								else if(((int32_t)calibrationBuffer_Z[idx]-offset_z)<-TempNoise_Z)
 80019d2:	4a2f      	ldr	r2, [pc, #188]	; (8001a90 <I3G450D_loop+0x770>)
 80019d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019d6:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80019da:	461a      	mov	r2, r3
 80019dc:	4b30      	ldr	r3, [pc, #192]	; (8001aa0 <I3G450D_loop+0x780>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	1ad2      	subs	r2, r2, r3
 80019e2:	4b32      	ldr	r3, [pc, #200]	; (8001aac <I3G450D_loop+0x78c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	425b      	negs	r3, r3
 80019e8:	429a      	cmp	r2, r3
 80019ea:	da08      	bge.n	80019fe <I3G450D_loop+0x6de>
									TempNoise_Z=-((int32_t)calibrationBuffer_Z[idx]-offset_z);
 80019ec:	4b2c      	ldr	r3, [pc, #176]	; (8001aa0 <I3G450D_loop+0x780>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4927      	ldr	r1, [pc, #156]	; (8001a90 <I3G450D_loop+0x770>)
 80019f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80019f4:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 80019f8:	1a9b      	subs	r3, r3, r2
 80019fa:	4a2c      	ldr	r2, [pc, #176]	; (8001aac <I3G450D_loop+0x78c>)
 80019fc:	6013      	str	r3, [r2, #0]
							for(uint32_t idx=0;idx<CALIBRATION_BUFFER_LENGTH;idx++)
 80019fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a00:	3301      	adds	r3, #1
 8001a02:	64bb      	str	r3, [r7, #72]	; 0x48
 8001a04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a06:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001a0a:	f4ff af71 	bcc.w	80018f0 <I3G450D_loop+0x5d0>
							Noise_X=(float)TempNoise_X*L3GD20_SENSITIVITY;
 8001a0e:	4b25      	ldr	r3, [pc, #148]	; (8001aa4 <I3G450D_loop+0x784>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	ee07 3a90 	vmov	s15, r3
 8001a16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a1a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001ab0 <I3G450D_loop+0x790>
 8001a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a22:	4b24      	ldr	r3, [pc, #144]	; (8001ab4 <I3G450D_loop+0x794>)
 8001a24:	edc3 7a00 	vstr	s15, [r3]
							Noise_Y=(float)TempNoise_Y*L3GD20_SENSITIVITY;
 8001a28:	4b1f      	ldr	r3, [pc, #124]	; (8001aa8 <I3G450D_loop+0x788>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	ee07 3a90 	vmov	s15, r3
 8001a30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a34:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001ab0 <I3G450D_loop+0x790>
 8001a38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a3c:	4b1e      	ldr	r3, [pc, #120]	; (8001ab8 <I3G450D_loop+0x798>)
 8001a3e:	edc3 7a00 	vstr	s15, [r3]
							Noise_Z=(float)TempNoise_Z*L3GD20_SENSITIVITY;
 8001a42:	4b1a      	ldr	r3, [pc, #104]	; (8001aac <I3G450D_loop+0x78c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	ee07 3a90 	vmov	s15, r3
 8001a4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a4e:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001ab0 <I3G450D_loop+0x790>
 8001a52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a56:	4b19      	ldr	r3, [pc, #100]	; (8001abc <I3G450D_loop+0x79c>)
 8001a58:	edc3 7a00 	vstr	s15, [r3]
							currentcalistate=L3GD20_calibrated;
 8001a5c:	4b18      	ldr	r3, [pc, #96]	; (8001ac0 <I3G450D_loop+0x7a0>)
 8001a5e:	2202      	movs	r2, #2
 8001a60:	701a      	strb	r2, [r3, #0]
							break;
 8001a62:	e004      	b.n	8001a6e <I3G450D_loop+0x74e>
						break;
 8001a64:	bf00      	nop
 8001a66:	e002      	b.n	8001a6e <I3G450D_loop+0x74e>
						break;
 8001a68:	bf00      	nop
 8001a6a:	e000      	b.n	8001a6e <I3G450D_loop+0x74e>
						break;
 8001a6c:	bf00      	nop
			currentState=L3GD20_fisrt;
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <I3G450D_loop+0x7a4>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]
			dataReadyFlag=L3GD20_DATA_READY;
 8001a74:	4b14      	ldr	r3, [pc, #80]	; (8001ac8 <I3G450D_loop+0x7a8>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	701a      	strb	r2, [r3, #0]
			break;
 8001a7a:	e000      	b.n	8001a7e <I3G450D_loop+0x75e>
				break;
 8001a7c:	bf00      	nop

		}
}
 8001a7e:	bf00      	nop
 8001a80:	3760      	adds	r7, #96	; 0x60
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	2000022c 	.word	0x2000022c
 8001a8c:	200011cc 	.word	0x200011cc
 8001a90:	2000216c 	.word	0x2000216c
 8001a94:	66666667 	.word	0x66666667
 8001a98:	200001e4 	.word	0x200001e4
 8001a9c:	200001e8 	.word	0x200001e8
 8001aa0:	200001ec 	.word	0x200001ec
 8001aa4:	20000214 	.word	0x20000214
 8001aa8:	20000218 	.word	0x20000218
 8001aac:	2000021c 	.word	0x2000021c
 8001ab0:	3d8f5c29 	.word	0x3d8f5c29
 8001ab4:	200001f0 	.word	0x200001f0
 8001ab8:	200001f4 	.word	0x200001f4
 8001abc:	200001f8 	.word	0x200001f8
 8001ac0:	200001d4 	.word	0x200001d4
 8001ac4:	200001d5 	.word	0x200001d5
 8001ac8:	20000000 	.word	0x20000000

08001acc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ad0:	f000 ffb6 	bl	8002a40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ad4:	f000 f830 	bl	8001b38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ad8:	f000 fa2c 	bl	8001f34 <MX_GPIO_Init>
  MX_CRC_Init();
 8001adc:	f000 f896 	bl	8001c0c <MX_CRC_Init>
  MX_FMC_Init();
 8001ae0:	f000 f9d8 	bl	8001e94 <MX_FMC_Init>
  MX_SPI5_Init();
 8001ae4:	f000 f926 	bl	8001d34 <MX_SPI5_Init>
  MX_TIM1_Init();
 8001ae8:	f000 f95a 	bl	8001da0 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001aec:	f000 f9a8 	bl	8001e40 <MX_USART1_UART_Init>
  MX_USB_HOST_Init();
 8001af0:	f00b f9b4 	bl	800ce5c <MX_USB_HOST_Init>
  MX_FATFS_Init();
 8001af4:	f008 f83e 	bl	8009b74 <MX_FATFS_Init>
  MX_I2C1_Init();
 8001af8:	f000 f89c 	bl	8001c34 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001afc:	f000 f8da 	bl	8001cb4 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  I3G450D_Init(&hspi5);
 8001b00:	480a      	ldr	r0, [pc, #40]	; (8001b2c <main+0x60>)
 8001b02:	f7ff fb45 	bl	8001190 <I3G450D_Init>
  Lis3dhInit(&hi2c3);
 8001b06:	480a      	ldr	r0, [pc, #40]	; (8001b30 <main+0x64>)
 8001b08:	f7ff fa46 	bl	8000f98 <Lis3dhInit>
  RetargetInit(&huart1);
 8001b0c:	4809      	ldr	r0, [pc, #36]	; (8001b34 <main+0x68>)
 8001b0e:	f000 fbd9 	bl	80022c4 <RetargetInit>
  ConsoleInit(&huart1);
 8001b12:	4808      	ldr	r0, [pc, #32]	; (8001b34 <main+0x68>)
 8001b14:	f7fe fde8 	bl	80006e8 <ConsoleInit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001b18:	f00b f9c6 	bl	800cea8 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    ConsoleProcess();
 8001b1c:	f7fe fe14 	bl	8000748 <ConsoleProcess>
   I3G450D_loop();
 8001b20:	f7ff fbfe 	bl	8001320 <I3G450D_loop>
   Lis3dhGetAcc();
 8001b24:	f7ff fac0 	bl	80010a8 <Lis3dhGetAcc>
    MX_USB_HOST_Process();
 8001b28:	e7f6      	b.n	8001b18 <main+0x4c>
 8001b2a:	bf00      	nop
 8001b2c:	200031cc 	.word	0x200031cc
 8001b30:	20003178 	.word	0x20003178
 8001b34:	2000326c 	.word	0x2000326c

08001b38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b094      	sub	sp, #80	; 0x50
 8001b3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b3e:	f107 0320 	add.w	r3, r7, #32
 8001b42:	2230      	movs	r2, #48	; 0x30
 8001b44:	2100      	movs	r1, #0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f00b fd12 	bl	800d570 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b4c:	f107 030c 	add.w	r3, r7, #12
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
 8001b56:	609a      	str	r2, [r3, #8]
 8001b58:	60da      	str	r2, [r3, #12]
 8001b5a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60bb      	str	r3, [r7, #8]
 8001b60:	4b28      	ldr	r3, [pc, #160]	; (8001c04 <SystemClock_Config+0xcc>)
 8001b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b64:	4a27      	ldr	r2, [pc, #156]	; (8001c04 <SystemClock_Config+0xcc>)
 8001b66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b6a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b6c:	4b25      	ldr	r3, [pc, #148]	; (8001c04 <SystemClock_Config+0xcc>)
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b74:	60bb      	str	r3, [r7, #8]
 8001b76:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b78:	2300      	movs	r3, #0
 8001b7a:	607b      	str	r3, [r7, #4]
 8001b7c:	4b22      	ldr	r3, [pc, #136]	; (8001c08 <SystemClock_Config+0xd0>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b84:	4a20      	ldr	r2, [pc, #128]	; (8001c08 <SystemClock_Config+0xd0>)
 8001b86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b8a:	6013      	str	r3, [r2, #0]
 8001b8c:	4b1e      	ldr	r3, [pc, #120]	; (8001c08 <SystemClock_Config+0xd0>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b94:	607b      	str	r3, [r7, #4]
 8001b96:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ba0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ba6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001baa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001bac:	2304      	movs	r3, #4
 8001bae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001bb0:	2348      	movs	r3, #72	; 0x48
 8001bb2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bbc:	f107 0320 	add.w	r3, r7, #32
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f004 f8d1 	bl	8005d68 <HAL_RCC_OscConfig>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001bcc:	f000 fb74 	bl	80022b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bd0:	230f      	movs	r3, #15
 8001bd2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001be0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001be6:	f107 030c 	add.w	r3, r7, #12
 8001bea:	2102      	movs	r1, #2
 8001bec:	4618      	mov	r0, r3
 8001bee:	f004 fb33 	bl	8006258 <HAL_RCC_ClockConfig>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001bf8:	f000 fb5e 	bl	80022b8 <Error_Handler>
  }
}
 8001bfc:	bf00      	nop
 8001bfe:	3750      	adds	r7, #80	; 0x50
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40007000 	.word	0x40007000

08001c0c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001c10:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <MX_CRC_Init+0x20>)
 8001c12:	4a07      	ldr	r2, [pc, #28]	; (8001c30 <MX_CRC_Init+0x24>)
 8001c14:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001c16:	4805      	ldr	r0, [pc, #20]	; (8001c2c <MX_CRC_Init+0x20>)
 8001c18:	f001 f8b9 	bl	8002d8e <HAL_CRC_Init>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001c22:	f000 fb49 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001c26:	bf00      	nop
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	2000311c 	.word	0x2000311c
 8001c30:	40023000 	.word	0x40023000

08001c34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c38:	4b1b      	ldr	r3, [pc, #108]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c3a:	4a1c      	ldr	r2, [pc, #112]	; (8001cac <MX_I2C1_Init+0x78>)
 8001c3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c3e:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c40:	4a1b      	ldr	r2, [pc, #108]	; (8001cb0 <MX_I2C1_Init+0x7c>)
 8001c42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c44:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c58:	4b13      	ldr	r3, [pc, #76]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c5e:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c64:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c6a:	4b0f      	ldr	r3, [pc, #60]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c70:	480d      	ldr	r0, [pc, #52]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c72:	f002 ff3b 	bl	8004aec <HAL_I2C_Init>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c7c:	f000 fb1c 	bl	80022b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c80:	2100      	movs	r1, #0
 8001c82:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c84:	f003 fff5 	bl	8005c72 <HAL_I2CEx_ConfigAnalogFilter>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d001      	beq.n	8001c92 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001c8e:	f000 fb13 	bl	80022b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c92:	2100      	movs	r1, #0
 8001c94:	4804      	ldr	r0, [pc, #16]	; (8001ca8 <MX_I2C1_Init+0x74>)
 8001c96:	f004 f828 	bl	8005cea <HAL_I2CEx_ConfigDigitalFilter>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001ca0:	f000 fb0a 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ca4:	bf00      	nop
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20003124 	.word	0x20003124
 8001cac:	40005400 	.word	0x40005400
 8001cb0:	000186a0 	.word	0x000186a0

08001cb4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001cb8:	4b1b      	ldr	r3, [pc, #108]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001cba:	4a1c      	ldr	r2, [pc, #112]	; (8001d2c <MX_I2C3_Init+0x78>)
 8001cbc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001cbe:	4b1a      	ldr	r3, [pc, #104]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001cc0:	4a1b      	ldr	r2, [pc, #108]	; (8001d30 <MX_I2C3_Init+0x7c>)
 8001cc2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cc4:	4b18      	ldr	r3, [pc, #96]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001cca:	4b17      	ldr	r3, [pc, #92]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cd0:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001cd2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001cd6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cd8:	4b13      	ldr	r3, [pc, #76]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001cde:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ce4:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cea:	4b0f      	ldr	r3, [pc, #60]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001cf0:	480d      	ldr	r0, [pc, #52]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001cf2:	f002 fefb 	bl	8004aec <HAL_I2C_Init>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001cfc:	f000 fadc 	bl	80022b8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d00:	2100      	movs	r1, #0
 8001d02:	4809      	ldr	r0, [pc, #36]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001d04:	f003 ffb5 	bl	8005c72 <HAL_I2CEx_ConfigAnalogFilter>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001d0e:	f000 fad3 	bl	80022b8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001d12:	2100      	movs	r1, #0
 8001d14:	4804      	ldr	r0, [pc, #16]	; (8001d28 <MX_I2C3_Init+0x74>)
 8001d16:	f003 ffe8 	bl	8005cea <HAL_I2CEx_ConfigDigitalFilter>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001d20:	f000 faca 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	20003178 	.word	0x20003178
 8001d2c:	40005c00 	.word	0x40005c00
 8001d30:	000186a0 	.word	0x000186a0

08001d34 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001d38:	4b17      	ldr	r3, [pc, #92]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d3a:	4a18      	ldr	r2, [pc, #96]	; (8001d9c <MX_SPI5_Init+0x68>)
 8001d3c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001d3e:	4b16      	ldr	r3, [pc, #88]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d44:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001d46:	4b14      	ldr	r3, [pc, #80]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d4c:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d52:	4b11      	ldr	r3, [pc, #68]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d58:	4b0f      	ldr	r3, [pc, #60]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d64:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d66:	4b0c      	ldr	r3, [pc, #48]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d68:	2218      	movs	r2, #24
 8001d6a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d6c:	4b0a      	ldr	r3, [pc, #40]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d72:	4b09      	ldr	r3, [pc, #36]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d78:	4b07      	ldr	r3, [pc, #28]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001d7e:	4b06      	ldr	r3, [pc, #24]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d80:	220a      	movs	r2, #10
 8001d82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001d84:	4804      	ldr	r0, [pc, #16]	; (8001d98 <MX_SPI5_Init+0x64>)
 8001d86:	f004 fcbb 	bl	8006700 <HAL_SPI_Init>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001d90:	f000 fa92 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	200031cc 	.word	0x200031cc
 8001d9c:	40015000 	.word	0x40015000

08001da0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b086      	sub	sp, #24
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001da6:	f107 0308 	add.w	r3, r7, #8
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	605a      	str	r2, [r3, #4]
 8001db0:	609a      	str	r2, [r3, #8]
 8001db2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001db4:	463b      	mov	r3, r7
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001dbc:	4b1e      	ldr	r3, [pc, #120]	; (8001e38 <MX_TIM1_Init+0x98>)
 8001dbe:	4a1f      	ldr	r2, [pc, #124]	; (8001e3c <MX_TIM1_Init+0x9c>)
 8001dc0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001dc2:	4b1d      	ldr	r3, [pc, #116]	; (8001e38 <MX_TIM1_Init+0x98>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc8:	4b1b      	ldr	r3, [pc, #108]	; (8001e38 <MX_TIM1_Init+0x98>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001dce:	4b1a      	ldr	r3, [pc, #104]	; (8001e38 <MX_TIM1_Init+0x98>)
 8001dd0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001dd4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd6:	4b18      	ldr	r3, [pc, #96]	; (8001e38 <MX_TIM1_Init+0x98>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ddc:	4b16      	ldr	r3, [pc, #88]	; (8001e38 <MX_TIM1_Init+0x98>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001de2:	4b15      	ldr	r3, [pc, #84]	; (8001e38 <MX_TIM1_Init+0x98>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001de8:	4813      	ldr	r0, [pc, #76]	; (8001e38 <MX_TIM1_Init+0x98>)
 8001dea:	f005 fa31 	bl	8007250 <HAL_TIM_Base_Init>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001df4:	f000 fa60 	bl	80022b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001df8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dfc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001dfe:	f107 0308 	add.w	r3, r7, #8
 8001e02:	4619      	mov	r1, r3
 8001e04:	480c      	ldr	r0, [pc, #48]	; (8001e38 <MX_TIM1_Init+0x98>)
 8001e06:	f005 fa72 	bl	80072ee <HAL_TIM_ConfigClockSource>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001e10:	f000 fa52 	bl	80022b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e14:	2300      	movs	r3, #0
 8001e16:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e1c:	463b      	mov	r3, r7
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4805      	ldr	r0, [pc, #20]	; (8001e38 <MX_TIM1_Init+0x98>)
 8001e22:	f005 fc65 	bl	80076f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001e2c:	f000 fa44 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001e30:	bf00      	nop
 8001e32:	3718      	adds	r7, #24
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	20003224 	.word	0x20003224
 8001e3c:	40010000 	.word	0x40010000

08001e40 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e44:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <MX_USART1_UART_Init+0x4c>)
 8001e46:	4a12      	ldr	r2, [pc, #72]	; (8001e90 <MX_USART1_UART_Init+0x50>)
 8001e48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e4a:	4b10      	ldr	r3, [pc, #64]	; (8001e8c <MX_USART1_UART_Init+0x4c>)
 8001e4c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e52:	4b0e      	ldr	r3, [pc, #56]	; (8001e8c <MX_USART1_UART_Init+0x4c>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e58:	4b0c      	ldr	r3, [pc, #48]	; (8001e8c <MX_USART1_UART_Init+0x4c>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <MX_USART1_UART_Init+0x4c>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e64:	4b09      	ldr	r3, [pc, #36]	; (8001e8c <MX_USART1_UART_Init+0x4c>)
 8001e66:	220c      	movs	r2, #12
 8001e68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e6a:	4b08      	ldr	r3, [pc, #32]	; (8001e8c <MX_USART1_UART_Init+0x4c>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e70:	4b06      	ldr	r3, [pc, #24]	; (8001e8c <MX_USART1_UART_Init+0x4c>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e76:	4805      	ldr	r0, [pc, #20]	; (8001e8c <MX_USART1_UART_Init+0x4c>)
 8001e78:	f005 fcb6 	bl	80077e8 <HAL_UART_Init>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e82:	f000 fa19 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	2000326c 	.word	0x2000326c
 8001e90:	40011000 	.word	0x40011000

08001e94 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b088      	sub	sp, #32
 8001e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001e9a:	1d3b      	adds	r3, r7, #4
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
 8001ea6:	611a      	str	r2, [r3, #16]
 8001ea8:	615a      	str	r2, [r3, #20]
 8001eaa:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001eac:	4b1f      	ldr	r3, [pc, #124]	; (8001f2c <MX_FMC_Init+0x98>)
 8001eae:	4a20      	ldr	r2, [pc, #128]	; (8001f30 <MX_FMC_Init+0x9c>)
 8001eb0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8001eb2:	4b1e      	ldr	r3, [pc, #120]	; (8001f2c <MX_FMC_Init+0x98>)
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001eb8:	4b1c      	ldr	r3, [pc, #112]	; (8001f2c <MX_FMC_Init+0x98>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001ebe:	4b1b      	ldr	r3, [pc, #108]	; (8001f2c <MX_FMC_Init+0x98>)
 8001ec0:	2204      	movs	r2, #4
 8001ec2:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001ec4:	4b19      	ldr	r3, [pc, #100]	; (8001f2c <MX_FMC_Init+0x98>)
 8001ec6:	2210      	movs	r2, #16
 8001ec8:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001eca:	4b18      	ldr	r3, [pc, #96]	; (8001f2c <MX_FMC_Init+0x98>)
 8001ecc:	2240      	movs	r2, #64	; 0x40
 8001ece:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001ed0:	4b16      	ldr	r3, [pc, #88]	; (8001f2c <MX_FMC_Init+0x98>)
 8001ed2:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001ed6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001ed8:	4b14      	ldr	r3, [pc, #80]	; (8001f2c <MX_FMC_Init+0x98>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001ede:	4b13      	ldr	r3, [pc, #76]	; (8001f2c <MX_FMC_Init+0x98>)
 8001ee0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ee4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001ee6:	4b11      	ldr	r3, [pc, #68]	; (8001f2c <MX_FMC_Init+0x98>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8001eec:	4b0f      	ldr	r3, [pc, #60]	; (8001f2c <MX_FMC_Init+0x98>)
 8001eee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ef2:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001ef8:	2307      	movs	r3, #7
 8001efa:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001efc:	2304      	movs	r3, #4
 8001efe:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001f00:	2307      	movs	r3, #7
 8001f02:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001f04:	2303      	movs	r3, #3
 8001f06:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001f10:	1d3b      	adds	r3, r7, #4
 8001f12:	4619      	mov	r1, r3
 8001f14:	4805      	ldr	r0, [pc, #20]	; (8001f2c <MX_FMC_Init+0x98>)
 8001f16:	f004 fbbf 	bl	8006698 <HAL_SDRAM_Init>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001f20:	f000 f9ca 	bl	80022b8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001f24:	bf00      	nop
 8001f26:	3720      	adds	r7, #32
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	200032b0 	.word	0x200032b0
 8001f30:	a0000140 	.word	0xa0000140

08001f34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b08e      	sub	sp, #56	; 0x38
 8001f38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f3e:	2200      	movs	r2, #0
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	605a      	str	r2, [r3, #4]
 8001f44:	609a      	str	r2, [r3, #8]
 8001f46:	60da      	str	r2, [r3, #12]
 8001f48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	623b      	str	r3, [r7, #32]
 8001f4e:	4bb2      	ldr	r3, [pc, #712]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	4ab1      	ldr	r2, [pc, #708]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001f54:	f043 0304 	orr.w	r3, r3, #4
 8001f58:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5a:	4baf      	ldr	r3, [pc, #700]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	f003 0304 	and.w	r3, r3, #4
 8001f62:	623b      	str	r3, [r7, #32]
 8001f64:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	61fb      	str	r3, [r7, #28]
 8001f6a:	4bab      	ldr	r3, [pc, #684]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	4aaa      	ldr	r2, [pc, #680]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001f70:	f043 0320 	orr.w	r3, r3, #32
 8001f74:	6313      	str	r3, [r2, #48]	; 0x30
 8001f76:	4ba8      	ldr	r3, [pc, #672]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	f003 0320 	and.w	r3, r3, #32
 8001f7e:	61fb      	str	r3, [r7, #28]
 8001f80:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	61bb      	str	r3, [r7, #24]
 8001f86:	4ba4      	ldr	r3, [pc, #656]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	4aa3      	ldr	r2, [pc, #652]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001f8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f90:	6313      	str	r3, [r2, #48]	; 0x30
 8001f92:	4ba1      	ldr	r3, [pc, #644]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f9a:	61bb      	str	r3, [r7, #24]
 8001f9c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	4b9d      	ldr	r3, [pc, #628]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	4a9c      	ldr	r2, [pc, #624]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6313      	str	r3, [r2, #48]	; 0x30
 8001fae:	4b9a      	ldr	r3, [pc, #616]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fba:	2300      	movs	r3, #0
 8001fbc:	613b      	str	r3, [r7, #16]
 8001fbe:	4b96      	ldr	r3, [pc, #600]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	4a95      	ldr	r2, [pc, #596]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001fc4:	f043 0302 	orr.w	r3, r3, #2
 8001fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fca:	4b93      	ldr	r3, [pc, #588]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	613b      	str	r3, [r7, #16]
 8001fd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	60fb      	str	r3, [r7, #12]
 8001fda:	4b8f      	ldr	r3, [pc, #572]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	4a8e      	ldr	r2, [pc, #568]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001fe0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe6:	4b8c      	ldr	r3, [pc, #560]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fee:	60fb      	str	r3, [r7, #12]
 8001ff0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60bb      	str	r3, [r7, #8]
 8001ff6:	4b88      	ldr	r3, [pc, #544]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	4a87      	ldr	r2, [pc, #540]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8001ffc:	f043 0310 	orr.w	r3, r3, #16
 8002000:	6313      	str	r3, [r2, #48]	; 0x30
 8002002:	4b85      	ldr	r3, [pc, #532]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8002004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002006:	f003 0310 	and.w	r3, r3, #16
 800200a:	60bb      	str	r3, [r7, #8]
 800200c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
 8002012:	4b81      	ldr	r3, [pc, #516]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002016:	4a80      	ldr	r2, [pc, #512]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8002018:	f043 0308 	orr.w	r3, r3, #8
 800201c:	6313      	str	r3, [r2, #48]	; 0x30
 800201e:	4b7e      	ldr	r3, [pc, #504]	; (8002218 <MX_GPIO_Init+0x2e4>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	607b      	str	r3, [r7, #4]
 8002028:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 800202a:	2200      	movs	r2, #0
 800202c:	2116      	movs	r1, #22
 800202e:	487b      	ldr	r0, [pc, #492]	; (800221c <MX_GPIO_Init+0x2e8>)
 8002030:	f001 f920 	bl	8003274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8002034:	2200      	movs	r2, #0
 8002036:	2180      	movs	r1, #128	; 0x80
 8002038:	4879      	ldr	r0, [pc, #484]	; (8002220 <MX_GPIO_Init+0x2ec>)
 800203a:	f001 f91b 	bl	8003274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800203e:	2200      	movs	r2, #0
 8002040:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8002044:	4877      	ldr	r0, [pc, #476]	; (8002224 <MX_GPIO_Init+0x2f0>)
 8002046:	f001 f915 	bl	8003274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 800204a:	2200      	movs	r2, #0
 800204c:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8002050:	4875      	ldr	r0, [pc, #468]	; (8002228 <MX_GPIO_Init+0x2f4>)
 8002052:	f001 f90f 	bl	8003274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8002056:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800205a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205c:	2302      	movs	r3, #2
 800205e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002064:	2300      	movs	r3, #0
 8002066:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002068:	230e      	movs	r3, #14
 800206a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800206c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002070:	4619      	mov	r1, r3
 8002072:	486e      	ldr	r0, [pc, #440]	; (800222c <MX_GPIO_Init+0x2f8>)
 8002074:	f000 ff3a 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8002078:	2316      	movs	r3, #22
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800207c:	2301      	movs	r3, #1
 800207e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002080:	2300      	movs	r3, #0
 8002082:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002084:	2300      	movs	r3, #0
 8002086:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002088:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800208c:	4619      	mov	r1, r3
 800208e:	4863      	ldr	r0, [pc, #396]	; (800221c <MX_GPIO_Init+0x2e8>)
 8002090:	f000 ff2c 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002094:	2301      	movs	r3, #1
 8002096:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002098:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800209c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209e:	2300      	movs	r3, #0
 80020a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020a6:	4619      	mov	r1, r3
 80020a8:	485d      	ldr	r0, [pc, #372]	; (8002220 <MX_GPIO_Init+0x2ec>)
 80020aa:	f000 ff1f 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80020ae:	f248 0306 	movw	r3, #32774	; 0x8006
 80020b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80020b4:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80020b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ba:	2300      	movs	r3, #0
 80020bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020c2:	4619      	mov	r1, r3
 80020c4:	4856      	ldr	r0, [pc, #344]	; (8002220 <MX_GPIO_Init+0x2ec>)
 80020c6:	f000 ff11 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin;
 80020ca:	2358      	movs	r3, #88	; 0x58
 80020cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d6:	2300      	movs	r3, #0
 80020d8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80020da:	230e      	movs	r3, #14
 80020dc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020e2:	4619      	mov	r1, r3
 80020e4:	484e      	ldr	r0, [pc, #312]	; (8002220 <MX_GPIO_Init+0x2ec>)
 80020e6:	f000 ff01 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80020ea:	2380      	movs	r3, #128	; 0x80
 80020ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ee:	2301      	movs	r3, #1
 80020f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f6:	2300      	movs	r3, #0
 80020f8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80020fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020fe:	4619      	mov	r1, r3
 8002100:	4847      	ldr	r0, [pc, #284]	; (8002220 <MX_GPIO_Init+0x2ec>)
 8002102:	f000 fef3 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8002106:	2320      	movs	r3, #32
 8002108:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800210a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800210e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002110:	2300      	movs	r3, #0
 8002112:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8002114:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002118:	4619      	mov	r1, r3
 800211a:	4840      	ldr	r0, [pc, #256]	; (800221c <MX_GPIO_Init+0x2e8>)
 800211c:	f000 fee6 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8002120:	2303      	movs	r3, #3
 8002122:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2300      	movs	r3, #0
 800212e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002130:	2309      	movs	r3, #9
 8002132:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002134:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002138:	4619      	mov	r1, r3
 800213a:	483d      	ldr	r0, [pc, #244]	; (8002230 <MX_GPIO_Init+0x2fc>)
 800213c:	f000 fed6 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002140:	2304      	movs	r3, #4
 8002142:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002144:	2300      	movs	r3, #0
 8002146:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002148:	2300      	movs	r3, #0
 800214a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800214c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002150:	4619      	mov	r1, r3
 8002152:	4837      	ldr	r0, [pc, #220]	; (8002230 <MX_GPIO_Init+0x2fc>)
 8002154:	f000 feca 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin;
 8002158:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215e:	2302      	movs	r3, #2
 8002160:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002166:	2300      	movs	r3, #0
 8002168:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800216a:	230e      	movs	r3, #14
 800216c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800216e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002172:	4619      	mov	r1, r3
 8002174:	482e      	ldr	r0, [pc, #184]	; (8002230 <MX_GPIO_Init+0x2fc>)
 8002176:	f000 feb9 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 800217a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800217e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002180:	2300      	movs	r3, #0
 8002182:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002184:	2300      	movs	r3, #0
 8002186:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8002188:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800218c:	4619      	mov	r1, r3
 800218e:	4825      	ldr	r0, [pc, #148]	; (8002224 <MX_GPIO_Init+0x2f0>)
 8002190:	f000 feac 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8002194:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002198:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800219a:	2301      	movs	r3, #1
 800219c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219e:	2300      	movs	r3, #0
 80021a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021a2:	2300      	movs	r3, #0
 80021a4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021aa:	4619      	mov	r1, r3
 80021ac:	481d      	ldr	r0, [pc, #116]	; (8002224 <MX_GPIO_Init+0x2f0>)
 80021ae:	f000 fe9d 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin;
 80021b2:	23c0      	movs	r3, #192	; 0xc0
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b6:	2302      	movs	r3, #2
 80021b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ba:	2300      	movs	r3, #0
 80021bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021be:	2300      	movs	r3, #0
 80021c0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021c2:	230e      	movs	r3, #14
 80021c4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021ca:	4619      	mov	r1, r3
 80021cc:	4816      	ldr	r0, [pc, #88]	; (8002228 <MX_GPIO_Init+0x2f4>)
 80021ce:	f000 fe8d 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 80021d2:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 80021d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d8:	2302      	movs	r3, #2
 80021da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e0:	2300      	movs	r3, #0
 80021e2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021e4:	230e      	movs	r3, #14
 80021e6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021ec:	4619      	mov	r1, r3
 80021ee:	480b      	ldr	r0, [pc, #44]	; (800221c <MX_GPIO_Init+0x2e8>)
 80021f0:	f000 fe7c 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pins : G7_Pin B2_Pin */
  GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80021f4:	2348      	movs	r3, #72	; 0x48
 80021f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f8:	2302      	movs	r3, #2
 80021fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002200:	2300      	movs	r3, #0
 8002202:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002204:	230e      	movs	r3, #14
 8002206:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002208:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800220c:	4619      	mov	r1, r3
 800220e:	4805      	ldr	r0, [pc, #20]	; (8002224 <MX_GPIO_Init+0x2f0>)
 8002210:	f000 fe6c 	bl	8002eec <HAL_GPIO_Init>
 8002214:	e00e      	b.n	8002234 <MX_GPIO_Init+0x300>
 8002216:	bf00      	nop
 8002218:	40023800 	.word	0x40023800
 800221c:	40020800 	.word	0x40020800
 8002220:	40020000 	.word	0x40020000
 8002224:	40020c00 	.word	0x40020c00
 8002228:	40021800 	.word	0x40021800
 800222c:	40021400 	.word	0x40021400
 8002230:	40020400 	.word	0x40020400

  /*Configure GPIO pin : G3_Pin */
  GPIO_InitStruct.Pin = G3_Pin;
 8002234:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002238:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223a:	2302      	movs	r3, #2
 800223c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223e:	2300      	movs	r3, #0
 8002240:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002242:	2300      	movs	r3, #0
 8002244:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002246:	2309      	movs	r3, #9
 8002248:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(G3_GPIO_Port, &GPIO_InitStruct);
 800224a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800224e:	4619      	mov	r1, r3
 8002250:	480e      	ldr	r0, [pc, #56]	; (800228c <MX_GPIO_Init+0x358>)
 8002252:	f000 fe4b 	bl	8002eec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8002256:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800225a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225c:	2301      	movs	r3, #1
 800225e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002260:	2300      	movs	r3, #0
 8002262:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002264:	2300      	movs	r3, #0
 8002266:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002268:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800226c:	4619      	mov	r1, r3
 800226e:	4807      	ldr	r0, [pc, #28]	; (800228c <MX_GPIO_Init+0x358>)
 8002270:	f000 fe3c 	bl	8002eec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002274:	2200      	movs	r2, #0
 8002276:	2100      	movs	r1, #0
 8002278:	2006      	movs	r0, #6
 800227a:	f000 fd52 	bl	8002d22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800227e:	2006      	movs	r0, #6
 8002280:	f000 fd6b 	bl	8002d5a <HAL_NVIC_EnableIRQ>

}
 8002284:	bf00      	nop
 8002286:	3738      	adds	r7, #56	; 0x38
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40021800 	.word	0x40021800

08002290 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	80fb      	strh	r3, [r7, #6]
	uint16_t userButtonPin = GPIO_PIN_0;
 800229a:	2301      	movs	r3, #1
 800229c:	81fb      	strh	r3, [r7, #14]
	GPIO_TypeDef *userButtonPort = GPIOA;
 800229e:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <HAL_GPIO_EXTI_Callback+0x24>)
 80022a0:	60bb      	str	r3, [r7, #8]

	// make sure we are  using the right pin for the user button.



	if(HAL_GPIO_ReadPin (userButtonPort, userButtonPin)==GPIO_PIN_SET){
 80022a2:	89fb      	ldrh	r3, [r7, #14]
 80022a4:	4619      	mov	r1, r3
 80022a6:	68b8      	ldr	r0, [r7, #8]
 80022a8:	f000 ffcc 	bl	8003244 <HAL_GPIO_ReadPin>

		//buttonPressed = 1;
	}

}
 80022ac:	bf00      	nop
 80022ae:	3710      	adds	r7, #16
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	40020000 	.word	0x40020000

080022b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022bc:	b672      	cpsid	i
}
 80022be:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022c0:	e7fe      	b.n	80022c0 <Error_Handler+0x8>
	...

080022c4 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80022cc:	4a07      	ldr	r2, [pc, #28]	; (80022ec <RetargetInit+0x28>)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80022d2:	4b07      	ldr	r3, [pc, #28]	; (80022f0 <RetargetInit+0x2c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	6898      	ldr	r0, [r3, #8]
 80022d8:	2300      	movs	r3, #0
 80022da:	2202      	movs	r2, #2
 80022dc:	2100      	movs	r1, #0
 80022de:	f00b fa57 	bl	800d790 <setvbuf>
}
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	200032e4 	.word	0x200032e4
 80022f0:	20000030 	.word	0x20000030

080022f4 <_isatty>:

int _isatty(int fd) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	db04      	blt.n	800230c <_isatty+0x18>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2b02      	cmp	r3, #2
 8002306:	dc01      	bgt.n	800230c <_isatty+0x18>
    return 1;
 8002308:	2301      	movs	r3, #1
 800230a:	e005      	b.n	8002318 <_isatty+0x24>

  errno = EBADF;
 800230c:	f00b f8e8 	bl	800d4e0 <__errno>
 8002310:	4603      	mov	r3, r0
 8002312:	2209      	movs	r2, #9
 8002314:	601a      	str	r2, [r3, #0]
  return 0;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <_write>:

int _write(int fd, char* ptr, int len) {
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d002      	beq.n	8002338 <_write+0x18>
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2b02      	cmp	r3, #2
 8002336:	d111      	bne.n	800235c <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8002338:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <_write+0x54>)
 800233a:	6818      	ldr	r0, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	b29a      	uxth	r2, r3
 8002340:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002344:	68b9      	ldr	r1, [r7, #8]
 8002346:	f005 fa9c 	bl	8007882 <HAL_UART_Transmit>
 800234a:	4603      	mov	r3, r0
 800234c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800234e:	7dfb      	ldrb	r3, [r7, #23]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d101      	bne.n	8002358 <_write+0x38>
      return len;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	e008      	b.n	800236a <_write+0x4a>
    else
      return EIO;
 8002358:	2305      	movs	r3, #5
 800235a:	e006      	b.n	800236a <_write+0x4a>
  }
  errno = EBADF;
 800235c:	f00b f8c0 	bl	800d4e0 <__errno>
 8002360:	4603      	mov	r3, r0
 8002362:	2209      	movs	r2, #9
 8002364:	601a      	str	r2, [r3, #0]
  return -1;
 8002366:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800236a:	4618      	mov	r0, r3
 800236c:	3718      	adds	r7, #24
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	200032e4 	.word	0x200032e4

08002378 <_close>:

int _close(int fd) {
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	db04      	blt.n	8002390 <_close+0x18>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2b02      	cmp	r3, #2
 800238a:	dc01      	bgt.n	8002390 <_close+0x18>
    return 0;
 800238c:	2300      	movs	r3, #0
 800238e:	e006      	b.n	800239e <_close+0x26>

  errno = EBADF;
 8002390:	f00b f8a6 	bl	800d4e0 <__errno>
 8002394:	4603      	mov	r3, r0
 8002396:	2209      	movs	r2, #9
 8002398:	601a      	str	r2, [r3, #0]
  return -1;
 800239a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b084      	sub	sp, #16
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80023b2:	f00b f895 	bl	800d4e0 <__errno>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2209      	movs	r2, #9
 80023ba:	601a      	str	r2, [r3, #0]
  return -1;
 80023bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3710      	adds	r7, #16
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <_read>:

int _read(int fd, char* ptr, int len) {
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d110      	bne.n	80023fc <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80023da:	4b0e      	ldr	r3, [pc, #56]	; (8002414 <_read+0x4c>)
 80023dc:	6818      	ldr	r0, [r3, #0]
 80023de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023e2:	2201      	movs	r2, #1
 80023e4:	68b9      	ldr	r1, [r7, #8]
 80023e6:	f005 fade 	bl	80079a6 <HAL_UART_Receive>
 80023ea:	4603      	mov	r3, r0
 80023ec:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80023ee:	7dfb      	ldrb	r3, [r7, #23]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <_read+0x30>
      return 1;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e008      	b.n	800240a <_read+0x42>
    else
      return EIO;
 80023f8:	2305      	movs	r3, #5
 80023fa:	e006      	b.n	800240a <_read+0x42>
  }
  errno = EBADF;
 80023fc:	f00b f870 	bl	800d4e0 <__errno>
 8002400:	4603      	mov	r3, r0
 8002402:	2209      	movs	r2, #9
 8002404:	601a      	str	r2, [r3, #0]
  return -1;
 8002406:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800240a:	4618      	mov	r0, r3
 800240c:	3718      	adds	r7, #24
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	200032e4 	.word	0x200032e4

08002418 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b00      	cmp	r3, #0
 8002426:	db08      	blt.n	800243a <_fstat+0x22>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2b02      	cmp	r3, #2
 800242c:	dc05      	bgt.n	800243a <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002434:	605a      	str	r2, [r3, #4]
    return 0;
 8002436:	2300      	movs	r3, #0
 8002438:	e005      	b.n	8002446 <_fstat+0x2e>
  }

  errno = EBADF;
 800243a:	f00b f851 	bl	800d4e0 <__errno>
 800243e:	4603      	mov	r3, r0
 8002440:	2209      	movs	r2, #9
 8002442:	601a      	str	r2, [r3, #0]
  return 0;
 8002444:	2300      	movs	r3, #0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
	...

08002450 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	607b      	str	r3, [r7, #4]
 800245a:	4b10      	ldr	r3, [pc, #64]	; (800249c <HAL_MspInit+0x4c>)
 800245c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245e:	4a0f      	ldr	r2, [pc, #60]	; (800249c <HAL_MspInit+0x4c>)
 8002460:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002464:	6453      	str	r3, [r2, #68]	; 0x44
 8002466:	4b0d      	ldr	r3, [pc, #52]	; (800249c <HAL_MspInit+0x4c>)
 8002468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800246a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800246e:	607b      	str	r3, [r7, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	603b      	str	r3, [r7, #0]
 8002476:	4b09      	ldr	r3, [pc, #36]	; (800249c <HAL_MspInit+0x4c>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247a:	4a08      	ldr	r2, [pc, #32]	; (800249c <HAL_MspInit+0x4c>)
 800247c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002480:	6413      	str	r3, [r2, #64]	; 0x40
 8002482:	4b06      	ldr	r3, [pc, #24]	; (800249c <HAL_MspInit+0x4c>)
 8002484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800248a:	603b      	str	r3, [r7, #0]
 800248c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40023800 	.word	0x40023800

080024a0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a0b      	ldr	r2, [pc, #44]	; (80024dc <HAL_CRC_MspInit+0x3c>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d10d      	bne.n	80024ce <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80024b2:	2300      	movs	r3, #0
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	4b0a      	ldr	r3, [pc, #40]	; (80024e0 <HAL_CRC_MspInit+0x40>)
 80024b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ba:	4a09      	ldr	r2, [pc, #36]	; (80024e0 <HAL_CRC_MspInit+0x40>)
 80024bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024c0:	6313      	str	r3, [r2, #48]	; 0x30
 80024c2:	4b07      	ldr	r3, [pc, #28]	; (80024e0 <HAL_CRC_MspInit+0x40>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024ca:	60fb      	str	r3, [r7, #12]
 80024cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 80024ce:	bf00      	nop
 80024d0:	3714      	adds	r7, #20
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	40023000 	.word	0x40023000
 80024e0:	40023800 	.word	0x40023800

080024e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08c      	sub	sp, #48	; 0x30
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ec:	f107 031c 	add.w	r3, r7, #28
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	605a      	str	r2, [r3, #4]
 80024f6:	609a      	str	r2, [r3, #8]
 80024f8:	60da      	str	r2, [r3, #12]
 80024fa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a42      	ldr	r2, [pc, #264]	; (800260c <HAL_I2C_MspInit+0x128>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d12d      	bne.n	8002562 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002506:	2300      	movs	r3, #0
 8002508:	61bb      	str	r3, [r7, #24]
 800250a:	4b41      	ldr	r3, [pc, #260]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	4a40      	ldr	r2, [pc, #256]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 8002510:	f043 0302 	orr.w	r3, r3, #2
 8002514:	6313      	str	r3, [r2, #48]	; 0x30
 8002516:	4b3e      	ldr	r3, [pc, #248]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	61bb      	str	r3, [r7, #24]
 8002520:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002522:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002526:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002528:	2312      	movs	r3, #18
 800252a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252c:	2300      	movs	r3, #0
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002530:	2303      	movs	r3, #3
 8002532:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002534:	2304      	movs	r3, #4
 8002536:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002538:	f107 031c 	add.w	r3, r7, #28
 800253c:	4619      	mov	r1, r3
 800253e:	4835      	ldr	r0, [pc, #212]	; (8002614 <HAL_I2C_MspInit+0x130>)
 8002540:	f000 fcd4 	bl	8002eec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002544:	2300      	movs	r3, #0
 8002546:	617b      	str	r3, [r7, #20]
 8002548:	4b31      	ldr	r3, [pc, #196]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 800254a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254c:	4a30      	ldr	r2, [pc, #192]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 800254e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002552:	6413      	str	r3, [r2, #64]	; 0x40
 8002554:	4b2e      	ldr	r3, [pc, #184]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 8002556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002558:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002560:	e050      	b.n	8002604 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a2c      	ldr	r2, [pc, #176]	; (8002618 <HAL_I2C_MspInit+0x134>)
 8002568:	4293      	cmp	r3, r2
 800256a:	d14b      	bne.n	8002604 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800256c:	2300      	movs	r3, #0
 800256e:	613b      	str	r3, [r7, #16]
 8002570:	4b27      	ldr	r3, [pc, #156]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 8002572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002574:	4a26      	ldr	r2, [pc, #152]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 8002576:	f043 0304 	orr.w	r3, r3, #4
 800257a:	6313      	str	r3, [r2, #48]	; 0x30
 800257c:	4b24      	ldr	r3, [pc, #144]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 800257e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	613b      	str	r3, [r7, #16]
 8002586:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002588:	2300      	movs	r3, #0
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	4b20      	ldr	r3, [pc, #128]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 800258e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002590:	4a1f      	ldr	r2, [pc, #124]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 8002592:	f043 0301 	orr.w	r3, r3, #1
 8002596:	6313      	str	r3, [r2, #48]	; 0x30
 8002598:	4b1d      	ldr	r3, [pc, #116]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 800259a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259c:	f003 0301 	and.w	r3, r3, #1
 80025a0:	60fb      	str	r3, [r7, #12]
 80025a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80025a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025aa:	2312      	movs	r3, #18
 80025ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025ae:	2301      	movs	r3, #1
 80025b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025b2:	2300      	movs	r3, #0
 80025b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80025b6:	2304      	movs	r3, #4
 80025b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80025ba:	f107 031c 	add.w	r3, r7, #28
 80025be:	4619      	mov	r1, r3
 80025c0:	4816      	ldr	r0, [pc, #88]	; (800261c <HAL_I2C_MspInit+0x138>)
 80025c2:	f000 fc93 	bl	8002eec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80025c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025cc:	2312      	movs	r3, #18
 80025ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d0:	2300      	movs	r3, #0
 80025d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d4:	2303      	movs	r3, #3
 80025d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80025d8:	2304      	movs	r3, #4
 80025da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025dc:	f107 031c 	add.w	r3, r7, #28
 80025e0:	4619      	mov	r1, r3
 80025e2:	480f      	ldr	r0, [pc, #60]	; (8002620 <HAL_I2C_MspInit+0x13c>)
 80025e4:	f000 fc82 	bl	8002eec <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80025e8:	2300      	movs	r3, #0
 80025ea:	60bb      	str	r3, [r7, #8]
 80025ec:	4b08      	ldr	r3, [pc, #32]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 80025ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f0:	4a07      	ldr	r2, [pc, #28]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 80025f2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80025f6:	6413      	str	r3, [r2, #64]	; 0x40
 80025f8:	4b05      	ldr	r3, [pc, #20]	; (8002610 <HAL_I2C_MspInit+0x12c>)
 80025fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	68bb      	ldr	r3, [r7, #8]
}
 8002604:	bf00      	nop
 8002606:	3730      	adds	r7, #48	; 0x30
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40005400 	.word	0x40005400
 8002610:	40023800 	.word	0x40023800
 8002614:	40020400 	.word	0x40020400
 8002618:	40005c00 	.word	0x40005c00
 800261c:	40020800 	.word	0x40020800
 8002620:	40020000 	.word	0x40020000

08002624 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b08a      	sub	sp, #40	; 0x28
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800262c:	f107 0314 	add.w	r3, r7, #20
 8002630:	2200      	movs	r2, #0
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	605a      	str	r2, [r3, #4]
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	60da      	str	r2, [r3, #12]
 800263a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a19      	ldr	r2, [pc, #100]	; (80026a8 <HAL_SPI_MspInit+0x84>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d12c      	bne.n	80026a0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	613b      	str	r3, [r7, #16]
 800264a:	4b18      	ldr	r3, [pc, #96]	; (80026ac <HAL_SPI_MspInit+0x88>)
 800264c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264e:	4a17      	ldr	r2, [pc, #92]	; (80026ac <HAL_SPI_MspInit+0x88>)
 8002650:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002654:	6453      	str	r3, [r2, #68]	; 0x44
 8002656:	4b15      	ldr	r3, [pc, #84]	; (80026ac <HAL_SPI_MspInit+0x88>)
 8002658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800265e:	613b      	str	r3, [r7, #16]
 8002660:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002662:	2300      	movs	r3, #0
 8002664:	60fb      	str	r3, [r7, #12]
 8002666:	4b11      	ldr	r3, [pc, #68]	; (80026ac <HAL_SPI_MspInit+0x88>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266a:	4a10      	ldr	r2, [pc, #64]	; (80026ac <HAL_SPI_MspInit+0x88>)
 800266c:	f043 0320 	orr.w	r3, r3, #32
 8002670:	6313      	str	r3, [r2, #48]	; 0x30
 8002672:	4b0e      	ldr	r3, [pc, #56]	; (80026ac <HAL_SPI_MspInit+0x88>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002676:	f003 0320 	and.w	r3, r3, #32
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 800267e:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002682:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002684:	2302      	movs	r3, #2
 8002686:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002688:	2300      	movs	r3, #0
 800268a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800268c:	2300      	movs	r3, #0
 800268e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002690:	2305      	movs	r3, #5
 8002692:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002694:	f107 0314 	add.w	r3, r7, #20
 8002698:	4619      	mov	r1, r3
 800269a:	4805      	ldr	r0, [pc, #20]	; (80026b0 <HAL_SPI_MspInit+0x8c>)
 800269c:	f000 fc26 	bl	8002eec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 80026a0:	bf00      	nop
 80026a2:	3728      	adds	r7, #40	; 0x28
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	40015000 	.word	0x40015000
 80026ac:	40023800 	.word	0x40023800
 80026b0:	40021400 	.word	0x40021400

080026b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a0b      	ldr	r2, [pc, #44]	; (80026f0 <HAL_TIM_Base_MspInit+0x3c>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d10d      	bne.n	80026e2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026c6:	2300      	movs	r3, #0
 80026c8:	60fb      	str	r3, [r7, #12]
 80026ca:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <HAL_TIM_Base_MspInit+0x40>)
 80026cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ce:	4a09      	ldr	r2, [pc, #36]	; (80026f4 <HAL_TIM_Base_MspInit+0x40>)
 80026d0:	f043 0301 	orr.w	r3, r3, #1
 80026d4:	6453      	str	r3, [r2, #68]	; 0x44
 80026d6:	4b07      	ldr	r3, [pc, #28]	; (80026f4 <HAL_TIM_Base_MspInit+0x40>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	60fb      	str	r3, [r7, #12]
 80026e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80026e2:	bf00      	nop
 80026e4:	3714      	adds	r7, #20
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	40010000 	.word	0x40010000
 80026f4:	40023800 	.word	0x40023800

080026f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b08a      	sub	sp, #40	; 0x28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002700:	f107 0314 	add.w	r3, r7, #20
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
 8002708:	605a      	str	r2, [r3, #4]
 800270a:	609a      	str	r2, [r3, #8]
 800270c:	60da      	str	r2, [r3, #12]
 800270e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a1d      	ldr	r2, [pc, #116]	; (800278c <HAL_UART_MspInit+0x94>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d134      	bne.n	8002784 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	613b      	str	r3, [r7, #16]
 800271e:	4b1c      	ldr	r3, [pc, #112]	; (8002790 <HAL_UART_MspInit+0x98>)
 8002720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002722:	4a1b      	ldr	r2, [pc, #108]	; (8002790 <HAL_UART_MspInit+0x98>)
 8002724:	f043 0310 	orr.w	r3, r3, #16
 8002728:	6453      	str	r3, [r2, #68]	; 0x44
 800272a:	4b19      	ldr	r3, [pc, #100]	; (8002790 <HAL_UART_MspInit+0x98>)
 800272c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272e:	f003 0310 	and.w	r3, r3, #16
 8002732:	613b      	str	r3, [r7, #16]
 8002734:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	60fb      	str	r3, [r7, #12]
 800273a:	4b15      	ldr	r3, [pc, #84]	; (8002790 <HAL_UART_MspInit+0x98>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	4a14      	ldr	r2, [pc, #80]	; (8002790 <HAL_UART_MspInit+0x98>)
 8002740:	f043 0301 	orr.w	r3, r3, #1
 8002744:	6313      	str	r3, [r2, #48]	; 0x30
 8002746:	4b12      	ldr	r3, [pc, #72]	; (8002790 <HAL_UART_MspInit+0x98>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274a:	f003 0301 	and.w	r3, r3, #1
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002752:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002758:	2302      	movs	r3, #2
 800275a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275c:	2300      	movs	r3, #0
 800275e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002760:	2303      	movs	r3, #3
 8002762:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002764:	2307      	movs	r3, #7
 8002766:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	4619      	mov	r1, r3
 800276e:	4809      	ldr	r0, [pc, #36]	; (8002794 <HAL_UART_MspInit+0x9c>)
 8002770:	f000 fbbc 	bl	8002eec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002774:	2200      	movs	r2, #0
 8002776:	2100      	movs	r1, #0
 8002778:	2025      	movs	r0, #37	; 0x25
 800277a:	f000 fad2 	bl	8002d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800277e:	2025      	movs	r0, #37	; 0x25
 8002780:	f000 faeb 	bl	8002d5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002784:	bf00      	nop
 8002786:	3728      	adds	r7, #40	; 0x28
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40011000 	.word	0x40011000
 8002790:	40023800 	.word	0x40023800
 8002794:	40020000 	.word	0x40020000

08002798 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002798:	b580      	push	{r7, lr}
 800279a:	b086      	sub	sp, #24
 800279c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800279e:	1d3b      	adds	r3, r7, #4
 80027a0:	2200      	movs	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]
 80027a4:	605a      	str	r2, [r3, #4]
 80027a6:	609a      	str	r2, [r3, #8]
 80027a8:	60da      	str	r2, [r3, #12]
 80027aa:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80027ac:	4b3b      	ldr	r3, [pc, #236]	; (800289c <HAL_FMC_MspInit+0x104>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d16f      	bne.n	8002894 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 80027b4:	4b39      	ldr	r3, [pc, #228]	; (800289c <HAL_FMC_MspInit+0x104>)
 80027b6:	2201      	movs	r2, #1
 80027b8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	603b      	str	r3, [r7, #0]
 80027be:	4b38      	ldr	r3, [pc, #224]	; (80028a0 <HAL_FMC_MspInit+0x108>)
 80027c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027c2:	4a37      	ldr	r2, [pc, #220]	; (80028a0 <HAL_FMC_MspInit+0x108>)
 80027c4:	f043 0301 	orr.w	r3, r3, #1
 80027c8:	6393      	str	r3, [r2, #56]	; 0x38
 80027ca:	4b35      	ldr	r3, [pc, #212]	; (80028a0 <HAL_FMC_MspInit+0x108>)
 80027cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	603b      	str	r3, [r7, #0]
 80027d4:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 80027d6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80027da:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027dc:	2302      	movs	r3, #2
 80027de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e0:	2300      	movs	r3, #0
 80027e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e4:	2303      	movs	r3, #3
 80027e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80027e8:	230c      	movs	r3, #12
 80027ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80027ec:	1d3b      	adds	r3, r7, #4
 80027ee:	4619      	mov	r1, r3
 80027f0:	482c      	ldr	r0, [pc, #176]	; (80028a4 <HAL_FMC_MspInit+0x10c>)
 80027f2:	f000 fb7b 	bl	8002eec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 80027f6:	2301      	movs	r3, #1
 80027f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fa:	2302      	movs	r3, #2
 80027fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002802:	2303      	movs	r3, #3
 8002804:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002806:	230c      	movs	r3, #12
 8002808:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 800280a:	1d3b      	adds	r3, r7, #4
 800280c:	4619      	mov	r1, r3
 800280e:	4826      	ldr	r0, [pc, #152]	; (80028a8 <HAL_FMC_MspInit+0x110>)
 8002810:	f000 fb6c 	bl	8002eec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8002814:	f248 1333 	movw	r3, #33075	; 0x8133
 8002818:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800281a:	2302      	movs	r3, #2
 800281c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281e:	2300      	movs	r3, #0
 8002820:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002822:	2303      	movs	r3, #3
 8002824:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002826:	230c      	movs	r3, #12
 8002828:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800282a:	1d3b      	adds	r3, r7, #4
 800282c:	4619      	mov	r1, r3
 800282e:	481f      	ldr	r0, [pc, #124]	; (80028ac <HAL_FMC_MspInit+0x114>)
 8002830:	f000 fb5c 	bl	8002eec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8002834:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002838:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800283a:	2302      	movs	r3, #2
 800283c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002842:	2303      	movs	r3, #3
 8002844:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002846:	230c      	movs	r3, #12
 8002848:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800284a:	1d3b      	adds	r3, r7, #4
 800284c:	4619      	mov	r1, r3
 800284e:	4818      	ldr	r0, [pc, #96]	; (80028b0 <HAL_FMC_MspInit+0x118>)
 8002850:	f000 fb4c 	bl	8002eec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002854:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002858:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285a:	2302      	movs	r3, #2
 800285c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285e:	2300      	movs	r3, #0
 8002860:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002862:	2303      	movs	r3, #3
 8002864:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002866:	230c      	movs	r3, #12
 8002868:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800286a:	1d3b      	adds	r3, r7, #4
 800286c:	4619      	mov	r1, r3
 800286e:	4811      	ldr	r0, [pc, #68]	; (80028b4 <HAL_FMC_MspInit+0x11c>)
 8002870:	f000 fb3c 	bl	8002eec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8002874:	2360      	movs	r3, #96	; 0x60
 8002876:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002878:	2302      	movs	r3, #2
 800287a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287c:	2300      	movs	r3, #0
 800287e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002880:	2303      	movs	r3, #3
 8002882:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002884:	230c      	movs	r3, #12
 8002886:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002888:	1d3b      	adds	r3, r7, #4
 800288a:	4619      	mov	r1, r3
 800288c:	480a      	ldr	r0, [pc, #40]	; (80028b8 <HAL_FMC_MspInit+0x120>)
 800288e:	f000 fb2d 	bl	8002eec <HAL_GPIO_Init>
 8002892:	e000      	b.n	8002896 <HAL_FMC_MspInit+0xfe>
    return;
 8002894:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002896:	3718      	adds	r7, #24
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}
 800289c:	200032e8 	.word	0x200032e8
 80028a0:	40023800 	.word	0x40023800
 80028a4:	40021400 	.word	0x40021400
 80028a8:	40020800 	.word	0x40020800
 80028ac:	40021800 	.word	0x40021800
 80028b0:	40021000 	.word	0x40021000
 80028b4:	40020c00 	.word	0x40020c00
 80028b8:	40020400 	.word	0x40020400

080028bc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80028c4:	f7ff ff68 	bl	8002798 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80028c8:	bf00      	nop
 80028ca:	3708      	adds	r7, #8
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}

080028d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028d4:	e7fe      	b.n	80028d4 <NMI_Handler+0x4>

080028d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028d6:	b480      	push	{r7}
 80028d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028da:	e7fe      	b.n	80028da <HardFault_Handler+0x4>

080028dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028e0:	e7fe      	b.n	80028e0 <MemManage_Handler+0x4>

080028e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028e2:	b480      	push	{r7}
 80028e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028e6:	e7fe      	b.n	80028e6 <BusFault_Handler+0x4>

080028e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028ec:	e7fe      	b.n	80028ec <UsageFault_Handler+0x4>

080028ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028ee:	b480      	push	{r7}
 80028f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028f2:	bf00      	nop
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800290a:	b480      	push	{r7}
 800290c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800291c:	f000 f8e2 	bl	8002ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002920:	bf00      	nop
 8002922:	bd80      	pop	{r7, pc}

08002924 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002928:	2001      	movs	r0, #1
 800292a:	f000 fcbd 	bl	80032a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800292e:	bf00      	nop
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002938:	4802      	ldr	r0, [pc, #8]	; (8002944 <USART1_IRQHandler+0x10>)
 800293a:	f005 f907 	bl	8007b4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800293e:	bf00      	nop
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	2000326c 	.word	0x2000326c

08002948 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 800294c:	4802      	ldr	r0, [pc, #8]	; (8002958 <OTG_HS_IRQHandler+0x10>)
 800294e:	f000 ff2d 	bl	80037ac <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	200036e4 	.word	0x200036e4

0800295c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002964:	4a14      	ldr	r2, [pc, #80]	; (80029b8 <_sbrk+0x5c>)
 8002966:	4b15      	ldr	r3, [pc, #84]	; (80029bc <_sbrk+0x60>)
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002970:	4b13      	ldr	r3, [pc, #76]	; (80029c0 <_sbrk+0x64>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d102      	bne.n	800297e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002978:	4b11      	ldr	r3, [pc, #68]	; (80029c0 <_sbrk+0x64>)
 800297a:	4a12      	ldr	r2, [pc, #72]	; (80029c4 <_sbrk+0x68>)
 800297c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800297e:	4b10      	ldr	r3, [pc, #64]	; (80029c0 <_sbrk+0x64>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4413      	add	r3, r2
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	429a      	cmp	r2, r3
 800298a:	d207      	bcs.n	800299c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800298c:	f00a fda8 	bl	800d4e0 <__errno>
 8002990:	4603      	mov	r3, r0
 8002992:	220c      	movs	r2, #12
 8002994:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002996:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800299a:	e009      	b.n	80029b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800299c:	4b08      	ldr	r3, [pc, #32]	; (80029c0 <_sbrk+0x64>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029a2:	4b07      	ldr	r3, [pc, #28]	; (80029c0 <_sbrk+0x64>)
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4413      	add	r3, r2
 80029aa:	4a05      	ldr	r2, [pc, #20]	; (80029c0 <_sbrk+0x64>)
 80029ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029ae:	68fb      	ldr	r3, [r7, #12]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3718      	adds	r7, #24
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20030000 	.word	0x20030000
 80029bc:	00000400 	.word	0x00000400
 80029c0:	200032ec 	.word	0x200032ec
 80029c4:	200039f8 	.word	0x200039f8

080029c8 <SystemInit>:
  *         Initialize the FPU setting, vector table location and External memory 
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void){
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029cc:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <SystemInit+0x20>)
 80029ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029d2:	4a05      	ldr	r2, [pc, #20]	; (80029e8 <SystemInit+0x20>)
 80029d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80029ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a24 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80029f0:	480d      	ldr	r0, [pc, #52]	; (8002a28 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80029f2:	490e      	ldr	r1, [pc, #56]	; (8002a2c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80029f4:	4a0e      	ldr	r2, [pc, #56]	; (8002a30 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80029f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029f8:	e002      	b.n	8002a00 <LoopCopyDataInit>

080029fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029fe:	3304      	adds	r3, #4

08002a00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a04:	d3f9      	bcc.n	80029fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a06:	4a0b      	ldr	r2, [pc, #44]	; (8002a34 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a08:	4c0b      	ldr	r4, [pc, #44]	; (8002a38 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a0c:	e001      	b.n	8002a12 <LoopFillZerobss>

08002a0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a10:	3204      	adds	r2, #4

08002a12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a14:	d3fb      	bcc.n	8002a0e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a16:	f7ff ffd7 	bl	80029c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a1a:	f00a fd67 	bl	800d4ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a1e:	f7ff f855 	bl	8001acc <main>
  bx  lr    
 8002a22:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002a24:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002a28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a2c:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8002a30:	0800ecc4 	.word	0x0800ecc4
  ldr r2, =_sbss
 8002a34:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8002a38:	200039f8 	.word	0x200039f8

08002a3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a3c:	e7fe      	b.n	8002a3c <ADC_IRQHandler>
	...

08002a40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a44:	4b0e      	ldr	r3, [pc, #56]	; (8002a80 <HAL_Init+0x40>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a0d      	ldr	r2, [pc, #52]	; (8002a80 <HAL_Init+0x40>)
 8002a4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a50:	4b0b      	ldr	r3, [pc, #44]	; (8002a80 <HAL_Init+0x40>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a0a      	ldr	r2, [pc, #40]	; (8002a80 <HAL_Init+0x40>)
 8002a56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a5c:	4b08      	ldr	r3, [pc, #32]	; (8002a80 <HAL_Init+0x40>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a07      	ldr	r2, [pc, #28]	; (8002a80 <HAL_Init+0x40>)
 8002a62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a68:	2003      	movs	r0, #3
 8002a6a:	f000 f94f 	bl	8002d0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a6e:	200f      	movs	r0, #15
 8002a70:	f000 f808 	bl	8002a84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a74:	f7ff fcec 	bl	8002450 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a78:	2300      	movs	r3, #0
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40023c00 	.word	0x40023c00

08002a84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a8c:	4b12      	ldr	r3, [pc, #72]	; (8002ad8 <HAL_InitTick+0x54>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4b12      	ldr	r3, [pc, #72]	; (8002adc <HAL_InitTick+0x58>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	4619      	mov	r1, r3
 8002a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 f967 	bl	8002d76 <HAL_SYSTICK_Config>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e00e      	b.n	8002ad0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2b0f      	cmp	r3, #15
 8002ab6:	d80a      	bhi.n	8002ace <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ab8:	2200      	movs	r2, #0
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ac0:	f000 f92f 	bl	8002d22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ac4:	4a06      	ldr	r2, [pc, #24]	; (8002ae0 <HAL_InitTick+0x5c>)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	e000      	b.n	8002ad0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	20000004 	.word	0x20000004
 8002adc:	2000000c 	.word	0x2000000c
 8002ae0:	20000008 	.word	0x20000008

08002ae4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae8:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <HAL_IncTick+0x20>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	461a      	mov	r2, r3
 8002aee:	4b06      	ldr	r3, [pc, #24]	; (8002b08 <HAL_IncTick+0x24>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4413      	add	r3, r2
 8002af4:	4a04      	ldr	r2, [pc, #16]	; (8002b08 <HAL_IncTick+0x24>)
 8002af6:	6013      	str	r3, [r2, #0]
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	2000000c 	.word	0x2000000c
 8002b08:	200032f0 	.word	0x200032f0

08002b0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b10:	4b03      	ldr	r3, [pc, #12]	; (8002b20 <HAL_GetTick+0x14>)
 8002b12:	681b      	ldr	r3, [r3, #0]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	200032f0 	.word	0x200032f0

08002b24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b2c:	f7ff ffee 	bl	8002b0c <HAL_GetTick>
 8002b30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b3c:	d005      	beq.n	8002b4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b3e:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <HAL_Delay+0x44>)
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	461a      	mov	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4413      	add	r3, r2
 8002b48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b4a:	bf00      	nop
 8002b4c:	f7ff ffde 	bl	8002b0c <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d8f7      	bhi.n	8002b4c <HAL_Delay+0x28>
  {
  }
}
 8002b5c:	bf00      	nop
 8002b5e:	bf00      	nop
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	2000000c 	.word	0x2000000c

08002b6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b7c:	4b0c      	ldr	r3, [pc, #48]	; (8002bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b82:	68ba      	ldr	r2, [r7, #8]
 8002b84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b88:	4013      	ands	r3, r2
 8002b8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b9e:	4a04      	ldr	r2, [pc, #16]	; (8002bb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	60d3      	str	r3, [r2, #12]
}
 8002ba4:	bf00      	nop
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bb8:	4b04      	ldr	r3, [pc, #16]	; (8002bcc <__NVIC_GetPriorityGrouping+0x18>)
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	0a1b      	lsrs	r3, r3, #8
 8002bbe:	f003 0307 	and.w	r3, r3, #7
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	e000ed00 	.word	0xe000ed00

08002bd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	db0b      	blt.n	8002bfa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002be2:	79fb      	ldrb	r3, [r7, #7]
 8002be4:	f003 021f 	and.w	r2, r3, #31
 8002be8:	4907      	ldr	r1, [pc, #28]	; (8002c08 <__NVIC_EnableIRQ+0x38>)
 8002bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bee:	095b      	lsrs	r3, r3, #5
 8002bf0:	2001      	movs	r0, #1
 8002bf2:	fa00 f202 	lsl.w	r2, r0, r2
 8002bf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	e000e100 	.word	0xe000e100

08002c0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	4603      	mov	r3, r0
 8002c14:	6039      	str	r1, [r7, #0]
 8002c16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	db0a      	blt.n	8002c36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	b2da      	uxtb	r2, r3
 8002c24:	490c      	ldr	r1, [pc, #48]	; (8002c58 <__NVIC_SetPriority+0x4c>)
 8002c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2a:	0112      	lsls	r2, r2, #4
 8002c2c:	b2d2      	uxtb	r2, r2
 8002c2e:	440b      	add	r3, r1
 8002c30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c34:	e00a      	b.n	8002c4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	b2da      	uxtb	r2, r3
 8002c3a:	4908      	ldr	r1, [pc, #32]	; (8002c5c <__NVIC_SetPriority+0x50>)
 8002c3c:	79fb      	ldrb	r3, [r7, #7]
 8002c3e:	f003 030f 	and.w	r3, r3, #15
 8002c42:	3b04      	subs	r3, #4
 8002c44:	0112      	lsls	r2, r2, #4
 8002c46:	b2d2      	uxtb	r2, r2
 8002c48:	440b      	add	r3, r1
 8002c4a:	761a      	strb	r2, [r3, #24]
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr
 8002c58:	e000e100 	.word	0xe000e100
 8002c5c:	e000ed00 	.word	0xe000ed00

08002c60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b089      	sub	sp, #36	; 0x24
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f003 0307 	and.w	r3, r3, #7
 8002c72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f1c3 0307 	rsb	r3, r3, #7
 8002c7a:	2b04      	cmp	r3, #4
 8002c7c:	bf28      	it	cs
 8002c7e:	2304      	movcs	r3, #4
 8002c80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	3304      	adds	r3, #4
 8002c86:	2b06      	cmp	r3, #6
 8002c88:	d902      	bls.n	8002c90 <NVIC_EncodePriority+0x30>
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	3b03      	subs	r3, #3
 8002c8e:	e000      	b.n	8002c92 <NVIC_EncodePriority+0x32>
 8002c90:	2300      	movs	r3, #0
 8002c92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43da      	mvns	r2, r3
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	401a      	ands	r2, r3
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ca8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	fa01 f303 	lsl.w	r3, r1, r3
 8002cb2:	43d9      	mvns	r1, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cb8:	4313      	orrs	r3, r2
         );
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3724      	adds	r7, #36	; 0x24
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr
	...

08002cc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002cd8:	d301      	bcc.n	8002cde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e00f      	b.n	8002cfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cde:	4a0a      	ldr	r2, [pc, #40]	; (8002d08 <SysTick_Config+0x40>)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ce6:	210f      	movs	r1, #15
 8002ce8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002cec:	f7ff ff8e 	bl	8002c0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cf0:	4b05      	ldr	r3, [pc, #20]	; (8002d08 <SysTick_Config+0x40>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cf6:	4b04      	ldr	r3, [pc, #16]	; (8002d08 <SysTick_Config+0x40>)
 8002cf8:	2207      	movs	r2, #7
 8002cfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	e000e010 	.word	0xe000e010

08002d0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f7ff ff29 	bl	8002b6c <__NVIC_SetPriorityGrouping>
}
 8002d1a:	bf00      	nop
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b086      	sub	sp, #24
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	4603      	mov	r3, r0
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	607a      	str	r2, [r7, #4]
 8002d2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d34:	f7ff ff3e 	bl	8002bb4 <__NVIC_GetPriorityGrouping>
 8002d38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d3a:	687a      	ldr	r2, [r7, #4]
 8002d3c:	68b9      	ldr	r1, [r7, #8]
 8002d3e:	6978      	ldr	r0, [r7, #20]
 8002d40:	f7ff ff8e 	bl	8002c60 <NVIC_EncodePriority>
 8002d44:	4602      	mov	r2, r0
 8002d46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d4a:	4611      	mov	r1, r2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff ff5d 	bl	8002c0c <__NVIC_SetPriority>
}
 8002d52:	bf00      	nop
 8002d54:	3718      	adds	r7, #24
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d5a:	b580      	push	{r7, lr}
 8002d5c:	b082      	sub	sp, #8
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	4603      	mov	r3, r0
 8002d62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff ff31 	bl	8002bd0 <__NVIC_EnableIRQ>
}
 8002d6e:	bf00      	nop
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b082      	sub	sp, #8
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7ff ffa2 	bl	8002cc8 <SysTick_Config>
 8002d84:	4603      	mov	r3, r0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}

08002d8e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002d8e:	b580      	push	{r7, lr}
 8002d90:	b082      	sub	sp, #8
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d101      	bne.n	8002da0 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e00e      	b.n	8002dbe <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	795b      	ldrb	r3, [r3, #5]
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d105      	bne.n	8002db6 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002db0:	6878      	ldr	r0, [r7, #4]
 8002db2:	f7ff fb75 	bl	80024a0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2201      	movs	r2, #1
 8002dba:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	3708      	adds	r7, #8
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}

08002dc6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b084      	sub	sp, #16
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dd2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002dd4:	f7ff fe9a 	bl	8002b0c <HAL_GetTick>
 8002dd8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d008      	beq.n	8002df8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2280      	movs	r2, #128	; 0x80
 8002dea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e052      	b.n	8002e9e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0216 	bic.w	r2, r2, #22
 8002e06:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	695a      	ldr	r2, [r3, #20]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e16:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d103      	bne.n	8002e28 <HAL_DMA_Abort+0x62>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d007      	beq.n	8002e38 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f022 0208 	bic.w	r2, r2, #8
 8002e36:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0201 	bic.w	r2, r2, #1
 8002e46:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e48:	e013      	b.n	8002e72 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e4a:	f7ff fe5f 	bl	8002b0c <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	2b05      	cmp	r3, #5
 8002e56:	d90c      	bls.n	8002e72 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2220      	movs	r2, #32
 8002e5c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	2203      	movs	r2, #3
 8002e62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e015      	b.n	8002e9e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0301 	and.w	r3, r3, #1
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d1e4      	bne.n	8002e4a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e84:	223f      	movs	r2, #63	; 0x3f
 8002e86:	409a      	lsls	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b083      	sub	sp, #12
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d004      	beq.n	8002ec4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2280      	movs	r2, #128	; 0x80
 8002ebe:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e00c      	b.n	8002ede <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2205      	movs	r2, #5
 8002ec8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f022 0201 	bic.w	r2, r2, #1
 8002eda:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
	...

08002eec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b089      	sub	sp, #36	; 0x24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002efa:	2300      	movs	r3, #0
 8002efc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002efe:	2300      	movs	r3, #0
 8002f00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f02:	2300      	movs	r3, #0
 8002f04:	61fb      	str	r3, [r7, #28]
 8002f06:	e177      	b.n	80031f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f08:	2201      	movs	r2, #1
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	697a      	ldr	r2, [r7, #20]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f1c:	693a      	ldr	r2, [r7, #16]
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	f040 8166 	bne.w	80031f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f003 0303 	and.w	r3, r3, #3
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d005      	beq.n	8002f3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d130      	bne.n	8002fa0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	2203      	movs	r2, #3
 8002f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4e:	43db      	mvns	r3, r3
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	4013      	ands	r3, r2
 8002f54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	68da      	ldr	r2, [r3, #12]
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f62:	69ba      	ldr	r2, [r7, #24]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f74:	2201      	movs	r2, #1
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	4013      	ands	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	091b      	lsrs	r3, r3, #4
 8002f8a:	f003 0201 	and.w	r2, r3, #1
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f003 0303 	and.w	r3, r3, #3
 8002fa8:	2b03      	cmp	r3, #3
 8002faa:	d017      	beq.n	8002fdc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	2203      	movs	r2, #3
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	689a      	ldr	r2, [r3, #8]
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f003 0303 	and.w	r3, r3, #3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d123      	bne.n	8003030 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	08da      	lsrs	r2, r3, #3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	3208      	adds	r2, #8
 8002ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	f003 0307 	and.w	r3, r3, #7
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	220f      	movs	r2, #15
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	43db      	mvns	r3, r3
 8003006:	69ba      	ldr	r2, [r7, #24]
 8003008:	4013      	ands	r3, r2
 800300a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	691a      	ldr	r2, [r3, #16]
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	4313      	orrs	r3, r2
 8003020:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	08da      	lsrs	r2, r3, #3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	3208      	adds	r2, #8
 800302a:	69b9      	ldr	r1, [r7, #24]
 800302c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	2203      	movs	r2, #3
 800303c:	fa02 f303 	lsl.w	r3, r2, r3
 8003040:	43db      	mvns	r3, r3
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	4013      	ands	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f003 0203 	and.w	r2, r3, #3
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	69ba      	ldr	r2, [r7, #24]
 800305a:	4313      	orrs	r3, r2
 800305c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 80c0 	beq.w	80031f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003072:	2300      	movs	r3, #0
 8003074:	60fb      	str	r3, [r7, #12]
 8003076:	4b66      	ldr	r3, [pc, #408]	; (8003210 <HAL_GPIO_Init+0x324>)
 8003078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800307a:	4a65      	ldr	r2, [pc, #404]	; (8003210 <HAL_GPIO_Init+0x324>)
 800307c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003080:	6453      	str	r3, [r2, #68]	; 0x44
 8003082:	4b63      	ldr	r3, [pc, #396]	; (8003210 <HAL_GPIO_Init+0x324>)
 8003084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003086:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800308a:	60fb      	str	r3, [r7, #12]
 800308c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800308e:	4a61      	ldr	r2, [pc, #388]	; (8003214 <HAL_GPIO_Init+0x328>)
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	089b      	lsrs	r3, r3, #2
 8003094:	3302      	adds	r3, #2
 8003096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800309a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	f003 0303 	and.w	r3, r3, #3
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	220f      	movs	r2, #15
 80030a6:	fa02 f303 	lsl.w	r3, r2, r3
 80030aa:	43db      	mvns	r3, r3
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	4013      	ands	r3, r2
 80030b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a58      	ldr	r2, [pc, #352]	; (8003218 <HAL_GPIO_Init+0x32c>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d037      	beq.n	800312a <HAL_GPIO_Init+0x23e>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	4a57      	ldr	r2, [pc, #348]	; (800321c <HAL_GPIO_Init+0x330>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d031      	beq.n	8003126 <HAL_GPIO_Init+0x23a>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a56      	ldr	r2, [pc, #344]	; (8003220 <HAL_GPIO_Init+0x334>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d02b      	beq.n	8003122 <HAL_GPIO_Init+0x236>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a55      	ldr	r2, [pc, #340]	; (8003224 <HAL_GPIO_Init+0x338>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d025      	beq.n	800311e <HAL_GPIO_Init+0x232>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a54      	ldr	r2, [pc, #336]	; (8003228 <HAL_GPIO_Init+0x33c>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d01f      	beq.n	800311a <HAL_GPIO_Init+0x22e>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a53      	ldr	r2, [pc, #332]	; (800322c <HAL_GPIO_Init+0x340>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d019      	beq.n	8003116 <HAL_GPIO_Init+0x22a>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a52      	ldr	r2, [pc, #328]	; (8003230 <HAL_GPIO_Init+0x344>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d013      	beq.n	8003112 <HAL_GPIO_Init+0x226>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a51      	ldr	r2, [pc, #324]	; (8003234 <HAL_GPIO_Init+0x348>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d00d      	beq.n	800310e <HAL_GPIO_Init+0x222>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a50      	ldr	r2, [pc, #320]	; (8003238 <HAL_GPIO_Init+0x34c>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d007      	beq.n	800310a <HAL_GPIO_Init+0x21e>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a4f      	ldr	r2, [pc, #316]	; (800323c <HAL_GPIO_Init+0x350>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d101      	bne.n	8003106 <HAL_GPIO_Init+0x21a>
 8003102:	2309      	movs	r3, #9
 8003104:	e012      	b.n	800312c <HAL_GPIO_Init+0x240>
 8003106:	230a      	movs	r3, #10
 8003108:	e010      	b.n	800312c <HAL_GPIO_Init+0x240>
 800310a:	2308      	movs	r3, #8
 800310c:	e00e      	b.n	800312c <HAL_GPIO_Init+0x240>
 800310e:	2307      	movs	r3, #7
 8003110:	e00c      	b.n	800312c <HAL_GPIO_Init+0x240>
 8003112:	2306      	movs	r3, #6
 8003114:	e00a      	b.n	800312c <HAL_GPIO_Init+0x240>
 8003116:	2305      	movs	r3, #5
 8003118:	e008      	b.n	800312c <HAL_GPIO_Init+0x240>
 800311a:	2304      	movs	r3, #4
 800311c:	e006      	b.n	800312c <HAL_GPIO_Init+0x240>
 800311e:	2303      	movs	r3, #3
 8003120:	e004      	b.n	800312c <HAL_GPIO_Init+0x240>
 8003122:	2302      	movs	r3, #2
 8003124:	e002      	b.n	800312c <HAL_GPIO_Init+0x240>
 8003126:	2301      	movs	r3, #1
 8003128:	e000      	b.n	800312c <HAL_GPIO_Init+0x240>
 800312a:	2300      	movs	r3, #0
 800312c:	69fa      	ldr	r2, [r7, #28]
 800312e:	f002 0203 	and.w	r2, r2, #3
 8003132:	0092      	lsls	r2, r2, #2
 8003134:	4093      	lsls	r3, r2
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4313      	orrs	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800313c:	4935      	ldr	r1, [pc, #212]	; (8003214 <HAL_GPIO_Init+0x328>)
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	089b      	lsrs	r3, r3, #2
 8003142:	3302      	adds	r3, #2
 8003144:	69ba      	ldr	r2, [r7, #24]
 8003146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800314a:	4b3d      	ldr	r3, [pc, #244]	; (8003240 <HAL_GPIO_Init+0x354>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	43db      	mvns	r3, r3
 8003154:	69ba      	ldr	r2, [r7, #24]
 8003156:	4013      	ands	r3, r2
 8003158:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d003      	beq.n	800316e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003166:	69ba      	ldr	r2, [r7, #24]
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	4313      	orrs	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800316e:	4a34      	ldr	r2, [pc, #208]	; (8003240 <HAL_GPIO_Init+0x354>)
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003174:	4b32      	ldr	r3, [pc, #200]	; (8003240 <HAL_GPIO_Init+0x354>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	43db      	mvns	r3, r3
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	4013      	ands	r3, r2
 8003182:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d003      	beq.n	8003198 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003190:	69ba      	ldr	r2, [r7, #24]
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	4313      	orrs	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003198:	4a29      	ldr	r2, [pc, #164]	; (8003240 <HAL_GPIO_Init+0x354>)
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800319e:	4b28      	ldr	r3, [pc, #160]	; (8003240 <HAL_GPIO_Init+0x354>)
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	43db      	mvns	r3, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4013      	ands	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d003      	beq.n	80031c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	4313      	orrs	r3, r2
 80031c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031c2:	4a1f      	ldr	r2, [pc, #124]	; (8003240 <HAL_GPIO_Init+0x354>)
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031c8:	4b1d      	ldr	r3, [pc, #116]	; (8003240 <HAL_GPIO_Init+0x354>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	43db      	mvns	r3, r3
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	4013      	ands	r3, r2
 80031d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d003      	beq.n	80031ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031ec:	4a14      	ldr	r2, [pc, #80]	; (8003240 <HAL_GPIO_Init+0x354>)
 80031ee:	69bb      	ldr	r3, [r7, #24]
 80031f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	3301      	adds	r3, #1
 80031f6:	61fb      	str	r3, [r7, #28]
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	2b0f      	cmp	r3, #15
 80031fc:	f67f ae84 	bls.w	8002f08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003200:	bf00      	nop
 8003202:	bf00      	nop
 8003204:	3724      	adds	r7, #36	; 0x24
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	40023800 	.word	0x40023800
 8003214:	40013800 	.word	0x40013800
 8003218:	40020000 	.word	0x40020000
 800321c:	40020400 	.word	0x40020400
 8003220:	40020800 	.word	0x40020800
 8003224:	40020c00 	.word	0x40020c00
 8003228:	40021000 	.word	0x40021000
 800322c:	40021400 	.word	0x40021400
 8003230:	40021800 	.word	0x40021800
 8003234:	40021c00 	.word	0x40021c00
 8003238:	40022000 	.word	0x40022000
 800323c:	40022400 	.word	0x40022400
 8003240:	40013c00 	.word	0x40013c00

08003244 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	460b      	mov	r3, r1
 800324e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	691a      	ldr	r2, [r3, #16]
 8003254:	887b      	ldrh	r3, [r7, #2]
 8003256:	4013      	ands	r3, r2
 8003258:	2b00      	cmp	r3, #0
 800325a:	d002      	beq.n	8003262 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800325c:	2301      	movs	r3, #1
 800325e:	73fb      	strb	r3, [r7, #15]
 8003260:	e001      	b.n	8003266 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003262:	2300      	movs	r3, #0
 8003264:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003266:	7bfb      	ldrb	r3, [r7, #15]
}
 8003268:	4618      	mov	r0, r3
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	460b      	mov	r3, r1
 800327e:	807b      	strh	r3, [r7, #2]
 8003280:	4613      	mov	r3, r2
 8003282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003284:	787b      	ldrb	r3, [r7, #1]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800328a:	887a      	ldrh	r2, [r7, #2]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003290:	e003      	b.n	800329a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003292:	887b      	ldrh	r3, [r7, #2]
 8003294:	041a      	lsls	r2, r3, #16
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	619a      	str	r2, [r3, #24]
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
	...

080032a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80032b2:	4b08      	ldr	r3, [pc, #32]	; (80032d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032b4:	695a      	ldr	r2, [r3, #20]
 80032b6:	88fb      	ldrh	r3, [r7, #6]
 80032b8:	4013      	ands	r3, r2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d006      	beq.n	80032cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80032be:	4a05      	ldr	r2, [pc, #20]	; (80032d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032c0:	88fb      	ldrh	r3, [r7, #6]
 80032c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80032c4:	88fb      	ldrh	r3, [r7, #6]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7fe ffe2 	bl	8002290 <HAL_GPIO_EXTI_Callback>
  }
}
 80032cc:	bf00      	nop
 80032ce:	3708      	adds	r7, #8
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	40013c00 	.word	0x40013c00

080032d8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80032d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032da:	b08f      	sub	sp, #60	; 0x3c
 80032dc:	af0a      	add	r7, sp, #40	; 0x28
 80032de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e054      	b.n	8003394 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d106      	bne.n	800330a <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f009 fe07 	bl	800cf18 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2203      	movs	r2, #3
 800330e:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800331a:	2b00      	cmp	r3, #0
 800331c:	d102      	bne.n	8003324 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4618      	mov	r0, r3
 800332a:	f005 fcaf 	bl	8008c8c <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	603b      	str	r3, [r7, #0]
 8003334:	687e      	ldr	r6, [r7, #4]
 8003336:	466d      	mov	r5, sp
 8003338:	f106 0410 	add.w	r4, r6, #16
 800333c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800333e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003340:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003342:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003344:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003348:	e885 0003 	stmia.w	r5, {r0, r1}
 800334c:	1d33      	adds	r3, r6, #4
 800334e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003350:	6838      	ldr	r0, [r7, #0]
 8003352:	f005 fc29 	bl	8008ba8 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2101      	movs	r1, #1
 800335c:	4618      	mov	r0, r3
 800335e:	f005 fca6 	bl	8008cae <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	603b      	str	r3, [r7, #0]
 8003368:	687e      	ldr	r6, [r7, #4]
 800336a:	466d      	mov	r5, sp
 800336c:	f106 0410 	add.w	r4, r6, #16
 8003370:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003372:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003374:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003376:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003378:	e894 0003 	ldmia.w	r4, {r0, r1}
 800337c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003380:	1d33      	adds	r3, r6, #4
 8003382:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003384:	6838      	ldr	r0, [r7, #0]
 8003386:	f005 fe2f 	bl	8008fe8 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8003392:	2300      	movs	r3, #0
}
 8003394:	4618      	mov	r0, r3
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800339c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800339c:	b590      	push	{r4, r7, lr}
 800339e:	b089      	sub	sp, #36	; 0x24
 80033a0:	af04      	add	r7, sp, #16
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	4608      	mov	r0, r1
 80033a6:	4611      	mov	r1, r2
 80033a8:	461a      	mov	r2, r3
 80033aa:	4603      	mov	r3, r0
 80033ac:	70fb      	strb	r3, [r7, #3]
 80033ae:	460b      	mov	r3, r1
 80033b0:	70bb      	strb	r3, [r7, #2]
 80033b2:	4613      	mov	r3, r2
 80033b4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d101      	bne.n	80033c4 <HAL_HCD_HC_Init+0x28>
 80033c0:	2302      	movs	r3, #2
 80033c2:	e076      	b.n	80034b2 <HAL_HCD_HC_Init+0x116>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2201      	movs	r2, #1
 80033c8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80033cc:	78fb      	ldrb	r3, [r7, #3]
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	212c      	movs	r1, #44	; 0x2c
 80033d2:	fb01 f303 	mul.w	r3, r1, r3
 80033d6:	4413      	add	r3, r2
 80033d8:	333d      	adds	r3, #61	; 0x3d
 80033da:	2200      	movs	r2, #0
 80033dc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80033de:	78fb      	ldrb	r3, [r7, #3]
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	212c      	movs	r1, #44	; 0x2c
 80033e4:	fb01 f303 	mul.w	r3, r1, r3
 80033e8:	4413      	add	r3, r2
 80033ea:	3338      	adds	r3, #56	; 0x38
 80033ec:	787a      	ldrb	r2, [r7, #1]
 80033ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80033f0:	78fb      	ldrb	r3, [r7, #3]
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	212c      	movs	r1, #44	; 0x2c
 80033f6:	fb01 f303 	mul.w	r3, r1, r3
 80033fa:	4413      	add	r3, r2
 80033fc:	3340      	adds	r3, #64	; 0x40
 80033fe:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003400:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003402:	78fb      	ldrb	r3, [r7, #3]
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	212c      	movs	r1, #44	; 0x2c
 8003408:	fb01 f303 	mul.w	r3, r1, r3
 800340c:	4413      	add	r3, r2
 800340e:	3339      	adds	r3, #57	; 0x39
 8003410:	78fa      	ldrb	r2, [r7, #3]
 8003412:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003414:	78fb      	ldrb	r3, [r7, #3]
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	212c      	movs	r1, #44	; 0x2c
 800341a:	fb01 f303 	mul.w	r3, r1, r3
 800341e:	4413      	add	r3, r2
 8003420:	333f      	adds	r3, #63	; 0x3f
 8003422:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8003426:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8003428:	78fb      	ldrb	r3, [r7, #3]
 800342a:	78ba      	ldrb	r2, [r7, #2]
 800342c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003430:	b2d0      	uxtb	r0, r2
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	212c      	movs	r1, #44	; 0x2c
 8003436:	fb01 f303 	mul.w	r3, r1, r3
 800343a:	4413      	add	r3, r2
 800343c:	333a      	adds	r3, #58	; 0x3a
 800343e:	4602      	mov	r2, r0
 8003440:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8003442:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003446:	2b00      	cmp	r3, #0
 8003448:	da09      	bge.n	800345e <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800344a:	78fb      	ldrb	r3, [r7, #3]
 800344c:	687a      	ldr	r2, [r7, #4]
 800344e:	212c      	movs	r1, #44	; 0x2c
 8003450:	fb01 f303 	mul.w	r3, r1, r3
 8003454:	4413      	add	r3, r2
 8003456:	333b      	adds	r3, #59	; 0x3b
 8003458:	2201      	movs	r2, #1
 800345a:	701a      	strb	r2, [r3, #0]
 800345c:	e008      	b.n	8003470 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800345e:	78fb      	ldrb	r3, [r7, #3]
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	212c      	movs	r1, #44	; 0x2c
 8003464:	fb01 f303 	mul.w	r3, r1, r3
 8003468:	4413      	add	r3, r2
 800346a:	333b      	adds	r3, #59	; 0x3b
 800346c:	2200      	movs	r2, #0
 800346e:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8003470:	78fb      	ldrb	r3, [r7, #3]
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	212c      	movs	r1, #44	; 0x2c
 8003476:	fb01 f303 	mul.w	r3, r1, r3
 800347a:	4413      	add	r3, r2
 800347c:	333c      	adds	r3, #60	; 0x3c
 800347e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003482:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6818      	ldr	r0, [r3, #0]
 8003488:	787c      	ldrb	r4, [r7, #1]
 800348a:	78ba      	ldrb	r2, [r7, #2]
 800348c:	78f9      	ldrb	r1, [r7, #3]
 800348e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003490:	9302      	str	r3, [sp, #8]
 8003492:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003496:	9301      	str	r3, [sp, #4]
 8003498:	f897 3020 	ldrb.w	r3, [r7, #32]
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	4623      	mov	r3, r4
 80034a0:	f005 ff28 	bl	80092f4 <USB_HC_Init>
 80034a4:	4603      	mov	r3, r0
 80034a6:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3714      	adds	r7, #20
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd90      	pop	{r4, r7, pc}

080034ba <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b084      	sub	sp, #16
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
 80034c2:	460b      	mov	r3, r1
 80034c4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80034c6:	2300      	movs	r3, #0
 80034c8:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d101      	bne.n	80034d8 <HAL_HCD_HC_Halt+0x1e>
 80034d4:	2302      	movs	r3, #2
 80034d6:	e00f      	b.n	80034f8 <HAL_HCD_HC_Halt+0x3e>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	78fa      	ldrb	r2, [r7, #3]
 80034e6:	4611      	mov	r1, r2
 80034e8:	4618      	mov	r0, r3
 80034ea:	f006 f978 	bl	80097de <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80034f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	4608      	mov	r0, r1
 800350a:	4611      	mov	r1, r2
 800350c:	461a      	mov	r2, r3
 800350e:	4603      	mov	r3, r0
 8003510:	70fb      	strb	r3, [r7, #3]
 8003512:	460b      	mov	r3, r1
 8003514:	70bb      	strb	r3, [r7, #2]
 8003516:	4613      	mov	r3, r2
 8003518:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800351a:	78fb      	ldrb	r3, [r7, #3]
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	212c      	movs	r1, #44	; 0x2c
 8003520:	fb01 f303 	mul.w	r3, r1, r3
 8003524:	4413      	add	r3, r2
 8003526:	333b      	adds	r3, #59	; 0x3b
 8003528:	78ba      	ldrb	r2, [r7, #2]
 800352a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 800352c:	78fb      	ldrb	r3, [r7, #3]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	212c      	movs	r1, #44	; 0x2c
 8003532:	fb01 f303 	mul.w	r3, r1, r3
 8003536:	4413      	add	r3, r2
 8003538:	333f      	adds	r3, #63	; 0x3f
 800353a:	787a      	ldrb	r2, [r7, #1]
 800353c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800353e:	7c3b      	ldrb	r3, [r7, #16]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d112      	bne.n	800356a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003544:	78fb      	ldrb	r3, [r7, #3]
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	212c      	movs	r1, #44	; 0x2c
 800354a:	fb01 f303 	mul.w	r3, r1, r3
 800354e:	4413      	add	r3, r2
 8003550:	3342      	adds	r3, #66	; 0x42
 8003552:	2203      	movs	r2, #3
 8003554:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003556:	78fb      	ldrb	r3, [r7, #3]
 8003558:	687a      	ldr	r2, [r7, #4]
 800355a:	212c      	movs	r1, #44	; 0x2c
 800355c:	fb01 f303 	mul.w	r3, r1, r3
 8003560:	4413      	add	r3, r2
 8003562:	333d      	adds	r3, #61	; 0x3d
 8003564:	7f3a      	ldrb	r2, [r7, #28]
 8003566:	701a      	strb	r2, [r3, #0]
 8003568:	e008      	b.n	800357c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800356a:	78fb      	ldrb	r3, [r7, #3]
 800356c:	687a      	ldr	r2, [r7, #4]
 800356e:	212c      	movs	r1, #44	; 0x2c
 8003570:	fb01 f303 	mul.w	r3, r1, r3
 8003574:	4413      	add	r3, r2
 8003576:	3342      	adds	r3, #66	; 0x42
 8003578:	2202      	movs	r2, #2
 800357a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800357c:	787b      	ldrb	r3, [r7, #1]
 800357e:	2b03      	cmp	r3, #3
 8003580:	f200 80c6 	bhi.w	8003710 <HAL_HCD_HC_SubmitRequest+0x210>
 8003584:	a201      	add	r2, pc, #4	; (adr r2, 800358c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8003586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800358a:	bf00      	nop
 800358c:	0800359d 	.word	0x0800359d
 8003590:	080036fd 	.word	0x080036fd
 8003594:	08003601 	.word	0x08003601
 8003598:	0800367f 	.word	0x0800367f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 800359c:	7c3b      	ldrb	r3, [r7, #16]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	f040 80b8 	bne.w	8003714 <HAL_HCD_HC_SubmitRequest+0x214>
 80035a4:	78bb      	ldrb	r3, [r7, #2]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	f040 80b4 	bne.w	8003714 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80035ac:	8b3b      	ldrh	r3, [r7, #24]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d108      	bne.n	80035c4 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80035b2:	78fb      	ldrb	r3, [r7, #3]
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	212c      	movs	r1, #44	; 0x2c
 80035b8:	fb01 f303 	mul.w	r3, r1, r3
 80035bc:	4413      	add	r3, r2
 80035be:	3355      	adds	r3, #85	; 0x55
 80035c0:	2201      	movs	r2, #1
 80035c2:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80035c4:	78fb      	ldrb	r3, [r7, #3]
 80035c6:	687a      	ldr	r2, [r7, #4]
 80035c8:	212c      	movs	r1, #44	; 0x2c
 80035ca:	fb01 f303 	mul.w	r3, r1, r3
 80035ce:	4413      	add	r3, r2
 80035d0:	3355      	adds	r3, #85	; 0x55
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d109      	bne.n	80035ec <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80035d8:	78fb      	ldrb	r3, [r7, #3]
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	212c      	movs	r1, #44	; 0x2c
 80035de:	fb01 f303 	mul.w	r3, r1, r3
 80035e2:	4413      	add	r3, r2
 80035e4:	3342      	adds	r3, #66	; 0x42
 80035e6:	2200      	movs	r2, #0
 80035e8:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80035ea:	e093      	b.n	8003714 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80035ec:	78fb      	ldrb	r3, [r7, #3]
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	212c      	movs	r1, #44	; 0x2c
 80035f2:	fb01 f303 	mul.w	r3, r1, r3
 80035f6:	4413      	add	r3, r2
 80035f8:	3342      	adds	r3, #66	; 0x42
 80035fa:	2202      	movs	r2, #2
 80035fc:	701a      	strb	r2, [r3, #0]
      break;
 80035fe:	e089      	b.n	8003714 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003600:	78bb      	ldrb	r3, [r7, #2]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d11d      	bne.n	8003642 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003606:	78fb      	ldrb	r3, [r7, #3]
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	212c      	movs	r1, #44	; 0x2c
 800360c:	fb01 f303 	mul.w	r3, r1, r3
 8003610:	4413      	add	r3, r2
 8003612:	3355      	adds	r3, #85	; 0x55
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d109      	bne.n	800362e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800361a:	78fb      	ldrb	r3, [r7, #3]
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	212c      	movs	r1, #44	; 0x2c
 8003620:	fb01 f303 	mul.w	r3, r1, r3
 8003624:	4413      	add	r3, r2
 8003626:	3342      	adds	r3, #66	; 0x42
 8003628:	2200      	movs	r2, #0
 800362a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800362c:	e073      	b.n	8003716 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800362e:	78fb      	ldrb	r3, [r7, #3]
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	212c      	movs	r1, #44	; 0x2c
 8003634:	fb01 f303 	mul.w	r3, r1, r3
 8003638:	4413      	add	r3, r2
 800363a:	3342      	adds	r3, #66	; 0x42
 800363c:	2202      	movs	r2, #2
 800363e:	701a      	strb	r2, [r3, #0]
      break;
 8003640:	e069      	b.n	8003716 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003642:	78fb      	ldrb	r3, [r7, #3]
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	212c      	movs	r1, #44	; 0x2c
 8003648:	fb01 f303 	mul.w	r3, r1, r3
 800364c:	4413      	add	r3, r2
 800364e:	3354      	adds	r3, #84	; 0x54
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d109      	bne.n	800366a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003656:	78fb      	ldrb	r3, [r7, #3]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	212c      	movs	r1, #44	; 0x2c
 800365c:	fb01 f303 	mul.w	r3, r1, r3
 8003660:	4413      	add	r3, r2
 8003662:	3342      	adds	r3, #66	; 0x42
 8003664:	2200      	movs	r2, #0
 8003666:	701a      	strb	r2, [r3, #0]
      break;
 8003668:	e055      	b.n	8003716 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800366a:	78fb      	ldrb	r3, [r7, #3]
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	212c      	movs	r1, #44	; 0x2c
 8003670:	fb01 f303 	mul.w	r3, r1, r3
 8003674:	4413      	add	r3, r2
 8003676:	3342      	adds	r3, #66	; 0x42
 8003678:	2202      	movs	r2, #2
 800367a:	701a      	strb	r2, [r3, #0]
      break;
 800367c:	e04b      	b.n	8003716 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800367e:	78bb      	ldrb	r3, [r7, #2]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d11d      	bne.n	80036c0 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003684:	78fb      	ldrb	r3, [r7, #3]
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	212c      	movs	r1, #44	; 0x2c
 800368a:	fb01 f303 	mul.w	r3, r1, r3
 800368e:	4413      	add	r3, r2
 8003690:	3355      	adds	r3, #85	; 0x55
 8003692:	781b      	ldrb	r3, [r3, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d109      	bne.n	80036ac <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003698:	78fb      	ldrb	r3, [r7, #3]
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	212c      	movs	r1, #44	; 0x2c
 800369e:	fb01 f303 	mul.w	r3, r1, r3
 80036a2:	4413      	add	r3, r2
 80036a4:	3342      	adds	r3, #66	; 0x42
 80036a6:	2200      	movs	r2, #0
 80036a8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80036aa:	e034      	b.n	8003716 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80036ac:	78fb      	ldrb	r3, [r7, #3]
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	212c      	movs	r1, #44	; 0x2c
 80036b2:	fb01 f303 	mul.w	r3, r1, r3
 80036b6:	4413      	add	r3, r2
 80036b8:	3342      	adds	r3, #66	; 0x42
 80036ba:	2202      	movs	r2, #2
 80036bc:	701a      	strb	r2, [r3, #0]
      break;
 80036be:	e02a      	b.n	8003716 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80036c0:	78fb      	ldrb	r3, [r7, #3]
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	212c      	movs	r1, #44	; 0x2c
 80036c6:	fb01 f303 	mul.w	r3, r1, r3
 80036ca:	4413      	add	r3, r2
 80036cc:	3354      	adds	r3, #84	; 0x54
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d109      	bne.n	80036e8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80036d4:	78fb      	ldrb	r3, [r7, #3]
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	212c      	movs	r1, #44	; 0x2c
 80036da:	fb01 f303 	mul.w	r3, r1, r3
 80036de:	4413      	add	r3, r2
 80036e0:	3342      	adds	r3, #66	; 0x42
 80036e2:	2200      	movs	r2, #0
 80036e4:	701a      	strb	r2, [r3, #0]
      break;
 80036e6:	e016      	b.n	8003716 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80036e8:	78fb      	ldrb	r3, [r7, #3]
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	212c      	movs	r1, #44	; 0x2c
 80036ee:	fb01 f303 	mul.w	r3, r1, r3
 80036f2:	4413      	add	r3, r2
 80036f4:	3342      	adds	r3, #66	; 0x42
 80036f6:	2202      	movs	r2, #2
 80036f8:	701a      	strb	r2, [r3, #0]
      break;
 80036fa:	e00c      	b.n	8003716 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80036fc:	78fb      	ldrb	r3, [r7, #3]
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	212c      	movs	r1, #44	; 0x2c
 8003702:	fb01 f303 	mul.w	r3, r1, r3
 8003706:	4413      	add	r3, r2
 8003708:	3342      	adds	r3, #66	; 0x42
 800370a:	2200      	movs	r2, #0
 800370c:	701a      	strb	r2, [r3, #0]
      break;
 800370e:	e002      	b.n	8003716 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8003710:	bf00      	nop
 8003712:	e000      	b.n	8003716 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8003714:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003716:	78fb      	ldrb	r3, [r7, #3]
 8003718:	687a      	ldr	r2, [r7, #4]
 800371a:	212c      	movs	r1, #44	; 0x2c
 800371c:	fb01 f303 	mul.w	r3, r1, r3
 8003720:	4413      	add	r3, r2
 8003722:	3344      	adds	r3, #68	; 0x44
 8003724:	697a      	ldr	r2, [r7, #20]
 8003726:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003728:	78fb      	ldrb	r3, [r7, #3]
 800372a:	8b3a      	ldrh	r2, [r7, #24]
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	202c      	movs	r0, #44	; 0x2c
 8003730:	fb00 f303 	mul.w	r3, r0, r3
 8003734:	440b      	add	r3, r1
 8003736:	334c      	adds	r3, #76	; 0x4c
 8003738:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800373a:	78fb      	ldrb	r3, [r7, #3]
 800373c:	687a      	ldr	r2, [r7, #4]
 800373e:	212c      	movs	r1, #44	; 0x2c
 8003740:	fb01 f303 	mul.w	r3, r1, r3
 8003744:	4413      	add	r3, r2
 8003746:	3360      	adds	r3, #96	; 0x60
 8003748:	2200      	movs	r2, #0
 800374a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800374c:	78fb      	ldrb	r3, [r7, #3]
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	212c      	movs	r1, #44	; 0x2c
 8003752:	fb01 f303 	mul.w	r3, r1, r3
 8003756:	4413      	add	r3, r2
 8003758:	3350      	adds	r3, #80	; 0x50
 800375a:	2200      	movs	r2, #0
 800375c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800375e:	78fb      	ldrb	r3, [r7, #3]
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	212c      	movs	r1, #44	; 0x2c
 8003764:	fb01 f303 	mul.w	r3, r1, r3
 8003768:	4413      	add	r3, r2
 800376a:	3339      	adds	r3, #57	; 0x39
 800376c:	78fa      	ldrb	r2, [r7, #3]
 800376e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003770:	78fb      	ldrb	r3, [r7, #3]
 8003772:	687a      	ldr	r2, [r7, #4]
 8003774:	212c      	movs	r1, #44	; 0x2c
 8003776:	fb01 f303 	mul.w	r3, r1, r3
 800377a:	4413      	add	r3, r2
 800377c:	3361      	adds	r3, #97	; 0x61
 800377e:	2200      	movs	r2, #0
 8003780:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6818      	ldr	r0, [r3, #0]
 8003786:	78fb      	ldrb	r3, [r7, #3]
 8003788:	222c      	movs	r2, #44	; 0x2c
 800378a:	fb02 f303 	mul.w	r3, r2, r3
 800378e:	3338      	adds	r3, #56	; 0x38
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	18d1      	adds	r1, r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	691b      	ldr	r3, [r3, #16]
 8003798:	b2db      	uxtb	r3, r3
 800379a:	461a      	mov	r2, r3
 800379c:	f005 fecc 	bl	8009538 <USB_HC_StartXfer>
 80037a0:	4603      	mov	r3, r0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop

080037ac <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f005 fbcd 	bl	8008f62 <USB_GetMode>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	f040 80f6 	bne.w	80039bc <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4618      	mov	r0, r3
 80037d6:	f005 fbb1 	bl	8008f3c <USB_ReadInterrupts>
 80037da:	4603      	mov	r3, r0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	f000 80ec 	beq.w	80039ba <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f005 fba8 	bl	8008f3c <USB_ReadInterrupts>
 80037ec:	4603      	mov	r3, r0
 80037ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80037f6:	d104      	bne.n	8003802 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003800:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4618      	mov	r0, r3
 8003808:	f005 fb98 	bl	8008f3c <USB_ReadInterrupts>
 800380c:	4603      	mov	r3, r0
 800380e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003812:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003816:	d104      	bne.n	8003822 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003820:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f005 fb88 	bl	8008f3c <USB_ReadInterrupts>
 800382c:	4603      	mov	r3, r0
 800382e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003832:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003836:	d104      	bne.n	8003842 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003840:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4618      	mov	r0, r3
 8003848:	f005 fb78 	bl	8008f3c <USB_ReadInterrupts>
 800384c:	4603      	mov	r3, r0
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b02      	cmp	r3, #2
 8003854:	d103      	bne.n	800385e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	2202      	movs	r2, #2
 800385c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4618      	mov	r0, r3
 8003864:	f005 fb6a 	bl	8008f3c <USB_ReadInterrupts>
 8003868:	4603      	mov	r3, r0
 800386a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800386e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003872:	d11c      	bne.n	80038ae <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800387c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	2b00      	cmp	r3, #0
 800388c:	d10f      	bne.n	80038ae <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800388e:	2110      	movs	r1, #16
 8003890:	6938      	ldr	r0, [r7, #16]
 8003892:	f005 fa59 	bl	8008d48 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003896:	6938      	ldr	r0, [r7, #16]
 8003898:	f005 fa8a 	bl	8008db0 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2101      	movs	r1, #1
 80038a2:	4618      	mov	r0, r3
 80038a4:	f005 fc60 	bl	8009168 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f009 fbaf 	bl	800d00c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4618      	mov	r0, r3
 80038b4:	f005 fb42 	bl	8008f3c <USB_ReadInterrupts>
 80038b8:	4603      	mov	r3, r0
 80038ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038c2:	d102      	bne.n	80038ca <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f001 f89e 	bl	8004a06 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f005 fb34 	bl	8008f3c <USB_ReadInterrupts>
 80038d4:	4603      	mov	r3, r0
 80038d6:	f003 0308 	and.w	r3, r3, #8
 80038da:	2b08      	cmp	r3, #8
 80038dc:	d106      	bne.n	80038ec <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f009 fb78 	bl	800cfd4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2208      	movs	r2, #8
 80038ea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4618      	mov	r0, r3
 80038f2:	f005 fb23 	bl	8008f3c <USB_ReadInterrupts>
 80038f6:	4603      	mov	r3, r0
 80038f8:	f003 0310 	and.w	r3, r3, #16
 80038fc:	2b10      	cmp	r3, #16
 80038fe:	d101      	bne.n	8003904 <HAL_HCD_IRQHandler+0x158>
 8003900:	2301      	movs	r3, #1
 8003902:	e000      	b.n	8003906 <HAL_HCD_IRQHandler+0x15a>
 8003904:	2300      	movs	r3, #0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d012      	beq.n	8003930 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	699a      	ldr	r2, [r3, #24]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0210 	bic.w	r2, r2, #16
 8003918:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 ffa1 	bl	8004862 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	699a      	ldr	r2, [r3, #24]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 0210 	orr.w	r2, r2, #16
 800392e:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4618      	mov	r0, r3
 8003936:	f005 fb01 	bl	8008f3c <USB_ReadInterrupts>
 800393a:	4603      	mov	r3, r0
 800393c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003940:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003944:	d13a      	bne.n	80039bc <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4618      	mov	r0, r3
 800394c:	f005 ff36 	bl	80097bc <USB_HC_ReadInterrupt>
 8003950:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003952:	2300      	movs	r3, #0
 8003954:	617b      	str	r3, [r7, #20]
 8003956:	e025      	b.n	80039a4 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	f003 030f 	and.w	r3, r3, #15
 800395e:	68ba      	ldr	r2, [r7, #8]
 8003960:	fa22 f303 	lsr.w	r3, r2, r3
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b00      	cmp	r3, #0
 800396a:	d018      	beq.n	800399e <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	015a      	lsls	r2, r3, #5
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	4413      	add	r3, r2
 8003974:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800397e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003982:	d106      	bne.n	8003992 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	b2db      	uxtb	r3, r3
 8003988:	4619      	mov	r1, r3
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 f8ab 	bl	8003ae6 <HCD_HC_IN_IRQHandler>
 8003990:	e005      	b.n	800399e <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	b2db      	uxtb	r3, r3
 8003996:	4619      	mov	r1, r3
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 fbf9 	bl	8004190 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	3301      	adds	r3, #1
 80039a2:	617b      	str	r3, [r7, #20]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	697a      	ldr	r2, [r7, #20]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d3d4      	bcc.n	8003958 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039b6:	615a      	str	r2, [r3, #20]
 80039b8:	e000      	b.n	80039bc <HAL_HCD_IRQHandler+0x210>
      return;
 80039ba:	bf00      	nop
    }
  }
}
 80039bc:	3718      	adds	r7, #24
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}

080039c2 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80039c2:	b580      	push	{r7, lr}
 80039c4:	b082      	sub	sp, #8
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d101      	bne.n	80039d8 <HAL_HCD_Start+0x16>
 80039d4:	2302      	movs	r3, #2
 80039d6:	e013      	b.n	8003a00 <HAL_HCD_Start+0x3e>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2101      	movs	r1, #1
 80039e6:	4618      	mov	r0, r3
 80039e8:	f005 fc22 	bl	8009230 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4618      	mov	r0, r3
 80039f2:	f005 f93a 	bl	8008c6a <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3708      	adds	r7, #8
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d101      	bne.n	8003a1e <HAL_HCD_Stop+0x16>
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	e00d      	b.n	8003a3a <HAL_HCD_Stop+0x32>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f006 f810 	bl	8009a50 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3708      	adds	r7, #8
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b082      	sub	sp, #8
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f005 fbc4 	bl	80091dc <USB_ResetPort>
 8003a54:	4603      	mov	r3, r0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3708      	adds	r7, #8
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	b083      	sub	sp, #12
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
 8003a66:	460b      	mov	r3, r1
 8003a68:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003a6a:	78fb      	ldrb	r3, [r7, #3]
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	212c      	movs	r1, #44	; 0x2c
 8003a70:	fb01 f303 	mul.w	r3, r1, r3
 8003a74:	4413      	add	r3, r2
 8003a76:	3360      	adds	r3, #96	; 0x60
 8003a78:	781b      	ldrb	r3, [r3, #0]
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	370c      	adds	r7, #12
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a84:	4770      	bx	lr

08003a86 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003a86:	b480      	push	{r7}
 8003a88:	b083      	sub	sp, #12
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	6078      	str	r0, [r7, #4]
 8003a8e:	460b      	mov	r3, r1
 8003a90:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003a92:	78fb      	ldrb	r3, [r7, #3]
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	212c      	movs	r1, #44	; 0x2c
 8003a98:	fb01 f303 	mul.w	r3, r1, r3
 8003a9c:	4413      	add	r3, r2
 8003a9e:	3350      	adds	r3, #80	; 0x50
 8003aa0:	681b      	ldr	r3, [r3, #0]
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr

08003aae <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003aae:	b580      	push	{r7, lr}
 8003ab0:	b082      	sub	sp, #8
 8003ab2:	af00      	add	r7, sp, #0
 8003ab4:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f005 fc08 	bl	80092d0 <USB_GetCurrentFrame>
 8003ac0:	4603      	mov	r3, r0
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3708      	adds	r7, #8
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}

08003aca <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003aca:	b580      	push	{r7, lr}
 8003acc:	b082      	sub	sp, #8
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f005 fbe3 	bl	80092a2 <USB_GetHostSpeed>
 8003adc:	4603      	mov	r3, r0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}

08003ae6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003ae6:	b580      	push	{r7, lr}
 8003ae8:	b086      	sub	sp, #24
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
 8003aee:	460b      	mov	r3, r1
 8003af0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003afc:	78fb      	ldrb	r3, [r7, #3]
 8003afe:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	015a      	lsls	r2, r3, #5
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	4413      	add	r3, r2
 8003b08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d11a      	bne.n	8003b4c <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	015a      	lsls	r2, r3, #5
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b22:	461a      	mov	r2, r3
 8003b24:	2304      	movs	r3, #4
 8003b26:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	212c      	movs	r1, #44	; 0x2c
 8003b2e:	fb01 f303 	mul.w	r3, r1, r3
 8003b32:	4413      	add	r3, r2
 8003b34:	3361      	adds	r3, #97	; 0x61
 8003b36:	2206      	movs	r2, #6
 8003b38:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	b2d2      	uxtb	r2, r2
 8003b42:	4611      	mov	r1, r2
 8003b44:	4618      	mov	r0, r3
 8003b46:	f005 fe4a 	bl	80097de <USB_HC_Halt>
 8003b4a:	e0af      	b.n	8003cac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	015a      	lsls	r2, r3, #5
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	4413      	add	r3, r2
 8003b54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b62:	d11b      	bne.n	8003b9c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	015a      	lsls	r2, r3, #5
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	4413      	add	r3, r2
 8003b6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b70:	461a      	mov	r2, r3
 8003b72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b76:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	212c      	movs	r1, #44	; 0x2c
 8003b7e:	fb01 f303 	mul.w	r3, r1, r3
 8003b82:	4413      	add	r3, r2
 8003b84:	3361      	adds	r3, #97	; 0x61
 8003b86:	2207      	movs	r2, #7
 8003b88:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	b2d2      	uxtb	r2, r2
 8003b92:	4611      	mov	r1, r2
 8003b94:	4618      	mov	r0, r3
 8003b96:	f005 fe22 	bl	80097de <USB_HC_Halt>
 8003b9a:	e087      	b.n	8003cac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	015a      	lsls	r2, r3, #5
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	4413      	add	r3, r2
 8003ba4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f003 0320 	and.w	r3, r3, #32
 8003bae:	2b20      	cmp	r3, #32
 8003bb0:	d109      	bne.n	8003bc6 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	015a      	lsls	r2, r3, #5
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	4413      	add	r3, r2
 8003bba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	2320      	movs	r3, #32
 8003bc2:	6093      	str	r3, [r2, #8]
 8003bc4:	e072      	b.n	8003cac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	015a      	lsls	r2, r3, #5
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	4413      	add	r3, r2
 8003bce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f003 0308 	and.w	r3, r3, #8
 8003bd8:	2b08      	cmp	r3, #8
 8003bda:	d11a      	bne.n	8003c12 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	015a      	lsls	r2, r3, #5
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	4413      	add	r3, r2
 8003be4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003be8:	461a      	mov	r2, r3
 8003bea:	2308      	movs	r3, #8
 8003bec:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8003bee:	687a      	ldr	r2, [r7, #4]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	212c      	movs	r1, #44	; 0x2c
 8003bf4:	fb01 f303 	mul.w	r3, r1, r3
 8003bf8:	4413      	add	r3, r2
 8003bfa:	3361      	adds	r3, #97	; 0x61
 8003bfc:	2205      	movs	r2, #5
 8003bfe:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	b2d2      	uxtb	r2, r2
 8003c08:	4611      	mov	r1, r2
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f005 fde7 	bl	80097de <USB_HC_Halt>
 8003c10:	e04c      	b.n	8003cac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	015a      	lsls	r2, r3, #5
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4413      	add	r3, r2
 8003c1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c28:	d11b      	bne.n	8003c62 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	015a      	lsls	r2, r3, #5
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	4413      	add	r3, r2
 8003c32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c36:	461a      	mov	r2, r3
 8003c38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c3c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	212c      	movs	r1, #44	; 0x2c
 8003c44:	fb01 f303 	mul.w	r3, r1, r3
 8003c48:	4413      	add	r3, r2
 8003c4a:	3361      	adds	r3, #97	; 0x61
 8003c4c:	2208      	movs	r2, #8
 8003c4e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68fa      	ldr	r2, [r7, #12]
 8003c56:	b2d2      	uxtb	r2, r2
 8003c58:	4611      	mov	r1, r2
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f005 fdbf 	bl	80097de <USB_HC_Halt>
 8003c60:	e024      	b.n	8003cac <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	015a      	lsls	r2, r3, #5
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	4413      	add	r3, r2
 8003c6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c74:	2b80      	cmp	r3, #128	; 0x80
 8003c76:	d119      	bne.n	8003cac <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	015a      	lsls	r2, r3, #5
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	4413      	add	r3, r2
 8003c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c84:	461a      	mov	r2, r3
 8003c86:	2380      	movs	r3, #128	; 0x80
 8003c88:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	212c      	movs	r1, #44	; 0x2c
 8003c90:	fb01 f303 	mul.w	r3, r1, r3
 8003c94:	4413      	add	r3, r2
 8003c96:	3361      	adds	r3, #97	; 0x61
 8003c98:	2206      	movs	r2, #6
 8003c9a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	68fa      	ldr	r2, [r7, #12]
 8003ca2:	b2d2      	uxtb	r2, r2
 8003ca4:	4611      	mov	r1, r2
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f005 fd99 	bl	80097de <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	015a      	lsls	r2, r3, #5
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	4413      	add	r3, r2
 8003cb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cc2:	d112      	bne.n	8003cea <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	b2d2      	uxtb	r2, r2
 8003ccc:	4611      	mov	r1, r2
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f005 fd85 	bl	80097de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	015a      	lsls	r2, r3, #5
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	4413      	add	r3, r2
 8003cdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ce6:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8003ce8:	e24e      	b.n	8004188 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	015a      	lsls	r2, r3, #5
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	4413      	add	r3, r2
 8003cf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f003 0301 	and.w	r3, r3, #1
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	f040 80df 	bne.w	8003ec0 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d019      	beq.n	8003d3e <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	212c      	movs	r1, #44	; 0x2c
 8003d10:	fb01 f303 	mul.w	r3, r1, r3
 8003d14:	4413      	add	r3, r2
 8003d16:	3348      	adds	r3, #72	; 0x48
 8003d18:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	0159      	lsls	r1, r3, #5
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	440b      	add	r3, r1
 8003d22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8003d2c:	1ad2      	subs	r2, r2, r3
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	202c      	movs	r0, #44	; 0x2c
 8003d34:	fb00 f303 	mul.w	r3, r0, r3
 8003d38:	440b      	add	r3, r1
 8003d3a:	3350      	adds	r3, #80	; 0x50
 8003d3c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	212c      	movs	r1, #44	; 0x2c
 8003d44:	fb01 f303 	mul.w	r3, r1, r3
 8003d48:	4413      	add	r3, r2
 8003d4a:	3361      	adds	r3, #97	; 0x61
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	212c      	movs	r1, #44	; 0x2c
 8003d56:	fb01 f303 	mul.w	r3, r1, r3
 8003d5a:	4413      	add	r3, r2
 8003d5c:	335c      	adds	r3, #92	; 0x5c
 8003d5e:	2200      	movs	r2, #0
 8003d60:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	015a      	lsls	r2, r3, #5
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	4413      	add	r3, r2
 8003d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003d6e:	461a      	mov	r2, r3
 8003d70:	2301      	movs	r3, #1
 8003d72:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	212c      	movs	r1, #44	; 0x2c
 8003d7a:	fb01 f303 	mul.w	r3, r1, r3
 8003d7e:	4413      	add	r3, r2
 8003d80:	333f      	adds	r3, #63	; 0x3f
 8003d82:	781b      	ldrb	r3, [r3, #0]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d009      	beq.n	8003d9c <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	212c      	movs	r1, #44	; 0x2c
 8003d8e:	fb01 f303 	mul.w	r3, r1, r3
 8003d92:	4413      	add	r3, r2
 8003d94:	333f      	adds	r3, #63	; 0x3f
 8003d96:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d111      	bne.n	8003dc0 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	68fa      	ldr	r2, [r7, #12]
 8003da2:	b2d2      	uxtb	r2, r2
 8003da4:	4611      	mov	r1, r2
 8003da6:	4618      	mov	r0, r3
 8003da8:	f005 fd19 	bl	80097de <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	015a      	lsls	r2, r3, #5
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	4413      	add	r3, r2
 8003db4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003db8:	461a      	mov	r2, r3
 8003dba:	2310      	movs	r3, #16
 8003dbc:	6093      	str	r3, [r2, #8]
 8003dbe:	e03a      	b.n	8003e36 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	212c      	movs	r1, #44	; 0x2c
 8003dc6:	fb01 f303 	mul.w	r3, r1, r3
 8003dca:	4413      	add	r3, r2
 8003dcc:	333f      	adds	r3, #63	; 0x3f
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	2b03      	cmp	r3, #3
 8003dd2:	d009      	beq.n	8003de8 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	212c      	movs	r1, #44	; 0x2c
 8003dda:	fb01 f303 	mul.w	r3, r1, r3
 8003dde:	4413      	add	r3, r2
 8003de0:	333f      	adds	r3, #63	; 0x3f
 8003de2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d126      	bne.n	8003e36 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	015a      	lsls	r2, r3, #5
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	4413      	add	r3, r2
 8003df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	0151      	lsls	r1, r2, #5
 8003dfa:	693a      	ldr	r2, [r7, #16]
 8003dfc:	440a      	add	r2, r1
 8003dfe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e02:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003e06:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	212c      	movs	r1, #44	; 0x2c
 8003e0e:	fb01 f303 	mul.w	r3, r1, r3
 8003e12:	4413      	add	r3, r2
 8003e14:	3360      	adds	r3, #96	; 0x60
 8003e16:	2201      	movs	r2, #1
 8003e18:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	b2d9      	uxtb	r1, r3
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	202c      	movs	r0, #44	; 0x2c
 8003e24:	fb00 f303 	mul.w	r3, r0, r3
 8003e28:	4413      	add	r3, r2
 8003e2a:	3360      	adds	r3, #96	; 0x60
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f009 f8f9 	bl	800d028 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d12b      	bne.n	8003e96 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	212c      	movs	r1, #44	; 0x2c
 8003e44:	fb01 f303 	mul.w	r3, r1, r3
 8003e48:	4413      	add	r3, r2
 8003e4a:	3348      	adds	r3, #72	; 0x48
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	6879      	ldr	r1, [r7, #4]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	202c      	movs	r0, #44	; 0x2c
 8003e54:	fb00 f202 	mul.w	r2, r0, r2
 8003e58:	440a      	add	r2, r1
 8003e5a:	3240      	adds	r2, #64	; 0x40
 8003e5c:	8812      	ldrh	r2, [r2, #0]
 8003e5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	f000 818e 	beq.w	8004188 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	212c      	movs	r1, #44	; 0x2c
 8003e72:	fb01 f303 	mul.w	r3, r1, r3
 8003e76:	4413      	add	r3, r2
 8003e78:	3354      	adds	r3, #84	; 0x54
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	f083 0301 	eor.w	r3, r3, #1
 8003e80:	b2d8      	uxtb	r0, r3
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	212c      	movs	r1, #44	; 0x2c
 8003e88:	fb01 f303 	mul.w	r3, r1, r3
 8003e8c:	4413      	add	r3, r2
 8003e8e:	3354      	adds	r3, #84	; 0x54
 8003e90:	4602      	mov	r2, r0
 8003e92:	701a      	strb	r2, [r3, #0]
}
 8003e94:	e178      	b.n	8004188 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	212c      	movs	r1, #44	; 0x2c
 8003e9c:	fb01 f303 	mul.w	r3, r1, r3
 8003ea0:	4413      	add	r3, r2
 8003ea2:	3354      	adds	r3, #84	; 0x54
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	f083 0301 	eor.w	r3, r3, #1
 8003eaa:	b2d8      	uxtb	r0, r3
 8003eac:	687a      	ldr	r2, [r7, #4]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	212c      	movs	r1, #44	; 0x2c
 8003eb2:	fb01 f303 	mul.w	r3, r1, r3
 8003eb6:	4413      	add	r3, r2
 8003eb8:	3354      	adds	r3, #84	; 0x54
 8003eba:	4602      	mov	r2, r0
 8003ebc:	701a      	strb	r2, [r3, #0]
}
 8003ebe:	e163      	b.n	8004188 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	015a      	lsls	r2, r3, #5
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	f040 80f6 	bne.w	80040c4 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8003ed8:	687a      	ldr	r2, [r7, #4]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	212c      	movs	r1, #44	; 0x2c
 8003ede:	fb01 f303 	mul.w	r3, r1, r3
 8003ee2:	4413      	add	r3, r2
 8003ee4:	3361      	adds	r3, #97	; 0x61
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d109      	bne.n	8003f00 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	212c      	movs	r1, #44	; 0x2c
 8003ef2:	fb01 f303 	mul.w	r3, r1, r3
 8003ef6:	4413      	add	r3, r2
 8003ef8:	3360      	adds	r3, #96	; 0x60
 8003efa:	2201      	movs	r2, #1
 8003efc:	701a      	strb	r2, [r3, #0]
 8003efe:	e0c9      	b.n	8004094 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	212c      	movs	r1, #44	; 0x2c
 8003f06:	fb01 f303 	mul.w	r3, r1, r3
 8003f0a:	4413      	add	r3, r2
 8003f0c:	3361      	adds	r3, #97	; 0x61
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	2b05      	cmp	r3, #5
 8003f12:	d109      	bne.n	8003f28 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	212c      	movs	r1, #44	; 0x2c
 8003f1a:	fb01 f303 	mul.w	r3, r1, r3
 8003f1e:	4413      	add	r3, r2
 8003f20:	3360      	adds	r3, #96	; 0x60
 8003f22:	2205      	movs	r2, #5
 8003f24:	701a      	strb	r2, [r3, #0]
 8003f26:	e0b5      	b.n	8004094 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	212c      	movs	r1, #44	; 0x2c
 8003f2e:	fb01 f303 	mul.w	r3, r1, r3
 8003f32:	4413      	add	r3, r2
 8003f34:	3361      	adds	r3, #97	; 0x61
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	2b06      	cmp	r3, #6
 8003f3a:	d009      	beq.n	8003f50 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	212c      	movs	r1, #44	; 0x2c
 8003f42:	fb01 f303 	mul.w	r3, r1, r3
 8003f46:	4413      	add	r3, r2
 8003f48:	3361      	adds	r3, #97	; 0x61
 8003f4a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8003f4c:	2b08      	cmp	r3, #8
 8003f4e:	d150      	bne.n	8003ff2 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	212c      	movs	r1, #44	; 0x2c
 8003f56:	fb01 f303 	mul.w	r3, r1, r3
 8003f5a:	4413      	add	r3, r2
 8003f5c:	335c      	adds	r3, #92	; 0x5c
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	202c      	movs	r0, #44	; 0x2c
 8003f68:	fb00 f303 	mul.w	r3, r0, r3
 8003f6c:	440b      	add	r3, r1
 8003f6e:	335c      	adds	r3, #92	; 0x5c
 8003f70:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	212c      	movs	r1, #44	; 0x2c
 8003f78:	fb01 f303 	mul.w	r3, r1, r3
 8003f7c:	4413      	add	r3, r2
 8003f7e:	335c      	adds	r3, #92	; 0x5c
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d912      	bls.n	8003fac <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	212c      	movs	r1, #44	; 0x2c
 8003f8c:	fb01 f303 	mul.w	r3, r1, r3
 8003f90:	4413      	add	r3, r2
 8003f92:	335c      	adds	r3, #92	; 0x5c
 8003f94:	2200      	movs	r2, #0
 8003f96:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	212c      	movs	r1, #44	; 0x2c
 8003f9e:	fb01 f303 	mul.w	r3, r1, r3
 8003fa2:	4413      	add	r3, r2
 8003fa4:	3360      	adds	r3, #96	; 0x60
 8003fa6:	2204      	movs	r2, #4
 8003fa8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003faa:	e073      	b.n	8004094 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	212c      	movs	r1, #44	; 0x2c
 8003fb2:	fb01 f303 	mul.w	r3, r1, r3
 8003fb6:	4413      	add	r3, r2
 8003fb8:	3360      	adds	r3, #96	; 0x60
 8003fba:	2202      	movs	r2, #2
 8003fbc:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	015a      	lsls	r2, r3, #5
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	4413      	add	r3, r2
 8003fc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003fd4:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003fdc:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	015a      	lsls	r2, r3, #5
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fea:	461a      	mov	r2, r3
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003ff0:	e050      	b.n	8004094 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	212c      	movs	r1, #44	; 0x2c
 8003ff8:	fb01 f303 	mul.w	r3, r1, r3
 8003ffc:	4413      	add	r3, r2
 8003ffe:	3361      	adds	r3, #97	; 0x61
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	2b03      	cmp	r3, #3
 8004004:	d122      	bne.n	800404c <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	212c      	movs	r1, #44	; 0x2c
 800400c:	fb01 f303 	mul.w	r3, r1, r3
 8004010:	4413      	add	r3, r2
 8004012:	3360      	adds	r3, #96	; 0x60
 8004014:	2202      	movs	r2, #2
 8004016:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	015a      	lsls	r2, r3, #5
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	4413      	add	r3, r2
 8004020:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800402e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004036:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	015a      	lsls	r2, r3, #5
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	4413      	add	r3, r2
 8004040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004044:	461a      	mov	r2, r3
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	6013      	str	r3, [r2, #0]
 800404a:	e023      	b.n	8004094 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	212c      	movs	r1, #44	; 0x2c
 8004052:	fb01 f303 	mul.w	r3, r1, r3
 8004056:	4413      	add	r3, r2
 8004058:	3361      	adds	r3, #97	; 0x61
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	2b07      	cmp	r3, #7
 800405e:	d119      	bne.n	8004094 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	212c      	movs	r1, #44	; 0x2c
 8004066:	fb01 f303 	mul.w	r3, r1, r3
 800406a:	4413      	add	r3, r2
 800406c:	335c      	adds	r3, #92	; 0x5c
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	1c5a      	adds	r2, r3, #1
 8004072:	6879      	ldr	r1, [r7, #4]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	202c      	movs	r0, #44	; 0x2c
 8004078:	fb00 f303 	mul.w	r3, r0, r3
 800407c:	440b      	add	r3, r1
 800407e:	335c      	adds	r3, #92	; 0x5c
 8004080:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	212c      	movs	r1, #44	; 0x2c
 8004088:	fb01 f303 	mul.w	r3, r1, r3
 800408c:	4413      	add	r3, r2
 800408e:	3360      	adds	r3, #96	; 0x60
 8004090:	2204      	movs	r2, #4
 8004092:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	015a      	lsls	r2, r3, #5
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	4413      	add	r3, r2
 800409c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040a0:	461a      	mov	r2, r3
 80040a2:	2302      	movs	r3, #2
 80040a4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	b2d9      	uxtb	r1, r3
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	202c      	movs	r0, #44	; 0x2c
 80040b0:	fb00 f303 	mul.w	r3, r0, r3
 80040b4:	4413      	add	r3, r2
 80040b6:	3360      	adds	r3, #96	; 0x60
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	461a      	mov	r2, r3
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f008 ffb3 	bl	800d028 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80040c2:	e061      	b.n	8004188 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	015a      	lsls	r2, r3, #5
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	4413      	add	r3, r2
 80040cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f003 0310 	and.w	r3, r3, #16
 80040d6:	2b10      	cmp	r3, #16
 80040d8:	d156      	bne.n	8004188 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	212c      	movs	r1, #44	; 0x2c
 80040e0:	fb01 f303 	mul.w	r3, r1, r3
 80040e4:	4413      	add	r3, r2
 80040e6:	333f      	adds	r3, #63	; 0x3f
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	2b03      	cmp	r3, #3
 80040ec:	d111      	bne.n	8004112 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	212c      	movs	r1, #44	; 0x2c
 80040f4:	fb01 f303 	mul.w	r3, r1, r3
 80040f8:	4413      	add	r3, r2
 80040fa:	335c      	adds	r3, #92	; 0x5c
 80040fc:	2200      	movs	r2, #0
 80040fe:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	b2d2      	uxtb	r2, r2
 8004108:	4611      	mov	r1, r2
 800410a:	4618      	mov	r0, r3
 800410c:	f005 fb67 	bl	80097de <USB_HC_Halt>
 8004110:	e031      	b.n	8004176 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	212c      	movs	r1, #44	; 0x2c
 8004118:	fb01 f303 	mul.w	r3, r1, r3
 800411c:	4413      	add	r3, r2
 800411e:	333f      	adds	r3, #63	; 0x3f
 8004120:	781b      	ldrb	r3, [r3, #0]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d009      	beq.n	800413a <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	212c      	movs	r1, #44	; 0x2c
 800412c:	fb01 f303 	mul.w	r3, r1, r3
 8004130:	4413      	add	r3, r2
 8004132:	333f      	adds	r3, #63	; 0x3f
 8004134:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8004136:	2b02      	cmp	r3, #2
 8004138:	d11d      	bne.n	8004176 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	212c      	movs	r1, #44	; 0x2c
 8004140:	fb01 f303 	mul.w	r3, r1, r3
 8004144:	4413      	add	r3, r2
 8004146:	335c      	adds	r3, #92	; 0x5c
 8004148:	2200      	movs	r2, #0
 800414a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d110      	bne.n	8004176 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	212c      	movs	r1, #44	; 0x2c
 800415a:	fb01 f303 	mul.w	r3, r1, r3
 800415e:	4413      	add	r3, r2
 8004160:	3361      	adds	r3, #97	; 0x61
 8004162:	2203      	movs	r2, #3
 8004164:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68fa      	ldr	r2, [r7, #12]
 800416c:	b2d2      	uxtb	r2, r2
 800416e:	4611      	mov	r1, r2
 8004170:	4618      	mov	r0, r3
 8004172:	f005 fb34 	bl	80097de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	015a      	lsls	r2, r3, #5
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	4413      	add	r3, r2
 800417e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004182:	461a      	mov	r2, r3
 8004184:	2310      	movs	r3, #16
 8004186:	6093      	str	r3, [r2, #8]
}
 8004188:	bf00      	nop
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b088      	sub	sp, #32
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	460b      	mov	r3, r1
 800419a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80041a6:	78fb      	ldrb	r3, [r7, #3]
 80041a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	015a      	lsls	r2, r3, #5
 80041ae:	69bb      	ldr	r3, [r7, #24]
 80041b0:	4413      	add	r3, r2
 80041b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f003 0304 	and.w	r3, r3, #4
 80041bc:	2b04      	cmp	r3, #4
 80041be:	d11a      	bne.n	80041f6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	015a      	lsls	r2, r3, #5
 80041c4:	69bb      	ldr	r3, [r7, #24]
 80041c6:	4413      	add	r3, r2
 80041c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041cc:	461a      	mov	r2, r3
 80041ce:	2304      	movs	r3, #4
 80041d0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	212c      	movs	r1, #44	; 0x2c
 80041d8:	fb01 f303 	mul.w	r3, r1, r3
 80041dc:	4413      	add	r3, r2
 80041de:	3361      	adds	r3, #97	; 0x61
 80041e0:	2206      	movs	r2, #6
 80041e2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	697a      	ldr	r2, [r7, #20]
 80041ea:	b2d2      	uxtb	r2, r2
 80041ec:	4611      	mov	r1, r2
 80041ee:	4618      	mov	r0, r3
 80041f0:	f005 faf5 	bl	80097de <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80041f4:	e331      	b.n	800485a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	015a      	lsls	r2, r3, #5
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	4413      	add	r3, r2
 80041fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f003 0320 	and.w	r3, r3, #32
 8004208:	2b20      	cmp	r3, #32
 800420a:	d12e      	bne.n	800426a <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	015a      	lsls	r2, r3, #5
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	4413      	add	r3, r2
 8004214:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004218:	461a      	mov	r2, r3
 800421a:	2320      	movs	r3, #32
 800421c:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	212c      	movs	r1, #44	; 0x2c
 8004224:	fb01 f303 	mul.w	r3, r1, r3
 8004228:	4413      	add	r3, r2
 800422a:	333d      	adds	r3, #61	; 0x3d
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	2b01      	cmp	r3, #1
 8004230:	f040 8313 	bne.w	800485a <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	212c      	movs	r1, #44	; 0x2c
 800423a:	fb01 f303 	mul.w	r3, r1, r3
 800423e:	4413      	add	r3, r2
 8004240:	333d      	adds	r3, #61	; 0x3d
 8004242:	2200      	movs	r2, #0
 8004244:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	212c      	movs	r1, #44	; 0x2c
 800424c:	fb01 f303 	mul.w	r3, r1, r3
 8004250:	4413      	add	r3, r2
 8004252:	3360      	adds	r3, #96	; 0x60
 8004254:	2202      	movs	r2, #2
 8004256:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	697a      	ldr	r2, [r7, #20]
 800425e:	b2d2      	uxtb	r2, r2
 8004260:	4611      	mov	r1, r2
 8004262:	4618      	mov	r0, r3
 8004264:	f005 fabb 	bl	80097de <USB_HC_Halt>
}
 8004268:	e2f7      	b.n	800485a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	015a      	lsls	r2, r3, #5
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	4413      	add	r3, r2
 8004272:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800427c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004280:	d112      	bne.n	80042a8 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	015a      	lsls	r2, r3, #5
 8004286:	69bb      	ldr	r3, [r7, #24]
 8004288:	4413      	add	r3, r2
 800428a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800428e:	461a      	mov	r2, r3
 8004290:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004294:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	b2d2      	uxtb	r2, r2
 800429e:	4611      	mov	r1, r2
 80042a0:	4618      	mov	r0, r3
 80042a2:	f005 fa9c 	bl	80097de <USB_HC_Halt>
}
 80042a6:	e2d8      	b.n	800485a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	015a      	lsls	r2, r3, #5
 80042ac:	69bb      	ldr	r3, [r7, #24]
 80042ae:	4413      	add	r3, r2
 80042b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d140      	bne.n	8004340 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80042be:	687a      	ldr	r2, [r7, #4]
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	212c      	movs	r1, #44	; 0x2c
 80042c4:	fb01 f303 	mul.w	r3, r1, r3
 80042c8:	4413      	add	r3, r2
 80042ca:	335c      	adds	r3, #92	; 0x5c
 80042cc:	2200      	movs	r2, #0
 80042ce:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	015a      	lsls	r2, r3, #5
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	4413      	add	r3, r2
 80042d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042e2:	2b40      	cmp	r3, #64	; 0x40
 80042e4:	d111      	bne.n	800430a <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	212c      	movs	r1, #44	; 0x2c
 80042ec:	fb01 f303 	mul.w	r3, r1, r3
 80042f0:	4413      	add	r3, r2
 80042f2:	333d      	adds	r3, #61	; 0x3d
 80042f4:	2201      	movs	r2, #1
 80042f6:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	015a      	lsls	r2, r3, #5
 80042fc:	69bb      	ldr	r3, [r7, #24]
 80042fe:	4413      	add	r3, r2
 8004300:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004304:	461a      	mov	r2, r3
 8004306:	2340      	movs	r3, #64	; 0x40
 8004308:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	015a      	lsls	r2, r3, #5
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	4413      	add	r3, r2
 8004312:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004316:	461a      	mov	r2, r3
 8004318:	2301      	movs	r3, #1
 800431a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	212c      	movs	r1, #44	; 0x2c
 8004322:	fb01 f303 	mul.w	r3, r1, r3
 8004326:	4413      	add	r3, r2
 8004328:	3361      	adds	r3, #97	; 0x61
 800432a:	2201      	movs	r2, #1
 800432c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	697a      	ldr	r2, [r7, #20]
 8004334:	b2d2      	uxtb	r2, r2
 8004336:	4611      	mov	r1, r2
 8004338:	4618      	mov	r0, r3
 800433a:	f005 fa50 	bl	80097de <USB_HC_Halt>
}
 800433e:	e28c      	b.n	800485a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	015a      	lsls	r2, r3, #5
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	4413      	add	r3, r2
 8004348:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004352:	2b40      	cmp	r3, #64	; 0x40
 8004354:	d12c      	bne.n	80043b0 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	212c      	movs	r1, #44	; 0x2c
 800435c:	fb01 f303 	mul.w	r3, r1, r3
 8004360:	4413      	add	r3, r2
 8004362:	3361      	adds	r3, #97	; 0x61
 8004364:	2204      	movs	r2, #4
 8004366:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	212c      	movs	r1, #44	; 0x2c
 800436e:	fb01 f303 	mul.w	r3, r1, r3
 8004372:	4413      	add	r3, r2
 8004374:	333d      	adds	r3, #61	; 0x3d
 8004376:	2201      	movs	r2, #1
 8004378:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	212c      	movs	r1, #44	; 0x2c
 8004380:	fb01 f303 	mul.w	r3, r1, r3
 8004384:	4413      	add	r3, r2
 8004386:	335c      	adds	r3, #92	; 0x5c
 8004388:	2200      	movs	r2, #0
 800438a:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	b2d2      	uxtb	r2, r2
 8004394:	4611      	mov	r1, r2
 8004396:	4618      	mov	r0, r3
 8004398:	f005 fa21 	bl	80097de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	015a      	lsls	r2, r3, #5
 80043a0:	69bb      	ldr	r3, [r7, #24]
 80043a2:	4413      	add	r3, r2
 80043a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043a8:	461a      	mov	r2, r3
 80043aa:	2340      	movs	r3, #64	; 0x40
 80043ac:	6093      	str	r3, [r2, #8]
}
 80043ae:	e254      	b.n	800485a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	015a      	lsls	r2, r3, #5
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	4413      	add	r3, r2
 80043b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f003 0308 	and.w	r3, r3, #8
 80043c2:	2b08      	cmp	r3, #8
 80043c4:	d11a      	bne.n	80043fc <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	015a      	lsls	r2, r3, #5
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	4413      	add	r3, r2
 80043ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80043d2:	461a      	mov	r2, r3
 80043d4:	2308      	movs	r3, #8
 80043d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	212c      	movs	r1, #44	; 0x2c
 80043de:	fb01 f303 	mul.w	r3, r1, r3
 80043e2:	4413      	add	r3, r2
 80043e4:	3361      	adds	r3, #97	; 0x61
 80043e6:	2205      	movs	r2, #5
 80043e8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	b2d2      	uxtb	r2, r2
 80043f2:	4611      	mov	r1, r2
 80043f4:	4618      	mov	r0, r3
 80043f6:	f005 f9f2 	bl	80097de <USB_HC_Halt>
}
 80043fa:	e22e      	b.n	800485a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	015a      	lsls	r2, r3, #5
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	4413      	add	r3, r2
 8004404:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004408:	689b      	ldr	r3, [r3, #8]
 800440a:	f003 0310 	and.w	r3, r3, #16
 800440e:	2b10      	cmp	r3, #16
 8004410:	d140      	bne.n	8004494 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	212c      	movs	r1, #44	; 0x2c
 8004418:	fb01 f303 	mul.w	r3, r1, r3
 800441c:	4413      	add	r3, r2
 800441e:	335c      	adds	r3, #92	; 0x5c
 8004420:	2200      	movs	r2, #0
 8004422:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	212c      	movs	r1, #44	; 0x2c
 800442a:	fb01 f303 	mul.w	r3, r1, r3
 800442e:	4413      	add	r3, r2
 8004430:	3361      	adds	r3, #97	; 0x61
 8004432:	2203      	movs	r2, #3
 8004434:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	212c      	movs	r1, #44	; 0x2c
 800443c:	fb01 f303 	mul.w	r3, r1, r3
 8004440:	4413      	add	r3, r2
 8004442:	333d      	adds	r3, #61	; 0x3d
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d112      	bne.n	8004470 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	212c      	movs	r1, #44	; 0x2c
 8004450:	fb01 f303 	mul.w	r3, r1, r3
 8004454:	4413      	add	r3, r2
 8004456:	333c      	adds	r3, #60	; 0x3c
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d108      	bne.n	8004470 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	212c      	movs	r1, #44	; 0x2c
 8004464:	fb01 f303 	mul.w	r3, r1, r3
 8004468:	4413      	add	r3, r2
 800446a:	333d      	adds	r3, #61	; 0x3d
 800446c:	2201      	movs	r2, #1
 800446e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	697a      	ldr	r2, [r7, #20]
 8004476:	b2d2      	uxtb	r2, r2
 8004478:	4611      	mov	r1, r2
 800447a:	4618      	mov	r0, r3
 800447c:	f005 f9af 	bl	80097de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	015a      	lsls	r2, r3, #5
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	4413      	add	r3, r2
 8004488:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800448c:	461a      	mov	r2, r3
 800448e:	2310      	movs	r3, #16
 8004490:	6093      	str	r3, [r2, #8]
}
 8004492:	e1e2      	b.n	800485a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	015a      	lsls	r2, r3, #5
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	4413      	add	r3, r2
 800449c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044a6:	2b80      	cmp	r3, #128	; 0x80
 80044a8:	d164      	bne.n	8004574 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d111      	bne.n	80044d6 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	212c      	movs	r1, #44	; 0x2c
 80044b8:	fb01 f303 	mul.w	r3, r1, r3
 80044bc:	4413      	add	r3, r2
 80044be:	3361      	adds	r3, #97	; 0x61
 80044c0:	2206      	movs	r2, #6
 80044c2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	697a      	ldr	r2, [r7, #20]
 80044ca:	b2d2      	uxtb	r2, r2
 80044cc:	4611      	mov	r1, r2
 80044ce:	4618      	mov	r0, r3
 80044d0:	f005 f985 	bl	80097de <USB_HC_Halt>
 80044d4:	e044      	b.n	8004560 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	212c      	movs	r1, #44	; 0x2c
 80044dc:	fb01 f303 	mul.w	r3, r1, r3
 80044e0:	4413      	add	r3, r2
 80044e2:	335c      	adds	r3, #92	; 0x5c
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	1c5a      	adds	r2, r3, #1
 80044e8:	6879      	ldr	r1, [r7, #4]
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	202c      	movs	r0, #44	; 0x2c
 80044ee:	fb00 f303 	mul.w	r3, r0, r3
 80044f2:	440b      	add	r3, r1
 80044f4:	335c      	adds	r3, #92	; 0x5c
 80044f6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	212c      	movs	r1, #44	; 0x2c
 80044fe:	fb01 f303 	mul.w	r3, r1, r3
 8004502:	4413      	add	r3, r2
 8004504:	335c      	adds	r3, #92	; 0x5c
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2b02      	cmp	r3, #2
 800450a:	d920      	bls.n	800454e <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	212c      	movs	r1, #44	; 0x2c
 8004512:	fb01 f303 	mul.w	r3, r1, r3
 8004516:	4413      	add	r3, r2
 8004518:	335c      	adds	r3, #92	; 0x5c
 800451a:	2200      	movs	r2, #0
 800451c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	212c      	movs	r1, #44	; 0x2c
 8004524:	fb01 f303 	mul.w	r3, r1, r3
 8004528:	4413      	add	r3, r2
 800452a:	3360      	adds	r3, #96	; 0x60
 800452c:	2204      	movs	r2, #4
 800452e:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	b2d9      	uxtb	r1, r3
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	202c      	movs	r0, #44	; 0x2c
 800453a:	fb00 f303 	mul.w	r3, r0, r3
 800453e:	4413      	add	r3, r2
 8004540:	3360      	adds	r3, #96	; 0x60
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	461a      	mov	r2, r3
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f008 fd6e 	bl	800d028 <HAL_HCD_HC_NotifyURBChange_Callback>
 800454c:	e008      	b.n	8004560 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	212c      	movs	r1, #44	; 0x2c
 8004554:	fb01 f303 	mul.w	r3, r1, r3
 8004558:	4413      	add	r3, r2
 800455a:	3360      	adds	r3, #96	; 0x60
 800455c:	2202      	movs	r2, #2
 800455e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	015a      	lsls	r2, r3, #5
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	4413      	add	r3, r2
 8004568:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800456c:	461a      	mov	r2, r3
 800456e:	2380      	movs	r3, #128	; 0x80
 8004570:	6093      	str	r3, [r2, #8]
}
 8004572:	e172      	b.n	800485a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	015a      	lsls	r2, r3, #5
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	4413      	add	r3, r2
 800457c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004586:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800458a:	d11b      	bne.n	80045c4 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	212c      	movs	r1, #44	; 0x2c
 8004592:	fb01 f303 	mul.w	r3, r1, r3
 8004596:	4413      	add	r3, r2
 8004598:	3361      	adds	r3, #97	; 0x61
 800459a:	2208      	movs	r2, #8
 800459c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	b2d2      	uxtb	r2, r2
 80045a6:	4611      	mov	r1, r2
 80045a8:	4618      	mov	r0, r3
 80045aa:	f005 f918 	bl	80097de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	015a      	lsls	r2, r3, #5
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	4413      	add	r3, r2
 80045b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045ba:	461a      	mov	r2, r3
 80045bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80045c0:	6093      	str	r3, [r2, #8]
}
 80045c2:	e14a      	b.n	800485a <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	015a      	lsls	r2, r3, #5
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	4413      	add	r3, r2
 80045cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b02      	cmp	r3, #2
 80045d8:	f040 813f 	bne.w	800485a <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	212c      	movs	r1, #44	; 0x2c
 80045e2:	fb01 f303 	mul.w	r3, r1, r3
 80045e6:	4413      	add	r3, r2
 80045e8:	3361      	adds	r3, #97	; 0x61
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d17d      	bne.n	80046ec <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	212c      	movs	r1, #44	; 0x2c
 80045f6:	fb01 f303 	mul.w	r3, r1, r3
 80045fa:	4413      	add	r3, r2
 80045fc:	3360      	adds	r3, #96	; 0x60
 80045fe:	2201      	movs	r2, #1
 8004600:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	212c      	movs	r1, #44	; 0x2c
 8004608:	fb01 f303 	mul.w	r3, r1, r3
 800460c:	4413      	add	r3, r2
 800460e:	333f      	adds	r3, #63	; 0x3f
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	2b02      	cmp	r3, #2
 8004614:	d00a      	beq.n	800462c <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	212c      	movs	r1, #44	; 0x2c
 800461c:	fb01 f303 	mul.w	r3, r1, r3
 8004620:	4413      	add	r3, r2
 8004622:	333f      	adds	r3, #63	; 0x3f
 8004624:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8004626:	2b03      	cmp	r3, #3
 8004628:	f040 8100 	bne.w	800482c <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	691b      	ldr	r3, [r3, #16]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d113      	bne.n	800465c <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	212c      	movs	r1, #44	; 0x2c
 800463a:	fb01 f303 	mul.w	r3, r1, r3
 800463e:	4413      	add	r3, r2
 8004640:	3355      	adds	r3, #85	; 0x55
 8004642:	781b      	ldrb	r3, [r3, #0]
 8004644:	f083 0301 	eor.w	r3, r3, #1
 8004648:	b2d8      	uxtb	r0, r3
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	212c      	movs	r1, #44	; 0x2c
 8004650:	fb01 f303 	mul.w	r3, r1, r3
 8004654:	4413      	add	r3, r2
 8004656:	3355      	adds	r3, #85	; 0x55
 8004658:	4602      	mov	r2, r0
 800465a:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	2b01      	cmp	r3, #1
 8004662:	f040 80e3 	bne.w	800482c <HCD_HC_OUT_IRQHandler+0x69c>
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	212c      	movs	r1, #44	; 0x2c
 800466c:	fb01 f303 	mul.w	r3, r1, r3
 8004670:	4413      	add	r3, r2
 8004672:	334c      	adds	r3, #76	; 0x4c
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	2b00      	cmp	r3, #0
 8004678:	f000 80d8 	beq.w	800482c <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	212c      	movs	r1, #44	; 0x2c
 8004682:	fb01 f303 	mul.w	r3, r1, r3
 8004686:	4413      	add	r3, r2
 8004688:	334c      	adds	r3, #76	; 0x4c
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	6879      	ldr	r1, [r7, #4]
 800468e:	697a      	ldr	r2, [r7, #20]
 8004690:	202c      	movs	r0, #44	; 0x2c
 8004692:	fb00 f202 	mul.w	r2, r0, r2
 8004696:	440a      	add	r2, r1
 8004698:	3240      	adds	r2, #64	; 0x40
 800469a:	8812      	ldrh	r2, [r2, #0]
 800469c:	4413      	add	r3, r2
 800469e:	3b01      	subs	r3, #1
 80046a0:	6879      	ldr	r1, [r7, #4]
 80046a2:	697a      	ldr	r2, [r7, #20]
 80046a4:	202c      	movs	r0, #44	; 0x2c
 80046a6:	fb00 f202 	mul.w	r2, r0, r2
 80046aa:	440a      	add	r2, r1
 80046ac:	3240      	adds	r2, #64	; 0x40
 80046ae:	8812      	ldrh	r2, [r2, #0]
 80046b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80046b4:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f003 0301 	and.w	r3, r3, #1
 80046bc:	2b00      	cmp	r3, #0
 80046be:	f000 80b5 	beq.w	800482c <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	212c      	movs	r1, #44	; 0x2c
 80046c8:	fb01 f303 	mul.w	r3, r1, r3
 80046cc:	4413      	add	r3, r2
 80046ce:	3355      	adds	r3, #85	; 0x55
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	f083 0301 	eor.w	r3, r3, #1
 80046d6:	b2d8      	uxtb	r0, r3
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	212c      	movs	r1, #44	; 0x2c
 80046de:	fb01 f303 	mul.w	r3, r1, r3
 80046e2:	4413      	add	r3, r2
 80046e4:	3355      	adds	r3, #85	; 0x55
 80046e6:	4602      	mov	r2, r0
 80046e8:	701a      	strb	r2, [r3, #0]
 80046ea:	e09f      	b.n	800482c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	212c      	movs	r1, #44	; 0x2c
 80046f2:	fb01 f303 	mul.w	r3, r1, r3
 80046f6:	4413      	add	r3, r2
 80046f8:	3361      	adds	r3, #97	; 0x61
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	2b03      	cmp	r3, #3
 80046fe:	d109      	bne.n	8004714 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004700:	687a      	ldr	r2, [r7, #4]
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	212c      	movs	r1, #44	; 0x2c
 8004706:	fb01 f303 	mul.w	r3, r1, r3
 800470a:	4413      	add	r3, r2
 800470c:	3360      	adds	r3, #96	; 0x60
 800470e:	2202      	movs	r2, #2
 8004710:	701a      	strb	r2, [r3, #0]
 8004712:	e08b      	b.n	800482c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	212c      	movs	r1, #44	; 0x2c
 800471a:	fb01 f303 	mul.w	r3, r1, r3
 800471e:	4413      	add	r3, r2
 8004720:	3361      	adds	r3, #97	; 0x61
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	2b04      	cmp	r3, #4
 8004726:	d109      	bne.n	800473c <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	212c      	movs	r1, #44	; 0x2c
 800472e:	fb01 f303 	mul.w	r3, r1, r3
 8004732:	4413      	add	r3, r2
 8004734:	3360      	adds	r3, #96	; 0x60
 8004736:	2202      	movs	r2, #2
 8004738:	701a      	strb	r2, [r3, #0]
 800473a:	e077      	b.n	800482c <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	212c      	movs	r1, #44	; 0x2c
 8004742:	fb01 f303 	mul.w	r3, r1, r3
 8004746:	4413      	add	r3, r2
 8004748:	3361      	adds	r3, #97	; 0x61
 800474a:	781b      	ldrb	r3, [r3, #0]
 800474c:	2b05      	cmp	r3, #5
 800474e:	d109      	bne.n	8004764 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	212c      	movs	r1, #44	; 0x2c
 8004756:	fb01 f303 	mul.w	r3, r1, r3
 800475a:	4413      	add	r3, r2
 800475c:	3360      	adds	r3, #96	; 0x60
 800475e:	2205      	movs	r2, #5
 8004760:	701a      	strb	r2, [r3, #0]
 8004762:	e063      	b.n	800482c <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	212c      	movs	r1, #44	; 0x2c
 800476a:	fb01 f303 	mul.w	r3, r1, r3
 800476e:	4413      	add	r3, r2
 8004770:	3361      	adds	r3, #97	; 0x61
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	2b06      	cmp	r3, #6
 8004776:	d009      	beq.n	800478c <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	212c      	movs	r1, #44	; 0x2c
 800477e:	fb01 f303 	mul.w	r3, r1, r3
 8004782:	4413      	add	r3, r2
 8004784:	3361      	adds	r3, #97	; 0x61
 8004786:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004788:	2b08      	cmp	r3, #8
 800478a:	d14f      	bne.n	800482c <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	212c      	movs	r1, #44	; 0x2c
 8004792:	fb01 f303 	mul.w	r3, r1, r3
 8004796:	4413      	add	r3, r2
 8004798:	335c      	adds	r3, #92	; 0x5c
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	1c5a      	adds	r2, r3, #1
 800479e:	6879      	ldr	r1, [r7, #4]
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	202c      	movs	r0, #44	; 0x2c
 80047a4:	fb00 f303 	mul.w	r3, r0, r3
 80047a8:	440b      	add	r3, r1
 80047aa:	335c      	adds	r3, #92	; 0x5c
 80047ac:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	212c      	movs	r1, #44	; 0x2c
 80047b4:	fb01 f303 	mul.w	r3, r1, r3
 80047b8:	4413      	add	r3, r2
 80047ba:	335c      	adds	r3, #92	; 0x5c
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d912      	bls.n	80047e8 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	212c      	movs	r1, #44	; 0x2c
 80047c8:	fb01 f303 	mul.w	r3, r1, r3
 80047cc:	4413      	add	r3, r2
 80047ce:	335c      	adds	r3, #92	; 0x5c
 80047d0:	2200      	movs	r2, #0
 80047d2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	212c      	movs	r1, #44	; 0x2c
 80047da:	fb01 f303 	mul.w	r3, r1, r3
 80047de:	4413      	add	r3, r2
 80047e0:	3360      	adds	r3, #96	; 0x60
 80047e2:	2204      	movs	r2, #4
 80047e4:	701a      	strb	r2, [r3, #0]
 80047e6:	e021      	b.n	800482c <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	212c      	movs	r1, #44	; 0x2c
 80047ee:	fb01 f303 	mul.w	r3, r1, r3
 80047f2:	4413      	add	r3, r2
 80047f4:	3360      	adds	r3, #96	; 0x60
 80047f6:	2202      	movs	r2, #2
 80047f8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	015a      	lsls	r2, r3, #5
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	4413      	add	r3, r2
 8004802:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004810:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004818:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	015a      	lsls	r2, r3, #5
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	4413      	add	r3, r2
 8004822:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004826:	461a      	mov	r2, r3
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	015a      	lsls	r2, r3, #5
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	4413      	add	r3, r2
 8004834:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004838:	461a      	mov	r2, r3
 800483a:	2302      	movs	r3, #2
 800483c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	b2d9      	uxtb	r1, r3
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	202c      	movs	r0, #44	; 0x2c
 8004848:	fb00 f303 	mul.w	r3, r0, r3
 800484c:	4413      	add	r3, r2
 800484e:	3360      	adds	r3, #96	; 0x60
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	461a      	mov	r2, r3
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f008 fbe7 	bl	800d028 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800485a:	bf00      	nop
 800485c:	3720      	adds	r7, #32
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}

08004862 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b08a      	sub	sp, #40	; 0x28
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004872:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	f003 030f 	and.w	r3, r3, #15
 8004882:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	0c5b      	lsrs	r3, r3, #17
 8004888:	f003 030f 	and.w	r3, r3, #15
 800488c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	091b      	lsrs	r3, r3, #4
 8004892:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004896:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	2b02      	cmp	r3, #2
 800489c:	d004      	beq.n	80048a8 <HCD_RXQLVL_IRQHandler+0x46>
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	2b05      	cmp	r3, #5
 80048a2:	f000 80a9 	beq.w	80049f8 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80048a6:	e0aa      	b.n	80049fe <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f000 80a6 	beq.w	80049fc <HCD_RXQLVL_IRQHandler+0x19a>
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	212c      	movs	r1, #44	; 0x2c
 80048b6:	fb01 f303 	mul.w	r3, r1, r3
 80048ba:	4413      	add	r3, r2
 80048bc:	3344      	adds	r3, #68	; 0x44
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f000 809b 	beq.w	80049fc <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	69bb      	ldr	r3, [r7, #24]
 80048ca:	212c      	movs	r1, #44	; 0x2c
 80048cc:	fb01 f303 	mul.w	r3, r1, r3
 80048d0:	4413      	add	r3, r2
 80048d2:	3350      	adds	r3, #80	; 0x50
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	441a      	add	r2, r3
 80048da:	6879      	ldr	r1, [r7, #4]
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	202c      	movs	r0, #44	; 0x2c
 80048e0:	fb00 f303 	mul.w	r3, r0, r3
 80048e4:	440b      	add	r3, r1
 80048e6:	334c      	adds	r3, #76	; 0x4c
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d87a      	bhi.n	80049e4 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6818      	ldr	r0, [r3, #0]
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	212c      	movs	r1, #44	; 0x2c
 80048f8:	fb01 f303 	mul.w	r3, r1, r3
 80048fc:	4413      	add	r3, r2
 80048fe:	3344      	adds	r3, #68	; 0x44
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	693a      	ldr	r2, [r7, #16]
 8004904:	b292      	uxth	r2, r2
 8004906:	4619      	mov	r1, r3
 8004908:	f004 fac0 	bl	8008e8c <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	212c      	movs	r1, #44	; 0x2c
 8004912:	fb01 f303 	mul.w	r3, r1, r3
 8004916:	4413      	add	r3, r2
 8004918:	3344      	adds	r3, #68	; 0x44
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	441a      	add	r2, r3
 8004920:	6879      	ldr	r1, [r7, #4]
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	202c      	movs	r0, #44	; 0x2c
 8004926:	fb00 f303 	mul.w	r3, r0, r3
 800492a:	440b      	add	r3, r1
 800492c:	3344      	adds	r3, #68	; 0x44
 800492e:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	69bb      	ldr	r3, [r7, #24]
 8004934:	212c      	movs	r1, #44	; 0x2c
 8004936:	fb01 f303 	mul.w	r3, r1, r3
 800493a:	4413      	add	r3, r2
 800493c:	3350      	adds	r3, #80	; 0x50
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	441a      	add	r2, r3
 8004944:	6879      	ldr	r1, [r7, #4]
 8004946:	69bb      	ldr	r3, [r7, #24]
 8004948:	202c      	movs	r0, #44	; 0x2c
 800494a:	fb00 f303 	mul.w	r3, r0, r3
 800494e:	440b      	add	r3, r1
 8004950:	3350      	adds	r3, #80	; 0x50
 8004952:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	015a      	lsls	r2, r3, #5
 8004958:	6a3b      	ldr	r3, [r7, #32]
 800495a:	4413      	add	r3, r2
 800495c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	0cdb      	lsrs	r3, r3, #19
 8004964:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004968:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	212c      	movs	r1, #44	; 0x2c
 8004970:	fb01 f303 	mul.w	r3, r1, r3
 8004974:	4413      	add	r3, r2
 8004976:	3340      	adds	r3, #64	; 0x40
 8004978:	881b      	ldrh	r3, [r3, #0]
 800497a:	461a      	mov	r2, r3
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	4293      	cmp	r3, r2
 8004980:	d13c      	bne.n	80049fc <HCD_RXQLVL_IRQHandler+0x19a>
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d039      	beq.n	80049fc <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	015a      	lsls	r2, r3, #5
 800498c:	6a3b      	ldr	r3, [r7, #32]
 800498e:	4413      	add	r3, r2
 8004990:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800499e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80049a6:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	015a      	lsls	r2, r3, #5
 80049ac:	6a3b      	ldr	r3, [r7, #32]
 80049ae:	4413      	add	r3, r2
 80049b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049b4:	461a      	mov	r2, r3
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	69bb      	ldr	r3, [r7, #24]
 80049be:	212c      	movs	r1, #44	; 0x2c
 80049c0:	fb01 f303 	mul.w	r3, r1, r3
 80049c4:	4413      	add	r3, r2
 80049c6:	3354      	adds	r3, #84	; 0x54
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	f083 0301 	eor.w	r3, r3, #1
 80049ce:	b2d8      	uxtb	r0, r3
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	212c      	movs	r1, #44	; 0x2c
 80049d6:	fb01 f303 	mul.w	r3, r1, r3
 80049da:	4413      	add	r3, r2
 80049dc:	3354      	adds	r3, #84	; 0x54
 80049de:	4602      	mov	r2, r0
 80049e0:	701a      	strb	r2, [r3, #0]
      break;
 80049e2:	e00b      	b.n	80049fc <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	69bb      	ldr	r3, [r7, #24]
 80049e8:	212c      	movs	r1, #44	; 0x2c
 80049ea:	fb01 f303 	mul.w	r3, r1, r3
 80049ee:	4413      	add	r3, r2
 80049f0:	3360      	adds	r3, #96	; 0x60
 80049f2:	2204      	movs	r2, #4
 80049f4:	701a      	strb	r2, [r3, #0]
      break;
 80049f6:	e001      	b.n	80049fc <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80049f8:	bf00      	nop
 80049fa:	e000      	b.n	80049fe <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80049fc:	bf00      	nop
  }
}
 80049fe:	bf00      	nop
 8004a00:	3728      	adds	r7, #40	; 0x28
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}

08004a06 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004a06:	b580      	push	{r7, lr}
 8004a08:	b086      	sub	sp, #24
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004a32:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d10b      	bne.n	8004a56 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f003 0301 	and.w	r3, r3, #1
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d102      	bne.n	8004a4e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f008 fad1 	bl	800cff0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	f043 0302 	orr.w	r3, r3, #2
 8004a54:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	2b08      	cmp	r3, #8
 8004a5e:	d132      	bne.n	8004ac6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	f043 0308 	orr.w	r3, r3, #8
 8004a66:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f003 0304 	and.w	r3, r3, #4
 8004a6e:	2b04      	cmp	r3, #4
 8004a70:	d126      	bne.n	8004ac0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d113      	bne.n	8004aa2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004a80:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004a84:	d106      	bne.n	8004a94 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2102      	movs	r1, #2
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f004 fb6b 	bl	8009168 <USB_InitFSLSPClkSel>
 8004a92:	e011      	b.n	8004ab8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	2101      	movs	r1, #1
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f004 fb64 	bl	8009168 <USB_InitFSLSPClkSel>
 8004aa0:	e00a      	b.n	8004ab8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d106      	bne.n	8004ab8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004ab6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f008 fac3 	bl	800d044 <HAL_HCD_PortEnabled_Callback>
 8004abe:	e002      	b.n	8004ac6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f008 facd 	bl	800d060 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f003 0320 	and.w	r3, r3, #32
 8004acc:	2b20      	cmp	r3, #32
 8004ace:	d103      	bne.n	8004ad8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	f043 0320 	orr.w	r3, r3, #32
 8004ad6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004ade:	461a      	mov	r2, r3
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	6013      	str	r3, [r2, #0]
}
 8004ae4:	bf00      	nop
 8004ae6:	3718      	adds	r7, #24
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d101      	bne.n	8004afe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e12b      	b.n	8004d56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d106      	bne.n	8004b18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f7fd fce6 	bl	80024e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2224      	movs	r2, #36	; 0x24
 8004b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f022 0201 	bic.w	r2, r2, #1
 8004b2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004b4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b50:	f001 fd7a 	bl	8006648 <HAL_RCC_GetPCLK1Freq>
 8004b54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	4a81      	ldr	r2, [pc, #516]	; (8004d60 <HAL_I2C_Init+0x274>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d807      	bhi.n	8004b70 <HAL_I2C_Init+0x84>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	4a80      	ldr	r2, [pc, #512]	; (8004d64 <HAL_I2C_Init+0x278>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	bf94      	ite	ls
 8004b68:	2301      	movls	r3, #1
 8004b6a:	2300      	movhi	r3, #0
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	e006      	b.n	8004b7e <HAL_I2C_Init+0x92>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4a7d      	ldr	r2, [pc, #500]	; (8004d68 <HAL_I2C_Init+0x27c>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	bf94      	ite	ls
 8004b78:	2301      	movls	r3, #1
 8004b7a:	2300      	movhi	r3, #0
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e0e7      	b.n	8004d56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	4a78      	ldr	r2, [pc, #480]	; (8004d6c <HAL_I2C_Init+0x280>)
 8004b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8e:	0c9b      	lsrs	r3, r3, #18
 8004b90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	4a6a      	ldr	r2, [pc, #424]	; (8004d60 <HAL_I2C_Init+0x274>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d802      	bhi.n	8004bc0 <HAL_I2C_Init+0xd4>
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	3301      	adds	r3, #1
 8004bbe:	e009      	b.n	8004bd4 <HAL_I2C_Init+0xe8>
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004bc6:	fb02 f303 	mul.w	r3, r2, r3
 8004bca:	4a69      	ldr	r2, [pc, #420]	; (8004d70 <HAL_I2C_Init+0x284>)
 8004bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd0:	099b      	lsrs	r3, r3, #6
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6812      	ldr	r2, [r2, #0]
 8004bd8:	430b      	orrs	r3, r1
 8004bda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	69db      	ldr	r3, [r3, #28]
 8004be2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004be6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	495c      	ldr	r1, [pc, #368]	; (8004d60 <HAL_I2C_Init+0x274>)
 8004bf0:	428b      	cmp	r3, r1
 8004bf2:	d819      	bhi.n	8004c28 <HAL_I2C_Init+0x13c>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	1e59      	subs	r1, r3, #1
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	005b      	lsls	r3, r3, #1
 8004bfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c02:	1c59      	adds	r1, r3, #1
 8004c04:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004c08:	400b      	ands	r3, r1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00a      	beq.n	8004c24 <HAL_I2C_Init+0x138>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	1e59      	subs	r1, r3, #1
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	005b      	lsls	r3, r3, #1
 8004c18:	fbb1 f3f3 	udiv	r3, r1, r3
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c22:	e051      	b.n	8004cc8 <HAL_I2C_Init+0x1dc>
 8004c24:	2304      	movs	r3, #4
 8004c26:	e04f      	b.n	8004cc8 <HAL_I2C_Init+0x1dc>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d111      	bne.n	8004c54 <HAL_I2C_Init+0x168>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	1e58      	subs	r0, r3, #1
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6859      	ldr	r1, [r3, #4]
 8004c38:	460b      	mov	r3, r1
 8004c3a:	005b      	lsls	r3, r3, #1
 8004c3c:	440b      	add	r3, r1
 8004c3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c42:	3301      	adds	r3, #1
 8004c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	bf0c      	ite	eq
 8004c4c:	2301      	moveq	r3, #1
 8004c4e:	2300      	movne	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	e012      	b.n	8004c7a <HAL_I2C_Init+0x18e>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	1e58      	subs	r0, r3, #1
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6859      	ldr	r1, [r3, #4]
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	440b      	add	r3, r1
 8004c62:	0099      	lsls	r1, r3, #2
 8004c64:	440b      	add	r3, r1
 8004c66:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	bf0c      	ite	eq
 8004c74:	2301      	moveq	r3, #1
 8004c76:	2300      	movne	r3, #0
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d001      	beq.n	8004c82 <HAL_I2C_Init+0x196>
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e022      	b.n	8004cc8 <HAL_I2C_Init+0x1dc>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	689b      	ldr	r3, [r3, #8]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d10e      	bne.n	8004ca8 <HAL_I2C_Init+0x1bc>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	1e58      	subs	r0, r3, #1
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6859      	ldr	r1, [r3, #4]
 8004c92:	460b      	mov	r3, r1
 8004c94:	005b      	lsls	r3, r3, #1
 8004c96:	440b      	add	r3, r1
 8004c98:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c9c:	3301      	adds	r3, #1
 8004c9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004ca2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ca6:	e00f      	b.n	8004cc8 <HAL_I2C_Init+0x1dc>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	1e58      	subs	r0, r3, #1
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6859      	ldr	r1, [r3, #4]
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	440b      	add	r3, r1
 8004cb6:	0099      	lsls	r1, r3, #2
 8004cb8:	440b      	add	r3, r1
 8004cba:	fbb0 f3f3 	udiv	r3, r0, r3
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cc4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004cc8:	6879      	ldr	r1, [r7, #4]
 8004cca:	6809      	ldr	r1, [r1, #0]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69da      	ldr	r2, [r3, #28]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004cf6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	6911      	ldr	r1, [r2, #16]
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	68d2      	ldr	r2, [r2, #12]
 8004d02:	4311      	orrs	r1, r2
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6812      	ldr	r2, [r2, #0]
 8004d08:	430b      	orrs	r3, r1
 8004d0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	695a      	ldr	r2, [r3, #20]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	431a      	orrs	r2, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	430a      	orrs	r2, r1
 8004d26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f042 0201 	orr.w	r2, r2, #1
 8004d36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2220      	movs	r2, #32
 8004d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3710      	adds	r7, #16
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	000186a0 	.word	0x000186a0
 8004d64:	001e847f 	.word	0x001e847f
 8004d68:	003d08ff 	.word	0x003d08ff
 8004d6c:	431bde83 	.word	0x431bde83
 8004d70:	10624dd3 	.word	0x10624dd3

08004d74 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b088      	sub	sp, #32
 8004d78:	af02      	add	r7, sp, #8
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	607a      	str	r2, [r7, #4]
 8004d7e:	461a      	mov	r2, r3
 8004d80:	460b      	mov	r3, r1
 8004d82:	817b      	strh	r3, [r7, #10]
 8004d84:	4613      	mov	r3, r2
 8004d86:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d88:	f7fd fec0 	bl	8002b0c <HAL_GetTick>
 8004d8c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b20      	cmp	r3, #32
 8004d98:	f040 80e0 	bne.w	8004f5c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	9300      	str	r3, [sp, #0]
 8004da0:	2319      	movs	r3, #25
 8004da2:	2201      	movs	r2, #1
 8004da4:	4970      	ldr	r1, [pc, #448]	; (8004f68 <HAL_I2C_Master_Transmit+0x1f4>)
 8004da6:	68f8      	ldr	r0, [r7, #12]
 8004da8:	f000 fd86 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d001      	beq.n	8004db6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004db2:	2302      	movs	r3, #2
 8004db4:	e0d3      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d101      	bne.n	8004dc4 <HAL_I2C_Master_Transmit+0x50>
 8004dc0:	2302      	movs	r3, #2
 8004dc2:	e0cc      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d007      	beq.n	8004dea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f042 0201 	orr.w	r2, r2, #1
 8004de8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004df8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2221      	movs	r2, #33	; 0x21
 8004dfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2210      	movs	r2, #16
 8004e06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	893a      	ldrh	r2, [r7, #8]
 8004e1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	4a50      	ldr	r2, [pc, #320]	; (8004f6c <HAL_I2C_Master_Transmit+0x1f8>)
 8004e2a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004e2c:	8979      	ldrh	r1, [r7, #10]
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	6a3a      	ldr	r2, [r7, #32]
 8004e32:	68f8      	ldr	r0, [r7, #12]
 8004e34:	f000 fbf0 	bl	8005618 <I2C_MasterRequestWrite>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e08d      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e42:	2300      	movs	r3, #0
 8004e44:	613b      	str	r3, [r7, #16]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	613b      	str	r3, [r7, #16]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	699b      	ldr	r3, [r3, #24]
 8004e54:	613b      	str	r3, [r7, #16]
 8004e56:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004e58:	e066      	b.n	8004f28 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	6a39      	ldr	r1, [r7, #32]
 8004e5e:	68f8      	ldr	r0, [r7, #12]
 8004e60:	f000 fe00 	bl	8005a64 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e64:	4603      	mov	r3, r0
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00d      	beq.n	8004e86 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	2b04      	cmp	r3, #4
 8004e70:	d107      	bne.n	8004e82 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e06b      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8a:	781a      	ldrb	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e96:	1c5a      	adds	r2, r3, #1
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	3b01      	subs	r3, #1
 8004ea4:	b29a      	uxth	r2, r3
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	695b      	ldr	r3, [r3, #20]
 8004ebc:	f003 0304 	and.w	r3, r3, #4
 8004ec0:	2b04      	cmp	r3, #4
 8004ec2:	d11b      	bne.n	8004efc <HAL_I2C_Master_Transmit+0x188>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d017      	beq.n	8004efc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed0:	781a      	ldrb	r2, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004edc:	1c5a      	adds	r2, r3, #1
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	b29a      	uxth	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004efc:	697a      	ldr	r2, [r7, #20]
 8004efe:	6a39      	ldr	r1, [r7, #32]
 8004f00:	68f8      	ldr	r0, [r7, #12]
 8004f02:	f000 fdf0 	bl	8005ae6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d00d      	beq.n	8004f28 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f10:	2b04      	cmp	r3, #4
 8004f12:	d107      	bne.n	8004f24 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f22:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e01a      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d194      	bne.n	8004e5a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2220      	movs	r2, #32
 8004f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	e000      	b.n	8004f5e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004f5c:	2302      	movs	r3, #2
  }
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3718      	adds	r7, #24
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	00100002 	.word	0x00100002
 8004f6c:	ffff0000 	.word	0xffff0000

08004f70 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b08c      	sub	sp, #48	; 0x30
 8004f74:	af02      	add	r7, sp, #8
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	607a      	str	r2, [r7, #4]
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	817b      	strh	r3, [r7, #10]
 8004f80:	4613      	mov	r3, r2
 8004f82:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f84:	f7fd fdc2 	bl	8002b0c <HAL_GetTick>
 8004f88:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b20      	cmp	r3, #32
 8004f94:	f040 820b 	bne.w	80053ae <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9a:	9300      	str	r3, [sp, #0]
 8004f9c:	2319      	movs	r3, #25
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	497c      	ldr	r1, [pc, #496]	; (8005194 <HAL_I2C_Master_Receive+0x224>)
 8004fa2:	68f8      	ldr	r0, [r7, #12]
 8004fa4:	f000 fc88 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004fae:	2302      	movs	r3, #2
 8004fb0:	e1fe      	b.n	80053b0 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d101      	bne.n	8004fc0 <HAL_I2C_Master_Receive+0x50>
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	e1f7      	b.n	80053b0 <HAL_I2C_Master_Receive+0x440>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 0301 	and.w	r3, r3, #1
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d007      	beq.n	8004fe6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f042 0201 	orr.w	r2, r2, #1
 8004fe4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ff4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2222      	movs	r2, #34	; 0x22
 8004ffa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2210      	movs	r2, #16
 8005002:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	893a      	ldrh	r2, [r7, #8]
 8005016:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	4a5c      	ldr	r2, [pc, #368]	; (8005198 <HAL_I2C_Master_Receive+0x228>)
 8005026:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005028:	8979      	ldrh	r1, [r7, #10]
 800502a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800502e:	68f8      	ldr	r0, [r7, #12]
 8005030:	f000 fb74 	bl	800571c <I2C_MasterRequestRead>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d001      	beq.n	800503e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	e1b8      	b.n	80053b0 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005042:	2b00      	cmp	r3, #0
 8005044:	d113      	bne.n	800506e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005046:	2300      	movs	r3, #0
 8005048:	623b      	str	r3, [r7, #32]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	623b      	str	r3, [r7, #32]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	699b      	ldr	r3, [r3, #24]
 8005058:	623b      	str	r3, [r7, #32]
 800505a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800506a:	601a      	str	r2, [r3, #0]
 800506c:	e18c      	b.n	8005388 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005072:	2b01      	cmp	r3, #1
 8005074:	d11b      	bne.n	80050ae <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005084:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005086:	2300      	movs	r3, #0
 8005088:	61fb      	str	r3, [r7, #28]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	695b      	ldr	r3, [r3, #20]
 8005090:	61fb      	str	r3, [r7, #28]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	699b      	ldr	r3, [r3, #24]
 8005098:	61fb      	str	r3, [r7, #28]
 800509a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050aa:	601a      	str	r2, [r3, #0]
 80050ac:	e16c      	b.n	8005388 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d11b      	bne.n	80050ee <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050c4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050d6:	2300      	movs	r3, #0
 80050d8:	61bb      	str	r3, [r7, #24]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	61bb      	str	r3, [r7, #24]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	61bb      	str	r3, [r7, #24]
 80050ea:	69bb      	ldr	r3, [r7, #24]
 80050ec:	e14c      	b.n	8005388 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80050fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050fe:	2300      	movs	r3, #0
 8005100:	617b      	str	r3, [r7, #20]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	695b      	ldr	r3, [r3, #20]
 8005108:	617b      	str	r3, [r7, #20]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	699b      	ldr	r3, [r3, #24]
 8005110:	617b      	str	r3, [r7, #20]
 8005112:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005114:	e138      	b.n	8005388 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800511a:	2b03      	cmp	r3, #3
 800511c:	f200 80f1 	bhi.w	8005302 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005124:	2b01      	cmp	r3, #1
 8005126:	d123      	bne.n	8005170 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800512a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800512c:	68f8      	ldr	r0, [r7, #12]
 800512e:	f000 fd1b 	bl	8005b68 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d001      	beq.n	800513c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e139      	b.n	80053b0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	691a      	ldr	r2, [r3, #16]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005146:	b2d2      	uxtb	r2, r2
 8005148:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514e:	1c5a      	adds	r2, r3, #1
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005158:	3b01      	subs	r3, #1
 800515a:	b29a      	uxth	r2, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005164:	b29b      	uxth	r3, r3
 8005166:	3b01      	subs	r3, #1
 8005168:	b29a      	uxth	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800516e:	e10b      	b.n	8005388 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005174:	2b02      	cmp	r3, #2
 8005176:	d14e      	bne.n	8005216 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517a:	9300      	str	r3, [sp, #0]
 800517c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800517e:	2200      	movs	r2, #0
 8005180:	4906      	ldr	r1, [pc, #24]	; (800519c <HAL_I2C_Master_Receive+0x22c>)
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 fb98 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d008      	beq.n	80051a0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e10e      	b.n	80053b0 <HAL_I2C_Master_Receive+0x440>
 8005192:	bf00      	nop
 8005194:	00100002 	.word	0x00100002
 8005198:	ffff0000 	.word	0xffff0000
 800519c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	691a      	ldr	r2, [r3, #16]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ba:	b2d2      	uxtb	r2, r2
 80051bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c2:	1c5a      	adds	r2, r3, #1
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051cc:	3b01      	subs	r3, #1
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051d8:	b29b      	uxth	r3, r3
 80051da:	3b01      	subs	r3, #1
 80051dc:	b29a      	uxth	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	691a      	ldr	r2, [r3, #16]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ec:	b2d2      	uxtb	r2, r2
 80051ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f4:	1c5a      	adds	r2, r3, #1
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051fe:	3b01      	subs	r3, #1
 8005200:	b29a      	uxth	r2, r3
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800520a:	b29b      	uxth	r3, r3
 800520c:	3b01      	subs	r3, #1
 800520e:	b29a      	uxth	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005214:	e0b8      	b.n	8005388 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005218:	9300      	str	r3, [sp, #0]
 800521a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800521c:	2200      	movs	r2, #0
 800521e:	4966      	ldr	r1, [pc, #408]	; (80053b8 <HAL_I2C_Master_Receive+0x448>)
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f000 fb49 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e0bf      	b.n	80053b0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800523e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	691a      	ldr	r2, [r3, #16]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800524a:	b2d2      	uxtb	r2, r2
 800524c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005252:	1c5a      	adds	r2, r3, #1
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800525c:	3b01      	subs	r3, #1
 800525e:	b29a      	uxth	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005268:	b29b      	uxth	r3, r3
 800526a:	3b01      	subs	r3, #1
 800526c:	b29a      	uxth	r2, r3
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005274:	9300      	str	r3, [sp, #0]
 8005276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005278:	2200      	movs	r2, #0
 800527a:	494f      	ldr	r1, [pc, #316]	; (80053b8 <HAL_I2C_Master_Receive+0x448>)
 800527c:	68f8      	ldr	r0, [r7, #12]
 800527e:	f000 fb1b 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d001      	beq.n	800528c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e091      	b.n	80053b0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800529a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	691a      	ldr	r2, [r3, #16]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a6:	b2d2      	uxtb	r2, r2
 80052a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ae:	1c5a      	adds	r2, r3, #1
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052b8:	3b01      	subs	r3, #1
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	3b01      	subs	r3, #1
 80052c8:	b29a      	uxth	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	691a      	ldr	r2, [r3, #16]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d8:	b2d2      	uxtb	r2, r2
 80052da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e0:	1c5a      	adds	r2, r3, #1
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ea:	3b01      	subs	r3, #1
 80052ec:	b29a      	uxth	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	3b01      	subs	r3, #1
 80052fa:	b29a      	uxth	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005300:	e042      	b.n	8005388 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005302:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005304:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005306:	68f8      	ldr	r0, [r7, #12]
 8005308:	f000 fc2e 	bl	8005b68 <I2C_WaitOnRXNEFlagUntilTimeout>
 800530c:	4603      	mov	r3, r0
 800530e:	2b00      	cmp	r3, #0
 8005310:	d001      	beq.n	8005316 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e04c      	b.n	80053b0 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	691a      	ldr	r2, [r3, #16]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005320:	b2d2      	uxtb	r2, r2
 8005322:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005328:	1c5a      	adds	r2, r3, #1
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005332:	3b01      	subs	r3, #1
 8005334:	b29a      	uxth	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800533e:	b29b      	uxth	r3, r3
 8005340:	3b01      	subs	r3, #1
 8005342:	b29a      	uxth	r2, r3
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	f003 0304 	and.w	r3, r3, #4
 8005352:	2b04      	cmp	r3, #4
 8005354:	d118      	bne.n	8005388 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	691a      	ldr	r2, [r3, #16]
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005360:	b2d2      	uxtb	r2, r2
 8005362:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005368:	1c5a      	adds	r2, r3, #1
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005372:	3b01      	subs	r3, #1
 8005374:	b29a      	uxth	r2, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800537e:	b29b      	uxth	r3, r3
 8005380:	3b01      	subs	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800538c:	2b00      	cmp	r3, #0
 800538e:	f47f aec2 	bne.w	8005116 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2220      	movs	r2, #32
 8005396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80053aa:	2300      	movs	r3, #0
 80053ac:	e000      	b.n	80053b0 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80053ae:	2302      	movs	r3, #2
  }
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3728      	adds	r7, #40	; 0x28
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	00010004 	.word	0x00010004

080053bc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b08a      	sub	sp, #40	; 0x28
 80053c0:	af02      	add	r7, sp, #8
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	607a      	str	r2, [r7, #4]
 80053c6:	603b      	str	r3, [r7, #0]
 80053c8:	460b      	mov	r3, r1
 80053ca:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80053cc:	f7fd fb9e 	bl	8002b0c <HAL_GetTick>
 80053d0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80053d2:	2300      	movs	r3, #0
 80053d4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	2b20      	cmp	r3, #32
 80053e0:	f040 8111 	bne.w	8005606 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	9300      	str	r3, [sp, #0]
 80053e8:	2319      	movs	r3, #25
 80053ea:	2201      	movs	r2, #1
 80053ec:	4988      	ldr	r1, [pc, #544]	; (8005610 <HAL_I2C_IsDeviceReady+0x254>)
 80053ee:	68f8      	ldr	r0, [r7, #12]
 80053f0:	f000 fa62 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d001      	beq.n	80053fe <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80053fa:	2302      	movs	r3, #2
 80053fc:	e104      	b.n	8005608 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005404:	2b01      	cmp	r3, #1
 8005406:	d101      	bne.n	800540c <HAL_I2C_IsDeviceReady+0x50>
 8005408:	2302      	movs	r3, #2
 800540a:	e0fd      	b.n	8005608 <HAL_I2C_IsDeviceReady+0x24c>
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2201      	movs	r2, #1
 8005410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b01      	cmp	r3, #1
 8005420:	d007      	beq.n	8005432 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f042 0201 	orr.w	r2, r2, #1
 8005430:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005440:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2224      	movs	r2, #36	; 0x24
 8005446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	4a70      	ldr	r2, [pc, #448]	; (8005614 <HAL_I2C_IsDeviceReady+0x258>)
 8005454:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005464:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	9300      	str	r3, [sp, #0]
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	2200      	movs	r2, #0
 800546e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005472:	68f8      	ldr	r0, [r7, #12]
 8005474:	f000 fa20 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00d      	beq.n	800549a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005488:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800548c:	d103      	bne.n	8005496 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005494:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e0b6      	b.n	8005608 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800549a:	897b      	ldrh	r3, [r7, #10]
 800549c:	b2db      	uxtb	r3, r3
 800549e:	461a      	mov	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80054a8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80054aa:	f7fd fb2f 	bl	8002b0c <HAL_GetTick>
 80054ae:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	695b      	ldr	r3, [r3, #20]
 80054b6:	f003 0302 	and.w	r3, r3, #2
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	bf0c      	ite	eq
 80054be:	2301      	moveq	r3, #1
 80054c0:	2300      	movne	r3, #0
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054d4:	bf0c      	ite	eq
 80054d6:	2301      	moveq	r3, #1
 80054d8:	2300      	movne	r3, #0
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80054de:	e025      	b.n	800552c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80054e0:	f7fd fb14 	bl	8002b0c <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	69fb      	ldr	r3, [r7, #28]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	683a      	ldr	r2, [r7, #0]
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d302      	bcc.n	80054f6 <HAL_I2C_IsDeviceReady+0x13a>
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d103      	bne.n	80054fe <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	22a0      	movs	r2, #160	; 0xa0
 80054fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	695b      	ldr	r3, [r3, #20]
 8005504:	f003 0302 	and.w	r3, r3, #2
 8005508:	2b02      	cmp	r3, #2
 800550a:	bf0c      	ite	eq
 800550c:	2301      	moveq	r3, #1
 800550e:	2300      	movne	r3, #0
 8005510:	b2db      	uxtb	r3, r3
 8005512:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	695b      	ldr	r3, [r3, #20]
 800551a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800551e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005522:	bf0c      	ite	eq
 8005524:	2301      	moveq	r3, #1
 8005526:	2300      	movne	r3, #0
 8005528:	b2db      	uxtb	r3, r3
 800552a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2ba0      	cmp	r3, #160	; 0xa0
 8005536:	d005      	beq.n	8005544 <HAL_I2C_IsDeviceReady+0x188>
 8005538:	7dfb      	ldrb	r3, [r7, #23]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d102      	bne.n	8005544 <HAL_I2C_IsDeviceReady+0x188>
 800553e:	7dbb      	ldrb	r3, [r7, #22]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d0cd      	beq.n	80054e0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2220      	movs	r2, #32
 8005548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	2b02      	cmp	r3, #2
 8005558:	d129      	bne.n	80055ae <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005568:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800556a:	2300      	movs	r3, #0
 800556c:	613b      	str	r3, [r7, #16]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	695b      	ldr	r3, [r3, #20]
 8005574:	613b      	str	r3, [r7, #16]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	613b      	str	r3, [r7, #16]
 800557e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	9300      	str	r3, [sp, #0]
 8005584:	2319      	movs	r3, #25
 8005586:	2201      	movs	r2, #1
 8005588:	4921      	ldr	r1, [pc, #132]	; (8005610 <HAL_I2C_IsDeviceReady+0x254>)
 800558a:	68f8      	ldr	r0, [r7, #12]
 800558c:	f000 f994 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d001      	beq.n	800559a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e036      	b.n	8005608 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2220      	movs	r2, #32
 800559e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80055aa:	2300      	movs	r3, #0
 80055ac:	e02c      	b.n	8005608 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055bc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80055c6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055c8:	69fb      	ldr	r3, [r7, #28]
 80055ca:	9300      	str	r3, [sp, #0]
 80055cc:	2319      	movs	r3, #25
 80055ce:	2201      	movs	r2, #1
 80055d0:	490f      	ldr	r1, [pc, #60]	; (8005610 <HAL_I2C_IsDeviceReady+0x254>)
 80055d2:	68f8      	ldr	r0, [r7, #12]
 80055d4:	f000 f970 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e012      	b.n	8005608 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	3301      	adds	r3, #1
 80055e6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80055e8:	69ba      	ldr	r2, [r7, #24]
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	f4ff af32 	bcc.w	8005456 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2220      	movs	r2, #32
 80055f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e000      	b.n	8005608 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005606:	2302      	movs	r3, #2
  }
}
 8005608:	4618      	mov	r0, r3
 800560a:	3720      	adds	r7, #32
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	00100002 	.word	0x00100002
 8005614:	ffff0000 	.word	0xffff0000

08005618 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b088      	sub	sp, #32
 800561c:	af02      	add	r7, sp, #8
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	607a      	str	r2, [r7, #4]
 8005622:	603b      	str	r3, [r7, #0]
 8005624:	460b      	mov	r3, r1
 8005626:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800562c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	2b08      	cmp	r3, #8
 8005632:	d006      	beq.n	8005642 <I2C_MasterRequestWrite+0x2a>
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d003      	beq.n	8005642 <I2C_MasterRequestWrite+0x2a>
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005640:	d108      	bne.n	8005654 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005650:	601a      	str	r2, [r3, #0]
 8005652:	e00b      	b.n	800566c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005658:	2b12      	cmp	r3, #18
 800565a:	d107      	bne.n	800566c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800566a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	9300      	str	r3, [sp, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005678:	68f8      	ldr	r0, [r7, #12]
 800567a:	f000 f91d 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d00d      	beq.n	80056a0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800568e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005692:	d103      	bne.n	800569c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f44f 7200 	mov.w	r2, #512	; 0x200
 800569a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	e035      	b.n	800570c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	691b      	ldr	r3, [r3, #16]
 80056a4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056a8:	d108      	bne.n	80056bc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80056aa:	897b      	ldrh	r3, [r7, #10]
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	461a      	mov	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80056b8:	611a      	str	r2, [r3, #16]
 80056ba:	e01b      	b.n	80056f4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80056bc:	897b      	ldrh	r3, [r7, #10]
 80056be:	11db      	asrs	r3, r3, #7
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	f003 0306 	and.w	r3, r3, #6
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	f063 030f 	orn	r3, r3, #15
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	490e      	ldr	r1, [pc, #56]	; (8005714 <I2C_MasterRequestWrite+0xfc>)
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f000 f943 	bl	8005966 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d001      	beq.n	80056ea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e010      	b.n	800570c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80056ea:	897b      	ldrh	r3, [r7, #10]
 80056ec:	b2da      	uxtb	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	4907      	ldr	r1, [pc, #28]	; (8005718 <I2C_MasterRequestWrite+0x100>)
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f000 f933 	bl	8005966 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d001      	beq.n	800570a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e000      	b.n	800570c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3718      	adds	r7, #24
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	00010008 	.word	0x00010008
 8005718:	00010002 	.word	0x00010002

0800571c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b088      	sub	sp, #32
 8005720:	af02      	add	r7, sp, #8
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	607a      	str	r2, [r7, #4]
 8005726:	603b      	str	r3, [r7, #0]
 8005728:	460b      	mov	r3, r1
 800572a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005730:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005740:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	2b08      	cmp	r3, #8
 8005746:	d006      	beq.n	8005756 <I2C_MasterRequestRead+0x3a>
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	2b01      	cmp	r3, #1
 800574c:	d003      	beq.n	8005756 <I2C_MasterRequestRead+0x3a>
 800574e:	697b      	ldr	r3, [r7, #20]
 8005750:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005754:	d108      	bne.n	8005768 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681a      	ldr	r2, [r3, #0]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005764:	601a      	str	r2, [r3, #0]
 8005766:	e00b      	b.n	8005780 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800576c:	2b11      	cmp	r3, #17
 800576e:	d107      	bne.n	8005780 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800577e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	9300      	str	r3, [sp, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800578c:	68f8      	ldr	r0, [r7, #12]
 800578e:	f000 f893 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8005792:	4603      	mov	r3, r0
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00d      	beq.n	80057b4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057a6:	d103      	bne.n	80057b0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80057b0:	2303      	movs	r3, #3
 80057b2:	e079      	b.n	80058a8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	691b      	ldr	r3, [r3, #16]
 80057b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80057bc:	d108      	bne.n	80057d0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80057be:	897b      	ldrh	r3, [r7, #10]
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	f043 0301 	orr.w	r3, r3, #1
 80057c6:	b2da      	uxtb	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	611a      	str	r2, [r3, #16]
 80057ce:	e05f      	b.n	8005890 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80057d0:	897b      	ldrh	r3, [r7, #10]
 80057d2:	11db      	asrs	r3, r3, #7
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	f003 0306 	and.w	r3, r3, #6
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	f063 030f 	orn	r3, r3, #15
 80057e0:	b2da      	uxtb	r2, r3
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	4930      	ldr	r1, [pc, #192]	; (80058b0 <I2C_MasterRequestRead+0x194>)
 80057ee:	68f8      	ldr	r0, [r7, #12]
 80057f0:	f000 f8b9 	bl	8005966 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057f4:	4603      	mov	r3, r0
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d001      	beq.n	80057fe <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e054      	b.n	80058a8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80057fe:	897b      	ldrh	r3, [r7, #10]
 8005800:	b2da      	uxtb	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	4929      	ldr	r1, [pc, #164]	; (80058b4 <I2C_MasterRequestRead+0x198>)
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f000 f8a9 	bl	8005966 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d001      	beq.n	800581e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e044      	b.n	80058a8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800581e:	2300      	movs	r3, #0
 8005820:	613b      	str	r3, [r7, #16]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	695b      	ldr	r3, [r3, #20]
 8005828:	613b      	str	r3, [r7, #16]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	613b      	str	r3, [r7, #16]
 8005832:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005842:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	9300      	str	r3, [sp, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2200      	movs	r2, #0
 800584c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f000 f831 	bl	80058b8 <I2C_WaitOnFlagUntilTimeout>
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00d      	beq.n	8005878 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005866:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800586a:	d103      	bne.n	8005874 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005872:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	e017      	b.n	80058a8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005878:	897b      	ldrh	r3, [r7, #10]
 800587a:	11db      	asrs	r3, r3, #7
 800587c:	b2db      	uxtb	r3, r3
 800587e:	f003 0306 	and.w	r3, r3, #6
 8005882:	b2db      	uxtb	r3, r3
 8005884:	f063 030e 	orn	r3, r3, #14
 8005888:	b2da      	uxtb	r2, r3
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	4907      	ldr	r1, [pc, #28]	; (80058b4 <I2C_MasterRequestRead+0x198>)
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f000 f865 	bl	8005966 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d001      	beq.n	80058a6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e000      	b.n	80058a8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80058a6:	2300      	movs	r3, #0
}
 80058a8:	4618      	mov	r0, r3
 80058aa:	3718      	adds	r7, #24
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}
 80058b0:	00010008 	.word	0x00010008
 80058b4:	00010002 	.word	0x00010002

080058b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	603b      	str	r3, [r7, #0]
 80058c4:	4613      	mov	r3, r2
 80058c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058c8:	e025      	b.n	8005916 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80058d0:	d021      	beq.n	8005916 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058d2:	f7fd f91b 	bl	8002b0c <HAL_GetTick>
 80058d6:	4602      	mov	r2, r0
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	683a      	ldr	r2, [r7, #0]
 80058de:	429a      	cmp	r2, r3
 80058e0:	d302      	bcc.n	80058e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d116      	bne.n	8005916 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2220      	movs	r2, #32
 80058f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005902:	f043 0220 	orr.w	r2, r3, #32
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e023      	b.n	800595e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	0c1b      	lsrs	r3, r3, #16
 800591a:	b2db      	uxtb	r3, r3
 800591c:	2b01      	cmp	r3, #1
 800591e:	d10d      	bne.n	800593c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	43da      	mvns	r2, r3
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	4013      	ands	r3, r2
 800592c:	b29b      	uxth	r3, r3
 800592e:	2b00      	cmp	r3, #0
 8005930:	bf0c      	ite	eq
 8005932:	2301      	moveq	r3, #1
 8005934:	2300      	movne	r3, #0
 8005936:	b2db      	uxtb	r3, r3
 8005938:	461a      	mov	r2, r3
 800593a:	e00c      	b.n	8005956 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	699b      	ldr	r3, [r3, #24]
 8005942:	43da      	mvns	r2, r3
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	4013      	ands	r3, r2
 8005948:	b29b      	uxth	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	bf0c      	ite	eq
 800594e:	2301      	moveq	r3, #1
 8005950:	2300      	movne	r3, #0
 8005952:	b2db      	uxtb	r3, r3
 8005954:	461a      	mov	r2, r3
 8005956:	79fb      	ldrb	r3, [r7, #7]
 8005958:	429a      	cmp	r2, r3
 800595a:	d0b6      	beq.n	80058ca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3710      	adds	r7, #16
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}

08005966 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005966:	b580      	push	{r7, lr}
 8005968:	b084      	sub	sp, #16
 800596a:	af00      	add	r7, sp, #0
 800596c:	60f8      	str	r0, [r7, #12]
 800596e:	60b9      	str	r1, [r7, #8]
 8005970:	607a      	str	r2, [r7, #4]
 8005972:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005974:	e051      	b.n	8005a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	695b      	ldr	r3, [r3, #20]
 800597c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005980:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005984:	d123      	bne.n	80059ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005994:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800599e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2220      	movs	r2, #32
 80059aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ba:	f043 0204 	orr.w	r2, r3, #4
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e046      	b.n	8005a5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059d4:	d021      	beq.n	8005a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059d6:	f7fd f899 	bl	8002b0c <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	687a      	ldr	r2, [r7, #4]
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d302      	bcc.n	80059ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d116      	bne.n	8005a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2220      	movs	r2, #32
 80059f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2200      	movs	r2, #0
 80059fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a06:	f043 0220 	orr.w	r2, r3, #32
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e020      	b.n	8005a5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	0c1b      	lsrs	r3, r3, #16
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d10c      	bne.n	8005a3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	43da      	mvns	r2, r3
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	4013      	ands	r3, r2
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	bf14      	ite	ne
 8005a36:	2301      	movne	r3, #1
 8005a38:	2300      	moveq	r3, #0
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	e00b      	b.n	8005a56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	43da      	mvns	r2, r3
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	4013      	ands	r3, r2
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	bf14      	ite	ne
 8005a50:	2301      	movne	r3, #1
 8005a52:	2300      	moveq	r3, #0
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d18d      	bne.n	8005976 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005a5a:	2300      	movs	r3, #0
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3710      	adds	r7, #16
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}

08005a64 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a70:	e02d      	b.n	8005ace <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f000 f8ce 	bl	8005c14 <I2C_IsAcknowledgeFailed>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e02d      	b.n	8005ade <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a88:	d021      	beq.n	8005ace <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a8a:	f7fd f83f 	bl	8002b0c <HAL_GetTick>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	1ad3      	subs	r3, r2, r3
 8005a94:	68ba      	ldr	r2, [r7, #8]
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d302      	bcc.n	8005aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d116      	bne.n	8005ace <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aba:	f043 0220 	orr.w	r2, r3, #32
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e007      	b.n	8005ade <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	695b      	ldr	r3, [r3, #20]
 8005ad4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ad8:	2b80      	cmp	r3, #128	; 0x80
 8005ada:	d1ca      	bne.n	8005a72 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3710      	adds	r7, #16
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ae6:	b580      	push	{r7, lr}
 8005ae8:	b084      	sub	sp, #16
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	60f8      	str	r0, [r7, #12]
 8005aee:	60b9      	str	r1, [r7, #8]
 8005af0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005af2:	e02d      	b.n	8005b50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f000 f88d 	bl	8005c14 <I2C_IsAcknowledgeFailed>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d001      	beq.n	8005b04 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	e02d      	b.n	8005b60 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b0a:	d021      	beq.n	8005b50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b0c:	f7fc fffe 	bl	8002b0c <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	68ba      	ldr	r2, [r7, #8]
 8005b18:	429a      	cmp	r2, r3
 8005b1a:	d302      	bcc.n	8005b22 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d116      	bne.n	8005b50 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2220      	movs	r2, #32
 8005b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b3c:	f043 0220 	orr.w	r2, r3, #32
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e007      	b.n	8005b60 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	695b      	ldr	r3, [r3, #20]
 8005b56:	f003 0304 	and.w	r3, r3, #4
 8005b5a:	2b04      	cmp	r3, #4
 8005b5c:	d1ca      	bne.n	8005af4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b5e:	2300      	movs	r3, #0
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3710      	adds	r7, #16
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}

08005b68 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	60b9      	str	r1, [r7, #8]
 8005b72:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b74:	e042      	b.n	8005bfc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	695b      	ldr	r3, [r3, #20]
 8005b7c:	f003 0310 	and.w	r3, r3, #16
 8005b80:	2b10      	cmp	r3, #16
 8005b82:	d119      	bne.n	8005bb8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f06f 0210 	mvn.w	r2, #16
 8005b8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2200      	movs	r2, #0
 8005b92:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2220      	movs	r2, #32
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e029      	b.n	8005c0c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bb8:	f7fc ffa8 	bl	8002b0c <HAL_GetTick>
 8005bbc:	4602      	mov	r2, r0
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	1ad3      	subs	r3, r2, r3
 8005bc2:	68ba      	ldr	r2, [r7, #8]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d302      	bcc.n	8005bce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d116      	bne.n	8005bfc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2220      	movs	r2, #32
 8005bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be8:	f043 0220 	orr.w	r2, r3, #32
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e007      	b.n	8005c0c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	695b      	ldr	r3, [r3, #20]
 8005c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c06:	2b40      	cmp	r3, #64	; 0x40
 8005c08:	d1b5      	bne.n	8005b76 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3710      	adds	r7, #16
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b083      	sub	sp, #12
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	695b      	ldr	r3, [r3, #20]
 8005c22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c2a:	d11b      	bne.n	8005c64 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c34:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2220      	movs	r2, #32
 8005c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c50:	f043 0204 	orr.w	r2, r3, #4
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e000      	b.n	8005c66 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	370c      	adds	r7, #12
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c72:	b480      	push	{r7}
 8005c74:	b083      	sub	sp, #12
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
 8005c7a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2b20      	cmp	r3, #32
 8005c86:	d129      	bne.n	8005cdc <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2224      	movs	r2, #36	; 0x24
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f022 0201 	bic.w	r2, r2, #1
 8005c9e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f022 0210 	bic.w	r2, r2, #16
 8005cae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	683a      	ldr	r2, [r7, #0]
 8005cbc:	430a      	orrs	r2, r1
 8005cbe:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f042 0201 	orr.w	r2, r2, #1
 8005cce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	e000      	b.n	8005cde <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005cdc:	2302      	movs	r3, #2
  }
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	370c      	adds	r7, #12
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce8:	4770      	bx	lr

08005cea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005cea:	b480      	push	{r7}
 8005cec:	b085      	sub	sp, #20
 8005cee:	af00      	add	r7, sp, #0
 8005cf0:	6078      	str	r0, [r7, #4]
 8005cf2:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cfe:	b2db      	uxtb	r3, r3
 8005d00:	2b20      	cmp	r3, #32
 8005d02:	d12a      	bne.n	8005d5a <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2224      	movs	r2, #36	; 0x24
 8005d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f022 0201 	bic.w	r2, r2, #1
 8005d1a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d22:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005d24:	89fb      	ldrh	r3, [r7, #14]
 8005d26:	f023 030f 	bic.w	r3, r3, #15
 8005d2a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	89fb      	ldrh	r3, [r7, #14]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	89fa      	ldrh	r2, [r7, #14]
 8005d3c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f042 0201 	orr.w	r2, r2, #1
 8005d4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2220      	movs	r2, #32
 8005d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005d56:	2300      	movs	r3, #0
 8005d58:	e000      	b.n	8005d5c <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005d5a:	2302      	movs	r3, #2
  }
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	3714      	adds	r7, #20
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr

08005d68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d101      	bne.n	8005d7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e267      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 0301 	and.w	r3, r3, #1
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d075      	beq.n	8005e72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d86:	4b88      	ldr	r3, [pc, #544]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f003 030c 	and.w	r3, r3, #12
 8005d8e:	2b04      	cmp	r3, #4
 8005d90:	d00c      	beq.n	8005dac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d92:	4b85      	ldr	r3, [pc, #532]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d9a:	2b08      	cmp	r3, #8
 8005d9c:	d112      	bne.n	8005dc4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d9e:	4b82      	ldr	r3, [pc, #520]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005da6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005daa:	d10b      	bne.n	8005dc4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005dac:	4b7e      	ldr	r3, [pc, #504]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d05b      	beq.n	8005e70 <HAL_RCC_OscConfig+0x108>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	685b      	ldr	r3, [r3, #4]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d157      	bne.n	8005e70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e242      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005dcc:	d106      	bne.n	8005ddc <HAL_RCC_OscConfig+0x74>
 8005dce:	4b76      	ldr	r3, [pc, #472]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a75      	ldr	r2, [pc, #468]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dd8:	6013      	str	r3, [r2, #0]
 8005dda:	e01d      	b.n	8005e18 <HAL_RCC_OscConfig+0xb0>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005de4:	d10c      	bne.n	8005e00 <HAL_RCC_OscConfig+0x98>
 8005de6:	4b70      	ldr	r3, [pc, #448]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a6f      	ldr	r2, [pc, #444]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005dec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005df0:	6013      	str	r3, [r2, #0]
 8005df2:	4b6d      	ldr	r3, [pc, #436]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a6c      	ldr	r2, [pc, #432]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005dfc:	6013      	str	r3, [r2, #0]
 8005dfe:	e00b      	b.n	8005e18 <HAL_RCC_OscConfig+0xb0>
 8005e00:	4b69      	ldr	r3, [pc, #420]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a68      	ldr	r2, [pc, #416]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e0a:	6013      	str	r3, [r2, #0]
 8005e0c:	4b66      	ldr	r3, [pc, #408]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a65      	ldr	r2, [pc, #404]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d013      	beq.n	8005e48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e20:	f7fc fe74 	bl	8002b0c <HAL_GetTick>
 8005e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e26:	e008      	b.n	8005e3a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e28:	f7fc fe70 	bl	8002b0c <HAL_GetTick>
 8005e2c:	4602      	mov	r2, r0
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	1ad3      	subs	r3, r2, r3
 8005e32:	2b64      	cmp	r3, #100	; 0x64
 8005e34:	d901      	bls.n	8005e3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e36:	2303      	movs	r3, #3
 8005e38:	e207      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e3a:	4b5b      	ldr	r3, [pc, #364]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d0f0      	beq.n	8005e28 <HAL_RCC_OscConfig+0xc0>
 8005e46:	e014      	b.n	8005e72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e48:	f7fc fe60 	bl	8002b0c <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e50:	f7fc fe5c 	bl	8002b0c <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b64      	cmp	r3, #100	; 0x64
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e1f3      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e62:	4b51      	ldr	r3, [pc, #324]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1f0      	bne.n	8005e50 <HAL_RCC_OscConfig+0xe8>
 8005e6e:	e000      	b.n	8005e72 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f003 0302 	and.w	r3, r3, #2
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d063      	beq.n	8005f46 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e7e:	4b4a      	ldr	r3, [pc, #296]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f003 030c 	and.w	r3, r3, #12
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d00b      	beq.n	8005ea2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e8a:	4b47      	ldr	r3, [pc, #284]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e92:	2b08      	cmp	r3, #8
 8005e94:	d11c      	bne.n	8005ed0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e96:	4b44      	ldr	r3, [pc, #272]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d116      	bne.n	8005ed0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ea2:	4b41      	ldr	r3, [pc, #260]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0302 	and.w	r3, r3, #2
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d005      	beq.n	8005eba <HAL_RCC_OscConfig+0x152>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	68db      	ldr	r3, [r3, #12]
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d001      	beq.n	8005eba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e1c7      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eba:	4b3b      	ldr	r3, [pc, #236]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	00db      	lsls	r3, r3, #3
 8005ec8:	4937      	ldr	r1, [pc, #220]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ece:	e03a      	b.n	8005f46 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d020      	beq.n	8005f1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ed8:	4b34      	ldr	r3, [pc, #208]	; (8005fac <HAL_RCC_OscConfig+0x244>)
 8005eda:	2201      	movs	r2, #1
 8005edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ede:	f7fc fe15 	bl	8002b0c <HAL_GetTick>
 8005ee2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ee4:	e008      	b.n	8005ef8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ee6:	f7fc fe11 	bl	8002b0c <HAL_GetTick>
 8005eea:	4602      	mov	r2, r0
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d901      	bls.n	8005ef8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005ef4:	2303      	movs	r3, #3
 8005ef6:	e1a8      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ef8:	4b2b      	ldr	r3, [pc, #172]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0302 	and.w	r3, r3, #2
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d0f0      	beq.n	8005ee6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f04:	4b28      	ldr	r3, [pc, #160]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	00db      	lsls	r3, r3, #3
 8005f12:	4925      	ldr	r1, [pc, #148]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005f14:	4313      	orrs	r3, r2
 8005f16:	600b      	str	r3, [r1, #0]
 8005f18:	e015      	b.n	8005f46 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f1a:	4b24      	ldr	r3, [pc, #144]	; (8005fac <HAL_RCC_OscConfig+0x244>)
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f20:	f7fc fdf4 	bl	8002b0c <HAL_GetTick>
 8005f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f26:	e008      	b.n	8005f3a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f28:	f7fc fdf0 	bl	8002b0c <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	2b02      	cmp	r3, #2
 8005f34:	d901      	bls.n	8005f3a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e187      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f3a:	4b1b      	ldr	r3, [pc, #108]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0302 	and.w	r3, r3, #2
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1f0      	bne.n	8005f28 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 0308 	and.w	r3, r3, #8
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d036      	beq.n	8005fc0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d016      	beq.n	8005f88 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f5a:	4b15      	ldr	r3, [pc, #84]	; (8005fb0 <HAL_RCC_OscConfig+0x248>)
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f60:	f7fc fdd4 	bl	8002b0c <HAL_GetTick>
 8005f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f66:	e008      	b.n	8005f7a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f68:	f7fc fdd0 	bl	8002b0c <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d901      	bls.n	8005f7a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e167      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f7a:	4b0b      	ldr	r3, [pc, #44]	; (8005fa8 <HAL_RCC_OscConfig+0x240>)
 8005f7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f7e:	f003 0302 	and.w	r3, r3, #2
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d0f0      	beq.n	8005f68 <HAL_RCC_OscConfig+0x200>
 8005f86:	e01b      	b.n	8005fc0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f88:	4b09      	ldr	r3, [pc, #36]	; (8005fb0 <HAL_RCC_OscConfig+0x248>)
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f8e:	f7fc fdbd 	bl	8002b0c <HAL_GetTick>
 8005f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f94:	e00e      	b.n	8005fb4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f96:	f7fc fdb9 	bl	8002b0c <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d907      	bls.n	8005fb4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e150      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
 8005fa8:	40023800 	.word	0x40023800
 8005fac:	42470000 	.word	0x42470000
 8005fb0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fb4:	4b88      	ldr	r3, [pc, #544]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8005fb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fb8:	f003 0302 	and.w	r3, r3, #2
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d1ea      	bne.n	8005f96 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0304 	and.w	r3, r3, #4
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f000 8097 	beq.w	80060fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fd2:	4b81      	ldr	r3, [pc, #516]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8005fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d10f      	bne.n	8005ffe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fde:	2300      	movs	r3, #0
 8005fe0:	60bb      	str	r3, [r7, #8]
 8005fe2:	4b7d      	ldr	r3, [pc, #500]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8005fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fe6:	4a7c      	ldr	r2, [pc, #496]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8005fe8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fec:	6413      	str	r3, [r2, #64]	; 0x40
 8005fee:	4b7a      	ldr	r3, [pc, #488]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8005ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ff6:	60bb      	str	r3, [r7, #8]
 8005ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ffe:	4b77      	ldr	r3, [pc, #476]	; (80061dc <HAL_RCC_OscConfig+0x474>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006006:	2b00      	cmp	r3, #0
 8006008:	d118      	bne.n	800603c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800600a:	4b74      	ldr	r3, [pc, #464]	; (80061dc <HAL_RCC_OscConfig+0x474>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a73      	ldr	r2, [pc, #460]	; (80061dc <HAL_RCC_OscConfig+0x474>)
 8006010:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006014:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006016:	f7fc fd79 	bl	8002b0c <HAL_GetTick>
 800601a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800601c:	e008      	b.n	8006030 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800601e:	f7fc fd75 	bl	8002b0c <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	2b02      	cmp	r3, #2
 800602a:	d901      	bls.n	8006030 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e10c      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006030:	4b6a      	ldr	r3, [pc, #424]	; (80061dc <HAL_RCC_OscConfig+0x474>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006038:	2b00      	cmp	r3, #0
 800603a:	d0f0      	beq.n	800601e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d106      	bne.n	8006052 <HAL_RCC_OscConfig+0x2ea>
 8006044:	4b64      	ldr	r3, [pc, #400]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8006046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006048:	4a63      	ldr	r2, [pc, #396]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 800604a:	f043 0301 	orr.w	r3, r3, #1
 800604e:	6713      	str	r3, [r2, #112]	; 0x70
 8006050:	e01c      	b.n	800608c <HAL_RCC_OscConfig+0x324>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	2b05      	cmp	r3, #5
 8006058:	d10c      	bne.n	8006074 <HAL_RCC_OscConfig+0x30c>
 800605a:	4b5f      	ldr	r3, [pc, #380]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 800605c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800605e:	4a5e      	ldr	r2, [pc, #376]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8006060:	f043 0304 	orr.w	r3, r3, #4
 8006064:	6713      	str	r3, [r2, #112]	; 0x70
 8006066:	4b5c      	ldr	r3, [pc, #368]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8006068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800606a:	4a5b      	ldr	r2, [pc, #364]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 800606c:	f043 0301 	orr.w	r3, r3, #1
 8006070:	6713      	str	r3, [r2, #112]	; 0x70
 8006072:	e00b      	b.n	800608c <HAL_RCC_OscConfig+0x324>
 8006074:	4b58      	ldr	r3, [pc, #352]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8006076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006078:	4a57      	ldr	r2, [pc, #348]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 800607a:	f023 0301 	bic.w	r3, r3, #1
 800607e:	6713      	str	r3, [r2, #112]	; 0x70
 8006080:	4b55      	ldr	r3, [pc, #340]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8006082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006084:	4a54      	ldr	r2, [pc, #336]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8006086:	f023 0304 	bic.w	r3, r3, #4
 800608a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d015      	beq.n	80060c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006094:	f7fc fd3a 	bl	8002b0c <HAL_GetTick>
 8006098:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800609a:	e00a      	b.n	80060b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800609c:	f7fc fd36 	bl	8002b0c <HAL_GetTick>
 80060a0:	4602      	mov	r2, r0
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	1ad3      	subs	r3, r2, r3
 80060a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d901      	bls.n	80060b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	e0cb      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060b2:	4b49      	ldr	r3, [pc, #292]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 80060b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060b6:	f003 0302 	and.w	r3, r3, #2
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d0ee      	beq.n	800609c <HAL_RCC_OscConfig+0x334>
 80060be:	e014      	b.n	80060ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060c0:	f7fc fd24 	bl	8002b0c <HAL_GetTick>
 80060c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060c6:	e00a      	b.n	80060de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060c8:	f7fc fd20 	bl	8002b0c <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d901      	bls.n	80060de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e0b5      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060de:	4b3e      	ldr	r3, [pc, #248]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 80060e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060e2:	f003 0302 	and.w	r3, r3, #2
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1ee      	bne.n	80060c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060ea:	7dfb      	ldrb	r3, [r7, #23]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d105      	bne.n	80060fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060f0:	4b39      	ldr	r3, [pc, #228]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 80060f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f4:	4a38      	ldr	r2, [pc, #224]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 80060f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 80a1 	beq.w	8006248 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006106:	4b34      	ldr	r3, [pc, #208]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f003 030c 	and.w	r3, r3, #12
 800610e:	2b08      	cmp	r3, #8
 8006110:	d05c      	beq.n	80061cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	699b      	ldr	r3, [r3, #24]
 8006116:	2b02      	cmp	r3, #2
 8006118:	d141      	bne.n	800619e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800611a:	4b31      	ldr	r3, [pc, #196]	; (80061e0 <HAL_RCC_OscConfig+0x478>)
 800611c:	2200      	movs	r2, #0
 800611e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006120:	f7fc fcf4 	bl	8002b0c <HAL_GetTick>
 8006124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006126:	e008      	b.n	800613a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006128:	f7fc fcf0 	bl	8002b0c <HAL_GetTick>
 800612c:	4602      	mov	r2, r0
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	1ad3      	subs	r3, r2, r3
 8006132:	2b02      	cmp	r3, #2
 8006134:	d901      	bls.n	800613a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	e087      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800613a:	4b27      	ldr	r3, [pc, #156]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d1f0      	bne.n	8006128 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	69da      	ldr	r2, [r3, #28]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a1b      	ldr	r3, [r3, #32]
 800614e:	431a      	orrs	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006154:	019b      	lsls	r3, r3, #6
 8006156:	431a      	orrs	r2, r3
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800615c:	085b      	lsrs	r3, r3, #1
 800615e:	3b01      	subs	r3, #1
 8006160:	041b      	lsls	r3, r3, #16
 8006162:	431a      	orrs	r2, r3
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006168:	061b      	lsls	r3, r3, #24
 800616a:	491b      	ldr	r1, [pc, #108]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 800616c:	4313      	orrs	r3, r2
 800616e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006170:	4b1b      	ldr	r3, [pc, #108]	; (80061e0 <HAL_RCC_OscConfig+0x478>)
 8006172:	2201      	movs	r2, #1
 8006174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006176:	f7fc fcc9 	bl	8002b0c <HAL_GetTick>
 800617a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800617c:	e008      	b.n	8006190 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800617e:	f7fc fcc5 	bl	8002b0c <HAL_GetTick>
 8006182:	4602      	mov	r2, r0
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	1ad3      	subs	r3, r2, r3
 8006188:	2b02      	cmp	r3, #2
 800618a:	d901      	bls.n	8006190 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800618c:	2303      	movs	r3, #3
 800618e:	e05c      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006190:	4b11      	ldr	r3, [pc, #68]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d0f0      	beq.n	800617e <HAL_RCC_OscConfig+0x416>
 800619c:	e054      	b.n	8006248 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800619e:	4b10      	ldr	r3, [pc, #64]	; (80061e0 <HAL_RCC_OscConfig+0x478>)
 80061a0:	2200      	movs	r2, #0
 80061a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061a4:	f7fc fcb2 	bl	8002b0c <HAL_GetTick>
 80061a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061aa:	e008      	b.n	80061be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061ac:	f7fc fcae 	bl	8002b0c <HAL_GetTick>
 80061b0:	4602      	mov	r2, r0
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	2b02      	cmp	r3, #2
 80061b8:	d901      	bls.n	80061be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e045      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061be:	4b06      	ldr	r3, [pc, #24]	; (80061d8 <HAL_RCC_OscConfig+0x470>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1f0      	bne.n	80061ac <HAL_RCC_OscConfig+0x444>
 80061ca:	e03d      	b.n	8006248 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d107      	bne.n	80061e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e038      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
 80061d8:	40023800 	.word	0x40023800
 80061dc:	40007000 	.word	0x40007000
 80061e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80061e4:	4b1b      	ldr	r3, [pc, #108]	; (8006254 <HAL_RCC_OscConfig+0x4ec>)
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	699b      	ldr	r3, [r3, #24]
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d028      	beq.n	8006244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d121      	bne.n	8006244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800620a:	429a      	cmp	r2, r3
 800620c:	d11a      	bne.n	8006244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800620e:	68fa      	ldr	r2, [r7, #12]
 8006210:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006214:	4013      	ands	r3, r2
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800621a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800621c:	4293      	cmp	r3, r2
 800621e:	d111      	bne.n	8006244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800622a:	085b      	lsrs	r3, r3, #1
 800622c:	3b01      	subs	r3, #1
 800622e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006230:	429a      	cmp	r2, r3
 8006232:	d107      	bne.n	8006244 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800623e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006240:	429a      	cmp	r2, r3
 8006242:	d001      	beq.n	8006248 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e000      	b.n	800624a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006248:	2300      	movs	r3, #0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3718      	adds	r7, #24
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	40023800 	.word	0x40023800

08006258 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d101      	bne.n	800626c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	e0cc      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800626c:	4b68      	ldr	r3, [pc, #416]	; (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 030f 	and.w	r3, r3, #15
 8006274:	683a      	ldr	r2, [r7, #0]
 8006276:	429a      	cmp	r2, r3
 8006278:	d90c      	bls.n	8006294 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800627a:	4b65      	ldr	r3, [pc, #404]	; (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 800627c:	683a      	ldr	r2, [r7, #0]
 800627e:	b2d2      	uxtb	r2, r2
 8006280:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006282:	4b63      	ldr	r3, [pc, #396]	; (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f003 030f 	and.w	r3, r3, #15
 800628a:	683a      	ldr	r2, [r7, #0]
 800628c:	429a      	cmp	r2, r3
 800628e:	d001      	beq.n	8006294 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e0b8      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 0302 	and.w	r3, r3, #2
 800629c:	2b00      	cmp	r3, #0
 800629e:	d020      	beq.n	80062e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 0304 	and.w	r3, r3, #4
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d005      	beq.n	80062b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062ac:	4b59      	ldr	r3, [pc, #356]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	4a58      	ldr	r2, [pc, #352]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80062b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f003 0308 	and.w	r3, r3, #8
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d005      	beq.n	80062d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062c4:	4b53      	ldr	r3, [pc, #332]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	4a52      	ldr	r2, [pc, #328]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80062ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062d0:	4b50      	ldr	r3, [pc, #320]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	494d      	ldr	r1, [pc, #308]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062de:	4313      	orrs	r3, r2
 80062e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0301 	and.w	r3, r3, #1
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d044      	beq.n	8006378 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d107      	bne.n	8006306 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062f6:	4b47      	ldr	r3, [pc, #284]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d119      	bne.n	8006336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e07f      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	2b02      	cmp	r3, #2
 800630c:	d003      	beq.n	8006316 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006312:	2b03      	cmp	r3, #3
 8006314:	d107      	bne.n	8006326 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006316:	4b3f      	ldr	r3, [pc, #252]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d109      	bne.n	8006336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e06f      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006326:	4b3b      	ldr	r3, [pc, #236]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f003 0302 	and.w	r3, r3, #2
 800632e:	2b00      	cmp	r3, #0
 8006330:	d101      	bne.n	8006336 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e067      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006336:	4b37      	ldr	r3, [pc, #220]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	f023 0203 	bic.w	r2, r3, #3
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	4934      	ldr	r1, [pc, #208]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 8006344:	4313      	orrs	r3, r2
 8006346:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006348:	f7fc fbe0 	bl	8002b0c <HAL_GetTick>
 800634c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800634e:	e00a      	b.n	8006366 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006350:	f7fc fbdc 	bl	8002b0c <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	f241 3288 	movw	r2, #5000	; 0x1388
 800635e:	4293      	cmp	r3, r2
 8006360:	d901      	bls.n	8006366 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006362:	2303      	movs	r3, #3
 8006364:	e04f      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006366:	4b2b      	ldr	r3, [pc, #172]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f003 020c 	and.w	r2, r3, #12
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	429a      	cmp	r2, r3
 8006376:	d1eb      	bne.n	8006350 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006378:	4b25      	ldr	r3, [pc, #148]	; (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 030f 	and.w	r3, r3, #15
 8006380:	683a      	ldr	r2, [r7, #0]
 8006382:	429a      	cmp	r2, r3
 8006384:	d20c      	bcs.n	80063a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006386:	4b22      	ldr	r3, [pc, #136]	; (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 8006388:	683a      	ldr	r2, [r7, #0]
 800638a:	b2d2      	uxtb	r2, r2
 800638c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800638e:	4b20      	ldr	r3, [pc, #128]	; (8006410 <HAL_RCC_ClockConfig+0x1b8>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f003 030f 	and.w	r3, r3, #15
 8006396:	683a      	ldr	r2, [r7, #0]
 8006398:	429a      	cmp	r2, r3
 800639a:	d001      	beq.n	80063a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e032      	b.n	8006406 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 0304 	and.w	r3, r3, #4
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d008      	beq.n	80063be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063ac:	4b19      	ldr	r3, [pc, #100]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	68db      	ldr	r3, [r3, #12]
 80063b8:	4916      	ldr	r1, [pc, #88]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 0308 	and.w	r3, r3, #8
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d009      	beq.n	80063de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063ca:	4b12      	ldr	r3, [pc, #72]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	00db      	lsls	r3, r3, #3
 80063d8:	490e      	ldr	r1, [pc, #56]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80063da:	4313      	orrs	r3, r2
 80063dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80063de:	f000 f821 	bl	8006424 <HAL_RCC_GetSysClockFreq>
 80063e2:	4602      	mov	r2, r0
 80063e4:	4b0b      	ldr	r3, [pc, #44]	; (8006414 <HAL_RCC_ClockConfig+0x1bc>)
 80063e6:	689b      	ldr	r3, [r3, #8]
 80063e8:	091b      	lsrs	r3, r3, #4
 80063ea:	f003 030f 	and.w	r3, r3, #15
 80063ee:	490a      	ldr	r1, [pc, #40]	; (8006418 <HAL_RCC_ClockConfig+0x1c0>)
 80063f0:	5ccb      	ldrb	r3, [r1, r3]
 80063f2:	fa22 f303 	lsr.w	r3, r2, r3
 80063f6:	4a09      	ldr	r2, [pc, #36]	; (800641c <HAL_RCC_ClockConfig+0x1c4>)
 80063f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80063fa:	4b09      	ldr	r3, [pc, #36]	; (8006420 <HAL_RCC_ClockConfig+0x1c8>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4618      	mov	r0, r3
 8006400:	f7fc fb40 	bl	8002a84 <HAL_InitTick>

  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3710      	adds	r7, #16
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	40023c00 	.word	0x40023c00
 8006414:	40023800 	.word	0x40023800
 8006418:	0800eaec 	.word	0x0800eaec
 800641c:	20000004 	.word	0x20000004
 8006420:	20000008 	.word	0x20000008

08006424 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006424:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006428:	b094      	sub	sp, #80	; 0x50
 800642a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800642c:	2300      	movs	r3, #0
 800642e:	647b      	str	r3, [r7, #68]	; 0x44
 8006430:	2300      	movs	r3, #0
 8006432:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006434:	2300      	movs	r3, #0
 8006436:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006438:	2300      	movs	r3, #0
 800643a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800643c:	4b79      	ldr	r3, [pc, #484]	; (8006624 <HAL_RCC_GetSysClockFreq+0x200>)
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f003 030c 	and.w	r3, r3, #12
 8006444:	2b08      	cmp	r3, #8
 8006446:	d00d      	beq.n	8006464 <HAL_RCC_GetSysClockFreq+0x40>
 8006448:	2b08      	cmp	r3, #8
 800644a:	f200 80e1 	bhi.w	8006610 <HAL_RCC_GetSysClockFreq+0x1ec>
 800644e:	2b00      	cmp	r3, #0
 8006450:	d002      	beq.n	8006458 <HAL_RCC_GetSysClockFreq+0x34>
 8006452:	2b04      	cmp	r3, #4
 8006454:	d003      	beq.n	800645e <HAL_RCC_GetSysClockFreq+0x3a>
 8006456:	e0db      	b.n	8006610 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006458:	4b73      	ldr	r3, [pc, #460]	; (8006628 <HAL_RCC_GetSysClockFreq+0x204>)
 800645a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800645c:	e0db      	b.n	8006616 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800645e:	4b73      	ldr	r3, [pc, #460]	; (800662c <HAL_RCC_GetSysClockFreq+0x208>)
 8006460:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006462:	e0d8      	b.n	8006616 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006464:	4b6f      	ldr	r3, [pc, #444]	; (8006624 <HAL_RCC_GetSysClockFreq+0x200>)
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800646c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800646e:	4b6d      	ldr	r3, [pc, #436]	; (8006624 <HAL_RCC_GetSysClockFreq+0x200>)
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006476:	2b00      	cmp	r3, #0
 8006478:	d063      	beq.n	8006542 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800647a:	4b6a      	ldr	r3, [pc, #424]	; (8006624 <HAL_RCC_GetSysClockFreq+0x200>)
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	099b      	lsrs	r3, r3, #6
 8006480:	2200      	movs	r2, #0
 8006482:	63bb      	str	r3, [r7, #56]	; 0x38
 8006484:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006488:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800648c:	633b      	str	r3, [r7, #48]	; 0x30
 800648e:	2300      	movs	r3, #0
 8006490:	637b      	str	r3, [r7, #52]	; 0x34
 8006492:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006496:	4622      	mov	r2, r4
 8006498:	462b      	mov	r3, r5
 800649a:	f04f 0000 	mov.w	r0, #0
 800649e:	f04f 0100 	mov.w	r1, #0
 80064a2:	0159      	lsls	r1, r3, #5
 80064a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064a8:	0150      	lsls	r0, r2, #5
 80064aa:	4602      	mov	r2, r0
 80064ac:	460b      	mov	r3, r1
 80064ae:	4621      	mov	r1, r4
 80064b0:	1a51      	subs	r1, r2, r1
 80064b2:	6139      	str	r1, [r7, #16]
 80064b4:	4629      	mov	r1, r5
 80064b6:	eb63 0301 	sbc.w	r3, r3, r1
 80064ba:	617b      	str	r3, [r7, #20]
 80064bc:	f04f 0200 	mov.w	r2, #0
 80064c0:	f04f 0300 	mov.w	r3, #0
 80064c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064c8:	4659      	mov	r1, fp
 80064ca:	018b      	lsls	r3, r1, #6
 80064cc:	4651      	mov	r1, sl
 80064ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80064d2:	4651      	mov	r1, sl
 80064d4:	018a      	lsls	r2, r1, #6
 80064d6:	4651      	mov	r1, sl
 80064d8:	ebb2 0801 	subs.w	r8, r2, r1
 80064dc:	4659      	mov	r1, fp
 80064de:	eb63 0901 	sbc.w	r9, r3, r1
 80064e2:	f04f 0200 	mov.w	r2, #0
 80064e6:	f04f 0300 	mov.w	r3, #0
 80064ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80064ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80064f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80064f6:	4690      	mov	r8, r2
 80064f8:	4699      	mov	r9, r3
 80064fa:	4623      	mov	r3, r4
 80064fc:	eb18 0303 	adds.w	r3, r8, r3
 8006500:	60bb      	str	r3, [r7, #8]
 8006502:	462b      	mov	r3, r5
 8006504:	eb49 0303 	adc.w	r3, r9, r3
 8006508:	60fb      	str	r3, [r7, #12]
 800650a:	f04f 0200 	mov.w	r2, #0
 800650e:	f04f 0300 	mov.w	r3, #0
 8006512:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006516:	4629      	mov	r1, r5
 8006518:	024b      	lsls	r3, r1, #9
 800651a:	4621      	mov	r1, r4
 800651c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006520:	4621      	mov	r1, r4
 8006522:	024a      	lsls	r2, r1, #9
 8006524:	4610      	mov	r0, r2
 8006526:	4619      	mov	r1, r3
 8006528:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800652a:	2200      	movs	r2, #0
 800652c:	62bb      	str	r3, [r7, #40]	; 0x28
 800652e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006530:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006534:	f7f9 feac 	bl	8000290 <__aeabi_uldivmod>
 8006538:	4602      	mov	r2, r0
 800653a:	460b      	mov	r3, r1
 800653c:	4613      	mov	r3, r2
 800653e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006540:	e058      	b.n	80065f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006542:	4b38      	ldr	r3, [pc, #224]	; (8006624 <HAL_RCC_GetSysClockFreq+0x200>)
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	099b      	lsrs	r3, r3, #6
 8006548:	2200      	movs	r2, #0
 800654a:	4618      	mov	r0, r3
 800654c:	4611      	mov	r1, r2
 800654e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006552:	623b      	str	r3, [r7, #32]
 8006554:	2300      	movs	r3, #0
 8006556:	627b      	str	r3, [r7, #36]	; 0x24
 8006558:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800655c:	4642      	mov	r2, r8
 800655e:	464b      	mov	r3, r9
 8006560:	f04f 0000 	mov.w	r0, #0
 8006564:	f04f 0100 	mov.w	r1, #0
 8006568:	0159      	lsls	r1, r3, #5
 800656a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800656e:	0150      	lsls	r0, r2, #5
 8006570:	4602      	mov	r2, r0
 8006572:	460b      	mov	r3, r1
 8006574:	4641      	mov	r1, r8
 8006576:	ebb2 0a01 	subs.w	sl, r2, r1
 800657a:	4649      	mov	r1, r9
 800657c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006580:	f04f 0200 	mov.w	r2, #0
 8006584:	f04f 0300 	mov.w	r3, #0
 8006588:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800658c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006590:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006594:	ebb2 040a 	subs.w	r4, r2, sl
 8006598:	eb63 050b 	sbc.w	r5, r3, fp
 800659c:	f04f 0200 	mov.w	r2, #0
 80065a0:	f04f 0300 	mov.w	r3, #0
 80065a4:	00eb      	lsls	r3, r5, #3
 80065a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065aa:	00e2      	lsls	r2, r4, #3
 80065ac:	4614      	mov	r4, r2
 80065ae:	461d      	mov	r5, r3
 80065b0:	4643      	mov	r3, r8
 80065b2:	18e3      	adds	r3, r4, r3
 80065b4:	603b      	str	r3, [r7, #0]
 80065b6:	464b      	mov	r3, r9
 80065b8:	eb45 0303 	adc.w	r3, r5, r3
 80065bc:	607b      	str	r3, [r7, #4]
 80065be:	f04f 0200 	mov.w	r2, #0
 80065c2:	f04f 0300 	mov.w	r3, #0
 80065c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80065ca:	4629      	mov	r1, r5
 80065cc:	028b      	lsls	r3, r1, #10
 80065ce:	4621      	mov	r1, r4
 80065d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80065d4:	4621      	mov	r1, r4
 80065d6:	028a      	lsls	r2, r1, #10
 80065d8:	4610      	mov	r0, r2
 80065da:	4619      	mov	r1, r3
 80065dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065de:	2200      	movs	r2, #0
 80065e0:	61bb      	str	r3, [r7, #24]
 80065e2:	61fa      	str	r2, [r7, #28]
 80065e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065e8:	f7f9 fe52 	bl	8000290 <__aeabi_uldivmod>
 80065ec:	4602      	mov	r2, r0
 80065ee:	460b      	mov	r3, r1
 80065f0:	4613      	mov	r3, r2
 80065f2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80065f4:	4b0b      	ldr	r3, [pc, #44]	; (8006624 <HAL_RCC_GetSysClockFreq+0x200>)
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	0c1b      	lsrs	r3, r3, #16
 80065fa:	f003 0303 	and.w	r3, r3, #3
 80065fe:	3301      	adds	r3, #1
 8006600:	005b      	lsls	r3, r3, #1
 8006602:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006604:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006606:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006608:	fbb2 f3f3 	udiv	r3, r2, r3
 800660c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800660e:	e002      	b.n	8006616 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006610:	4b05      	ldr	r3, [pc, #20]	; (8006628 <HAL_RCC_GetSysClockFreq+0x204>)
 8006612:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006614:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006616:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006618:	4618      	mov	r0, r3
 800661a:	3750      	adds	r7, #80	; 0x50
 800661c:	46bd      	mov	sp, r7
 800661e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006622:	bf00      	nop
 8006624:	40023800 	.word	0x40023800
 8006628:	00f42400 	.word	0x00f42400
 800662c:	007a1200 	.word	0x007a1200

08006630 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006630:	b480      	push	{r7}
 8006632:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006634:	4b03      	ldr	r3, [pc, #12]	; (8006644 <HAL_RCC_GetHCLKFreq+0x14>)
 8006636:	681b      	ldr	r3, [r3, #0]
}
 8006638:	4618      	mov	r0, r3
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	20000004 	.word	0x20000004

08006648 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800664c:	f7ff fff0 	bl	8006630 <HAL_RCC_GetHCLKFreq>
 8006650:	4602      	mov	r2, r0
 8006652:	4b05      	ldr	r3, [pc, #20]	; (8006668 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	0a9b      	lsrs	r3, r3, #10
 8006658:	f003 0307 	and.w	r3, r3, #7
 800665c:	4903      	ldr	r1, [pc, #12]	; (800666c <HAL_RCC_GetPCLK1Freq+0x24>)
 800665e:	5ccb      	ldrb	r3, [r1, r3]
 8006660:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006664:	4618      	mov	r0, r3
 8006666:	bd80      	pop	{r7, pc}
 8006668:	40023800 	.word	0x40023800
 800666c:	0800eafc 	.word	0x0800eafc

08006670 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006674:	f7ff ffdc 	bl	8006630 <HAL_RCC_GetHCLKFreq>
 8006678:	4602      	mov	r2, r0
 800667a:	4b05      	ldr	r3, [pc, #20]	; (8006690 <HAL_RCC_GetPCLK2Freq+0x20>)
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	0b5b      	lsrs	r3, r3, #13
 8006680:	f003 0307 	and.w	r3, r3, #7
 8006684:	4903      	ldr	r1, [pc, #12]	; (8006694 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006686:	5ccb      	ldrb	r3, [r1, r3]
 8006688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800668c:	4618      	mov	r0, r3
 800668e:	bd80      	pop	{r7, pc}
 8006690:	40023800 	.word	0x40023800
 8006694:	0800eafc 	.word	0x0800eafc

08006698 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d101      	bne.n	80066ac <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	e025      	b.n	80066f8 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d106      	bne.n	80066c6 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f7fc f8fb 	bl	80028bc <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2202      	movs	r2, #2
 80066ca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	3304      	adds	r3, #4
 80066d6:	4619      	mov	r1, r3
 80066d8:	4610      	mov	r0, r2
 80066da:	f002 f99f 	bl	8008a1c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6818      	ldr	r0, [r3, #0]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	461a      	mov	r2, r3
 80066e8:	6839      	ldr	r1, [r7, #0]
 80066ea:	f002 f9f4 	bl	8008ad6 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2201      	movs	r2, #1
 80066f2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80066f6:	2300      	movs	r3, #0
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3708      	adds	r7, #8
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b082      	sub	sp, #8
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d101      	bne.n	8006712 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e07b      	b.n	800680a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006716:	2b00      	cmp	r3, #0
 8006718:	d108      	bne.n	800672c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006722:	d009      	beq.n	8006738 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	61da      	str	r2, [r3, #28]
 800672a:	e005      	b.n	8006738 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2200      	movs	r2, #0
 8006730:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006744:	b2db      	uxtb	r3, r3
 8006746:	2b00      	cmp	r3, #0
 8006748:	d106      	bne.n	8006758 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f7fb ff66 	bl	8002624 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2202      	movs	r2, #2
 800675c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681a      	ldr	r2, [r3, #0]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800676e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006780:	431a      	orrs	r2, r3
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800678a:	431a      	orrs	r2, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	691b      	ldr	r3, [r3, #16]
 8006790:	f003 0302 	and.w	r3, r3, #2
 8006794:	431a      	orrs	r2, r3
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	f003 0301 	and.w	r3, r3, #1
 800679e:	431a      	orrs	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	699b      	ldr	r3, [r3, #24]
 80067a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067a8:	431a      	orrs	r2, r3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	69db      	ldr	r3, [r3, #28]
 80067ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80067b2:	431a      	orrs	r2, r3
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a1b      	ldr	r3, [r3, #32]
 80067b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067bc:	ea42 0103 	orr.w	r1, r2, r3
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067c4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	430a      	orrs	r2, r1
 80067ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	699b      	ldr	r3, [r3, #24]
 80067d4:	0c1b      	lsrs	r3, r3, #16
 80067d6:	f003 0104 	and.w	r1, r3, #4
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067de:	f003 0210 	and.w	r2, r3, #16
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	430a      	orrs	r2, r1
 80067e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	69da      	ldr	r2, [r3, #28]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3708      	adds	r7, #8
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}

08006812 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006812:	b580      	push	{r7, lr}
 8006814:	b088      	sub	sp, #32
 8006816:	af00      	add	r7, sp, #0
 8006818:	60f8      	str	r0, [r7, #12]
 800681a:	60b9      	str	r1, [r7, #8]
 800681c:	603b      	str	r3, [r7, #0]
 800681e:	4613      	mov	r3, r2
 8006820:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006822:	2300      	movs	r3, #0
 8006824:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800682c:	2b01      	cmp	r3, #1
 800682e:	d101      	bne.n	8006834 <HAL_SPI_Transmit+0x22>
 8006830:	2302      	movs	r3, #2
 8006832:	e126      	b.n	8006a82 <HAL_SPI_Transmit+0x270>
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2201      	movs	r2, #1
 8006838:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800683c:	f7fc f966 	bl	8002b0c <HAL_GetTick>
 8006840:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006842:	88fb      	ldrh	r3, [r7, #6]
 8006844:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800684c:	b2db      	uxtb	r3, r3
 800684e:	2b01      	cmp	r3, #1
 8006850:	d002      	beq.n	8006858 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006852:	2302      	movs	r3, #2
 8006854:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006856:	e10b      	b.n	8006a70 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d002      	beq.n	8006864 <HAL_SPI_Transmit+0x52>
 800685e:	88fb      	ldrh	r3, [r7, #6]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d102      	bne.n	800686a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006868:	e102      	b.n	8006a70 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2203      	movs	r2, #3
 800686e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2200      	movs	r2, #0
 8006876:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	68ba      	ldr	r2, [r7, #8]
 800687c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	88fa      	ldrh	r2, [r7, #6]
 8006882:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	88fa      	ldrh	r2, [r7, #6]
 8006888:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2200      	movs	r2, #0
 800689a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2200      	movs	r2, #0
 80068a0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2200      	movs	r2, #0
 80068a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068b0:	d10f      	bne.n	80068d2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80068d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068dc:	2b40      	cmp	r3, #64	; 0x40
 80068de:	d007      	beq.n	80068f0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068f8:	d14b      	bne.n	8006992 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d002      	beq.n	8006908 <HAL_SPI_Transmit+0xf6>
 8006902:	8afb      	ldrh	r3, [r7, #22]
 8006904:	2b01      	cmp	r3, #1
 8006906:	d13e      	bne.n	8006986 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800690c:	881a      	ldrh	r2, [r3, #0]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006918:	1c9a      	adds	r2, r3, #2
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006922:	b29b      	uxth	r3, r3
 8006924:	3b01      	subs	r3, #1
 8006926:	b29a      	uxth	r2, r3
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800692c:	e02b      	b.n	8006986 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	f003 0302 	and.w	r3, r3, #2
 8006938:	2b02      	cmp	r3, #2
 800693a:	d112      	bne.n	8006962 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006940:	881a      	ldrh	r2, [r3, #0]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800694c:	1c9a      	adds	r2, r3, #2
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006956:	b29b      	uxth	r3, r3
 8006958:	3b01      	subs	r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006960:	e011      	b.n	8006986 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006962:	f7fc f8d3 	bl	8002b0c <HAL_GetTick>
 8006966:	4602      	mov	r2, r0
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	1ad3      	subs	r3, r2, r3
 800696c:	683a      	ldr	r2, [r7, #0]
 800696e:	429a      	cmp	r2, r3
 8006970:	d803      	bhi.n	800697a <HAL_SPI_Transmit+0x168>
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006978:	d102      	bne.n	8006980 <HAL_SPI_Transmit+0x16e>
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d102      	bne.n	8006986 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006980:	2303      	movs	r3, #3
 8006982:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006984:	e074      	b.n	8006a70 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800698a:	b29b      	uxth	r3, r3
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1ce      	bne.n	800692e <HAL_SPI_Transmit+0x11c>
 8006990:	e04c      	b.n	8006a2c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d002      	beq.n	80069a0 <HAL_SPI_Transmit+0x18e>
 800699a:	8afb      	ldrh	r3, [r7, #22]
 800699c:	2b01      	cmp	r3, #1
 800699e:	d140      	bne.n	8006a22 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	330c      	adds	r3, #12
 80069aa:	7812      	ldrb	r2, [r2, #0]
 80069ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069b2:	1c5a      	adds	r2, r3, #1
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069bc:	b29b      	uxth	r3, r3
 80069be:	3b01      	subs	r3, #1
 80069c0:	b29a      	uxth	r2, r3
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80069c6:	e02c      	b.n	8006a22 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	f003 0302 	and.w	r3, r3, #2
 80069d2:	2b02      	cmp	r3, #2
 80069d4:	d113      	bne.n	80069fe <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	330c      	adds	r3, #12
 80069e0:	7812      	ldrb	r2, [r2, #0]
 80069e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e8:	1c5a      	adds	r2, r3, #1
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	3b01      	subs	r3, #1
 80069f6:	b29a      	uxth	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	86da      	strh	r2, [r3, #54]	; 0x36
 80069fc:	e011      	b.n	8006a22 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069fe:	f7fc f885 	bl	8002b0c <HAL_GetTick>
 8006a02:	4602      	mov	r2, r0
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	1ad3      	subs	r3, r2, r3
 8006a08:	683a      	ldr	r2, [r7, #0]
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d803      	bhi.n	8006a16 <HAL_SPI_Transmit+0x204>
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a14:	d102      	bne.n	8006a1c <HAL_SPI_Transmit+0x20a>
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d102      	bne.n	8006a22 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006a1c:	2303      	movs	r3, #3
 8006a1e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006a20:	e026      	b.n	8006a70 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1cd      	bne.n	80069c8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a2c:	69ba      	ldr	r2, [r7, #24]
 8006a2e:	6839      	ldr	r1, [r7, #0]
 8006a30:	68f8      	ldr	r0, [r7, #12]
 8006a32:	f000 fbcb 	bl	80071cc <SPI_EndRxTxTransaction>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d002      	beq.n	8006a42 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2220      	movs	r2, #32
 8006a40:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d10a      	bne.n	8006a60 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	613b      	str	r3, [r7, #16]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	613b      	str	r3, [r7, #16]
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	613b      	str	r3, [r7, #16]
 8006a5e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d002      	beq.n	8006a6e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	77fb      	strb	r3, [r7, #31]
 8006a6c:	e000      	b.n	8006a70 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006a6e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a80:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3720      	adds	r7, #32
 8006a86:	46bd      	mov	sp, r7
 8006a88:	bd80      	pop	{r7, pc}

08006a8a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a8a:	b580      	push	{r7, lr}
 8006a8c:	b088      	sub	sp, #32
 8006a8e:	af02      	add	r7, sp, #8
 8006a90:	60f8      	str	r0, [r7, #12]
 8006a92:	60b9      	str	r1, [r7, #8]
 8006a94:	603b      	str	r3, [r7, #0]
 8006a96:	4613      	mov	r3, r2
 8006a98:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006aa6:	d112      	bne.n	8006ace <HAL_SPI_Receive+0x44>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d10e      	bne.n	8006ace <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2204      	movs	r2, #4
 8006ab4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006ab8:	88fa      	ldrh	r2, [r7, #6]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	9300      	str	r3, [sp, #0]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	68ba      	ldr	r2, [r7, #8]
 8006ac2:	68b9      	ldr	r1, [r7, #8]
 8006ac4:	68f8      	ldr	r0, [r7, #12]
 8006ac6:	f000 f8f1 	bl	8006cac <HAL_SPI_TransmitReceive>
 8006aca:	4603      	mov	r3, r0
 8006acc:	e0ea      	b.n	8006ca4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d101      	bne.n	8006adc <HAL_SPI_Receive+0x52>
 8006ad8:	2302      	movs	r3, #2
 8006ada:	e0e3      	b.n	8006ca4 <HAL_SPI_Receive+0x21a>
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ae4:	f7fc f812 	bl	8002b0c <HAL_GetTick>
 8006ae8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d002      	beq.n	8006afc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006af6:	2302      	movs	r3, #2
 8006af8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006afa:	e0ca      	b.n	8006c92 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d002      	beq.n	8006b08 <HAL_SPI_Receive+0x7e>
 8006b02:	88fb      	ldrh	r3, [r7, #6]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d102      	bne.n	8006b0e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b0c:	e0c1      	b.n	8006c92 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2204      	movs	r2, #4
 8006b12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	88fa      	ldrh	r2, [r7, #6]
 8006b26:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	88fa      	ldrh	r2, [r7, #6]
 8006b2c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2200      	movs	r2, #0
 8006b38:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2200      	movs	r2, #0
 8006b44:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b54:	d10f      	bne.n	8006b76 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006b74:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b80:	2b40      	cmp	r3, #64	; 0x40
 8006b82:	d007      	beq.n	8006b94 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	681a      	ldr	r2, [r3, #0]
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006b92:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d162      	bne.n	8006c62 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006b9c:	e02e      	b.n	8006bfc <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	f003 0301 	and.w	r3, r3, #1
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d115      	bne.n	8006bd8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f103 020c 	add.w	r2, r3, #12
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb8:	7812      	ldrb	r2, [r2, #0]
 8006bba:	b2d2      	uxtb	r2, r2
 8006bbc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006bd6:	e011      	b.n	8006bfc <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bd8:	f7fb ff98 	bl	8002b0c <HAL_GetTick>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	1ad3      	subs	r3, r2, r3
 8006be2:	683a      	ldr	r2, [r7, #0]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d803      	bhi.n	8006bf0 <HAL_SPI_Receive+0x166>
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006bee:	d102      	bne.n	8006bf6 <HAL_SPI_Receive+0x16c>
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d102      	bne.n	8006bfc <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006bfa:	e04a      	b.n	8006c92 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1cb      	bne.n	8006b9e <HAL_SPI_Receive+0x114>
 8006c06:	e031      	b.n	8006c6c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d113      	bne.n	8006c3e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68da      	ldr	r2, [r3, #12]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c20:	b292      	uxth	r2, r2
 8006c22:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c28:	1c9a      	adds	r2, r3, #2
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	3b01      	subs	r3, #1
 8006c36:	b29a      	uxth	r2, r3
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006c3c:	e011      	b.n	8006c62 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c3e:	f7fb ff65 	bl	8002b0c <HAL_GetTick>
 8006c42:	4602      	mov	r2, r0
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	1ad3      	subs	r3, r2, r3
 8006c48:	683a      	ldr	r2, [r7, #0]
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d803      	bhi.n	8006c56 <HAL_SPI_Receive+0x1cc>
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c54:	d102      	bne.n	8006c5c <HAL_SPI_Receive+0x1d2>
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d102      	bne.n	8006c62 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8006c5c:	2303      	movs	r3, #3
 8006c5e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006c60:	e017      	b.n	8006c92 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d1cd      	bne.n	8006c08 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c6c:	693a      	ldr	r2, [r7, #16]
 8006c6e:	6839      	ldr	r1, [r7, #0]
 8006c70:	68f8      	ldr	r0, [r7, #12]
 8006c72:	f000 fa45 	bl	8007100 <SPI_EndRxTransaction>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d002      	beq.n	8006c82 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2220      	movs	r2, #32
 8006c80:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d002      	beq.n	8006c90 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	75fb      	strb	r3, [r7, #23]
 8006c8e:	e000      	b.n	8006c92 <HAL_SPI_Receive+0x208>
  }

error :
 8006c90:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006ca2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3718      	adds	r7, #24
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}

08006cac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b08c      	sub	sp, #48	; 0x30
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	607a      	str	r2, [r7, #4]
 8006cb8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006cba:	2301      	movs	r3, #1
 8006cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d101      	bne.n	8006cd2 <HAL_SPI_TransmitReceive+0x26>
 8006cce:	2302      	movs	r3, #2
 8006cd0:	e18a      	b.n	8006fe8 <HAL_SPI_TransmitReceive+0x33c>
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cda:	f7fb ff17 	bl	8002b0c <HAL_GetTick>
 8006cde:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ce6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006cf0:	887b      	ldrh	r3, [r7, #2]
 8006cf2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006cf4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d00f      	beq.n	8006d1c <HAL_SPI_TransmitReceive+0x70>
 8006cfc:	69fb      	ldr	r3, [r7, #28]
 8006cfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d02:	d107      	bne.n	8006d14 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d103      	bne.n	8006d14 <HAL_SPI_TransmitReceive+0x68>
 8006d0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006d10:	2b04      	cmp	r3, #4
 8006d12:	d003      	beq.n	8006d1c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006d14:	2302      	movs	r3, #2
 8006d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d1a:	e15b      	b.n	8006fd4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d005      	beq.n	8006d2e <HAL_SPI_TransmitReceive+0x82>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d002      	beq.n	8006d2e <HAL_SPI_TransmitReceive+0x82>
 8006d28:	887b      	ldrh	r3, [r7, #2]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d103      	bne.n	8006d36 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006d34:	e14e      	b.n	8006fd4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	2b04      	cmp	r3, #4
 8006d40:	d003      	beq.n	8006d4a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2205      	movs	r2, #5
 8006d46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	887a      	ldrh	r2, [r7, #2]
 8006d5a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	887a      	ldrh	r2, [r7, #2]
 8006d60:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	68ba      	ldr	r2, [r7, #8]
 8006d66:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	887a      	ldrh	r2, [r7, #2]
 8006d6c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	887a      	ldrh	r2, [r7, #2]
 8006d72:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2200      	movs	r2, #0
 8006d78:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d8a:	2b40      	cmp	r3, #64	; 0x40
 8006d8c:	d007      	beq.n	8006d9e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681a      	ldr	r2, [r3, #0]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d9c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006da6:	d178      	bne.n	8006e9a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d002      	beq.n	8006db6 <HAL_SPI_TransmitReceive+0x10a>
 8006db0:	8b7b      	ldrh	r3, [r7, #26]
 8006db2:	2b01      	cmp	r3, #1
 8006db4:	d166      	bne.n	8006e84 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dba:	881a      	ldrh	r2, [r3, #0]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dc6:	1c9a      	adds	r2, r3, #2
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006dd0:	b29b      	uxth	r3, r3
 8006dd2:	3b01      	subs	r3, #1
 8006dd4:	b29a      	uxth	r2, r3
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006dda:	e053      	b.n	8006e84 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	f003 0302 	and.w	r3, r3, #2
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d11b      	bne.n	8006e22 <HAL_SPI_TransmitReceive+0x176>
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d016      	beq.n	8006e22 <HAL_SPI_TransmitReceive+0x176>
 8006df4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d113      	bne.n	8006e22 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dfe:	881a      	ldrh	r2, [r3, #0]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e0a:	1c9a      	adds	r2, r3, #2
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e14:	b29b      	uxth	r3, r3
 8006e16:	3b01      	subs	r3, #1
 8006e18:	b29a      	uxth	r2, r3
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	f003 0301 	and.w	r3, r3, #1
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d119      	bne.n	8006e64 <HAL_SPI_TransmitReceive+0x1b8>
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d014      	beq.n	8006e64 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	68da      	ldr	r2, [r3, #12]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e44:	b292      	uxth	r2, r2
 8006e46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e4c:	1c9a      	adds	r2, r3, #2
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	3b01      	subs	r3, #1
 8006e5a:	b29a      	uxth	r2, r3
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006e60:	2301      	movs	r3, #1
 8006e62:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006e64:	f7fb fe52 	bl	8002b0c <HAL_GetTick>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e6c:	1ad3      	subs	r3, r2, r3
 8006e6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d807      	bhi.n	8006e84 <HAL_SPI_TransmitReceive+0x1d8>
 8006e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e7a:	d003      	beq.n	8006e84 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006e82:	e0a7      	b.n	8006fd4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1a6      	bne.n	8006ddc <HAL_SPI_TransmitReceive+0x130>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d1a1      	bne.n	8006ddc <HAL_SPI_TransmitReceive+0x130>
 8006e98:	e07c      	b.n	8006f94 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d002      	beq.n	8006ea8 <HAL_SPI_TransmitReceive+0x1fc>
 8006ea2:	8b7b      	ldrh	r3, [r7, #26]
 8006ea4:	2b01      	cmp	r3, #1
 8006ea6:	d16b      	bne.n	8006f80 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	330c      	adds	r3, #12
 8006eb2:	7812      	ldrb	r2, [r2, #0]
 8006eb4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006eba:	1c5a      	adds	r2, r3, #1
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	3b01      	subs	r3, #1
 8006ec8:	b29a      	uxth	r2, r3
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ece:	e057      	b.n	8006f80 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f003 0302 	and.w	r3, r3, #2
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d11c      	bne.n	8006f18 <HAL_SPI_TransmitReceive+0x26c>
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ee2:	b29b      	uxth	r3, r3
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d017      	beq.n	8006f18 <HAL_SPI_TransmitReceive+0x26c>
 8006ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d114      	bne.n	8006f18 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	330c      	adds	r3, #12
 8006ef8:	7812      	ldrb	r2, [r2, #0]
 8006efa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f00:	1c5a      	adds	r2, r3, #1
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	3b01      	subs	r3, #1
 8006f0e:	b29a      	uxth	r2, r3
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f14:	2300      	movs	r3, #0
 8006f16:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	f003 0301 	and.w	r3, r3, #1
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d119      	bne.n	8006f5a <HAL_SPI_TransmitReceive+0x2ae>
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d014      	beq.n	8006f5a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	68da      	ldr	r2, [r3, #12]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f3a:	b2d2      	uxtb	r2, r2
 8006f3c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f42:	1c5a      	adds	r2, r3, #1
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	b29a      	uxth	r2, r3
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006f56:	2301      	movs	r3, #1
 8006f58:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006f5a:	f7fb fdd7 	bl	8002b0c <HAL_GetTick>
 8006f5e:	4602      	mov	r2, r0
 8006f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f62:	1ad3      	subs	r3, r2, r3
 8006f64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d803      	bhi.n	8006f72 <HAL_SPI_TransmitReceive+0x2c6>
 8006f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f70:	d102      	bne.n	8006f78 <HAL_SPI_TransmitReceive+0x2cc>
 8006f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d103      	bne.n	8006f80 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006f78:	2303      	movs	r3, #3
 8006f7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006f7e:	e029      	b.n	8006fd4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1a2      	bne.n	8006ed0 <HAL_SPI_TransmitReceive+0x224>
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f8e:	b29b      	uxth	r3, r3
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d19d      	bne.n	8006ed0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f96:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006f98:	68f8      	ldr	r0, [r7, #12]
 8006f9a:	f000 f917 	bl	80071cc <SPI_EndRxTxTransaction>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d006      	beq.n	8006fb2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2220      	movs	r2, #32
 8006fae:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006fb0:	e010      	b.n	8006fd4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	689b      	ldr	r3, [r3, #8]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10b      	bne.n	8006fd2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fba:	2300      	movs	r3, #0
 8006fbc:	617b      	str	r3, [r7, #20]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	68db      	ldr	r3, [r3, #12]
 8006fc4:	617b      	str	r3, [r7, #20]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	617b      	str	r3, [r7, #20]
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	e000      	b.n	8006fd4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006fd2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006fe4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3730      	adds	r7, #48	; 0x30
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b088      	sub	sp, #32
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	60f8      	str	r0, [r7, #12]
 8006ff8:	60b9      	str	r1, [r7, #8]
 8006ffa:	603b      	str	r3, [r7, #0]
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007000:	f7fb fd84 	bl	8002b0c <HAL_GetTick>
 8007004:	4602      	mov	r2, r0
 8007006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007008:	1a9b      	subs	r3, r3, r2
 800700a:	683a      	ldr	r2, [r7, #0]
 800700c:	4413      	add	r3, r2
 800700e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007010:	f7fb fd7c 	bl	8002b0c <HAL_GetTick>
 8007014:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007016:	4b39      	ldr	r3, [pc, #228]	; (80070fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	015b      	lsls	r3, r3, #5
 800701c:	0d1b      	lsrs	r3, r3, #20
 800701e:	69fa      	ldr	r2, [r7, #28]
 8007020:	fb02 f303 	mul.w	r3, r2, r3
 8007024:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007026:	e054      	b.n	80070d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800702e:	d050      	beq.n	80070d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007030:	f7fb fd6c 	bl	8002b0c <HAL_GetTick>
 8007034:	4602      	mov	r2, r0
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	1ad3      	subs	r3, r2, r3
 800703a:	69fa      	ldr	r2, [r7, #28]
 800703c:	429a      	cmp	r2, r3
 800703e:	d902      	bls.n	8007046 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007040:	69fb      	ldr	r3, [r7, #28]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d13d      	bne.n	80070c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	685a      	ldr	r2, [r3, #4]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007054:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800705e:	d111      	bne.n	8007084 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007068:	d004      	beq.n	8007074 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007072:	d107      	bne.n	8007084 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	681a      	ldr	r2, [r3, #0]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007082:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007088:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800708c:	d10f      	bne.n	80070ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	681a      	ldr	r2, [r3, #0]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800709c:	601a      	str	r2, [r3, #0]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80070ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2200      	movs	r2, #0
 80070ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	e017      	b.n	80070f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80070c2:	697b      	ldr	r3, [r7, #20]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d101      	bne.n	80070cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80070c8:	2300      	movs	r3, #0
 80070ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	3b01      	subs	r3, #1
 80070d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	689a      	ldr	r2, [r3, #8]
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	4013      	ands	r3, r2
 80070dc:	68ba      	ldr	r2, [r7, #8]
 80070de:	429a      	cmp	r2, r3
 80070e0:	bf0c      	ite	eq
 80070e2:	2301      	moveq	r3, #1
 80070e4:	2300      	movne	r3, #0
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	461a      	mov	r2, r3
 80070ea:	79fb      	ldrb	r3, [r7, #7]
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d19b      	bne.n	8007028 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80070f0:	2300      	movs	r3, #0
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3720      	adds	r7, #32
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}
 80070fa:	bf00      	nop
 80070fc:	20000004 	.word	0x20000004

08007100 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b086      	sub	sp, #24
 8007104:	af02      	add	r7, sp, #8
 8007106:	60f8      	str	r0, [r7, #12]
 8007108:	60b9      	str	r1, [r7, #8]
 800710a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007114:	d111      	bne.n	800713a <SPI_EndRxTransaction+0x3a>
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800711e:	d004      	beq.n	800712a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007128:	d107      	bne.n	800713a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007138:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007142:	d12a      	bne.n	800719a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800714c:	d012      	beq.n	8007174 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	9300      	str	r3, [sp, #0]
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	2200      	movs	r2, #0
 8007156:	2180      	movs	r1, #128	; 0x80
 8007158:	68f8      	ldr	r0, [r7, #12]
 800715a:	f7ff ff49 	bl	8006ff0 <SPI_WaitFlagStateUntilTimeout>
 800715e:	4603      	mov	r3, r0
 8007160:	2b00      	cmp	r3, #0
 8007162:	d02d      	beq.n	80071c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007168:	f043 0220 	orr.w	r2, r3, #32
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007170:	2303      	movs	r3, #3
 8007172:	e026      	b.n	80071c2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	9300      	str	r3, [sp, #0]
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	2200      	movs	r2, #0
 800717c:	2101      	movs	r1, #1
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	f7ff ff36 	bl	8006ff0 <SPI_WaitFlagStateUntilTimeout>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d01a      	beq.n	80071c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800718e:	f043 0220 	orr.w	r2, r3, #32
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e013      	b.n	80071c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	9300      	str	r3, [sp, #0]
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	2200      	movs	r2, #0
 80071a2:	2101      	movs	r1, #1
 80071a4:	68f8      	ldr	r0, [r7, #12]
 80071a6:	f7ff ff23 	bl	8006ff0 <SPI_WaitFlagStateUntilTimeout>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d007      	beq.n	80071c0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071b4:	f043 0220 	orr.w	r2, r3, #32
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80071bc:	2303      	movs	r3, #3
 80071be:	e000      	b.n	80071c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3710      	adds	r7, #16
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
	...

080071cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b088      	sub	sp, #32
 80071d0:	af02      	add	r7, sp, #8
 80071d2:	60f8      	str	r0, [r7, #12]
 80071d4:	60b9      	str	r1, [r7, #8]
 80071d6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80071d8:	4b1b      	ldr	r3, [pc, #108]	; (8007248 <SPI_EndRxTxTransaction+0x7c>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a1b      	ldr	r2, [pc, #108]	; (800724c <SPI_EndRxTxTransaction+0x80>)
 80071de:	fba2 2303 	umull	r2, r3, r2, r3
 80071e2:	0d5b      	lsrs	r3, r3, #21
 80071e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80071e8:	fb02 f303 	mul.w	r3, r2, r3
 80071ec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071f6:	d112      	bne.n	800721e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	9300      	str	r3, [sp, #0]
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	2200      	movs	r2, #0
 8007200:	2180      	movs	r1, #128	; 0x80
 8007202:	68f8      	ldr	r0, [r7, #12]
 8007204:	f7ff fef4 	bl	8006ff0 <SPI_WaitFlagStateUntilTimeout>
 8007208:	4603      	mov	r3, r0
 800720a:	2b00      	cmp	r3, #0
 800720c:	d016      	beq.n	800723c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007212:	f043 0220 	orr.w	r2, r3, #32
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800721a:	2303      	movs	r3, #3
 800721c:	e00f      	b.n	800723e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d00a      	beq.n	800723a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007224:	697b      	ldr	r3, [r7, #20]
 8007226:	3b01      	subs	r3, #1
 8007228:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007234:	2b80      	cmp	r3, #128	; 0x80
 8007236:	d0f2      	beq.n	800721e <SPI_EndRxTxTransaction+0x52>
 8007238:	e000      	b.n	800723c <SPI_EndRxTxTransaction+0x70>
        break;
 800723a:	bf00      	nop
  }

  return HAL_OK;
 800723c:	2300      	movs	r3, #0
}
 800723e:	4618      	mov	r0, r3
 8007240:	3718      	adds	r7, #24
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	20000004 	.word	0x20000004
 800724c:	165e9f81 	.word	0x165e9f81

08007250 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b082      	sub	sp, #8
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d101      	bne.n	8007262 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800725e:	2301      	movs	r3, #1
 8007260:	e041      	b.n	80072e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007268:	b2db      	uxtb	r3, r3
 800726a:	2b00      	cmp	r3, #0
 800726c:	d106      	bne.n	800727c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f7fb fa1c 	bl	80026b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2202      	movs	r2, #2
 8007280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681a      	ldr	r2, [r3, #0]
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	3304      	adds	r3, #4
 800728c:	4619      	mov	r1, r3
 800728e:	4610      	mov	r0, r2
 8007290:	f000 f8f4 	bl	800747c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2201      	movs	r2, #1
 80072a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2201      	movs	r2, #1
 80072c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80072e4:	2300      	movs	r3, #0
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3708      	adds	r7, #8
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}

080072ee <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072ee:	b580      	push	{r7, lr}
 80072f0:	b084      	sub	sp, #16
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
 80072f6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072f8:	2300      	movs	r3, #0
 80072fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007302:	2b01      	cmp	r3, #1
 8007304:	d101      	bne.n	800730a <HAL_TIM_ConfigClockSource+0x1c>
 8007306:	2302      	movs	r3, #2
 8007308:	e0b4      	b.n	8007474 <HAL_TIM_ConfigClockSource+0x186>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2201      	movs	r2, #1
 800730e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2202      	movs	r2, #2
 8007316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	689b      	ldr	r3, [r3, #8]
 8007320:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007328:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007330:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	68ba      	ldr	r2, [r7, #8]
 8007338:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007342:	d03e      	beq.n	80073c2 <HAL_TIM_ConfigClockSource+0xd4>
 8007344:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007348:	f200 8087 	bhi.w	800745a <HAL_TIM_ConfigClockSource+0x16c>
 800734c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007350:	f000 8086 	beq.w	8007460 <HAL_TIM_ConfigClockSource+0x172>
 8007354:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007358:	d87f      	bhi.n	800745a <HAL_TIM_ConfigClockSource+0x16c>
 800735a:	2b70      	cmp	r3, #112	; 0x70
 800735c:	d01a      	beq.n	8007394 <HAL_TIM_ConfigClockSource+0xa6>
 800735e:	2b70      	cmp	r3, #112	; 0x70
 8007360:	d87b      	bhi.n	800745a <HAL_TIM_ConfigClockSource+0x16c>
 8007362:	2b60      	cmp	r3, #96	; 0x60
 8007364:	d050      	beq.n	8007408 <HAL_TIM_ConfigClockSource+0x11a>
 8007366:	2b60      	cmp	r3, #96	; 0x60
 8007368:	d877      	bhi.n	800745a <HAL_TIM_ConfigClockSource+0x16c>
 800736a:	2b50      	cmp	r3, #80	; 0x50
 800736c:	d03c      	beq.n	80073e8 <HAL_TIM_ConfigClockSource+0xfa>
 800736e:	2b50      	cmp	r3, #80	; 0x50
 8007370:	d873      	bhi.n	800745a <HAL_TIM_ConfigClockSource+0x16c>
 8007372:	2b40      	cmp	r3, #64	; 0x40
 8007374:	d058      	beq.n	8007428 <HAL_TIM_ConfigClockSource+0x13a>
 8007376:	2b40      	cmp	r3, #64	; 0x40
 8007378:	d86f      	bhi.n	800745a <HAL_TIM_ConfigClockSource+0x16c>
 800737a:	2b30      	cmp	r3, #48	; 0x30
 800737c:	d064      	beq.n	8007448 <HAL_TIM_ConfigClockSource+0x15a>
 800737e:	2b30      	cmp	r3, #48	; 0x30
 8007380:	d86b      	bhi.n	800745a <HAL_TIM_ConfigClockSource+0x16c>
 8007382:	2b20      	cmp	r3, #32
 8007384:	d060      	beq.n	8007448 <HAL_TIM_ConfigClockSource+0x15a>
 8007386:	2b20      	cmp	r3, #32
 8007388:	d867      	bhi.n	800745a <HAL_TIM_ConfigClockSource+0x16c>
 800738a:	2b00      	cmp	r3, #0
 800738c:	d05c      	beq.n	8007448 <HAL_TIM_ConfigClockSource+0x15a>
 800738e:	2b10      	cmp	r3, #16
 8007390:	d05a      	beq.n	8007448 <HAL_TIM_ConfigClockSource+0x15a>
 8007392:	e062      	b.n	800745a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6818      	ldr	r0, [r3, #0]
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	6899      	ldr	r1, [r3, #8]
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	685a      	ldr	r2, [r3, #4]
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	f000 f984 	bl	80076b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80073b6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	68ba      	ldr	r2, [r7, #8]
 80073be:	609a      	str	r2, [r3, #8]
      break;
 80073c0:	e04f      	b.n	8007462 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6818      	ldr	r0, [r3, #0]
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	6899      	ldr	r1, [r3, #8]
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	685a      	ldr	r2, [r3, #4]
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	f000 f96d 	bl	80076b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	689a      	ldr	r2, [r3, #8]
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073e4:	609a      	str	r2, [r3, #8]
      break;
 80073e6:	e03c      	b.n	8007462 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6818      	ldr	r0, [r3, #0]
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	6859      	ldr	r1, [r3, #4]
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	461a      	mov	r2, r3
 80073f6:	f000 f8e1 	bl	80075bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2150      	movs	r1, #80	; 0x50
 8007400:	4618      	mov	r0, r3
 8007402:	f000 f93a 	bl	800767a <TIM_ITRx_SetConfig>
      break;
 8007406:	e02c      	b.n	8007462 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6818      	ldr	r0, [r3, #0]
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	6859      	ldr	r1, [r3, #4]
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	68db      	ldr	r3, [r3, #12]
 8007414:	461a      	mov	r2, r3
 8007416:	f000 f900 	bl	800761a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2160      	movs	r1, #96	; 0x60
 8007420:	4618      	mov	r0, r3
 8007422:	f000 f92a 	bl	800767a <TIM_ITRx_SetConfig>
      break;
 8007426:	e01c      	b.n	8007462 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6818      	ldr	r0, [r3, #0]
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	6859      	ldr	r1, [r3, #4]
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	461a      	mov	r2, r3
 8007436:	f000 f8c1 	bl	80075bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	2140      	movs	r1, #64	; 0x40
 8007440:	4618      	mov	r0, r3
 8007442:	f000 f91a 	bl	800767a <TIM_ITRx_SetConfig>
      break;
 8007446:	e00c      	b.n	8007462 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4619      	mov	r1, r3
 8007452:	4610      	mov	r0, r2
 8007454:	f000 f911 	bl	800767a <TIM_ITRx_SetConfig>
      break;
 8007458:	e003      	b.n	8007462 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800745a:	2301      	movs	r3, #1
 800745c:	73fb      	strb	r3, [r7, #15]
      break;
 800745e:	e000      	b.n	8007462 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007460:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2201      	movs	r2, #1
 8007466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2200      	movs	r2, #0
 800746e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007472:	7bfb      	ldrb	r3, [r7, #15]
}
 8007474:	4618      	mov	r0, r3
 8007476:	3710      	adds	r7, #16
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800747c:	b480      	push	{r7}
 800747e:	b085      	sub	sp, #20
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
 8007484:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	4a40      	ldr	r2, [pc, #256]	; (8007590 <TIM_Base_SetConfig+0x114>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d013      	beq.n	80074bc <TIM_Base_SetConfig+0x40>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800749a:	d00f      	beq.n	80074bc <TIM_Base_SetConfig+0x40>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	4a3d      	ldr	r2, [pc, #244]	; (8007594 <TIM_Base_SetConfig+0x118>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d00b      	beq.n	80074bc <TIM_Base_SetConfig+0x40>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	4a3c      	ldr	r2, [pc, #240]	; (8007598 <TIM_Base_SetConfig+0x11c>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d007      	beq.n	80074bc <TIM_Base_SetConfig+0x40>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	4a3b      	ldr	r2, [pc, #236]	; (800759c <TIM_Base_SetConfig+0x120>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d003      	beq.n	80074bc <TIM_Base_SetConfig+0x40>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	4a3a      	ldr	r2, [pc, #232]	; (80075a0 <TIM_Base_SetConfig+0x124>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d108      	bne.n	80074ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	4313      	orrs	r3, r2
 80074cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a2f      	ldr	r2, [pc, #188]	; (8007590 <TIM_Base_SetConfig+0x114>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d02b      	beq.n	800752e <TIM_Base_SetConfig+0xb2>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074dc:	d027      	beq.n	800752e <TIM_Base_SetConfig+0xb2>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a2c      	ldr	r2, [pc, #176]	; (8007594 <TIM_Base_SetConfig+0x118>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d023      	beq.n	800752e <TIM_Base_SetConfig+0xb2>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a2b      	ldr	r2, [pc, #172]	; (8007598 <TIM_Base_SetConfig+0x11c>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d01f      	beq.n	800752e <TIM_Base_SetConfig+0xb2>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	4a2a      	ldr	r2, [pc, #168]	; (800759c <TIM_Base_SetConfig+0x120>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d01b      	beq.n	800752e <TIM_Base_SetConfig+0xb2>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a29      	ldr	r2, [pc, #164]	; (80075a0 <TIM_Base_SetConfig+0x124>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d017      	beq.n	800752e <TIM_Base_SetConfig+0xb2>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4a28      	ldr	r2, [pc, #160]	; (80075a4 <TIM_Base_SetConfig+0x128>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d013      	beq.n	800752e <TIM_Base_SetConfig+0xb2>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a27      	ldr	r2, [pc, #156]	; (80075a8 <TIM_Base_SetConfig+0x12c>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d00f      	beq.n	800752e <TIM_Base_SetConfig+0xb2>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a26      	ldr	r2, [pc, #152]	; (80075ac <TIM_Base_SetConfig+0x130>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d00b      	beq.n	800752e <TIM_Base_SetConfig+0xb2>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a25      	ldr	r2, [pc, #148]	; (80075b0 <TIM_Base_SetConfig+0x134>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d007      	beq.n	800752e <TIM_Base_SetConfig+0xb2>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a24      	ldr	r2, [pc, #144]	; (80075b4 <TIM_Base_SetConfig+0x138>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d003      	beq.n	800752e <TIM_Base_SetConfig+0xb2>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a23      	ldr	r2, [pc, #140]	; (80075b8 <TIM_Base_SetConfig+0x13c>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d108      	bne.n	8007540 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007534:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	68db      	ldr	r3, [r3, #12]
 800753a:	68fa      	ldr	r2, [r7, #12]
 800753c:	4313      	orrs	r3, r2
 800753e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	695b      	ldr	r3, [r3, #20]
 800754a:	4313      	orrs	r3, r2
 800754c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	68fa      	ldr	r2, [r7, #12]
 8007552:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	689a      	ldr	r2, [r3, #8]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	4a0a      	ldr	r2, [pc, #40]	; (8007590 <TIM_Base_SetConfig+0x114>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d003      	beq.n	8007574 <TIM_Base_SetConfig+0xf8>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a0c      	ldr	r2, [pc, #48]	; (80075a0 <TIM_Base_SetConfig+0x124>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d103      	bne.n	800757c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	691a      	ldr	r2, [r3, #16]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	615a      	str	r2, [r3, #20]
}
 8007582:	bf00      	nop
 8007584:	3714      	adds	r7, #20
 8007586:	46bd      	mov	sp, r7
 8007588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758c:	4770      	bx	lr
 800758e:	bf00      	nop
 8007590:	40010000 	.word	0x40010000
 8007594:	40000400 	.word	0x40000400
 8007598:	40000800 	.word	0x40000800
 800759c:	40000c00 	.word	0x40000c00
 80075a0:	40010400 	.word	0x40010400
 80075a4:	40014000 	.word	0x40014000
 80075a8:	40014400 	.word	0x40014400
 80075ac:	40014800 	.word	0x40014800
 80075b0:	40001800 	.word	0x40001800
 80075b4:	40001c00 	.word	0x40001c00
 80075b8:	40002000 	.word	0x40002000

080075bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80075bc:	b480      	push	{r7}
 80075be:	b087      	sub	sp, #28
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	60f8      	str	r0, [r7, #12]
 80075c4:	60b9      	str	r1, [r7, #8]
 80075c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6a1b      	ldr	r3, [r3, #32]
 80075cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	6a1b      	ldr	r3, [r3, #32]
 80075d2:	f023 0201 	bic.w	r2, r3, #1
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	699b      	ldr	r3, [r3, #24]
 80075de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	011b      	lsls	r3, r3, #4
 80075ec:	693a      	ldr	r2, [r7, #16]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	f023 030a 	bic.w	r3, r3, #10
 80075f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80075fa:	697a      	ldr	r2, [r7, #20]
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	4313      	orrs	r3, r2
 8007600:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	693a      	ldr	r2, [r7, #16]
 8007606:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	697a      	ldr	r2, [r7, #20]
 800760c:	621a      	str	r2, [r3, #32]
}
 800760e:	bf00      	nop
 8007610:	371c      	adds	r7, #28
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr

0800761a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800761a:	b480      	push	{r7}
 800761c:	b087      	sub	sp, #28
 800761e:	af00      	add	r7, sp, #0
 8007620:	60f8      	str	r0, [r7, #12]
 8007622:	60b9      	str	r1, [r7, #8]
 8007624:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	6a1b      	ldr	r3, [r3, #32]
 800762a:	f023 0210 	bic.w	r2, r3, #16
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6a1b      	ldr	r3, [r3, #32]
 800763c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007644:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	031b      	lsls	r3, r3, #12
 800764a:	697a      	ldr	r2, [r7, #20]
 800764c:	4313      	orrs	r3, r2
 800764e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007656:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	011b      	lsls	r3, r3, #4
 800765c:	693a      	ldr	r2, [r7, #16]
 800765e:	4313      	orrs	r3, r2
 8007660:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	697a      	ldr	r2, [r7, #20]
 8007666:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	693a      	ldr	r2, [r7, #16]
 800766c:	621a      	str	r2, [r3, #32]
}
 800766e:	bf00      	nop
 8007670:	371c      	adds	r7, #28
 8007672:	46bd      	mov	sp, r7
 8007674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007678:	4770      	bx	lr

0800767a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800767a:	b480      	push	{r7}
 800767c:	b085      	sub	sp, #20
 800767e:	af00      	add	r7, sp, #0
 8007680:	6078      	str	r0, [r7, #4]
 8007682:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	689b      	ldr	r3, [r3, #8]
 8007688:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007690:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007692:	683a      	ldr	r2, [r7, #0]
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	4313      	orrs	r3, r2
 8007698:	f043 0307 	orr.w	r3, r3, #7
 800769c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	68fa      	ldr	r2, [r7, #12]
 80076a2:	609a      	str	r2, [r3, #8]
}
 80076a4:	bf00      	nop
 80076a6:	3714      	adds	r7, #20
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b087      	sub	sp, #28
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	60f8      	str	r0, [r7, #12]
 80076b8:	60b9      	str	r1, [r7, #8]
 80076ba:	607a      	str	r2, [r7, #4]
 80076bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	689b      	ldr	r3, [r3, #8]
 80076c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80076ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	021a      	lsls	r2, r3, #8
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	431a      	orrs	r2, r3
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	697a      	ldr	r2, [r7, #20]
 80076da:	4313      	orrs	r3, r2
 80076dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	697a      	ldr	r2, [r7, #20]
 80076e2:	609a      	str	r2, [r3, #8]
}
 80076e4:	bf00      	nop
 80076e6:	371c      	adds	r7, #28
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b085      	sub	sp, #20
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007700:	2b01      	cmp	r3, #1
 8007702:	d101      	bne.n	8007708 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007704:	2302      	movs	r3, #2
 8007706:	e05a      	b.n	80077be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2201      	movs	r2, #1
 800770c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2202      	movs	r2, #2
 8007714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800772e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	68fa      	ldr	r2, [r7, #12]
 8007736:	4313      	orrs	r3, r2
 8007738:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	68fa      	ldr	r2, [r7, #12]
 8007740:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a21      	ldr	r2, [pc, #132]	; (80077cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d022      	beq.n	8007792 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007754:	d01d      	beq.n	8007792 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a1d      	ldr	r2, [pc, #116]	; (80077d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800775c:	4293      	cmp	r3, r2
 800775e:	d018      	beq.n	8007792 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a1b      	ldr	r2, [pc, #108]	; (80077d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d013      	beq.n	8007792 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a1a      	ldr	r2, [pc, #104]	; (80077d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d00e      	beq.n	8007792 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4a18      	ldr	r2, [pc, #96]	; (80077dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d009      	beq.n	8007792 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a17      	ldr	r2, [pc, #92]	; (80077e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d004      	beq.n	8007792 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a15      	ldr	r2, [pc, #84]	; (80077e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d10c      	bne.n	80077ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007798:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	685b      	ldr	r3, [r3, #4]
 800779e:	68ba      	ldr	r2, [r7, #8]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	68ba      	ldr	r2, [r7, #8]
 80077aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077bc:	2300      	movs	r3, #0
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3714      	adds	r7, #20
 80077c2:	46bd      	mov	sp, r7
 80077c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c8:	4770      	bx	lr
 80077ca:	bf00      	nop
 80077cc:	40010000 	.word	0x40010000
 80077d0:	40000400 	.word	0x40000400
 80077d4:	40000800 	.word	0x40000800
 80077d8:	40000c00 	.word	0x40000c00
 80077dc:	40010400 	.word	0x40010400
 80077e0:	40014000 	.word	0x40014000
 80077e4:	40001800 	.word	0x40001800

080077e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b082      	sub	sp, #8
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d101      	bne.n	80077fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	e03f      	b.n	800787a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007800:	b2db      	uxtb	r3, r3
 8007802:	2b00      	cmp	r3, #0
 8007804:	d106      	bne.n	8007814 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f7fa ff72 	bl	80026f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2224      	movs	r2, #36	; 0x24
 8007818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	68da      	ldr	r2, [r3, #12]
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800782a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f000 fe81 	bl	8008534 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	691a      	ldr	r2, [r3, #16]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007840:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	695a      	ldr	r2, [r3, #20]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007850:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	68da      	ldr	r2, [r3, #12]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007860:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2220      	movs	r2, #32
 800786c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2220      	movs	r2, #32
 8007874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	3708      	adds	r7, #8
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}

08007882 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007882:	b580      	push	{r7, lr}
 8007884:	b08a      	sub	sp, #40	; 0x28
 8007886:	af02      	add	r7, sp, #8
 8007888:	60f8      	str	r0, [r7, #12]
 800788a:	60b9      	str	r1, [r7, #8]
 800788c:	603b      	str	r3, [r7, #0]
 800788e:	4613      	mov	r3, r2
 8007890:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007892:	2300      	movs	r3, #0
 8007894:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800789c:	b2db      	uxtb	r3, r3
 800789e:	2b20      	cmp	r3, #32
 80078a0:	d17c      	bne.n	800799c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d002      	beq.n	80078ae <HAL_UART_Transmit+0x2c>
 80078a8:	88fb      	ldrh	r3, [r7, #6]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d101      	bne.n	80078b2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80078ae:	2301      	movs	r3, #1
 80078b0:	e075      	b.n	800799e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d101      	bne.n	80078c0 <HAL_UART_Transmit+0x3e>
 80078bc:	2302      	movs	r3, #2
 80078be:	e06e      	b.n	800799e <HAL_UART_Transmit+0x11c>
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2200      	movs	r2, #0
 80078cc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2221      	movs	r2, #33	; 0x21
 80078d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80078d6:	f7fb f919 	bl	8002b0c <HAL_GetTick>
 80078da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	88fa      	ldrh	r2, [r7, #6]
 80078e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	88fa      	ldrh	r2, [r7, #6]
 80078e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078f0:	d108      	bne.n	8007904 <HAL_UART_Transmit+0x82>
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d104      	bne.n	8007904 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80078fa:	2300      	movs	r3, #0
 80078fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	61bb      	str	r3, [r7, #24]
 8007902:	e003      	b.n	800790c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007908:	2300      	movs	r3, #0
 800790a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007914:	e02a      	b.n	800796c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	9300      	str	r3, [sp, #0]
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	2200      	movs	r2, #0
 800791e:	2180      	movs	r1, #128	; 0x80
 8007920:	68f8      	ldr	r0, [r7, #12]
 8007922:	f000 fbc1 	bl	80080a8 <UART_WaitOnFlagUntilTimeout>
 8007926:	4603      	mov	r3, r0
 8007928:	2b00      	cmp	r3, #0
 800792a:	d001      	beq.n	8007930 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800792c:	2303      	movs	r3, #3
 800792e:	e036      	b.n	800799e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d10b      	bne.n	800794e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007936:	69bb      	ldr	r3, [r7, #24]
 8007938:	881b      	ldrh	r3, [r3, #0]
 800793a:	461a      	mov	r2, r3
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007944:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	3302      	adds	r3, #2
 800794a:	61bb      	str	r3, [r7, #24]
 800794c:	e007      	b.n	800795e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800794e:	69fb      	ldr	r3, [r7, #28]
 8007950:	781a      	ldrb	r2, [r3, #0]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007958:	69fb      	ldr	r3, [r7, #28]
 800795a:	3301      	adds	r3, #1
 800795c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007962:	b29b      	uxth	r3, r3
 8007964:	3b01      	subs	r3, #1
 8007966:	b29a      	uxth	r2, r3
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007970:	b29b      	uxth	r3, r3
 8007972:	2b00      	cmp	r3, #0
 8007974:	d1cf      	bne.n	8007916 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	9300      	str	r3, [sp, #0]
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	2200      	movs	r2, #0
 800797e:	2140      	movs	r1, #64	; 0x40
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f000 fb91 	bl	80080a8 <UART_WaitOnFlagUntilTimeout>
 8007986:	4603      	mov	r3, r0
 8007988:	2b00      	cmp	r3, #0
 800798a:	d001      	beq.n	8007990 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800798c:	2303      	movs	r3, #3
 800798e:	e006      	b.n	800799e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2220      	movs	r2, #32
 8007994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007998:	2300      	movs	r3, #0
 800799a:	e000      	b.n	800799e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800799c:	2302      	movs	r3, #2
  }
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3720      	adds	r7, #32
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}

080079a6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079a6:	b580      	push	{r7, lr}
 80079a8:	b08a      	sub	sp, #40	; 0x28
 80079aa:	af02      	add	r7, sp, #8
 80079ac:	60f8      	str	r0, [r7, #12]
 80079ae:	60b9      	str	r1, [r7, #8]
 80079b0:	603b      	str	r3, [r7, #0]
 80079b2:	4613      	mov	r3, r2
 80079b4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80079b6:	2300      	movs	r3, #0
 80079b8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	2b20      	cmp	r3, #32
 80079c4:	f040 808c 	bne.w	8007ae0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d002      	beq.n	80079d4 <HAL_UART_Receive+0x2e>
 80079ce:	88fb      	ldrh	r3, [r7, #6]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d101      	bne.n	80079d8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80079d4:	2301      	movs	r3, #1
 80079d6:	e084      	b.n	8007ae2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d101      	bne.n	80079e6 <HAL_UART_Receive+0x40>
 80079e2:	2302      	movs	r3, #2
 80079e4:	e07d      	b.n	8007ae2 <HAL_UART_Receive+0x13c>
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2201      	movs	r2, #1
 80079ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2200      	movs	r2, #0
 80079f2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2222      	movs	r2, #34	; 0x22
 80079f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2200      	movs	r2, #0
 8007a00:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a02:	f7fb f883 	bl	8002b0c <HAL_GetTick>
 8007a06:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	88fa      	ldrh	r2, [r7, #6]
 8007a0c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	88fa      	ldrh	r2, [r7, #6]
 8007a12:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a1c:	d108      	bne.n	8007a30 <HAL_UART_Receive+0x8a>
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d104      	bne.n	8007a30 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8007a26:	2300      	movs	r3, #0
 8007a28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	61bb      	str	r3, [r7, #24]
 8007a2e:	e003      	b.n	8007a38 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007a34:	2300      	movs	r3, #0
 8007a36:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007a40:	e043      	b.n	8007aca <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	9300      	str	r3, [sp, #0]
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	2120      	movs	r1, #32
 8007a4c:	68f8      	ldr	r0, [r7, #12]
 8007a4e:	f000 fb2b 	bl	80080a8 <UART_WaitOnFlagUntilTimeout>
 8007a52:	4603      	mov	r3, r0
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d001      	beq.n	8007a5c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8007a58:	2303      	movs	r3, #3
 8007a5a:	e042      	b.n	8007ae2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8007a5c:	69fb      	ldr	r3, [r7, #28]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d10c      	bne.n	8007a7c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	3302      	adds	r3, #2
 8007a78:	61bb      	str	r3, [r7, #24]
 8007a7a:	e01f      	b.n	8007abc <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a84:	d007      	beq.n	8007a96 <HAL_UART_Receive+0xf0>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d10a      	bne.n	8007aa4 <HAL_UART_Receive+0xfe>
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d106      	bne.n	8007aa4 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	b2da      	uxtb	r2, r3
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	701a      	strb	r2, [r3, #0]
 8007aa2:	e008      	b.n	8007ab6 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	685b      	ldr	r3, [r3, #4]
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ab0:	b2da      	uxtb	r2, r3
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	3301      	adds	r3, #1
 8007aba:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	3b01      	subs	r3, #1
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d1b6      	bne.n	8007a42 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	2220      	movs	r2, #32
 8007ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8007adc:	2300      	movs	r3, #0
 8007ade:	e000      	b.n	8007ae2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8007ae0:	2302      	movs	r3, #2
  }
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3720      	adds	r7, #32
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}

08007aea <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007aea:	b580      	push	{r7, lr}
 8007aec:	b084      	sub	sp, #16
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	60f8      	str	r0, [r7, #12]
 8007af2:	60b9      	str	r1, [r7, #8]
 8007af4:	4613      	mov	r3, r2
 8007af6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007afe:	b2db      	uxtb	r3, r3
 8007b00:	2b20      	cmp	r3, #32
 8007b02:	d11d      	bne.n	8007b40 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d002      	beq.n	8007b10 <HAL_UART_Receive_IT+0x26>
 8007b0a:	88fb      	ldrh	r3, [r7, #6]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d101      	bne.n	8007b14 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007b10:	2301      	movs	r3, #1
 8007b12:	e016      	b.n	8007b42 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b1a:	2b01      	cmp	r3, #1
 8007b1c:	d101      	bne.n	8007b22 <HAL_UART_Receive_IT+0x38>
 8007b1e:	2302      	movs	r3, #2
 8007b20:	e00f      	b.n	8007b42 <HAL_UART_Receive_IT+0x58>
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2201      	movs	r2, #1
 8007b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007b30:	88fb      	ldrh	r3, [r7, #6]
 8007b32:	461a      	mov	r2, r3
 8007b34:	68b9      	ldr	r1, [r7, #8]
 8007b36:	68f8      	ldr	r0, [r7, #12]
 8007b38:	f000 fb24 	bl	8008184 <UART_Start_Receive_IT>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	e000      	b.n	8007b42 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007b40:	2302      	movs	r3, #2
  }
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3710      	adds	r7, #16
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
	...

08007b4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b0ba      	sub	sp, #232	; 0xe8
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	68db      	ldr	r3, [r3, #12]
 8007b64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	695b      	ldr	r3, [r3, #20]
 8007b6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007b72:	2300      	movs	r3, #0
 8007b74:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b82:	f003 030f 	and.w	r3, r3, #15
 8007b86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007b8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d10f      	bne.n	8007bb2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007b96:	f003 0320 	and.w	r3, r3, #32
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d009      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x66>
 8007b9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ba2:	f003 0320 	and.w	r3, r3, #32
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d003      	beq.n	8007bb2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 fc07 	bl	80083be <UART_Receive_IT>
      return;
 8007bb0:	e256      	b.n	8008060 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007bb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f000 80de 	beq.w	8007d78 <HAL_UART_IRQHandler+0x22c>
 8007bbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007bc0:	f003 0301 	and.w	r3, r3, #1
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d106      	bne.n	8007bd6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bcc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	f000 80d1 	beq.w	8007d78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bda:	f003 0301 	and.w	r3, r3, #1
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d00b      	beq.n	8007bfa <HAL_UART_IRQHandler+0xae>
 8007be2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d005      	beq.n	8007bfa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bf2:	f043 0201 	orr.w	r2, r3, #1
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bfe:	f003 0304 	and.w	r3, r3, #4
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00b      	beq.n	8007c1e <HAL_UART_IRQHandler+0xd2>
 8007c06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c0a:	f003 0301 	and.w	r3, r3, #1
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d005      	beq.n	8007c1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c16:	f043 0202 	orr.w	r2, r3, #2
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c22:	f003 0302 	and.w	r3, r3, #2
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d00b      	beq.n	8007c42 <HAL_UART_IRQHandler+0xf6>
 8007c2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c2e:	f003 0301 	and.w	r3, r3, #1
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d005      	beq.n	8007c42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c3a:	f043 0204 	orr.w	r2, r3, #4
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c46:	f003 0308 	and.w	r3, r3, #8
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d011      	beq.n	8007c72 <HAL_UART_IRQHandler+0x126>
 8007c4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c52:	f003 0320 	and.w	r3, r3, #32
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d105      	bne.n	8007c66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007c5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c5e:	f003 0301 	and.w	r3, r3, #1
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d005      	beq.n	8007c72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c6a:	f043 0208 	orr.w	r2, r3, #8
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	f000 81ed 	beq.w	8008056 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007c7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c80:	f003 0320 	and.w	r3, r3, #32
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d008      	beq.n	8007c9a <HAL_UART_IRQHandler+0x14e>
 8007c88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c8c:	f003 0320 	and.w	r3, r3, #32
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d002      	beq.n	8007c9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 fb92 	bl	80083be <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	695b      	ldr	r3, [r3, #20]
 8007ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ca4:	2b40      	cmp	r3, #64	; 0x40
 8007ca6:	bf0c      	ite	eq
 8007ca8:	2301      	moveq	r3, #1
 8007caa:	2300      	movne	r3, #0
 8007cac:	b2db      	uxtb	r3, r3
 8007cae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb6:	f003 0308 	and.w	r3, r3, #8
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d103      	bne.n	8007cc6 <HAL_UART_IRQHandler+0x17a>
 8007cbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d04f      	beq.n	8007d66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f000 fa9a 	bl	8008200 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	695b      	ldr	r3, [r3, #20]
 8007cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cd6:	2b40      	cmp	r3, #64	; 0x40
 8007cd8:	d141      	bne.n	8007d5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	3314      	adds	r3, #20
 8007ce0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007ce8:	e853 3f00 	ldrex	r3, [r3]
 8007cec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007cf0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007cf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cf8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	3314      	adds	r3, #20
 8007d02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007d06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007d0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007d12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007d16:	e841 2300 	strex	r3, r2, [r1]
 8007d1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007d1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1d9      	bne.n	8007cda <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d013      	beq.n	8007d56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d32:	4a7d      	ldr	r2, [pc, #500]	; (8007f28 <HAL_UART_IRQHandler+0x3dc>)
 8007d34:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f7fb f8b3 	bl	8002ea6 <HAL_DMA_Abort_IT>
 8007d40:	4603      	mov	r3, r0
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d016      	beq.n	8007d74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007d50:	4610      	mov	r0, r2
 8007d52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d54:	e00e      	b.n	8007d74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f000 f990 	bl	800807c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d5c:	e00a      	b.n	8007d74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f000 f98c 	bl	800807c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d64:	e006      	b.n	8007d74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007d66:	6878      	ldr	r0, [r7, #4]
 8007d68:	f000 f988 	bl	800807c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007d72:	e170      	b.n	8008056 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d74:	bf00      	nop
    return;
 8007d76:	e16e      	b.n	8008056 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	f040 814a 	bne.w	8008016 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d86:	f003 0310 	and.w	r3, r3, #16
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	f000 8143 	beq.w	8008016 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007d90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d94:	f003 0310 	and.w	r3, r3, #16
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	f000 813c 	beq.w	8008016 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d9e:	2300      	movs	r3, #0
 8007da0:	60bb      	str	r3, [r7, #8]
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	60bb      	str	r3, [r7, #8]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	60bb      	str	r3, [r7, #8]
 8007db2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	695b      	ldr	r3, [r3, #20]
 8007dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dbe:	2b40      	cmp	r3, #64	; 0x40
 8007dc0:	f040 80b4 	bne.w	8007f2c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007dd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f000 8140 	beq.w	800805a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007dde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007de2:	429a      	cmp	r2, r3
 8007de4:	f080 8139 	bcs.w	800805a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007dee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007df4:	69db      	ldr	r3, [r3, #28]
 8007df6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007dfa:	f000 8088 	beq.w	8007f0e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	330c      	adds	r3, #12
 8007e04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007e0c:	e853 3f00 	ldrex	r3, [r3]
 8007e10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007e14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007e18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	330c      	adds	r3, #12
 8007e26:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007e2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007e2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e32:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007e36:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007e3a:	e841 2300 	strex	r3, r2, [r1]
 8007e3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007e42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d1d9      	bne.n	8007dfe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	3314      	adds	r3, #20
 8007e50:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e54:	e853 3f00 	ldrex	r3, [r3]
 8007e58:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007e5a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e5c:	f023 0301 	bic.w	r3, r3, #1
 8007e60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	3314      	adds	r3, #20
 8007e6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007e6e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007e72:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e74:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007e76:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007e7a:	e841 2300 	strex	r3, r2, [r1]
 8007e7e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007e80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d1e1      	bne.n	8007e4a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	3314      	adds	r3, #20
 8007e8c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007e90:	e853 3f00 	ldrex	r3, [r3]
 8007e94:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007e96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	3314      	adds	r3, #20
 8007ea6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007eaa:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007eac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007eb0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007eb2:	e841 2300 	strex	r3, r2, [r1]
 8007eb6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007eb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d1e3      	bne.n	8007e86 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2220      	movs	r2, #32
 8007ec2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2200      	movs	r2, #0
 8007eca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	330c      	adds	r3, #12
 8007ed2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ed6:	e853 3f00 	ldrex	r3, [r3]
 8007eda:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007edc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007ede:	f023 0310 	bic.w	r3, r3, #16
 8007ee2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	330c      	adds	r3, #12
 8007eec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007ef0:	65ba      	str	r2, [r7, #88]	; 0x58
 8007ef2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007ef6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007ef8:	e841 2300 	strex	r3, r2, [r1]
 8007efc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007efe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d1e3      	bne.n	8007ecc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f08:	4618      	mov	r0, r3
 8007f0a:	f7fa ff5c 	bl	8002dc6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	1ad3      	subs	r3, r2, r3
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	4619      	mov	r1, r3
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 f8b6 	bl	8008090 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007f24:	e099      	b.n	800805a <HAL_UART_IRQHandler+0x50e>
 8007f26:	bf00      	nop
 8007f28:	080082c7 	.word	0x080082c7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f34:	b29b      	uxth	r3, r3
 8007f36:	1ad3      	subs	r3, r2, r3
 8007f38:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	f000 808b 	beq.w	800805e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007f48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	f000 8086 	beq.w	800805e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	330c      	adds	r3, #12
 8007f58:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f5c:	e853 3f00 	ldrex	r3, [r3]
 8007f60:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f64:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	330c      	adds	r3, #12
 8007f72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007f76:	647a      	str	r2, [r7, #68]	; 0x44
 8007f78:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f7a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007f7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007f7e:	e841 2300 	strex	r3, r2, [r1]
 8007f82:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007f84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d1e3      	bne.n	8007f52 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	3314      	adds	r3, #20
 8007f90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f94:	e853 3f00 	ldrex	r3, [r3]
 8007f98:	623b      	str	r3, [r7, #32]
   return(result);
 8007f9a:	6a3b      	ldr	r3, [r7, #32]
 8007f9c:	f023 0301 	bic.w	r3, r3, #1
 8007fa0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	3314      	adds	r3, #20
 8007faa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007fae:	633a      	str	r2, [r7, #48]	; 0x30
 8007fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007fb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fb6:	e841 2300 	strex	r3, r2, [r1]
 8007fba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d1e3      	bne.n	8007f8a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2220      	movs	r2, #32
 8007fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	330c      	adds	r3, #12
 8007fd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	e853 3f00 	ldrex	r3, [r3]
 8007fde:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f023 0310 	bic.w	r3, r3, #16
 8007fe6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	330c      	adds	r3, #12
 8007ff0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007ff4:	61fa      	str	r2, [r7, #28]
 8007ff6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ff8:	69b9      	ldr	r1, [r7, #24]
 8007ffa:	69fa      	ldr	r2, [r7, #28]
 8007ffc:	e841 2300 	strex	r3, r2, [r1]
 8008000:	617b      	str	r3, [r7, #20]
   return(result);
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d1e3      	bne.n	8007fd0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008008:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800800c:	4619      	mov	r1, r3
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f000 f83e 	bl	8008090 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008014:	e023      	b.n	800805e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800801a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800801e:	2b00      	cmp	r3, #0
 8008020:	d009      	beq.n	8008036 <HAL_UART_IRQHandler+0x4ea>
 8008022:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800802a:	2b00      	cmp	r3, #0
 800802c:	d003      	beq.n	8008036 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 f95d 	bl	80082ee <UART_Transmit_IT>
    return;
 8008034:	e014      	b.n	8008060 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800803a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800803e:	2b00      	cmp	r3, #0
 8008040:	d00e      	beq.n	8008060 <HAL_UART_IRQHandler+0x514>
 8008042:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800804a:	2b00      	cmp	r3, #0
 800804c:	d008      	beq.n	8008060 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f000 f99d 	bl	800838e <UART_EndTransmit_IT>
    return;
 8008054:	e004      	b.n	8008060 <HAL_UART_IRQHandler+0x514>
    return;
 8008056:	bf00      	nop
 8008058:	e002      	b.n	8008060 <HAL_UART_IRQHandler+0x514>
      return;
 800805a:	bf00      	nop
 800805c:	e000      	b.n	8008060 <HAL_UART_IRQHandler+0x514>
      return;
 800805e:	bf00      	nop
  }
}
 8008060:	37e8      	adds	r7, #232	; 0xe8
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop

08008068 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008068:	b480      	push	{r7}
 800806a:	b083      	sub	sp, #12
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008070:	bf00      	nop
 8008072:	370c      	adds	r7, #12
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr

0800807c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800807c:	b480      	push	{r7}
 800807e:	b083      	sub	sp, #12
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008084:	bf00      	nop
 8008086:	370c      	adds	r7, #12
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008090:	b480      	push	{r7}
 8008092:	b083      	sub	sp, #12
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	460b      	mov	r3, r1
 800809a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800809c:	bf00      	nop
 800809e:	370c      	adds	r7, #12
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr

080080a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b090      	sub	sp, #64	; 0x40
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	60b9      	str	r1, [r7, #8]
 80080b2:	603b      	str	r3, [r7, #0]
 80080b4:	4613      	mov	r3, r2
 80080b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080b8:	e050      	b.n	800815c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80080c0:	d04c      	beq.n	800815c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80080c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d007      	beq.n	80080d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80080c8:	f7fa fd20 	bl	8002b0c <HAL_GetTick>
 80080cc:	4602      	mov	r2, r0
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	1ad3      	subs	r3, r2, r3
 80080d2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80080d4:	429a      	cmp	r2, r3
 80080d6:	d241      	bcs.n	800815c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	330c      	adds	r3, #12
 80080de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080e2:	e853 3f00 	ldrex	r3, [r3]
 80080e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80080e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80080ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	330c      	adds	r3, #12
 80080f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80080f8:	637a      	str	r2, [r7, #52]	; 0x34
 80080fa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080fc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80080fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008100:	e841 2300 	strex	r3, r2, [r1]
 8008104:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008106:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008108:	2b00      	cmp	r3, #0
 800810a:	d1e5      	bne.n	80080d8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	3314      	adds	r3, #20
 8008112:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	e853 3f00 	ldrex	r3, [r3]
 800811a:	613b      	str	r3, [r7, #16]
   return(result);
 800811c:	693b      	ldr	r3, [r7, #16]
 800811e:	f023 0301 	bic.w	r3, r3, #1
 8008122:	63bb      	str	r3, [r7, #56]	; 0x38
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	3314      	adds	r3, #20
 800812a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800812c:	623a      	str	r2, [r7, #32]
 800812e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008130:	69f9      	ldr	r1, [r7, #28]
 8008132:	6a3a      	ldr	r2, [r7, #32]
 8008134:	e841 2300 	strex	r3, r2, [r1]
 8008138:	61bb      	str	r3, [r7, #24]
   return(result);
 800813a:	69bb      	ldr	r3, [r7, #24]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d1e5      	bne.n	800810c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2220      	movs	r2, #32
 8008144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2220      	movs	r2, #32
 800814c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2200      	movs	r2, #0
 8008154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008158:	2303      	movs	r3, #3
 800815a:	e00f      	b.n	800817c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	4013      	ands	r3, r2
 8008166:	68ba      	ldr	r2, [r7, #8]
 8008168:	429a      	cmp	r2, r3
 800816a:	bf0c      	ite	eq
 800816c:	2301      	moveq	r3, #1
 800816e:	2300      	movne	r3, #0
 8008170:	b2db      	uxtb	r3, r3
 8008172:	461a      	mov	r2, r3
 8008174:	79fb      	ldrb	r3, [r7, #7]
 8008176:	429a      	cmp	r2, r3
 8008178:	d09f      	beq.n	80080ba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800817a:	2300      	movs	r3, #0
}
 800817c:	4618      	mov	r0, r3
 800817e:	3740      	adds	r7, #64	; 0x40
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008184:	b480      	push	{r7}
 8008186:	b085      	sub	sp, #20
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	60b9      	str	r1, [r7, #8]
 800818e:	4613      	mov	r3, r2
 8008190:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	68ba      	ldr	r2, [r7, #8]
 8008196:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	88fa      	ldrh	r2, [r7, #6]
 800819c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	88fa      	ldrh	r2, [r7, #6]
 80081a2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2200      	movs	r2, #0
 80081a8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2222      	movs	r2, #34	; 0x22
 80081ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2200      	movs	r2, #0
 80081b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	691b      	ldr	r3, [r3, #16]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d007      	beq.n	80081d2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	68da      	ldr	r2, [r3, #12]
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80081d0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	695a      	ldr	r2, [r3, #20]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f042 0201 	orr.w	r2, r2, #1
 80081e0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68da      	ldr	r2, [r3, #12]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f042 0220 	orr.w	r2, r2, #32
 80081f0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3714      	adds	r7, #20
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008200:	b480      	push	{r7}
 8008202:	b095      	sub	sp, #84	; 0x54
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	330c      	adds	r3, #12
 800820e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008210:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008212:	e853 3f00 	ldrex	r3, [r3]
 8008216:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800821a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800821e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	330c      	adds	r3, #12
 8008226:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008228:	643a      	str	r2, [r7, #64]	; 0x40
 800822a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800822c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800822e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008230:	e841 2300 	strex	r3, r2, [r1]
 8008234:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008238:	2b00      	cmp	r3, #0
 800823a:	d1e5      	bne.n	8008208 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	3314      	adds	r3, #20
 8008242:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008244:	6a3b      	ldr	r3, [r7, #32]
 8008246:	e853 3f00 	ldrex	r3, [r3]
 800824a:	61fb      	str	r3, [r7, #28]
   return(result);
 800824c:	69fb      	ldr	r3, [r7, #28]
 800824e:	f023 0301 	bic.w	r3, r3, #1
 8008252:	64bb      	str	r3, [r7, #72]	; 0x48
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	3314      	adds	r3, #20
 800825a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800825c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800825e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008260:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008262:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008264:	e841 2300 	strex	r3, r2, [r1]
 8008268:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800826a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800826c:	2b00      	cmp	r3, #0
 800826e:	d1e5      	bne.n	800823c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008274:	2b01      	cmp	r3, #1
 8008276:	d119      	bne.n	80082ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	330c      	adds	r3, #12
 800827e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	e853 3f00 	ldrex	r3, [r3]
 8008286:	60bb      	str	r3, [r7, #8]
   return(result);
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	f023 0310 	bic.w	r3, r3, #16
 800828e:	647b      	str	r3, [r7, #68]	; 0x44
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	330c      	adds	r3, #12
 8008296:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008298:	61ba      	str	r2, [r7, #24]
 800829a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829c:	6979      	ldr	r1, [r7, #20]
 800829e:	69ba      	ldr	r2, [r7, #24]
 80082a0:	e841 2300 	strex	r3, r2, [r1]
 80082a4:	613b      	str	r3, [r7, #16]
   return(result);
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d1e5      	bne.n	8008278 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2220      	movs	r2, #32
 80082b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2200      	movs	r2, #0
 80082b8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80082ba:	bf00      	nop
 80082bc:	3754      	adds	r7, #84	; 0x54
 80082be:	46bd      	mov	sp, r7
 80082c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c4:	4770      	bx	lr

080082c6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082c6:	b580      	push	{r7, lr}
 80082c8:	b084      	sub	sp, #16
 80082ca:	af00      	add	r7, sp, #0
 80082cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2200      	movs	r2, #0
 80082d8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2200      	movs	r2, #0
 80082de:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80082e0:	68f8      	ldr	r0, [r7, #12]
 80082e2:	f7ff fecb 	bl	800807c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80082e6:	bf00      	nop
 80082e8:	3710      	adds	r7, #16
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}

080082ee <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80082ee:	b480      	push	{r7}
 80082f0:	b085      	sub	sp, #20
 80082f2:	af00      	add	r7, sp, #0
 80082f4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082fc:	b2db      	uxtb	r3, r3
 80082fe:	2b21      	cmp	r3, #33	; 0x21
 8008300:	d13e      	bne.n	8008380 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	689b      	ldr	r3, [r3, #8]
 8008306:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800830a:	d114      	bne.n	8008336 <UART_Transmit_IT+0x48>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	691b      	ldr	r3, [r3, #16]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d110      	bne.n	8008336 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6a1b      	ldr	r3, [r3, #32]
 8008318:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	881b      	ldrh	r3, [r3, #0]
 800831e:	461a      	mov	r2, r3
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008328:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6a1b      	ldr	r3, [r3, #32]
 800832e:	1c9a      	adds	r2, r3, #2
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	621a      	str	r2, [r3, #32]
 8008334:	e008      	b.n	8008348 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a1b      	ldr	r3, [r3, #32]
 800833a:	1c59      	adds	r1, r3, #1
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	6211      	str	r1, [r2, #32]
 8008340:	781a      	ldrb	r2, [r3, #0]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800834c:	b29b      	uxth	r3, r3
 800834e:	3b01      	subs	r3, #1
 8008350:	b29b      	uxth	r3, r3
 8008352:	687a      	ldr	r2, [r7, #4]
 8008354:	4619      	mov	r1, r3
 8008356:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008358:	2b00      	cmp	r3, #0
 800835a:	d10f      	bne.n	800837c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	68da      	ldr	r2, [r3, #12]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800836a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	68da      	ldr	r2, [r3, #12]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800837a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800837c:	2300      	movs	r3, #0
 800837e:	e000      	b.n	8008382 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008380:	2302      	movs	r3, #2
  }
}
 8008382:	4618      	mov	r0, r3
 8008384:	3714      	adds	r7, #20
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr

0800838e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800838e:	b580      	push	{r7, lr}
 8008390:	b082      	sub	sp, #8
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	68da      	ldr	r2, [r3, #12]
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083a4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2220      	movs	r2, #32
 80083aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f7ff fe5a 	bl	8008068 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80083b4:	2300      	movs	r3, #0
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3708      	adds	r7, #8
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}

080083be <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80083be:	b580      	push	{r7, lr}
 80083c0:	b08c      	sub	sp, #48	; 0x30
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	2b22      	cmp	r3, #34	; 0x22
 80083d0:	f040 80ab 	bne.w	800852a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	689b      	ldr	r3, [r3, #8]
 80083d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083dc:	d117      	bne.n	800840e <UART_Receive_IT+0x50>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	691b      	ldr	r3, [r3, #16]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d113      	bne.n	800840e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80083e6:	2300      	movs	r3, #0
 80083e8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083ee:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	b29b      	uxth	r3, r3
 80083f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083fc:	b29a      	uxth	r2, r3
 80083fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008400:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008406:	1c9a      	adds	r2, r3, #2
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	629a      	str	r2, [r3, #40]	; 0x28
 800840c:	e026      	b.n	800845c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008412:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008414:	2300      	movs	r3, #0
 8008416:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	689b      	ldr	r3, [r3, #8]
 800841c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008420:	d007      	beq.n	8008432 <UART_Receive_IT+0x74>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d10a      	bne.n	8008440 <UART_Receive_IT+0x82>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	691b      	ldr	r3, [r3, #16]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d106      	bne.n	8008440 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	b2da      	uxtb	r2, r3
 800843a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800843c:	701a      	strb	r2, [r3, #0]
 800843e:	e008      	b.n	8008452 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	b2db      	uxtb	r3, r3
 8008448:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800844c:	b2da      	uxtb	r2, r3
 800844e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008450:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008456:	1c5a      	adds	r2, r3, #1
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008460:	b29b      	uxth	r3, r3
 8008462:	3b01      	subs	r3, #1
 8008464:	b29b      	uxth	r3, r3
 8008466:	687a      	ldr	r2, [r7, #4]
 8008468:	4619      	mov	r1, r3
 800846a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800846c:	2b00      	cmp	r3, #0
 800846e:	d15a      	bne.n	8008526 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	68da      	ldr	r2, [r3, #12]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	f022 0220 	bic.w	r2, r2, #32
 800847e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	68da      	ldr	r2, [r3, #12]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800848e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	695a      	ldr	r2, [r3, #20]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f022 0201 	bic.w	r2, r2, #1
 800849e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2220      	movs	r2, #32
 80084a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d135      	bne.n	800851c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	330c      	adds	r3, #12
 80084bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	e853 3f00 	ldrex	r3, [r3]
 80084c4:	613b      	str	r3, [r7, #16]
   return(result);
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	f023 0310 	bic.w	r3, r3, #16
 80084cc:	627b      	str	r3, [r7, #36]	; 0x24
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	330c      	adds	r3, #12
 80084d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084d6:	623a      	str	r2, [r7, #32]
 80084d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084da:	69f9      	ldr	r1, [r7, #28]
 80084dc:	6a3a      	ldr	r2, [r7, #32]
 80084de:	e841 2300 	strex	r3, r2, [r1]
 80084e2:	61bb      	str	r3, [r7, #24]
   return(result);
 80084e4:	69bb      	ldr	r3, [r7, #24]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d1e5      	bne.n	80084b6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f003 0310 	and.w	r3, r3, #16
 80084f4:	2b10      	cmp	r3, #16
 80084f6:	d10a      	bne.n	800850e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80084f8:	2300      	movs	r3, #0
 80084fa:	60fb      	str	r3, [r7, #12]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	60fb      	str	r3, [r7, #12]
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	685b      	ldr	r3, [r3, #4]
 800850a:	60fb      	str	r3, [r7, #12]
 800850c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008512:	4619      	mov	r1, r3
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f7ff fdbb 	bl	8008090 <HAL_UARTEx_RxEventCallback>
 800851a:	e002      	b.n	8008522 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f7f8 fd0f 	bl	8000f40 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	e002      	b.n	800852c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008526:	2300      	movs	r3, #0
 8008528:	e000      	b.n	800852c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800852a:	2302      	movs	r3, #2
  }
}
 800852c:	4618      	mov	r0, r3
 800852e:	3730      	adds	r7, #48	; 0x30
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}

08008534 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008534:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008538:	b0c0      	sub	sp, #256	; 0x100
 800853a:	af00      	add	r7, sp, #0
 800853c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	691b      	ldr	r3, [r3, #16]
 8008548:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800854c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008550:	68d9      	ldr	r1, [r3, #12]
 8008552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	ea40 0301 	orr.w	r3, r0, r1
 800855c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800855e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008562:	689a      	ldr	r2, [r3, #8]
 8008564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008568:	691b      	ldr	r3, [r3, #16]
 800856a:	431a      	orrs	r2, r3
 800856c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008570:	695b      	ldr	r3, [r3, #20]
 8008572:	431a      	orrs	r2, r3
 8008574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008578:	69db      	ldr	r3, [r3, #28]
 800857a:	4313      	orrs	r3, r2
 800857c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800858c:	f021 010c 	bic.w	r1, r1, #12
 8008590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800859a:	430b      	orrs	r3, r1
 800859c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800859e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	695b      	ldr	r3, [r3, #20]
 80085a6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80085aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085ae:	6999      	ldr	r1, [r3, #24]
 80085b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085b4:	681a      	ldr	r2, [r3, #0]
 80085b6:	ea40 0301 	orr.w	r3, r0, r1
 80085ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80085bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085c0:	681a      	ldr	r2, [r3, #0]
 80085c2:	4b8f      	ldr	r3, [pc, #572]	; (8008800 <UART_SetConfig+0x2cc>)
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d005      	beq.n	80085d4 <UART_SetConfig+0xa0>
 80085c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085cc:	681a      	ldr	r2, [r3, #0]
 80085ce:	4b8d      	ldr	r3, [pc, #564]	; (8008804 <UART_SetConfig+0x2d0>)
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d104      	bne.n	80085de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80085d4:	f7fe f84c 	bl	8006670 <HAL_RCC_GetPCLK2Freq>
 80085d8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80085dc:	e003      	b.n	80085e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80085de:	f7fe f833 	bl	8006648 <HAL_RCC_GetPCLK1Freq>
 80085e2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085ea:	69db      	ldr	r3, [r3, #28]
 80085ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085f0:	f040 810c 	bne.w	800880c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80085f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80085f8:	2200      	movs	r2, #0
 80085fa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80085fe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008602:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008606:	4622      	mov	r2, r4
 8008608:	462b      	mov	r3, r5
 800860a:	1891      	adds	r1, r2, r2
 800860c:	65b9      	str	r1, [r7, #88]	; 0x58
 800860e:	415b      	adcs	r3, r3
 8008610:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008612:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008616:	4621      	mov	r1, r4
 8008618:	eb12 0801 	adds.w	r8, r2, r1
 800861c:	4629      	mov	r1, r5
 800861e:	eb43 0901 	adc.w	r9, r3, r1
 8008622:	f04f 0200 	mov.w	r2, #0
 8008626:	f04f 0300 	mov.w	r3, #0
 800862a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800862e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008632:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008636:	4690      	mov	r8, r2
 8008638:	4699      	mov	r9, r3
 800863a:	4623      	mov	r3, r4
 800863c:	eb18 0303 	adds.w	r3, r8, r3
 8008640:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008644:	462b      	mov	r3, r5
 8008646:	eb49 0303 	adc.w	r3, r9, r3
 800864a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800864e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	2200      	movs	r2, #0
 8008656:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800865a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800865e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008662:	460b      	mov	r3, r1
 8008664:	18db      	adds	r3, r3, r3
 8008666:	653b      	str	r3, [r7, #80]	; 0x50
 8008668:	4613      	mov	r3, r2
 800866a:	eb42 0303 	adc.w	r3, r2, r3
 800866e:	657b      	str	r3, [r7, #84]	; 0x54
 8008670:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008674:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008678:	f7f7 fe0a 	bl	8000290 <__aeabi_uldivmod>
 800867c:	4602      	mov	r2, r0
 800867e:	460b      	mov	r3, r1
 8008680:	4b61      	ldr	r3, [pc, #388]	; (8008808 <UART_SetConfig+0x2d4>)
 8008682:	fba3 2302 	umull	r2, r3, r3, r2
 8008686:	095b      	lsrs	r3, r3, #5
 8008688:	011c      	lsls	r4, r3, #4
 800868a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800868e:	2200      	movs	r2, #0
 8008690:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008694:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008698:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800869c:	4642      	mov	r2, r8
 800869e:	464b      	mov	r3, r9
 80086a0:	1891      	adds	r1, r2, r2
 80086a2:	64b9      	str	r1, [r7, #72]	; 0x48
 80086a4:	415b      	adcs	r3, r3
 80086a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80086a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80086ac:	4641      	mov	r1, r8
 80086ae:	eb12 0a01 	adds.w	sl, r2, r1
 80086b2:	4649      	mov	r1, r9
 80086b4:	eb43 0b01 	adc.w	fp, r3, r1
 80086b8:	f04f 0200 	mov.w	r2, #0
 80086bc:	f04f 0300 	mov.w	r3, #0
 80086c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80086c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80086c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086cc:	4692      	mov	sl, r2
 80086ce:	469b      	mov	fp, r3
 80086d0:	4643      	mov	r3, r8
 80086d2:	eb1a 0303 	adds.w	r3, sl, r3
 80086d6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80086da:	464b      	mov	r3, r9
 80086dc:	eb4b 0303 	adc.w	r3, fp, r3
 80086e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80086e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80086f0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80086f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80086f8:	460b      	mov	r3, r1
 80086fa:	18db      	adds	r3, r3, r3
 80086fc:	643b      	str	r3, [r7, #64]	; 0x40
 80086fe:	4613      	mov	r3, r2
 8008700:	eb42 0303 	adc.w	r3, r2, r3
 8008704:	647b      	str	r3, [r7, #68]	; 0x44
 8008706:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800870a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800870e:	f7f7 fdbf 	bl	8000290 <__aeabi_uldivmod>
 8008712:	4602      	mov	r2, r0
 8008714:	460b      	mov	r3, r1
 8008716:	4611      	mov	r1, r2
 8008718:	4b3b      	ldr	r3, [pc, #236]	; (8008808 <UART_SetConfig+0x2d4>)
 800871a:	fba3 2301 	umull	r2, r3, r3, r1
 800871e:	095b      	lsrs	r3, r3, #5
 8008720:	2264      	movs	r2, #100	; 0x64
 8008722:	fb02 f303 	mul.w	r3, r2, r3
 8008726:	1acb      	subs	r3, r1, r3
 8008728:	00db      	lsls	r3, r3, #3
 800872a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800872e:	4b36      	ldr	r3, [pc, #216]	; (8008808 <UART_SetConfig+0x2d4>)
 8008730:	fba3 2302 	umull	r2, r3, r3, r2
 8008734:	095b      	lsrs	r3, r3, #5
 8008736:	005b      	lsls	r3, r3, #1
 8008738:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800873c:	441c      	add	r4, r3
 800873e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008742:	2200      	movs	r2, #0
 8008744:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008748:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800874c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008750:	4642      	mov	r2, r8
 8008752:	464b      	mov	r3, r9
 8008754:	1891      	adds	r1, r2, r2
 8008756:	63b9      	str	r1, [r7, #56]	; 0x38
 8008758:	415b      	adcs	r3, r3
 800875a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800875c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008760:	4641      	mov	r1, r8
 8008762:	1851      	adds	r1, r2, r1
 8008764:	6339      	str	r1, [r7, #48]	; 0x30
 8008766:	4649      	mov	r1, r9
 8008768:	414b      	adcs	r3, r1
 800876a:	637b      	str	r3, [r7, #52]	; 0x34
 800876c:	f04f 0200 	mov.w	r2, #0
 8008770:	f04f 0300 	mov.w	r3, #0
 8008774:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008778:	4659      	mov	r1, fp
 800877a:	00cb      	lsls	r3, r1, #3
 800877c:	4651      	mov	r1, sl
 800877e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008782:	4651      	mov	r1, sl
 8008784:	00ca      	lsls	r2, r1, #3
 8008786:	4610      	mov	r0, r2
 8008788:	4619      	mov	r1, r3
 800878a:	4603      	mov	r3, r0
 800878c:	4642      	mov	r2, r8
 800878e:	189b      	adds	r3, r3, r2
 8008790:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008794:	464b      	mov	r3, r9
 8008796:	460a      	mov	r2, r1
 8008798:	eb42 0303 	adc.w	r3, r2, r3
 800879c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80087a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80087ac:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80087b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80087b4:	460b      	mov	r3, r1
 80087b6:	18db      	adds	r3, r3, r3
 80087b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80087ba:	4613      	mov	r3, r2
 80087bc:	eb42 0303 	adc.w	r3, r2, r3
 80087c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80087c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80087c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80087ca:	f7f7 fd61 	bl	8000290 <__aeabi_uldivmod>
 80087ce:	4602      	mov	r2, r0
 80087d0:	460b      	mov	r3, r1
 80087d2:	4b0d      	ldr	r3, [pc, #52]	; (8008808 <UART_SetConfig+0x2d4>)
 80087d4:	fba3 1302 	umull	r1, r3, r3, r2
 80087d8:	095b      	lsrs	r3, r3, #5
 80087da:	2164      	movs	r1, #100	; 0x64
 80087dc:	fb01 f303 	mul.w	r3, r1, r3
 80087e0:	1ad3      	subs	r3, r2, r3
 80087e2:	00db      	lsls	r3, r3, #3
 80087e4:	3332      	adds	r3, #50	; 0x32
 80087e6:	4a08      	ldr	r2, [pc, #32]	; (8008808 <UART_SetConfig+0x2d4>)
 80087e8:	fba2 2303 	umull	r2, r3, r2, r3
 80087ec:	095b      	lsrs	r3, r3, #5
 80087ee:	f003 0207 	and.w	r2, r3, #7
 80087f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4422      	add	r2, r4
 80087fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80087fc:	e105      	b.n	8008a0a <UART_SetConfig+0x4d6>
 80087fe:	bf00      	nop
 8008800:	40011000 	.word	0x40011000
 8008804:	40011400 	.word	0x40011400
 8008808:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800880c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008810:	2200      	movs	r2, #0
 8008812:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008816:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800881a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800881e:	4642      	mov	r2, r8
 8008820:	464b      	mov	r3, r9
 8008822:	1891      	adds	r1, r2, r2
 8008824:	6239      	str	r1, [r7, #32]
 8008826:	415b      	adcs	r3, r3
 8008828:	627b      	str	r3, [r7, #36]	; 0x24
 800882a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800882e:	4641      	mov	r1, r8
 8008830:	1854      	adds	r4, r2, r1
 8008832:	4649      	mov	r1, r9
 8008834:	eb43 0501 	adc.w	r5, r3, r1
 8008838:	f04f 0200 	mov.w	r2, #0
 800883c:	f04f 0300 	mov.w	r3, #0
 8008840:	00eb      	lsls	r3, r5, #3
 8008842:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008846:	00e2      	lsls	r2, r4, #3
 8008848:	4614      	mov	r4, r2
 800884a:	461d      	mov	r5, r3
 800884c:	4643      	mov	r3, r8
 800884e:	18e3      	adds	r3, r4, r3
 8008850:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008854:	464b      	mov	r3, r9
 8008856:	eb45 0303 	adc.w	r3, r5, r3
 800885a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800885e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	2200      	movs	r2, #0
 8008866:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800886a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800886e:	f04f 0200 	mov.w	r2, #0
 8008872:	f04f 0300 	mov.w	r3, #0
 8008876:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800887a:	4629      	mov	r1, r5
 800887c:	008b      	lsls	r3, r1, #2
 800887e:	4621      	mov	r1, r4
 8008880:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008884:	4621      	mov	r1, r4
 8008886:	008a      	lsls	r2, r1, #2
 8008888:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800888c:	f7f7 fd00 	bl	8000290 <__aeabi_uldivmod>
 8008890:	4602      	mov	r2, r0
 8008892:	460b      	mov	r3, r1
 8008894:	4b60      	ldr	r3, [pc, #384]	; (8008a18 <UART_SetConfig+0x4e4>)
 8008896:	fba3 2302 	umull	r2, r3, r3, r2
 800889a:	095b      	lsrs	r3, r3, #5
 800889c:	011c      	lsls	r4, r3, #4
 800889e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80088a2:	2200      	movs	r2, #0
 80088a4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80088a8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80088ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80088b0:	4642      	mov	r2, r8
 80088b2:	464b      	mov	r3, r9
 80088b4:	1891      	adds	r1, r2, r2
 80088b6:	61b9      	str	r1, [r7, #24]
 80088b8:	415b      	adcs	r3, r3
 80088ba:	61fb      	str	r3, [r7, #28]
 80088bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80088c0:	4641      	mov	r1, r8
 80088c2:	1851      	adds	r1, r2, r1
 80088c4:	6139      	str	r1, [r7, #16]
 80088c6:	4649      	mov	r1, r9
 80088c8:	414b      	adcs	r3, r1
 80088ca:	617b      	str	r3, [r7, #20]
 80088cc:	f04f 0200 	mov.w	r2, #0
 80088d0:	f04f 0300 	mov.w	r3, #0
 80088d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80088d8:	4659      	mov	r1, fp
 80088da:	00cb      	lsls	r3, r1, #3
 80088dc:	4651      	mov	r1, sl
 80088de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80088e2:	4651      	mov	r1, sl
 80088e4:	00ca      	lsls	r2, r1, #3
 80088e6:	4610      	mov	r0, r2
 80088e8:	4619      	mov	r1, r3
 80088ea:	4603      	mov	r3, r0
 80088ec:	4642      	mov	r2, r8
 80088ee:	189b      	adds	r3, r3, r2
 80088f0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80088f4:	464b      	mov	r3, r9
 80088f6:	460a      	mov	r2, r1
 80088f8:	eb42 0303 	adc.w	r3, r2, r3
 80088fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	2200      	movs	r2, #0
 8008908:	67bb      	str	r3, [r7, #120]	; 0x78
 800890a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800890c:	f04f 0200 	mov.w	r2, #0
 8008910:	f04f 0300 	mov.w	r3, #0
 8008914:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008918:	4649      	mov	r1, r9
 800891a:	008b      	lsls	r3, r1, #2
 800891c:	4641      	mov	r1, r8
 800891e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008922:	4641      	mov	r1, r8
 8008924:	008a      	lsls	r2, r1, #2
 8008926:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800892a:	f7f7 fcb1 	bl	8000290 <__aeabi_uldivmod>
 800892e:	4602      	mov	r2, r0
 8008930:	460b      	mov	r3, r1
 8008932:	4b39      	ldr	r3, [pc, #228]	; (8008a18 <UART_SetConfig+0x4e4>)
 8008934:	fba3 1302 	umull	r1, r3, r3, r2
 8008938:	095b      	lsrs	r3, r3, #5
 800893a:	2164      	movs	r1, #100	; 0x64
 800893c:	fb01 f303 	mul.w	r3, r1, r3
 8008940:	1ad3      	subs	r3, r2, r3
 8008942:	011b      	lsls	r3, r3, #4
 8008944:	3332      	adds	r3, #50	; 0x32
 8008946:	4a34      	ldr	r2, [pc, #208]	; (8008a18 <UART_SetConfig+0x4e4>)
 8008948:	fba2 2303 	umull	r2, r3, r2, r3
 800894c:	095b      	lsrs	r3, r3, #5
 800894e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008952:	441c      	add	r4, r3
 8008954:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008958:	2200      	movs	r2, #0
 800895a:	673b      	str	r3, [r7, #112]	; 0x70
 800895c:	677a      	str	r2, [r7, #116]	; 0x74
 800895e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008962:	4642      	mov	r2, r8
 8008964:	464b      	mov	r3, r9
 8008966:	1891      	adds	r1, r2, r2
 8008968:	60b9      	str	r1, [r7, #8]
 800896a:	415b      	adcs	r3, r3
 800896c:	60fb      	str	r3, [r7, #12]
 800896e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008972:	4641      	mov	r1, r8
 8008974:	1851      	adds	r1, r2, r1
 8008976:	6039      	str	r1, [r7, #0]
 8008978:	4649      	mov	r1, r9
 800897a:	414b      	adcs	r3, r1
 800897c:	607b      	str	r3, [r7, #4]
 800897e:	f04f 0200 	mov.w	r2, #0
 8008982:	f04f 0300 	mov.w	r3, #0
 8008986:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800898a:	4659      	mov	r1, fp
 800898c:	00cb      	lsls	r3, r1, #3
 800898e:	4651      	mov	r1, sl
 8008990:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008994:	4651      	mov	r1, sl
 8008996:	00ca      	lsls	r2, r1, #3
 8008998:	4610      	mov	r0, r2
 800899a:	4619      	mov	r1, r3
 800899c:	4603      	mov	r3, r0
 800899e:	4642      	mov	r2, r8
 80089a0:	189b      	adds	r3, r3, r2
 80089a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80089a4:	464b      	mov	r3, r9
 80089a6:	460a      	mov	r2, r1
 80089a8:	eb42 0303 	adc.w	r3, r2, r3
 80089ac:	66fb      	str	r3, [r7, #108]	; 0x6c
 80089ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	663b      	str	r3, [r7, #96]	; 0x60
 80089b8:	667a      	str	r2, [r7, #100]	; 0x64
 80089ba:	f04f 0200 	mov.w	r2, #0
 80089be:	f04f 0300 	mov.w	r3, #0
 80089c2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80089c6:	4649      	mov	r1, r9
 80089c8:	008b      	lsls	r3, r1, #2
 80089ca:	4641      	mov	r1, r8
 80089cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80089d0:	4641      	mov	r1, r8
 80089d2:	008a      	lsls	r2, r1, #2
 80089d4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80089d8:	f7f7 fc5a 	bl	8000290 <__aeabi_uldivmod>
 80089dc:	4602      	mov	r2, r0
 80089de:	460b      	mov	r3, r1
 80089e0:	4b0d      	ldr	r3, [pc, #52]	; (8008a18 <UART_SetConfig+0x4e4>)
 80089e2:	fba3 1302 	umull	r1, r3, r3, r2
 80089e6:	095b      	lsrs	r3, r3, #5
 80089e8:	2164      	movs	r1, #100	; 0x64
 80089ea:	fb01 f303 	mul.w	r3, r1, r3
 80089ee:	1ad3      	subs	r3, r2, r3
 80089f0:	011b      	lsls	r3, r3, #4
 80089f2:	3332      	adds	r3, #50	; 0x32
 80089f4:	4a08      	ldr	r2, [pc, #32]	; (8008a18 <UART_SetConfig+0x4e4>)
 80089f6:	fba2 2303 	umull	r2, r3, r2, r3
 80089fa:	095b      	lsrs	r3, r3, #5
 80089fc:	f003 020f 	and.w	r2, r3, #15
 8008a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4422      	add	r2, r4
 8008a08:	609a      	str	r2, [r3, #8]
}
 8008a0a:	bf00      	nop
 8008a0c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008a10:	46bd      	mov	sp, r7
 8008a12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a16:	bf00      	nop
 8008a18:	51eb851f 	.word	0x51eb851f

08008a1c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b083      	sub	sp, #12
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
 8008a24:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d123      	bne.n	8008a76 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008a36:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008a3a:	683a      	ldr	r2, [r7, #0]
 8008a3c:	6851      	ldr	r1, [r2, #4]
 8008a3e:	683a      	ldr	r2, [r7, #0]
 8008a40:	6892      	ldr	r2, [r2, #8]
 8008a42:	4311      	orrs	r1, r2
 8008a44:	683a      	ldr	r2, [r7, #0]
 8008a46:	68d2      	ldr	r2, [r2, #12]
 8008a48:	4311      	orrs	r1, r2
 8008a4a:	683a      	ldr	r2, [r7, #0]
 8008a4c:	6912      	ldr	r2, [r2, #16]
 8008a4e:	4311      	orrs	r1, r2
 8008a50:	683a      	ldr	r2, [r7, #0]
 8008a52:	6952      	ldr	r2, [r2, #20]
 8008a54:	4311      	orrs	r1, r2
 8008a56:	683a      	ldr	r2, [r7, #0]
 8008a58:	6992      	ldr	r2, [r2, #24]
 8008a5a:	4311      	orrs	r1, r2
 8008a5c:	683a      	ldr	r2, [r7, #0]
 8008a5e:	69d2      	ldr	r2, [r2, #28]
 8008a60:	4311      	orrs	r1, r2
 8008a62:	683a      	ldr	r2, [r7, #0]
 8008a64:	6a12      	ldr	r2, [r2, #32]
 8008a66:	4311      	orrs	r1, r2
 8008a68:	683a      	ldr	r2, [r7, #0]
 8008a6a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008a6c:	430a      	orrs	r2, r1
 8008a6e:	431a      	orrs	r2, r3
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	601a      	str	r2, [r3, #0]
 8008a74:	e028      	b.n	8008ac8 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	69d9      	ldr	r1, [r3, #28]
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	6a1b      	ldr	r3, [r3, #32]
 8008a86:	4319      	orrs	r1, r3
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a8c:	430b      	orrs	r3, r1
 8008a8e:	431a      	orrs	r2, r3
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8008a9c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008aa0:	683a      	ldr	r2, [r7, #0]
 8008aa2:	6851      	ldr	r1, [r2, #4]
 8008aa4:	683a      	ldr	r2, [r7, #0]
 8008aa6:	6892      	ldr	r2, [r2, #8]
 8008aa8:	4311      	orrs	r1, r2
 8008aaa:	683a      	ldr	r2, [r7, #0]
 8008aac:	68d2      	ldr	r2, [r2, #12]
 8008aae:	4311      	orrs	r1, r2
 8008ab0:	683a      	ldr	r2, [r7, #0]
 8008ab2:	6912      	ldr	r2, [r2, #16]
 8008ab4:	4311      	orrs	r1, r2
 8008ab6:	683a      	ldr	r2, [r7, #0]
 8008ab8:	6952      	ldr	r2, [r2, #20]
 8008aba:	4311      	orrs	r1, r2
 8008abc:	683a      	ldr	r2, [r7, #0]
 8008abe:	6992      	ldr	r2, [r2, #24]
 8008ac0:	430a      	orrs	r2, r1
 8008ac2:	431a      	orrs	r2, r3
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8008ac8:	2300      	movs	r3, #0
}
 8008aca:	4618      	mov	r0, r3
 8008acc:	370c      	adds	r7, #12
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad4:	4770      	bx	lr

08008ad6 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008ad6:	b480      	push	{r7}
 8008ad8:	b085      	sub	sp, #20
 8008ada:	af00      	add	r7, sp, #0
 8008adc:	60f8      	str	r0, [r7, #12]
 8008ade:	60b9      	str	r1, [r7, #8]
 8008ae0:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d128      	bne.n	8008b3a <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	689b      	ldr	r3, [r3, #8]
 8008aec:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	1e59      	subs	r1, r3, #1
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	3b01      	subs	r3, #1
 8008afc:	011b      	lsls	r3, r3, #4
 8008afe:	4319      	orrs	r1, r3
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	3b01      	subs	r3, #1
 8008b06:	021b      	lsls	r3, r3, #8
 8008b08:	4319      	orrs	r1, r3
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	3b01      	subs	r3, #1
 8008b10:	031b      	lsls	r3, r3, #12
 8008b12:	4319      	orrs	r1, r3
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	691b      	ldr	r3, [r3, #16]
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	041b      	lsls	r3, r3, #16
 8008b1c:	4319      	orrs	r1, r3
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	695b      	ldr	r3, [r3, #20]
 8008b22:	3b01      	subs	r3, #1
 8008b24:	051b      	lsls	r3, r3, #20
 8008b26:	4319      	orrs	r1, r3
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	699b      	ldr	r3, [r3, #24]
 8008b2c:	3b01      	subs	r3, #1
 8008b2e:	061b      	lsls	r3, r3, #24
 8008b30:	430b      	orrs	r3, r1
 8008b32:	431a      	orrs	r2, r3
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	609a      	str	r2, [r3, #8]
 8008b38:	e02f      	b.n	8008b9a <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008b42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b46:	68ba      	ldr	r2, [r7, #8]
 8008b48:	68d2      	ldr	r2, [r2, #12]
 8008b4a:	3a01      	subs	r2, #1
 8008b4c:	0311      	lsls	r1, r2, #12
 8008b4e:	68ba      	ldr	r2, [r7, #8]
 8008b50:	6952      	ldr	r2, [r2, #20]
 8008b52:	3a01      	subs	r2, #1
 8008b54:	0512      	lsls	r2, r2, #20
 8008b56:	430a      	orrs	r2, r1
 8008b58:	431a      	orrs	r2, r3
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	68db      	ldr	r3, [r3, #12]
 8008b62:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	1e59      	subs	r1, r3, #1
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	685b      	ldr	r3, [r3, #4]
 8008b70:	3b01      	subs	r3, #1
 8008b72:	011b      	lsls	r3, r3, #4
 8008b74:	4319      	orrs	r1, r3
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	3b01      	subs	r3, #1
 8008b7c:	021b      	lsls	r3, r3, #8
 8008b7e:	4319      	orrs	r1, r3
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	691b      	ldr	r3, [r3, #16]
 8008b84:	3b01      	subs	r3, #1
 8008b86:	041b      	lsls	r3, r3, #16
 8008b88:	4319      	orrs	r1, r3
 8008b8a:	68bb      	ldr	r3, [r7, #8]
 8008b8c:	699b      	ldr	r3, [r3, #24]
 8008b8e:	3b01      	subs	r3, #1
 8008b90:	061b      	lsls	r3, r3, #24
 8008b92:	430b      	orrs	r3, r1
 8008b94:	431a      	orrs	r2, r3
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8008b9a:	2300      	movs	r3, #0
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3714      	adds	r7, #20
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba6:	4770      	bx	lr

08008ba8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ba8:	b084      	sub	sp, #16
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b084      	sub	sp, #16
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
 8008bb2:	f107 001c 	add.w	r0, r7, #28
 8008bb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d122      	bne.n	8008c06 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bc4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	68db      	ldr	r3, [r3, #12]
 8008bd0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008bd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008be8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bea:	2b01      	cmp	r3, #1
 8008bec:	d105      	bne.n	8008bfa <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f000 f9c0 	bl	8008f80 <USB_CoreReset>
 8008c00:	4603      	mov	r3, r0
 8008c02:	73fb      	strb	r3, [r7, #15]
 8008c04:	e01a      	b.n	8008c3c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	68db      	ldr	r3, [r3, #12]
 8008c0a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f000 f9b4 	bl	8008f80 <USB_CoreReset>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008c1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d106      	bne.n	8008c30 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c26:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	639a      	str	r2, [r3, #56]	; 0x38
 8008c2e:	e005      	b.n	8008c3c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c34:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c3e:	2b01      	cmp	r3, #1
 8008c40:	d10b      	bne.n	8008c5a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	689b      	ldr	r3, [r3, #8]
 8008c46:	f043 0206 	orr.w	r2, r3, #6
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	f043 0220 	orr.w	r2, r3, #32
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3710      	adds	r7, #16
 8008c60:	46bd      	mov	sp, r7
 8008c62:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008c66:	b004      	add	sp, #16
 8008c68:	4770      	bx	lr

08008c6a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	b083      	sub	sp, #12
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	689b      	ldr	r3, [r3, #8]
 8008c76:	f043 0201 	orr.w	r2, r3, #1
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	370c      	adds	r7, #12
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr

08008c8c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b083      	sub	sp, #12
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	689b      	ldr	r3, [r3, #8]
 8008c98:	f023 0201 	bic.w	r2, r3, #1
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008ca0:	2300      	movs	r3, #0
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	370c      	adds	r7, #12
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cac:	4770      	bx	lr

08008cae <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008cae:	b580      	push	{r7, lr}
 8008cb0:	b084      	sub	sp, #16
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
 8008cb6:	460b      	mov	r3, r1
 8008cb8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	68db      	ldr	r3, [r3, #12]
 8008cc2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008cca:	78fb      	ldrb	r3, [r7, #3]
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d115      	bne.n	8008cfc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	68db      	ldr	r3, [r3, #12]
 8008cd4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008cdc:	2001      	movs	r0, #1
 8008cde:	f7f9 ff21 	bl	8002b24 <HAL_Delay>
      ms++;
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008ce8:	6878      	ldr	r0, [r7, #4]
 8008cea:	f000 f93a 	bl	8008f62 <USB_GetMode>
 8008cee:	4603      	mov	r3, r0
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d01e      	beq.n	8008d32 <USB_SetCurrentMode+0x84>
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2b31      	cmp	r3, #49	; 0x31
 8008cf8:	d9f0      	bls.n	8008cdc <USB_SetCurrentMode+0x2e>
 8008cfa:	e01a      	b.n	8008d32 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008cfc:	78fb      	ldrb	r3, [r7, #3]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d115      	bne.n	8008d2e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	68db      	ldr	r3, [r3, #12]
 8008d06:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008d0e:	2001      	movs	r0, #1
 8008d10:	f7f9 ff08 	bl	8002b24 <HAL_Delay>
      ms++;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	3301      	adds	r3, #1
 8008d18:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 f921 	bl	8008f62 <USB_GetMode>
 8008d20:	4603      	mov	r3, r0
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d005      	beq.n	8008d32 <USB_SetCurrentMode+0x84>
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2b31      	cmp	r3, #49	; 0x31
 8008d2a:	d9f0      	bls.n	8008d0e <USB_SetCurrentMode+0x60>
 8008d2c:	e001      	b.n	8008d32 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	e005      	b.n	8008d3e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	2b32      	cmp	r3, #50	; 0x32
 8008d36:	d101      	bne.n	8008d3c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	e000      	b.n	8008d3e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008d3c:	2300      	movs	r3, #0
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3710      	adds	r7, #16
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}
	...

08008d48 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b085      	sub	sp, #20
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008d52:	2300      	movs	r3, #0
 8008d54:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	4a13      	ldr	r2, [pc, #76]	; (8008dac <USB_FlushTxFifo+0x64>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d901      	bls.n	8008d68 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008d64:	2303      	movs	r3, #3
 8008d66:	e01b      	b.n	8008da0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	691b      	ldr	r3, [r3, #16]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	daf2      	bge.n	8008d56 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008d70:	2300      	movs	r3, #0
 8008d72:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	019b      	lsls	r3, r3, #6
 8008d78:	f043 0220 	orr.w	r2, r3, #32
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	3301      	adds	r3, #1
 8008d84:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	4a08      	ldr	r2, [pc, #32]	; (8008dac <USB_FlushTxFifo+0x64>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d901      	bls.n	8008d92 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008d8e:	2303      	movs	r3, #3
 8008d90:	e006      	b.n	8008da0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	691b      	ldr	r3, [r3, #16]
 8008d96:	f003 0320 	and.w	r3, r3, #32
 8008d9a:	2b20      	cmp	r3, #32
 8008d9c:	d0f0      	beq.n	8008d80 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008d9e:	2300      	movs	r3, #0
}
 8008da0:	4618      	mov	r0, r3
 8008da2:	3714      	adds	r7, #20
 8008da4:	46bd      	mov	sp, r7
 8008da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008daa:	4770      	bx	lr
 8008dac:	00030d40 	.word	0x00030d40

08008db0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b085      	sub	sp, #20
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008db8:	2300      	movs	r3, #0
 8008dba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	3301      	adds	r3, #1
 8008dc0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	4a11      	ldr	r2, [pc, #68]	; (8008e0c <USB_FlushRxFifo+0x5c>)
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	d901      	bls.n	8008dce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008dca:	2303      	movs	r3, #3
 8008dcc:	e018      	b.n	8008e00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	691b      	ldr	r3, [r3, #16]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	daf2      	bge.n	8008dbc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2210      	movs	r2, #16
 8008dde:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	3301      	adds	r3, #1
 8008de4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	4a08      	ldr	r2, [pc, #32]	; (8008e0c <USB_FlushRxFifo+0x5c>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d901      	bls.n	8008df2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008dee:	2303      	movs	r3, #3
 8008df0:	e006      	b.n	8008e00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	f003 0310 	and.w	r3, r3, #16
 8008dfa:	2b10      	cmp	r3, #16
 8008dfc:	d0f0      	beq.n	8008de0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008dfe:	2300      	movs	r3, #0
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	3714      	adds	r7, #20
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr
 8008e0c:	00030d40 	.word	0x00030d40

08008e10 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b089      	sub	sp, #36	; 0x24
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	60f8      	str	r0, [r7, #12]
 8008e18:	60b9      	str	r1, [r7, #8]
 8008e1a:	4611      	mov	r1, r2
 8008e1c:	461a      	mov	r2, r3
 8008e1e:	460b      	mov	r3, r1
 8008e20:	71fb      	strb	r3, [r7, #7]
 8008e22:	4613      	mov	r3, r2
 8008e24:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008e2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d123      	bne.n	8008e7e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008e36:	88bb      	ldrh	r3, [r7, #4]
 8008e38:	3303      	adds	r3, #3
 8008e3a:	089b      	lsrs	r3, r3, #2
 8008e3c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008e3e:	2300      	movs	r3, #0
 8008e40:	61bb      	str	r3, [r7, #24]
 8008e42:	e018      	b.n	8008e76 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008e44:	79fb      	ldrb	r3, [r7, #7]
 8008e46:	031a      	lsls	r2, r3, #12
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	4413      	add	r3, r2
 8008e4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008e50:	461a      	mov	r2, r3
 8008e52:	69fb      	ldr	r3, [r7, #28]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008e58:	69fb      	ldr	r3, [r7, #28]
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	3301      	adds	r3, #1
 8008e62:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	3301      	adds	r3, #1
 8008e68:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008e6a:	69fb      	ldr	r3, [r7, #28]
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	3301      	adds	r3, #1
 8008e74:	61bb      	str	r3, [r7, #24]
 8008e76:	69ba      	ldr	r2, [r7, #24]
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d3e2      	bcc.n	8008e44 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008e7e:	2300      	movs	r3, #0
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	3724      	adds	r7, #36	; 0x24
 8008e84:	46bd      	mov	sp, r7
 8008e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8a:	4770      	bx	lr

08008e8c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b08b      	sub	sp, #44	; 0x2c
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	60f8      	str	r0, [r7, #12]
 8008e94:	60b9      	str	r1, [r7, #8]
 8008e96:	4613      	mov	r3, r2
 8008e98:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008ea2:	88fb      	ldrh	r3, [r7, #6]
 8008ea4:	089b      	lsrs	r3, r3, #2
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008eaa:	88fb      	ldrh	r3, [r7, #6]
 8008eac:	f003 0303 	and.w	r3, r3, #3
 8008eb0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	623b      	str	r3, [r7, #32]
 8008eb6:	e014      	b.n	8008ee2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008eb8:	69bb      	ldr	r3, [r7, #24]
 8008eba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec2:	601a      	str	r2, [r3, #0]
    pDest++;
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ec6:	3301      	adds	r3, #1
 8008ec8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ecc:	3301      	adds	r3, #1
 8008ece:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed2:	3301      	adds	r3, #1
 8008ed4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed8:	3301      	adds	r3, #1
 8008eda:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008edc:	6a3b      	ldr	r3, [r7, #32]
 8008ede:	3301      	adds	r3, #1
 8008ee0:	623b      	str	r3, [r7, #32]
 8008ee2:	6a3a      	ldr	r2, [r7, #32]
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d3e6      	bcc.n	8008eb8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008eea:	8bfb      	ldrh	r3, [r7, #30]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d01e      	beq.n	8008f2e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008ef4:	69bb      	ldr	r3, [r7, #24]
 8008ef6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008efa:	461a      	mov	r2, r3
 8008efc:	f107 0310 	add.w	r3, r7, #16
 8008f00:	6812      	ldr	r2, [r2, #0]
 8008f02:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008f04:	693a      	ldr	r2, [r7, #16]
 8008f06:	6a3b      	ldr	r3, [r7, #32]
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	00db      	lsls	r3, r3, #3
 8008f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8008f10:	b2da      	uxtb	r2, r3
 8008f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f14:	701a      	strb	r2, [r3, #0]
      i++;
 8008f16:	6a3b      	ldr	r3, [r7, #32]
 8008f18:	3301      	adds	r3, #1
 8008f1a:	623b      	str	r3, [r7, #32]
      pDest++;
 8008f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f1e:	3301      	adds	r3, #1
 8008f20:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008f22:	8bfb      	ldrh	r3, [r7, #30]
 8008f24:	3b01      	subs	r3, #1
 8008f26:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008f28:	8bfb      	ldrh	r3, [r7, #30]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d1ea      	bne.n	8008f04 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008f30:	4618      	mov	r0, r3
 8008f32:	372c      	adds	r7, #44	; 0x2c
 8008f34:	46bd      	mov	sp, r7
 8008f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3a:	4770      	bx	lr

08008f3c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b085      	sub	sp, #20
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	695b      	ldr	r3, [r3, #20]
 8008f48:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	699b      	ldr	r3, [r3, #24]
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	4013      	ands	r3, r2
 8008f52:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008f54:	68fb      	ldr	r3, [r7, #12]
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3714      	adds	r7, #20
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f60:	4770      	bx	lr

08008f62 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008f62:	b480      	push	{r7}
 8008f64:	b083      	sub	sp, #12
 8008f66:	af00      	add	r7, sp, #0
 8008f68:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	695b      	ldr	r3, [r3, #20]
 8008f6e:	f003 0301 	and.w	r3, r3, #1
}
 8008f72:	4618      	mov	r0, r3
 8008f74:	370c      	adds	r7, #12
 8008f76:	46bd      	mov	sp, r7
 8008f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7c:	4770      	bx	lr
	...

08008f80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b085      	sub	sp, #20
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008f88:	2300      	movs	r3, #0
 8008f8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	3301      	adds	r3, #1
 8008f90:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	4a13      	ldr	r2, [pc, #76]	; (8008fe4 <USB_CoreReset+0x64>)
 8008f96:	4293      	cmp	r3, r2
 8008f98:	d901      	bls.n	8008f9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008f9a:	2303      	movs	r3, #3
 8008f9c:	e01b      	b.n	8008fd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	691b      	ldr	r3, [r3, #16]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	daf2      	bge.n	8008f8c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	691b      	ldr	r3, [r3, #16]
 8008fae:	f043 0201 	orr.w	r2, r3, #1
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	4a09      	ldr	r2, [pc, #36]	; (8008fe4 <USB_CoreReset+0x64>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d901      	bls.n	8008fc8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008fc4:	2303      	movs	r3, #3
 8008fc6:	e006      	b.n	8008fd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	691b      	ldr	r3, [r3, #16]
 8008fcc:	f003 0301 	and.w	r3, r3, #1
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d0f0      	beq.n	8008fb6 <USB_CoreReset+0x36>

  return HAL_OK;
 8008fd4:	2300      	movs	r3, #0
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3714      	adds	r7, #20
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe0:	4770      	bx	lr
 8008fe2:	bf00      	nop
 8008fe4:	00030d40 	.word	0x00030d40

08008fe8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008fe8:	b084      	sub	sp, #16
 8008fea:	b580      	push	{r7, lr}
 8008fec:	b086      	sub	sp, #24
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	6078      	str	r0, [r7, #4]
 8008ff2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008ff6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009008:	461a      	mov	r2, r3
 800900a:	2300      	movs	r3, #0
 800900c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009012:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800901e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800902a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800903a:	2b00      	cmp	r3, #0
 800903c:	d018      	beq.n	8009070 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800903e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009040:	2b01      	cmp	r3, #1
 8009042:	d10a      	bne.n	800905a <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	68fa      	ldr	r2, [r7, #12]
 800904e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009052:	f043 0304 	orr.w	r3, r3, #4
 8009056:	6013      	str	r3, [r2, #0]
 8009058:	e014      	b.n	8009084 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	68fa      	ldr	r2, [r7, #12]
 8009064:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009068:	f023 0304 	bic.w	r3, r3, #4
 800906c:	6013      	str	r3, [r2, #0]
 800906e:	e009      	b.n	8009084 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	68fa      	ldr	r2, [r7, #12]
 800907a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800907e:	f023 0304 	bic.w	r3, r3, #4
 8009082:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009084:	2110      	movs	r1, #16
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f7ff fe5e 	bl	8008d48 <USB_FlushTxFifo>
 800908c:	4603      	mov	r3, r0
 800908e:	2b00      	cmp	r3, #0
 8009090:	d001      	beq.n	8009096 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8009092:	2301      	movs	r3, #1
 8009094:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f7ff fe8a 	bl	8008db0 <USB_FlushRxFifo>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d001      	beq.n	80090a6 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 80090a2:	2301      	movs	r3, #1
 80090a4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80090a6:	2300      	movs	r3, #0
 80090a8:	613b      	str	r3, [r7, #16]
 80090aa:	e015      	b.n	80090d8 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	015a      	lsls	r2, r3, #5
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	4413      	add	r3, r2
 80090b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80090b8:	461a      	mov	r2, r3
 80090ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80090be:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	015a      	lsls	r2, r3, #5
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	4413      	add	r3, r2
 80090c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80090cc:	461a      	mov	r2, r3
 80090ce:	2300      	movs	r3, #0
 80090d0:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	3301      	adds	r3, #1
 80090d6:	613b      	str	r3, [r7, #16]
 80090d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090da:	693a      	ldr	r2, [r7, #16]
 80090dc:	429a      	cmp	r2, r3
 80090de:	d3e5      	bcc.n	80090ac <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2200      	movs	r2, #0
 80090e4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80090ec:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d00b      	beq.n	8009112 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009100:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	4a13      	ldr	r2, [pc, #76]	; (8009154 <USB_HostInit+0x16c>)
 8009106:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	4a13      	ldr	r2, [pc, #76]	; (8009158 <USB_HostInit+0x170>)
 800910c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8009110:	e009      	b.n	8009126 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2280      	movs	r2, #128	; 0x80
 8009116:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	4a10      	ldr	r2, [pc, #64]	; (800915c <USB_HostInit+0x174>)
 800911c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	4a0f      	ldr	r2, [pc, #60]	; (8009160 <USB_HostInit+0x178>)
 8009122:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009128:	2b00      	cmp	r3, #0
 800912a:	d105      	bne.n	8009138 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	699b      	ldr	r3, [r3, #24]
 8009130:	f043 0210 	orr.w	r2, r3, #16
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	699a      	ldr	r2, [r3, #24]
 800913c:	4b09      	ldr	r3, [pc, #36]	; (8009164 <USB_HostInit+0x17c>)
 800913e:	4313      	orrs	r3, r2
 8009140:	687a      	ldr	r2, [r7, #4]
 8009142:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8009144:	7dfb      	ldrb	r3, [r7, #23]
}
 8009146:	4618      	mov	r0, r3
 8009148:	3718      	adds	r7, #24
 800914a:	46bd      	mov	sp, r7
 800914c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009150:	b004      	add	sp, #16
 8009152:	4770      	bx	lr
 8009154:	01000200 	.word	0x01000200
 8009158:	00e00300 	.word	0x00e00300
 800915c:	00600080 	.word	0x00600080
 8009160:	004000e0 	.word	0x004000e0
 8009164:	a3200008 	.word	0xa3200008

08009168 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8009168:	b480      	push	{r7}
 800916a:	b085      	sub	sp, #20
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
 8009170:	460b      	mov	r3, r1
 8009172:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8009186:	f023 0303 	bic.w	r3, r3, #3
 800918a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009192:	681a      	ldr	r2, [r3, #0]
 8009194:	78fb      	ldrb	r3, [r7, #3]
 8009196:	f003 0303 	and.w	r3, r3, #3
 800919a:	68f9      	ldr	r1, [r7, #12]
 800919c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80091a0:	4313      	orrs	r3, r2
 80091a2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80091a4:	78fb      	ldrb	r3, [r7, #3]
 80091a6:	2b01      	cmp	r3, #1
 80091a8:	d107      	bne.n	80091ba <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80091b0:	461a      	mov	r2, r3
 80091b2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80091b6:	6053      	str	r3, [r2, #4]
 80091b8:	e009      	b.n	80091ce <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80091ba:	78fb      	ldrb	r3, [r7, #3]
 80091bc:	2b02      	cmp	r3, #2
 80091be:	d106      	bne.n	80091ce <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80091c6:	461a      	mov	r2, r3
 80091c8:	f241 7370 	movw	r3, #6000	; 0x1770
 80091cc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80091ce:	2300      	movs	r3, #0
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3714      	adds	r7, #20
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr

080091dc <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80091e8:	2300      	movs	r3, #0
 80091ea:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80091fc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80091fe:	68bb      	ldr	r3, [r7, #8]
 8009200:	68fa      	ldr	r2, [r7, #12]
 8009202:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8009206:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800920a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800920c:	2064      	movs	r0, #100	; 0x64
 800920e:	f7f9 fc89 	bl	8002b24 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	68fa      	ldr	r2, [r7, #12]
 8009216:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800921a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800921e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8009220:	200a      	movs	r0, #10
 8009222:	f7f9 fc7f 	bl	8002b24 <HAL_Delay>

  return HAL_OK;
 8009226:	2300      	movs	r3, #0
}
 8009228:	4618      	mov	r0, r3
 800922a:	3710      	adds	r7, #16
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}

08009230 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8009230:	b480      	push	{r7}
 8009232:	b085      	sub	sp, #20
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	460b      	mov	r3, r1
 800923a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8009240:	2300      	movs	r3, #0
 8009242:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8009254:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800925c:	2b00      	cmp	r3, #0
 800925e:	d109      	bne.n	8009274 <USB_DriveVbus+0x44>
 8009260:	78fb      	ldrb	r3, [r7, #3]
 8009262:	2b01      	cmp	r3, #1
 8009264:	d106      	bne.n	8009274 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	68fa      	ldr	r2, [r7, #12]
 800926a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800926e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009272:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800927a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800927e:	d109      	bne.n	8009294 <USB_DriveVbus+0x64>
 8009280:	78fb      	ldrb	r3, [r7, #3]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d106      	bne.n	8009294 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	68fa      	ldr	r2, [r7, #12]
 800928a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800928e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009292:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	3714      	adds	r7, #20
 800929a:	46bd      	mov	sp, r7
 800929c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a0:	4770      	bx	lr

080092a2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80092a2:	b480      	push	{r7}
 80092a4:	b085      	sub	sp, #20
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80092ae:	2300      	movs	r3, #0
 80092b0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	0c5b      	lsrs	r3, r3, #17
 80092c0:	f003 0303 	and.w	r3, r3, #3
}
 80092c4:	4618      	mov	r0, r3
 80092c6:	3714      	adds	r7, #20
 80092c8:	46bd      	mov	sp, r7
 80092ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ce:	4770      	bx	lr

080092d0 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80092d0:	b480      	push	{r7}
 80092d2:	b085      	sub	sp, #20
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	b29b      	uxth	r3, r3
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3714      	adds	r7, #20
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr
	...

080092f4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b088      	sub	sp, #32
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	4608      	mov	r0, r1
 80092fe:	4611      	mov	r1, r2
 8009300:	461a      	mov	r2, r3
 8009302:	4603      	mov	r3, r0
 8009304:	70fb      	strb	r3, [r7, #3]
 8009306:	460b      	mov	r3, r1
 8009308:	70bb      	strb	r3, [r7, #2]
 800930a:	4613      	mov	r3, r2
 800930c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800930e:	2300      	movs	r3, #0
 8009310:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8009316:	78fb      	ldrb	r3, [r7, #3]
 8009318:	015a      	lsls	r2, r3, #5
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	4413      	add	r3, r2
 800931e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009322:	461a      	mov	r2, r3
 8009324:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009328:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800932a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800932e:	2b03      	cmp	r3, #3
 8009330:	d87e      	bhi.n	8009430 <USB_HC_Init+0x13c>
 8009332:	a201      	add	r2, pc, #4	; (adr r2, 8009338 <USB_HC_Init+0x44>)
 8009334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009338:	08009349 	.word	0x08009349
 800933c:	080093f3 	.word	0x080093f3
 8009340:	08009349 	.word	0x08009349
 8009344:	080093b5 	.word	0x080093b5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009348:	78fb      	ldrb	r3, [r7, #3]
 800934a:	015a      	lsls	r2, r3, #5
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	4413      	add	r3, r2
 8009350:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009354:	461a      	mov	r2, r3
 8009356:	f240 439d 	movw	r3, #1181	; 0x49d
 800935a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800935c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009360:	2b00      	cmp	r3, #0
 8009362:	da10      	bge.n	8009386 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8009364:	78fb      	ldrb	r3, [r7, #3]
 8009366:	015a      	lsls	r2, r3, #5
 8009368:	693b      	ldr	r3, [r7, #16]
 800936a:	4413      	add	r3, r2
 800936c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009370:	68db      	ldr	r3, [r3, #12]
 8009372:	78fa      	ldrb	r2, [r7, #3]
 8009374:	0151      	lsls	r1, r2, #5
 8009376:	693a      	ldr	r2, [r7, #16]
 8009378:	440a      	add	r2, r1
 800937a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800937e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009382:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8009384:	e057      	b.n	8009436 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800938a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800938e:	2b00      	cmp	r3, #0
 8009390:	d051      	beq.n	8009436 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8009392:	78fb      	ldrb	r3, [r7, #3]
 8009394:	015a      	lsls	r2, r3, #5
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	4413      	add	r3, r2
 800939a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800939e:	68db      	ldr	r3, [r3, #12]
 80093a0:	78fa      	ldrb	r2, [r7, #3]
 80093a2:	0151      	lsls	r1, r2, #5
 80093a4:	693a      	ldr	r2, [r7, #16]
 80093a6:	440a      	add	r2, r1
 80093a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80093b0:	60d3      	str	r3, [r2, #12]
      break;
 80093b2:	e040      	b.n	8009436 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80093b4:	78fb      	ldrb	r3, [r7, #3]
 80093b6:	015a      	lsls	r2, r3, #5
 80093b8:	693b      	ldr	r3, [r7, #16]
 80093ba:	4413      	add	r3, r2
 80093bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093c0:	461a      	mov	r2, r3
 80093c2:	f240 639d 	movw	r3, #1693	; 0x69d
 80093c6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80093c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	da34      	bge.n	800943a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80093d0:	78fb      	ldrb	r3, [r7, #3]
 80093d2:	015a      	lsls	r2, r3, #5
 80093d4:	693b      	ldr	r3, [r7, #16]
 80093d6:	4413      	add	r3, r2
 80093d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	78fa      	ldrb	r2, [r7, #3]
 80093e0:	0151      	lsls	r1, r2, #5
 80093e2:	693a      	ldr	r2, [r7, #16]
 80093e4:	440a      	add	r2, r1
 80093e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80093ee:	60d3      	str	r3, [r2, #12]
      }

      break;
 80093f0:	e023      	b.n	800943a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80093f2:	78fb      	ldrb	r3, [r7, #3]
 80093f4:	015a      	lsls	r2, r3, #5
 80093f6:	693b      	ldr	r3, [r7, #16]
 80093f8:	4413      	add	r3, r2
 80093fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093fe:	461a      	mov	r2, r3
 8009400:	f240 2325 	movw	r3, #549	; 0x225
 8009404:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009406:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800940a:	2b00      	cmp	r3, #0
 800940c:	da17      	bge.n	800943e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800940e:	78fb      	ldrb	r3, [r7, #3]
 8009410:	015a      	lsls	r2, r3, #5
 8009412:	693b      	ldr	r3, [r7, #16]
 8009414:	4413      	add	r3, r2
 8009416:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800941a:	68db      	ldr	r3, [r3, #12]
 800941c:	78fa      	ldrb	r2, [r7, #3]
 800941e:	0151      	lsls	r1, r2, #5
 8009420:	693a      	ldr	r2, [r7, #16]
 8009422:	440a      	add	r2, r1
 8009424:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009428:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800942c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800942e:	e006      	b.n	800943e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	77fb      	strb	r3, [r7, #31]
      break;
 8009434:	e004      	b.n	8009440 <USB_HC_Init+0x14c>
      break;
 8009436:	bf00      	nop
 8009438:	e002      	b.n	8009440 <USB_HC_Init+0x14c>
      break;
 800943a:	bf00      	nop
 800943c:	e000      	b.n	8009440 <USB_HC_Init+0x14c>
      break;
 800943e:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8009440:	78fb      	ldrb	r3, [r7, #3]
 8009442:	015a      	lsls	r2, r3, #5
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	4413      	add	r3, r2
 8009448:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800944c:	68db      	ldr	r3, [r3, #12]
 800944e:	78fa      	ldrb	r2, [r7, #3]
 8009450:	0151      	lsls	r1, r2, #5
 8009452:	693a      	ldr	r2, [r7, #16]
 8009454:	440a      	add	r2, r1
 8009456:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800945a:	f043 0302 	orr.w	r3, r3, #2
 800945e:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009466:	699a      	ldr	r2, [r3, #24]
 8009468:	78fb      	ldrb	r3, [r7, #3]
 800946a:	f003 030f 	and.w	r3, r3, #15
 800946e:	2101      	movs	r1, #1
 8009470:	fa01 f303 	lsl.w	r3, r1, r3
 8009474:	6939      	ldr	r1, [r7, #16]
 8009476:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800947a:	4313      	orrs	r3, r2
 800947c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	699b      	ldr	r3, [r3, #24]
 8009482:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800948a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800948e:	2b00      	cmp	r3, #0
 8009490:	da03      	bge.n	800949a <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8009492:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009496:	61bb      	str	r3, [r7, #24]
 8009498:	e001      	b.n	800949e <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800949a:	2300      	movs	r3, #0
 800949c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f7ff feff 	bl	80092a2 <USB_GetHostSpeed>
 80094a4:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80094a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80094aa:	2b02      	cmp	r3, #2
 80094ac:	d106      	bne.n	80094bc <USB_HC_Init+0x1c8>
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2b02      	cmp	r3, #2
 80094b2:	d003      	beq.n	80094bc <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80094b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80094b8:	617b      	str	r3, [r7, #20]
 80094ba:	e001      	b.n	80094c0 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80094bc:	2300      	movs	r3, #0
 80094be:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80094c0:	787b      	ldrb	r3, [r7, #1]
 80094c2:	059b      	lsls	r3, r3, #22
 80094c4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80094c8:	78bb      	ldrb	r3, [r7, #2]
 80094ca:	02db      	lsls	r3, r3, #11
 80094cc:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80094d0:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80094d2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80094d6:	049b      	lsls	r3, r3, #18
 80094d8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80094dc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80094de:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80094e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80094e4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80094ea:	78fb      	ldrb	r3, [r7, #3]
 80094ec:	0159      	lsls	r1, r3, #5
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	440b      	add	r3, r1
 80094f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094f6:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80094f8:	697b      	ldr	r3, [r7, #20]
 80094fa:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80094fc:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80094fe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8009502:	2b03      	cmp	r3, #3
 8009504:	d003      	beq.n	800950e <USB_HC_Init+0x21a>
 8009506:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800950a:	2b01      	cmp	r3, #1
 800950c:	d10f      	bne.n	800952e <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800950e:	78fb      	ldrb	r3, [r7, #3]
 8009510:	015a      	lsls	r2, r3, #5
 8009512:	693b      	ldr	r3, [r7, #16]
 8009514:	4413      	add	r3, r2
 8009516:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	78fa      	ldrb	r2, [r7, #3]
 800951e:	0151      	lsls	r1, r2, #5
 8009520:	693a      	ldr	r2, [r7, #16]
 8009522:	440a      	add	r2, r1
 8009524:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009528:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800952c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800952e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009530:	4618      	mov	r0, r3
 8009532:	3720      	adds	r7, #32
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b08c      	sub	sp, #48	; 0x30
 800953c:	af02      	add	r7, sp, #8
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	60b9      	str	r1, [r7, #8]
 8009542:	4613      	mov	r3, r2
 8009544:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	785b      	ldrb	r3, [r3, #1]
 800954e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8009550:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009554:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800955a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800955e:	2b00      	cmp	r3, #0
 8009560:	d02d      	beq.n	80095be <USB_HC_StartXfer+0x86>
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	791b      	ldrb	r3, [r3, #4]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d129      	bne.n	80095be <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800956a:	79fb      	ldrb	r3, [r7, #7]
 800956c:	2b01      	cmp	r3, #1
 800956e:	d117      	bne.n	80095a0 <USB_HC_StartXfer+0x68>
 8009570:	68bb      	ldr	r3, [r7, #8]
 8009572:	79db      	ldrb	r3, [r3, #7]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d003      	beq.n	8009580 <USB_HC_StartXfer+0x48>
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	79db      	ldrb	r3, [r3, #7]
 800957c:	2b02      	cmp	r3, #2
 800957e:	d10f      	bne.n	80095a0 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8009580:	69fb      	ldr	r3, [r7, #28]
 8009582:	015a      	lsls	r2, r3, #5
 8009584:	6a3b      	ldr	r3, [r7, #32]
 8009586:	4413      	add	r3, r2
 8009588:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800958c:	68db      	ldr	r3, [r3, #12]
 800958e:	69fa      	ldr	r2, [r7, #28]
 8009590:	0151      	lsls	r1, r2, #5
 8009592:	6a3a      	ldr	r2, [r7, #32]
 8009594:	440a      	add	r2, r1
 8009596:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800959a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800959e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80095a0:	79fb      	ldrb	r3, [r7, #7]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d10b      	bne.n	80095be <USB_HC_StartXfer+0x86>
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	795b      	ldrb	r3, [r3, #5]
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d107      	bne.n	80095be <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	785b      	ldrb	r3, [r3, #1]
 80095b2:	4619      	mov	r1, r3
 80095b4:	68f8      	ldr	r0, [r7, #12]
 80095b6:	f000 fa0f 	bl	80099d8 <USB_DoPing>
      return HAL_OK;
 80095ba:	2300      	movs	r3, #0
 80095bc:	e0f8      	b.n	80097b0 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	695b      	ldr	r3, [r3, #20]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d018      	beq.n	80095f8 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	695b      	ldr	r3, [r3, #20]
 80095ca:	68ba      	ldr	r2, [r7, #8]
 80095cc:	8912      	ldrh	r2, [r2, #8]
 80095ce:	4413      	add	r3, r2
 80095d0:	3b01      	subs	r3, #1
 80095d2:	68ba      	ldr	r2, [r7, #8]
 80095d4:	8912      	ldrh	r2, [r2, #8]
 80095d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80095da:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80095dc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80095de:	8b7b      	ldrh	r3, [r7, #26]
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d90b      	bls.n	80095fc <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80095e4:	8b7b      	ldrh	r3, [r7, #26]
 80095e6:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80095e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80095ea:	68ba      	ldr	r2, [r7, #8]
 80095ec:	8912      	ldrh	r2, [r2, #8]
 80095ee:	fb03 f202 	mul.w	r2, r3, r2
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	611a      	str	r2, [r3, #16]
 80095f6:	e001      	b.n	80095fc <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80095f8:	2301      	movs	r3, #1
 80095fa:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	78db      	ldrb	r3, [r3, #3]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d007      	beq.n	8009614 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009604:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009606:	68ba      	ldr	r2, [r7, #8]
 8009608:	8912      	ldrh	r2, [r2, #8]
 800960a:	fb03 f202 	mul.w	r2, r3, r2
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	611a      	str	r2, [r3, #16]
 8009612:	e003      	b.n	800961c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	695a      	ldr	r2, [r3, #20]
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	691b      	ldr	r3, [r3, #16]
 8009620:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009624:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009626:	04d9      	lsls	r1, r3, #19
 8009628:	4b63      	ldr	r3, [pc, #396]	; (80097b8 <USB_HC_StartXfer+0x280>)
 800962a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800962c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800962e:	68bb      	ldr	r3, [r7, #8]
 8009630:	7a9b      	ldrb	r3, [r3, #10]
 8009632:	075b      	lsls	r3, r3, #29
 8009634:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009638:	69f9      	ldr	r1, [r7, #28]
 800963a:	0148      	lsls	r0, r1, #5
 800963c:	6a39      	ldr	r1, [r7, #32]
 800963e:	4401      	add	r1, r0
 8009640:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009644:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009646:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8009648:	79fb      	ldrb	r3, [r7, #7]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d009      	beq.n	8009662 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	68d9      	ldr	r1, [r3, #12]
 8009652:	69fb      	ldr	r3, [r7, #28]
 8009654:	015a      	lsls	r2, r3, #5
 8009656:	6a3b      	ldr	r3, [r7, #32]
 8009658:	4413      	add	r3, r2
 800965a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800965e:	460a      	mov	r2, r1
 8009660:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8009662:	6a3b      	ldr	r3, [r7, #32]
 8009664:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	f003 0301 	and.w	r3, r3, #1
 800966e:	2b00      	cmp	r3, #0
 8009670:	bf0c      	ite	eq
 8009672:	2301      	moveq	r3, #1
 8009674:	2300      	movne	r3, #0
 8009676:	b2db      	uxtb	r3, r3
 8009678:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800967a:	69fb      	ldr	r3, [r7, #28]
 800967c:	015a      	lsls	r2, r3, #5
 800967e:	6a3b      	ldr	r3, [r7, #32]
 8009680:	4413      	add	r3, r2
 8009682:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	69fa      	ldr	r2, [r7, #28]
 800968a:	0151      	lsls	r1, r2, #5
 800968c:	6a3a      	ldr	r2, [r7, #32]
 800968e:	440a      	add	r2, r1
 8009690:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009694:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009698:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800969a:	69fb      	ldr	r3, [r7, #28]
 800969c:	015a      	lsls	r2, r3, #5
 800969e:	6a3b      	ldr	r3, [r7, #32]
 80096a0:	4413      	add	r3, r2
 80096a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80096a6:	681a      	ldr	r2, [r3, #0]
 80096a8:	7e7b      	ldrb	r3, [r7, #25]
 80096aa:	075b      	lsls	r3, r3, #29
 80096ac:	69f9      	ldr	r1, [r7, #28]
 80096ae:	0148      	lsls	r0, r1, #5
 80096b0:	6a39      	ldr	r1, [r7, #32]
 80096b2:	4401      	add	r1, r0
 80096b4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80096b8:	4313      	orrs	r3, r2
 80096ba:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80096bc:	69fb      	ldr	r3, [r7, #28]
 80096be:	015a      	lsls	r2, r3, #5
 80096c0:	6a3b      	ldr	r3, [r7, #32]
 80096c2:	4413      	add	r3, r2
 80096c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80096d2:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80096d4:	68bb      	ldr	r3, [r7, #8]
 80096d6:	78db      	ldrb	r3, [r3, #3]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d004      	beq.n	80096e6 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096e2:	613b      	str	r3, [r7, #16]
 80096e4:	e003      	b.n	80096ee <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80096ec:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80096ee:	693b      	ldr	r3, [r7, #16]
 80096f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80096f4:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80096f6:	69fb      	ldr	r3, [r7, #28]
 80096f8:	015a      	lsls	r2, r3, #5
 80096fa:	6a3b      	ldr	r3, [r7, #32]
 80096fc:	4413      	add	r3, r2
 80096fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009702:	461a      	mov	r2, r3
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8009708:	79fb      	ldrb	r3, [r7, #7]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d001      	beq.n	8009712 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800970e:	2300      	movs	r3, #0
 8009710:	e04e      	b.n	80097b0 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	78db      	ldrb	r3, [r3, #3]
 8009716:	2b00      	cmp	r3, #0
 8009718:	d149      	bne.n	80097ae <USB_HC_StartXfer+0x276>
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	695b      	ldr	r3, [r3, #20]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d045      	beq.n	80097ae <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	79db      	ldrb	r3, [r3, #7]
 8009726:	2b03      	cmp	r3, #3
 8009728:	d830      	bhi.n	800978c <USB_HC_StartXfer+0x254>
 800972a:	a201      	add	r2, pc, #4	; (adr r2, 8009730 <USB_HC_StartXfer+0x1f8>)
 800972c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009730:	08009741 	.word	0x08009741
 8009734:	08009765 	.word	0x08009765
 8009738:	08009741 	.word	0x08009741
 800973c:	08009765 	.word	0x08009765
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	695b      	ldr	r3, [r3, #20]
 8009744:	3303      	adds	r3, #3
 8009746:	089b      	lsrs	r3, r3, #2
 8009748:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800974a:	8afa      	ldrh	r2, [r7, #22]
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009750:	b29b      	uxth	r3, r3
 8009752:	429a      	cmp	r2, r3
 8009754:	d91c      	bls.n	8009790 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	699b      	ldr	r3, [r3, #24]
 800975a:	f043 0220 	orr.w	r2, r3, #32
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	619a      	str	r2, [r3, #24]
        }
        break;
 8009762:	e015      	b.n	8009790 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	695b      	ldr	r3, [r3, #20]
 8009768:	3303      	adds	r3, #3
 800976a:	089b      	lsrs	r3, r3, #2
 800976c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800976e:	8afa      	ldrh	r2, [r7, #22]
 8009770:	6a3b      	ldr	r3, [r7, #32]
 8009772:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009776:	691b      	ldr	r3, [r3, #16]
 8009778:	b29b      	uxth	r3, r3
 800977a:	429a      	cmp	r2, r3
 800977c:	d90a      	bls.n	8009794 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	699b      	ldr	r3, [r3, #24]
 8009782:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	619a      	str	r2, [r3, #24]
        }
        break;
 800978a:	e003      	b.n	8009794 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800978c:	bf00      	nop
 800978e:	e002      	b.n	8009796 <USB_HC_StartXfer+0x25e>
        break;
 8009790:	bf00      	nop
 8009792:	e000      	b.n	8009796 <USB_HC_StartXfer+0x25e>
        break;
 8009794:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	68d9      	ldr	r1, [r3, #12]
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	785a      	ldrb	r2, [r3, #1]
 800979e:	68bb      	ldr	r3, [r7, #8]
 80097a0:	695b      	ldr	r3, [r3, #20]
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	2000      	movs	r0, #0
 80097a6:	9000      	str	r0, [sp, #0]
 80097a8:	68f8      	ldr	r0, [r7, #12]
 80097aa:	f7ff fb31 	bl	8008e10 <USB_WritePacket>
  }

  return HAL_OK;
 80097ae:	2300      	movs	r3, #0
}
 80097b0:	4618      	mov	r0, r3
 80097b2:	3728      	adds	r7, #40	; 0x28
 80097b4:	46bd      	mov	sp, r7
 80097b6:	bd80      	pop	{r7, pc}
 80097b8:	1ff80000 	.word	0x1ff80000

080097bc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80097bc:	b480      	push	{r7}
 80097be:	b085      	sub	sp, #20
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80097ce:	695b      	ldr	r3, [r3, #20]
 80097d0:	b29b      	uxth	r3, r3
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3714      	adds	r7, #20
 80097d6:	46bd      	mov	sp, r7
 80097d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097dc:	4770      	bx	lr

080097de <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80097de:	b480      	push	{r7}
 80097e0:	b089      	sub	sp, #36	; 0x24
 80097e2:	af00      	add	r7, sp, #0
 80097e4:	6078      	str	r0, [r7, #4]
 80097e6:	460b      	mov	r3, r1
 80097e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80097ee:	78fb      	ldrb	r3, [r7, #3]
 80097f0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80097f2:	2300      	movs	r3, #0
 80097f4:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80097f6:	69bb      	ldr	r3, [r7, #24]
 80097f8:	015a      	lsls	r2, r3, #5
 80097fa:	69fb      	ldr	r3, [r7, #28]
 80097fc:	4413      	add	r3, r2
 80097fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	0c9b      	lsrs	r3, r3, #18
 8009806:	f003 0303 	and.w	r3, r3, #3
 800980a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800980c:	69bb      	ldr	r3, [r7, #24]
 800980e:	015a      	lsls	r2, r3, #5
 8009810:	69fb      	ldr	r3, [r7, #28]
 8009812:	4413      	add	r3, r2
 8009814:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	0fdb      	lsrs	r3, r3, #31
 800981c:	f003 0301 	and.w	r3, r3, #1
 8009820:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	689b      	ldr	r3, [r3, #8]
 8009826:	f003 0320 	and.w	r3, r3, #32
 800982a:	2b20      	cmp	r3, #32
 800982c:	d104      	bne.n	8009838 <USB_HC_Halt+0x5a>
 800982e:	693b      	ldr	r3, [r7, #16]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d101      	bne.n	8009838 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8009834:	2300      	movs	r3, #0
 8009836:	e0c8      	b.n	80099ca <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d002      	beq.n	8009844 <USB_HC_Halt+0x66>
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	2b02      	cmp	r3, #2
 8009842:	d163      	bne.n	800990c <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009844:	69bb      	ldr	r3, [r7, #24]
 8009846:	015a      	lsls	r2, r3, #5
 8009848:	69fb      	ldr	r3, [r7, #28]
 800984a:	4413      	add	r3, r2
 800984c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	69ba      	ldr	r2, [r7, #24]
 8009854:	0151      	lsls	r1, r2, #5
 8009856:	69fa      	ldr	r2, [r7, #28]
 8009858:	440a      	add	r2, r1
 800985a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800985e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009862:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	689b      	ldr	r3, [r3, #8]
 8009868:	f003 0320 	and.w	r3, r3, #32
 800986c:	2b00      	cmp	r3, #0
 800986e:	f040 80ab 	bne.w	80099c8 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009876:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800987a:	2b00      	cmp	r3, #0
 800987c:	d133      	bne.n	80098e6 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800987e:	69bb      	ldr	r3, [r7, #24]
 8009880:	015a      	lsls	r2, r3, #5
 8009882:	69fb      	ldr	r3, [r7, #28]
 8009884:	4413      	add	r3, r2
 8009886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	69ba      	ldr	r2, [r7, #24]
 800988e:	0151      	lsls	r1, r2, #5
 8009890:	69fa      	ldr	r2, [r7, #28]
 8009892:	440a      	add	r2, r1
 8009894:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009898:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800989c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800989e:	69bb      	ldr	r3, [r7, #24]
 80098a0:	015a      	lsls	r2, r3, #5
 80098a2:	69fb      	ldr	r3, [r7, #28]
 80098a4:	4413      	add	r3, r2
 80098a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	69ba      	ldr	r2, [r7, #24]
 80098ae:	0151      	lsls	r1, r2, #5
 80098b0:	69fa      	ldr	r2, [r7, #28]
 80098b2:	440a      	add	r2, r1
 80098b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80098b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80098bc:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	3301      	adds	r3, #1
 80098c2:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80098ca:	d81d      	bhi.n	8009908 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80098cc:	69bb      	ldr	r3, [r7, #24]
 80098ce:	015a      	lsls	r2, r3, #5
 80098d0:	69fb      	ldr	r3, [r7, #28]
 80098d2:	4413      	add	r3, r2
 80098d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80098de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80098e2:	d0ec      	beq.n	80098be <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80098e4:	e070      	b.n	80099c8 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80098e6:	69bb      	ldr	r3, [r7, #24]
 80098e8:	015a      	lsls	r2, r3, #5
 80098ea:	69fb      	ldr	r3, [r7, #28]
 80098ec:	4413      	add	r3, r2
 80098ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	69ba      	ldr	r2, [r7, #24]
 80098f6:	0151      	lsls	r1, r2, #5
 80098f8:	69fa      	ldr	r2, [r7, #28]
 80098fa:	440a      	add	r2, r1
 80098fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009900:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009904:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009906:	e05f      	b.n	80099c8 <USB_HC_Halt+0x1ea>
            break;
 8009908:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800990a:	e05d      	b.n	80099c8 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800990c:	69bb      	ldr	r3, [r7, #24]
 800990e:	015a      	lsls	r2, r3, #5
 8009910:	69fb      	ldr	r3, [r7, #28]
 8009912:	4413      	add	r3, r2
 8009914:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	69ba      	ldr	r2, [r7, #24]
 800991c:	0151      	lsls	r1, r2, #5
 800991e:	69fa      	ldr	r2, [r7, #28]
 8009920:	440a      	add	r2, r1
 8009922:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009926:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800992a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800992c:	69fb      	ldr	r3, [r7, #28]
 800992e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009932:	691b      	ldr	r3, [r3, #16]
 8009934:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009938:	2b00      	cmp	r3, #0
 800993a:	d133      	bne.n	80099a4 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800993c:	69bb      	ldr	r3, [r7, #24]
 800993e:	015a      	lsls	r2, r3, #5
 8009940:	69fb      	ldr	r3, [r7, #28]
 8009942:	4413      	add	r3, r2
 8009944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	69ba      	ldr	r2, [r7, #24]
 800994c:	0151      	lsls	r1, r2, #5
 800994e:	69fa      	ldr	r2, [r7, #28]
 8009950:	440a      	add	r2, r1
 8009952:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009956:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800995a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800995c:	69bb      	ldr	r3, [r7, #24]
 800995e:	015a      	lsls	r2, r3, #5
 8009960:	69fb      	ldr	r3, [r7, #28]
 8009962:	4413      	add	r3, r2
 8009964:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	69ba      	ldr	r2, [r7, #24]
 800996c:	0151      	lsls	r1, r2, #5
 800996e:	69fa      	ldr	r2, [r7, #28]
 8009970:	440a      	add	r2, r1
 8009972:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009976:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800997a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	3301      	adds	r3, #1
 8009980:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009988:	d81d      	bhi.n	80099c6 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800998a:	69bb      	ldr	r3, [r7, #24]
 800998c:	015a      	lsls	r2, r3, #5
 800998e:	69fb      	ldr	r3, [r7, #28]
 8009990:	4413      	add	r3, r2
 8009992:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800999c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80099a0:	d0ec      	beq.n	800997c <USB_HC_Halt+0x19e>
 80099a2:	e011      	b.n	80099c8 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80099a4:	69bb      	ldr	r3, [r7, #24]
 80099a6:	015a      	lsls	r2, r3, #5
 80099a8:	69fb      	ldr	r3, [r7, #28]
 80099aa:	4413      	add	r3, r2
 80099ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	69ba      	ldr	r2, [r7, #24]
 80099b4:	0151      	lsls	r1, r2, #5
 80099b6:	69fa      	ldr	r2, [r7, #28]
 80099b8:	440a      	add	r2, r1
 80099ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80099be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80099c2:	6013      	str	r3, [r2, #0]
 80099c4:	e000      	b.n	80099c8 <USB_HC_Halt+0x1ea>
          break;
 80099c6:	bf00      	nop
    }
  }

  return HAL_OK;
 80099c8:	2300      	movs	r3, #0
}
 80099ca:	4618      	mov	r0, r3
 80099cc:	3724      	adds	r7, #36	; 0x24
 80099ce:	46bd      	mov	sp, r7
 80099d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d4:	4770      	bx	lr
	...

080099d8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80099d8:	b480      	push	{r7}
 80099da:	b087      	sub	sp, #28
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	460b      	mov	r3, r1
 80099e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80099e8:	78fb      	ldrb	r3, [r7, #3]
 80099ea:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80099ec:	2301      	movs	r3, #1
 80099ee:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	04da      	lsls	r2, r3, #19
 80099f4:	4b15      	ldr	r3, [pc, #84]	; (8009a4c <USB_DoPing+0x74>)
 80099f6:	4013      	ands	r3, r2
 80099f8:	693a      	ldr	r2, [r7, #16]
 80099fa:	0151      	lsls	r1, r2, #5
 80099fc:	697a      	ldr	r2, [r7, #20]
 80099fe:	440a      	add	r2, r1
 8009a00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009a04:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009a08:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	015a      	lsls	r2, r3, #5
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	4413      	add	r3, r2
 8009a12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009a20:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009a22:	68bb      	ldr	r3, [r7, #8]
 8009a24:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009a28:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	015a      	lsls	r2, r3, #5
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	4413      	add	r3, r2
 8009a32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a36:	461a      	mov	r2, r3
 8009a38:	68bb      	ldr	r3, [r7, #8]
 8009a3a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009a3c:	2300      	movs	r3, #0
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	371c      	adds	r7, #28
 8009a42:	46bd      	mov	sp, r7
 8009a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a48:	4770      	bx	lr
 8009a4a:	bf00      	nop
 8009a4c:	1ff80000 	.word	0x1ff80000

08009a50 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b088      	sub	sp, #32
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8009a58:	2300      	movs	r3, #0
 8009a5a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009a60:	2300      	movs	r3, #0
 8009a62:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f7ff f911 	bl	8008c8c <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009a6a:	2110      	movs	r1, #16
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f7ff f96b 	bl	8008d48 <USB_FlushTxFifo>
 8009a72:	4603      	mov	r3, r0
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d001      	beq.n	8009a7c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8009a78:	2301      	movs	r3, #1
 8009a7a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	f7ff f997 	bl	8008db0 <USB_FlushRxFifo>
 8009a82:	4603      	mov	r3, r0
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d001      	beq.n	8009a8c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8009a88:	2301      	movs	r3, #1
 8009a8a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	61bb      	str	r3, [r7, #24]
 8009a90:	e01f      	b.n	8009ad2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	015a      	lsls	r2, r3, #5
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	4413      	add	r3, r2
 8009a9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8009aa2:	693b      	ldr	r3, [r7, #16]
 8009aa4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009aa8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009ab0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009ab8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009aba:	69bb      	ldr	r3, [r7, #24]
 8009abc:	015a      	lsls	r2, r3, #5
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	4413      	add	r3, r2
 8009ac2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	3301      	adds	r3, #1
 8009ad0:	61bb      	str	r3, [r7, #24]
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	2b0f      	cmp	r3, #15
 8009ad6:	d9dc      	bls.n	8009a92 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8009ad8:	2300      	movs	r3, #0
 8009ada:	61bb      	str	r3, [r7, #24]
 8009adc:	e034      	b.n	8009b48 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	015a      	lsls	r2, r3, #5
 8009ae2:	697b      	ldr	r3, [r7, #20]
 8009ae4:	4413      	add	r3, r2
 8009ae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009af4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009afc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009b04:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	015a      	lsls	r2, r3, #5
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	4413      	add	r3, r2
 8009b0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b12:	461a      	mov	r2, r3
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009b24:	d80c      	bhi.n	8009b40 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009b26:	69bb      	ldr	r3, [r7, #24]
 8009b28:	015a      	lsls	r2, r3, #5
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	4413      	add	r3, r2
 8009b2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009b38:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009b3c:	d0ec      	beq.n	8009b18 <USB_StopHost+0xc8>
 8009b3e:	e000      	b.n	8009b42 <USB_StopHost+0xf2>
        break;
 8009b40:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009b42:	69bb      	ldr	r3, [r7, #24]
 8009b44:	3301      	adds	r3, #1
 8009b46:	61bb      	str	r3, [r7, #24]
 8009b48:	69bb      	ldr	r3, [r7, #24]
 8009b4a:	2b0f      	cmp	r3, #15
 8009b4c:	d9c7      	bls.n	8009ade <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009b54:	461a      	mov	r2, r3
 8009b56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009b5a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b62:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f7ff f880 	bl	8008c6a <USB_EnableGlobalInt>

  return ret;
 8009b6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3720      	adds	r7, #32
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 8009b78:	4904      	ldr	r1, [pc, #16]	; (8009b8c <MX_FATFS_Init+0x18>)
 8009b7a:	4805      	ldr	r0, [pc, #20]	; (8009b90 <MX_FATFS_Init+0x1c>)
 8009b7c:	f003 f95e 	bl	800ce3c <FATFS_LinkDriver>
 8009b80:	4603      	mov	r3, r0
 8009b82:	461a      	mov	r2, r3
 8009b84:	4b03      	ldr	r3, [pc, #12]	; (8009b94 <MX_FATFS_Init+0x20>)
 8009b86:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009b88:	bf00      	nop
 8009b8a:	bd80      	pop	{r7, pc}
 8009b8c:	200032f8 	.word	0x200032f8
 8009b90:	0800eb04 	.word	0x0800eb04
 8009b94:	200032f4 	.word	0x200032f4

08009b98 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b083      	sub	sp, #12
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 8009ba2:	2300      	movs	r3, #0
}
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	370c      	adds	r7, #12
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bae:	4770      	bx	lr

08009bb0 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b084      	sub	sp, #16
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 8009bba:	2301      	movs	r3, #1
 8009bbc:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 8009bbe:	79fb      	ldrb	r3, [r7, #7]
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	4808      	ldr	r0, [pc, #32]	; (8009be4 <USBH_status+0x34>)
 8009bc4:	f000 fe32 	bl	800a82c <USBH_MSC_UnitIsReady>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d002      	beq.n	8009bd4 <USBH_status+0x24>
  {
    res = RES_OK;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	73fb      	strb	r3, [r7, #15]
 8009bd2:	e001      	b.n	8009bd8 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 8009bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	3710      	adds	r7, #16
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd80      	pop	{r7, pc}
 8009be2:	bf00      	nop
 8009be4:	20003308 	.word	0x20003308

08009be8 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009be8:	b580      	push	{r7, lr}
 8009bea:	b094      	sub	sp, #80	; 0x50
 8009bec:	af02      	add	r7, sp, #8
 8009bee:	60b9      	str	r1, [r7, #8]
 8009bf0:	607a      	str	r2, [r7, #4]
 8009bf2:	603b      	str	r3, [r7, #0]
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 8009bfe:	7bf9      	ldrb	r1, [r7, #15]
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	9300      	str	r3, [sp, #0]
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	687a      	ldr	r2, [r7, #4]
 8009c08:	4813      	ldr	r0, [pc, #76]	; (8009c58 <USBH_read+0x70>)
 8009c0a:	f000 fe59 	bl	800a8c0 <USBH_MSC_Read>
 8009c0e:	4603      	mov	r3, r0
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d103      	bne.n	8009c1c <USBH_read+0x34>
  {
    res = RES_OK;
 8009c14:	2300      	movs	r3, #0
 8009c16:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009c1a:	e017      	b.n	8009c4c <USBH_read+0x64>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8009c1c:	f107 0210 	add.w	r2, r7, #16
 8009c20:	7bfb      	ldrb	r3, [r7, #15]
 8009c22:	4619      	mov	r1, r3
 8009c24:	480c      	ldr	r0, [pc, #48]	; (8009c58 <USBH_read+0x70>)
 8009c26:	f000 fe27 	bl	800a878 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8009c2a:	7f7b      	ldrb	r3, [r7, #29]
 8009c2c:	2b3a      	cmp	r3, #58	; 0x3a
 8009c2e:	d005      	beq.n	8009c3c <USBH_read+0x54>
 8009c30:	2b3a      	cmp	r3, #58	; 0x3a
 8009c32:	dc07      	bgt.n	8009c44 <USBH_read+0x5c>
 8009c34:	2b04      	cmp	r3, #4
 8009c36:	d001      	beq.n	8009c3c <USBH_read+0x54>
 8009c38:	2b28      	cmp	r3, #40	; 0x28
 8009c3a:	d103      	bne.n	8009c44 <USBH_read+0x5c>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 8009c3c:	2303      	movs	r3, #3
 8009c3e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009c42:	e003      	b.n	8009c4c <USBH_read+0x64>

    default:
      res = RES_ERROR;
 8009c44:	2301      	movs	r3, #1
 8009c46:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009c4a:	bf00      	nop
    }
  }

  return res;
 8009c4c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	3748      	adds	r7, #72	; 0x48
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}
 8009c58:	20003308 	.word	0x20003308

08009c5c <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b094      	sub	sp, #80	; 0x50
 8009c60:	af02      	add	r7, sp, #8
 8009c62:	60b9      	str	r1, [r7, #8]
 8009c64:	607a      	str	r2, [r7, #4]
 8009c66:	603b      	str	r3, [r7, #0]
 8009c68:	4603      	mov	r3, r0
 8009c6a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 8009c72:	7bf9      	ldrb	r1, [r7, #15]
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	9300      	str	r3, [sp, #0]
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	687a      	ldr	r2, [r7, #4]
 8009c7c:	4817      	ldr	r0, [pc, #92]	; (8009cdc <USBH_write+0x80>)
 8009c7e:	f000 fe88 	bl	800a992 <USBH_MSC_Write>
 8009c82:	4603      	mov	r3, r0
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d103      	bne.n	8009c90 <USBH_write+0x34>
  {
    res = RES_OK;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8009c8e:	e01f      	b.n	8009cd0 <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 8009c90:	f107 0210 	add.w	r2, r7, #16
 8009c94:	7bfb      	ldrb	r3, [r7, #15]
 8009c96:	4619      	mov	r1, r3
 8009c98:	4810      	ldr	r0, [pc, #64]	; (8009cdc <USBH_write+0x80>)
 8009c9a:	f000 fded 	bl	800a878 <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 8009c9e:	7f7b      	ldrb	r3, [r7, #29]
 8009ca0:	2b3a      	cmp	r3, #58	; 0x3a
 8009ca2:	d00d      	beq.n	8009cc0 <USBH_write+0x64>
 8009ca4:	2b3a      	cmp	r3, #58	; 0x3a
 8009ca6:	dc0f      	bgt.n	8009cc8 <USBH_write+0x6c>
 8009ca8:	2b28      	cmp	r3, #40	; 0x28
 8009caa:	d009      	beq.n	8009cc0 <USBH_write+0x64>
 8009cac:	2b28      	cmp	r3, #40	; 0x28
 8009cae:	dc0b      	bgt.n	8009cc8 <USBH_write+0x6c>
 8009cb0:	2b04      	cmp	r3, #4
 8009cb2:	d005      	beq.n	8009cc0 <USBH_write+0x64>
 8009cb4:	2b27      	cmp	r3, #39	; 0x27
 8009cb6:	d107      	bne.n	8009cc8 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 8009cb8:	2302      	movs	r3, #2
 8009cba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009cbe:	e007      	b.n	8009cd0 <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009cc6:	e003      	b.n	8009cd0 <USBH_write+0x74>

    default:
      res = RES_ERROR;
 8009cc8:	2301      	movs	r3, #1
 8009cca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 8009cce:	bf00      	nop
    }
  }

  return res;
 8009cd0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3748      	adds	r7, #72	; 0x48
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}
 8009cdc:	20003308 	.word	0x20003308

08009ce0 <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b090      	sub	sp, #64	; 0x40
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	603a      	str	r2, [r7, #0]
 8009cea:	71fb      	strb	r3, [r7, #7]
 8009cec:	460b      	mov	r3, r1
 8009cee:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 8009cf6:	79bb      	ldrb	r3, [r7, #6]
 8009cf8:	2b03      	cmp	r3, #3
 8009cfa:	d852      	bhi.n	8009da2 <USBH_ioctl+0xc2>
 8009cfc:	a201      	add	r2, pc, #4	; (adr r2, 8009d04 <USBH_ioctl+0x24>)
 8009cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d02:	bf00      	nop
 8009d04:	08009d15 	.word	0x08009d15
 8009d08:	08009d1d 	.word	0x08009d1d
 8009d0c:	08009d47 	.word	0x08009d47
 8009d10:	08009d73 	.word	0x08009d73
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 8009d14:	2300      	movs	r3, #0
 8009d16:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009d1a:	e045      	b.n	8009da8 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8009d1c:	f107 0208 	add.w	r2, r7, #8
 8009d20:	79fb      	ldrb	r3, [r7, #7]
 8009d22:	4619      	mov	r1, r3
 8009d24:	4823      	ldr	r0, [pc, #140]	; (8009db4 <USBH_ioctl+0xd4>)
 8009d26:	f000 fda7 	bl	800a878 <USBH_MSC_GetLUNInfo>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d106      	bne.n	8009d3e <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 8009d30:	68fa      	ldr	r2, [r7, #12]
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8009d36:	2300      	movs	r3, #0
 8009d38:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009d3c:	e034      	b.n	8009da8 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009d3e:	2301      	movs	r3, #1
 8009d40:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009d44:	e030      	b.n	8009da8 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8009d46:	f107 0208 	add.w	r2, r7, #8
 8009d4a:	79fb      	ldrb	r3, [r7, #7]
 8009d4c:	4619      	mov	r1, r3
 8009d4e:	4819      	ldr	r0, [pc, #100]	; (8009db4 <USBH_ioctl+0xd4>)
 8009d50:	f000 fd92 	bl	800a878 <USBH_MSC_GetLUNInfo>
 8009d54:	4603      	mov	r3, r0
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d107      	bne.n	8009d6a <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 8009d5a:	8a3b      	ldrh	r3, [r7, #16]
 8009d5c:	461a      	mov	r2, r3
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8009d62:	2300      	movs	r3, #0
 8009d64:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009d68:	e01e      	b.n	8009da8 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009d70:	e01a      	b.n	8009da8 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 8009d72:	f107 0208 	add.w	r2, r7, #8
 8009d76:	79fb      	ldrb	r3, [r7, #7]
 8009d78:	4619      	mov	r1, r3
 8009d7a:	480e      	ldr	r0, [pc, #56]	; (8009db4 <USBH_ioctl+0xd4>)
 8009d7c:	f000 fd7c 	bl	800a878 <USBH_MSC_GetLUNInfo>
 8009d80:	4603      	mov	r3, r0
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d109      	bne.n	8009d9a <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 8009d86:	8a3b      	ldrh	r3, [r7, #16]
 8009d88:	0a5b      	lsrs	r3, r3, #9
 8009d8a:	b29b      	uxth	r3, r3
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 8009d92:	2300      	movs	r3, #0
 8009d94:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 8009d98:	e006      	b.n	8009da8 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 8009da0:	e002      	b.n	8009da8 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 8009da2:	2304      	movs	r3, #4
 8009da4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 8009da8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3740      	adds	r7, #64	; 0x40
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}
 8009db4:	20003308 	.word	0x20003308

08009db8 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8009db8:	b590      	push	{r4, r7, lr}
 8009dba:	b089      	sub	sp, #36	; 0x24
 8009dbc:	af04      	add	r7, sp, #16
 8009dbe:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009dc6:	7919      	ldrb	r1, [r3, #4]
 8009dc8:	2350      	movs	r3, #80	; 0x50
 8009dca:	2206      	movs	r2, #6
 8009dcc:	6878      	ldr	r0, [r7, #4]
 8009dce:	f001 fc6b 	bl	800b6a8 <USBH_FindInterface>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 8009dd6:	7bfb      	ldrb	r3, [r7, #15]
 8009dd8:	2bff      	cmp	r3, #255	; 0xff
 8009dda:	d002      	beq.n	8009de2 <USBH_MSC_InterfaceInit+0x2a>
 8009ddc:	7bfb      	ldrb	r3, [r7, #15]
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	d901      	bls.n	8009de6 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009de2:	2302      	movs	r3, #2
 8009de4:	e106      	b.n	8009ff4 <USBH_MSC_InterfaceInit+0x23c>
  }

  status = USBH_SelectInterface(phost, interface);
 8009de6:	7bfb      	ldrb	r3, [r7, #15]
 8009de8:	4619      	mov	r1, r3
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f001 fc40 	bl	800b670 <USBH_SelectInterface>
 8009df0:	4603      	mov	r3, r0
 8009df2:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8009df4:	7bbb      	ldrb	r3, [r7, #14]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d001      	beq.n	8009dfe <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 8009dfa:	2302      	movs	r3, #2
 8009dfc:	e0fa      	b.n	8009ff4 <USBH_MSC_InterfaceInit+0x23c>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8009e04:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009e08:	f003 fb94 	bl	800d534 <malloc>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009e16:	69db      	ldr	r3, [r3, #28]
 8009e18:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d101      	bne.n	8009e24 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8009e20:	2302      	movs	r3, #2
 8009e22:	e0e7      	b.n	8009ff4 <USBH_MSC_InterfaceInit+0x23c>
  }

  /* Initialize msc handler */
  (void)USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8009e24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e28:	2100      	movs	r1, #0
 8009e2a:	68b8      	ldr	r0, [r7, #8]
 8009e2c:	f003 fba0 	bl	800d570 <memset>

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009e30:	7bfb      	ldrb	r3, [r7, #15]
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	211a      	movs	r1, #26
 8009e36:	fb01 f303 	mul.w	r3, r1, r3
 8009e3a:	4413      	add	r3, r2
 8009e3c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009e40:	781b      	ldrb	r3, [r3, #0]
 8009e42:	b25b      	sxtb	r3, r3
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	da16      	bge.n	8009e76 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8009e48:	7bfb      	ldrb	r3, [r7, #15]
 8009e4a:	687a      	ldr	r2, [r7, #4]
 8009e4c:	211a      	movs	r1, #26
 8009e4e:	fb01 f303 	mul.w	r3, r1, r3
 8009e52:	4413      	add	r3, r2
 8009e54:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009e58:	781a      	ldrb	r2, [r3, #0]
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009e5e:	7bfb      	ldrb	r3, [r7, #15]
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	211a      	movs	r1, #26
 8009e64:	fb01 f303 	mul.w	r3, r1, r3
 8009e68:	4413      	add	r3, r2
 8009e6a:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009e6e:	881a      	ldrh	r2, [r3, #0]
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	815a      	strh	r2, [r3, #10]
 8009e74:	e015      	b.n	8009ea2 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8009e76:	7bfb      	ldrb	r3, [r7, #15]
 8009e78:	687a      	ldr	r2, [r7, #4]
 8009e7a:	211a      	movs	r1, #26
 8009e7c:	fb01 f303 	mul.w	r3, r1, r3
 8009e80:	4413      	add	r3, r2
 8009e82:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009e86:	781a      	ldrb	r2, [r3, #0]
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009e8c:	7bfb      	ldrb	r3, [r7, #15]
 8009e8e:	687a      	ldr	r2, [r7, #4]
 8009e90:	211a      	movs	r1, #26
 8009e92:	fb01 f303 	mul.w	r3, r1, r3
 8009e96:	4413      	add	r3, r2
 8009e98:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009e9c:	881a      	ldrh	r2, [r3, #0]
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	811a      	strh	r2, [r3, #8]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8009ea2:	7bfb      	ldrb	r3, [r7, #15]
 8009ea4:	687a      	ldr	r2, [r7, #4]
 8009ea6:	211a      	movs	r1, #26
 8009ea8:	fb01 f303 	mul.w	r3, r1, r3
 8009eac:	4413      	add	r3, r2
 8009eae:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	b25b      	sxtb	r3, r3
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	da16      	bge.n	8009ee8 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8009eba:	7bfb      	ldrb	r3, [r7, #15]
 8009ebc:	687a      	ldr	r2, [r7, #4]
 8009ebe:	211a      	movs	r1, #26
 8009ec0:	fb01 f303 	mul.w	r3, r1, r3
 8009ec4:	4413      	add	r3, r2
 8009ec6:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009eca:	781a      	ldrb	r2, [r3, #0]
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009ed0:	7bfb      	ldrb	r3, [r7, #15]
 8009ed2:	687a      	ldr	r2, [r7, #4]
 8009ed4:	211a      	movs	r1, #26
 8009ed6:	fb01 f303 	mul.w	r3, r1, r3
 8009eda:	4413      	add	r3, r2
 8009edc:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8009ee0:	881a      	ldrh	r2, [r3, #0]
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	815a      	strh	r2, [r3, #10]
 8009ee6:	e015      	b.n	8009f14 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8009ee8:	7bfb      	ldrb	r3, [r7, #15]
 8009eea:	687a      	ldr	r2, [r7, #4]
 8009eec:	211a      	movs	r1, #26
 8009eee:	fb01 f303 	mul.w	r3, r1, r3
 8009ef2:	4413      	add	r3, r2
 8009ef4:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009ef8:	781a      	ldrb	r2, [r3, #0]
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009efe:	7bfb      	ldrb	r3, [r7, #15]
 8009f00:	687a      	ldr	r2, [r7, #4]
 8009f02:	211a      	movs	r1, #26
 8009f04:	fb01 f303 	mul.w	r3, r1, r3
 8009f08:	4413      	add	r3, r2
 8009f0a:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8009f0e:	881a      	ldrh	r2, [r3, #0]
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	2200      	movs	r2, #0
 8009f18:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	2200      	movs	r2, #0
 8009f24:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	799b      	ldrb	r3, [r3, #6]
 8009f2a:	4619      	mov	r1, r3
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	f002 fed6 	bl	800ccde <USBH_AllocPipe>
 8009f32:	4603      	mov	r3, r0
 8009f34:	461a      	mov	r2, r3
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	79db      	ldrb	r3, [r3, #7]
 8009f3e:	4619      	mov	r1, r3
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f002 fecc 	bl	800ccde <USBH_AllocPipe>
 8009f46:	4603      	mov	r3, r0
 8009f48:	461a      	mov	r2, r3
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	711a      	strb	r2, [r3, #4]

  (void)USBH_MSC_BOT_Init(phost);
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 fdc4 	bl	800aadc <USBH_MSC_BOT_Init>

  /* Open the new channels */
  if ((MSC_Handle->OutEp != 0U) && (MSC_Handle->OutEpSize != 0U))
 8009f54:	68bb      	ldr	r3, [r7, #8]
 8009f56:	799b      	ldrb	r3, [r3, #6]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d01e      	beq.n	8009f9a <USBH_MSC_InterfaceInit+0x1e2>
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	891b      	ldrh	r3, [r3, #8]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d01a      	beq.n	8009f9a <USBH_MSC_InterfaceInit+0x1e2>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8009f64:	68bb      	ldr	r3, [r7, #8]
 8009f66:	7959      	ldrb	r1, [r3, #5]
 8009f68:	68bb      	ldr	r3, [r7, #8]
 8009f6a:	7998      	ldrb	r0, [r3, #6]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009f78:	68ba      	ldr	r2, [r7, #8]
 8009f7a:	8912      	ldrh	r2, [r2, #8]
 8009f7c:	9202      	str	r2, [sp, #8]
 8009f7e:	2202      	movs	r2, #2
 8009f80:	9201      	str	r2, [sp, #4]
 8009f82:	9300      	str	r3, [sp, #0]
 8009f84:	4623      	mov	r3, r4
 8009f86:	4602      	mov	r2, r0
 8009f88:	6878      	ldr	r0, [r7, #4]
 8009f8a:	f002 fe79 	bl	800cc80 <USBH_OpenPipe>
 8009f8e:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 8009f90:	68bb      	ldr	r3, [r7, #8]
 8009f92:	79db      	ldrb	r3, [r3, #7]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d02c      	beq.n	8009ff2 <USBH_MSC_InterfaceInit+0x23a>
 8009f98:	e001      	b.n	8009f9e <USBH_MSC_InterfaceInit+0x1e6>
    return USBH_NOT_SUPPORTED;
 8009f9a:	2303      	movs	r3, #3
 8009f9c:	e02a      	b.n	8009ff4 <USBH_MSC_InterfaceInit+0x23c>
  if ((MSC_Handle->InEp != 0U) && (MSC_Handle->InEpSize != 0U))
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	895b      	ldrh	r3, [r3, #10]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d025      	beq.n	8009ff2 <USBH_MSC_InterfaceInit+0x23a>
  {
    (void)USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	7919      	ldrb	r1, [r3, #4]
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	79d8      	ldrb	r0, [r3, #7]
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009fba:	68ba      	ldr	r2, [r7, #8]
 8009fbc:	8952      	ldrh	r2, [r2, #10]
 8009fbe:	9202      	str	r2, [sp, #8]
 8009fc0:	2202      	movs	r2, #2
 8009fc2:	9201      	str	r2, [sp, #4]
 8009fc4:	9300      	str	r3, [sp, #0]
 8009fc6:	4623      	mov	r3, r4
 8009fc8:	4602      	mov	r2, r0
 8009fca:	6878      	ldr	r0, [r7, #4]
 8009fcc:	f002 fe58 	bl	800cc80 <USBH_OpenPipe>
 8009fd0:	bf00      	nop
  else
  {
    return USBH_NOT_SUPPORTED;
  }

  (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	791b      	ldrb	r3, [r3, #4]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	4619      	mov	r1, r3
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f003 f9c8 	bl	800d370 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8009fe0:	68bb      	ldr	r3, [r7, #8]
 8009fe2:	795b      	ldrb	r3, [r3, #5]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f003 f9c1 	bl	800d370 <USBH_LL_SetToggle>

  return USBH_OK;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	e000      	b.n	8009ff4 <USBH_MSC_InterfaceInit+0x23c>
    return USBH_NOT_SUPPORTED;
 8009ff2:	2303      	movs	r3, #3
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3714      	adds	r7, #20
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd90      	pop	{r4, r7, pc}

08009ffc <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b084      	sub	sp, #16
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a00a:	69db      	ldr	r3, [r3, #28]
 800a00c:	60fb      	str	r3, [r7, #12]

  if ((MSC_Handle->OutPipe) != 0U)
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	795b      	ldrb	r3, [r3, #5]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d00e      	beq.n	800a034 <USBH_MSC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	795b      	ldrb	r3, [r3, #5]
 800a01a:	4619      	mov	r1, r3
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f002 fe4e 	bl	800ccbe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->OutPipe);
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	795b      	ldrb	r3, [r3, #5]
 800a026:	4619      	mov	r1, r3
 800a028:	6878      	ldr	r0, [r7, #4]
 800a02a:	f002 fe79 	bl	800cd20 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	2200      	movs	r2, #0
 800a032:	715a      	strb	r2, [r3, #5]
  }

  if ((MSC_Handle->InPipe != 0U))
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	791b      	ldrb	r3, [r3, #4]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d00e      	beq.n	800a05a <USBH_MSC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	791b      	ldrb	r3, [r3, #4]
 800a040:	4619      	mov	r1, r3
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f002 fe3b 	bl	800ccbe <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, MSC_Handle->InPipe);
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	791b      	ldrb	r3, [r3, #4]
 800a04c:	4619      	mov	r1, r3
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f002 fe66 	bl	800cd20 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	2200      	movs	r2, #0
 800a058:	711a      	strb	r2, [r3, #4]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a060:	69db      	ldr	r3, [r3, #28]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d00b      	beq.n	800a07e <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a06c:	69db      	ldr	r3, [r3, #28]
 800a06e:	4618      	mov	r0, r3
 800a070:	f003 fa68 	bl	800d544 <free>
    phost->pActiveClass->pData = 0U;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a07a:	2200      	movs	r2, #0
 800a07c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800a07e:	2300      	movs	r3, #0
}
 800a080:	4618      	mov	r0, r3
 800a082:	3710      	adds	r7, #16
 800a084:	46bd      	mov	sp, r7
 800a086:	bd80      	pop	{r7, pc}

0800a088 <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a096:	69db      	ldr	r3, [r3, #28]
 800a098:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800a09a:	2301      	movs	r3, #1
 800a09c:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800a09e:	68bb      	ldr	r3, [r7, #8]
 800a0a0:	7b9b      	ldrb	r3, [r3, #14]
 800a0a2:	2b03      	cmp	r3, #3
 800a0a4:	d041      	beq.n	800a12a <USBH_MSC_ClassRequest+0xa2>
 800a0a6:	2b03      	cmp	r3, #3
 800a0a8:	dc4b      	bgt.n	800a142 <USBH_MSC_ClassRequest+0xba>
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d001      	beq.n	800a0b2 <USBH_MSC_ClassRequest+0x2a>
 800a0ae:	2b02      	cmp	r3, #2
 800a0b0:	d147      	bne.n	800a142 <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 fcf1 	bl	800aa9e <USBH_MSC_BOT_REQ_GetMaxLUN>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considered as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 800a0c0:	7bfb      	ldrb	r3, [r7, #15]
 800a0c2:	2b03      	cmp	r3, #3
 800a0c4:	d104      	bne.n	800a0d0 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 800a0d0:	7bfb      	ldrb	r3, [r7, #15]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d137      	bne.n	800a146 <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	781b      	ldrb	r3, [r3, #0]
 800a0da:	2b02      	cmp	r3, #2
 800a0dc:	d804      	bhi.n	800a0e8 <USBH_MSC_ClassRequest+0x60>
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	781b      	ldrb	r3, [r3, #0]
 800a0e2:	3301      	adds	r3, #1
 800a0e4:	b2da      	uxtb	r2, r3
 800a0e6:	e000      	b.n	800a0ea <USBH_MSC_ClassRequest+0x62>
 800a0e8:	2202      	movs	r2, #2
 800a0ea:	68bb      	ldr	r3, [r7, #8]
 800a0ec:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	73bb      	strb	r3, [r7, #14]
 800a0f2:	e014      	b.n	800a11e <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800a0f4:	7bbb      	ldrb	r3, [r7, #14]
 800a0f6:	68ba      	ldr	r2, [r7, #8]
 800a0f8:	2134      	movs	r1, #52	; 0x34
 800a0fa:	fb01 f303 	mul.w	r3, r1, r3
 800a0fe:	4413      	add	r3, r2
 800a100:	3392      	adds	r3, #146	; 0x92
 800a102:	2202      	movs	r2, #2
 800a104:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 800a106:	7bbb      	ldrb	r3, [r7, #14]
 800a108:	68ba      	ldr	r2, [r7, #8]
 800a10a:	2134      	movs	r1, #52	; 0x34
 800a10c:	fb01 f303 	mul.w	r3, r1, r3
 800a110:	4413      	add	r3, r2
 800a112:	33c1      	adds	r3, #193	; 0xc1
 800a114:	2200      	movs	r2, #0
 800a116:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 800a118:	7bbb      	ldrb	r3, [r7, #14]
 800a11a:	3301      	adds	r3, #1
 800a11c:	73bb      	strb	r3, [r7, #14]
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	7bba      	ldrb	r2, [r7, #14]
 800a124:	429a      	cmp	r2, r3
 800a126:	d3e5      	bcc.n	800a0f4 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 800a128:	e00d      	b.n	800a146 <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800a12a:	2100      	movs	r1, #0
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f002 f888 	bl	800c242 <USBH_ClrFeature>
 800a132:	4603      	mov	r3, r0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d108      	bne.n	800a14a <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	7bda      	ldrb	r2, [r3, #15]
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	739a      	strb	r2, [r3, #14]
      }
      break;
 800a140:	e003      	b.n	800a14a <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 800a142:	bf00      	nop
 800a144:	e002      	b.n	800a14c <USBH_MSC_ClassRequest+0xc4>
      break;
 800a146:	bf00      	nop
 800a148:	e000      	b.n	800a14c <USBH_MSC_ClassRequest+0xc4>
      break;
 800a14a:	bf00      	nop
  }

  return status;
 800a14c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a14e:	4618      	mov	r0, r3
 800a150:	3710      	adds	r7, #16
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}
	...

0800a158 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800a158:	b580      	push	{r7, lr}
 800a15a:	b086      	sub	sp, #24
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a166:	69db      	ldr	r3, [r3, #28]
 800a168:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 800a16a:	2301      	movs	r3, #1
 800a16c:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 800a16e:	2301      	movs	r3, #1
 800a170:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 800a172:	2301      	movs	r3, #1
 800a174:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800a176:	693b      	ldr	r3, [r7, #16]
 800a178:	7b1b      	ldrb	r3, [r3, #12]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d003      	beq.n	800a186 <USBH_MSC_Process+0x2e>
 800a17e:	2b01      	cmp	r3, #1
 800a180:	f000 8271 	beq.w	800a666 <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 800a184:	e272      	b.n	800a66c <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 800a186:	693b      	ldr	r3, [r7, #16]
 800a188:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 800a18c:	693b      	ldr	r3, [r7, #16]
 800a18e:	781b      	ldrb	r3, [r3, #0]
 800a190:	b29b      	uxth	r3, r3
 800a192:	429a      	cmp	r2, r3
 800a194:	f080 824f 	bcs.w	800a636 <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a19e:	4619      	mov	r1, r3
 800a1a0:	693a      	ldr	r2, [r7, #16]
 800a1a2:	2334      	movs	r3, #52	; 0x34
 800a1a4:	fb01 f303 	mul.w	r3, r1, r3
 800a1a8:	4413      	add	r3, r2
 800a1aa:	3391      	adds	r3, #145	; 0x91
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a1b6:	4619      	mov	r1, r3
 800a1b8:	693a      	ldr	r2, [r7, #16]
 800a1ba:	2334      	movs	r3, #52	; 0x34
 800a1bc:	fb01 f303 	mul.w	r3, r1, r3
 800a1c0:	4413      	add	r3, r2
 800a1c2:	3390      	adds	r3, #144	; 0x90
 800a1c4:	781b      	ldrb	r3, [r3, #0]
 800a1c6:	2b08      	cmp	r3, #8
 800a1c8:	f200 8243 	bhi.w	800a652 <USBH_MSC_Process+0x4fa>
 800a1cc:	a201      	add	r2, pc, #4	; (adr r2, 800a1d4 <USBH_MSC_Process+0x7c>)
 800a1ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1d2:	bf00      	nop
 800a1d4:	0800a1f9 	.word	0x0800a1f9
 800a1d8:	0800a653 	.word	0x0800a653
 800a1dc:	0800a2c1 	.word	0x0800a2c1
 800a1e0:	0800a445 	.word	0x0800a445
 800a1e4:	0800a21f 	.word	0x0800a21f
 800a1e8:	0800a511 	.word	0x0800a511
 800a1ec:	0800a653 	.word	0x0800a653
 800a1f0:	0800a653 	.word	0x0800a653
 800a1f4:	0800a625 	.word	0x0800a625
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800a1f8:	693b      	ldr	r3, [r7, #16]
 800a1fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a1fe:	4619      	mov	r1, r3
 800a200:	693a      	ldr	r2, [r7, #16]
 800a202:	2334      	movs	r3, #52	; 0x34
 800a204:	fb01 f303 	mul.w	r3, r1, r3
 800a208:	4413      	add	r3, r2
 800a20a:	3390      	adds	r3, #144	; 0x90
 800a20c:	2204      	movs	r2, #4
 800a20e:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 800a21c:	e222      	b.n	800a664 <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800a21e:	693b      	ldr	r3, [r7, #16]
 800a220:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a224:	b2d9      	uxtb	r1, r3
 800a226:	693b      	ldr	r3, [r7, #16]
 800a228:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a22c:	461a      	mov	r2, r3
 800a22e:	2334      	movs	r3, #52	; 0x34
 800a230:	fb02 f303 	mul.w	r3, r2, r3
 800a234:	3398      	adds	r3, #152	; 0x98
 800a236:	693a      	ldr	r2, [r7, #16]
 800a238:	4413      	add	r3, r2
 800a23a:	3307      	adds	r3, #7
 800a23c:	461a      	mov	r2, r3
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f000 ff6a 	bl	800b118 <USBH_MSC_SCSI_Inquiry>
 800a244:	4603      	mov	r3, r0
 800a246:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800a248:	7bfb      	ldrb	r3, [r7, #15]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d10b      	bne.n	800a266 <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800a24e:	693b      	ldr	r3, [r7, #16]
 800a250:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a254:	4619      	mov	r1, r3
 800a256:	693a      	ldr	r2, [r7, #16]
 800a258:	2334      	movs	r3, #52	; 0x34
 800a25a:	fb01 f303 	mul.w	r3, r1, r3
 800a25e:	4413      	add	r3, r2
 800a260:	3390      	adds	r3, #144	; 0x90
 800a262:	2202      	movs	r2, #2
 800a264:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 800a266:	7bfb      	ldrb	r3, [r7, #15]
 800a268:	2b02      	cmp	r3, #2
 800a26a:	d10c      	bne.n	800a286 <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800a26c:	693b      	ldr	r3, [r7, #16]
 800a26e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a272:	4619      	mov	r1, r3
 800a274:	693a      	ldr	r2, [r7, #16]
 800a276:	2334      	movs	r3, #52	; 0x34
 800a278:	fb01 f303 	mul.w	r3, r1, r3
 800a27c:	4413      	add	r3, r2
 800a27e:	3390      	adds	r3, #144	; 0x90
 800a280:	2205      	movs	r2, #5
 800a282:	701a      	strb	r2, [r3, #0]
            break;
 800a284:	e1e7      	b.n	800a656 <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a286:	7bfb      	ldrb	r3, [r7, #15]
 800a288:	2b04      	cmp	r3, #4
 800a28a:	f040 81e4 	bne.w	800a656 <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a28e:	693b      	ldr	r3, [r7, #16]
 800a290:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a294:	4619      	mov	r1, r3
 800a296:	693a      	ldr	r2, [r7, #16]
 800a298:	2334      	movs	r3, #52	; 0x34
 800a29a:	fb01 f303 	mul.w	r3, r1, r3
 800a29e:	4413      	add	r3, r2
 800a2a0:	3390      	adds	r3, #144	; 0x90
 800a2a2:	2201      	movs	r2, #1
 800a2a4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800a2a6:	693b      	ldr	r3, [r7, #16]
 800a2a8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a2ac:	4619      	mov	r1, r3
 800a2ae:	693a      	ldr	r2, [r7, #16]
 800a2b0:	2334      	movs	r3, #52	; 0x34
 800a2b2:	fb01 f303 	mul.w	r3, r1, r3
 800a2b6:	4413      	add	r3, r2
 800a2b8:	3391      	adds	r3, #145	; 0x91
 800a2ba:	2202      	movs	r2, #2
 800a2bc:	701a      	strb	r2, [r3, #0]
            break;
 800a2be:	e1ca      	b.n	800a656 <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800a2c0:	693b      	ldr	r3, [r7, #16]
 800a2c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a2c6:	b2db      	uxtb	r3, r3
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 fe66 	bl	800af9c <USBH_MSC_SCSI_TestUnitReady>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 800a2d4:	7bbb      	ldrb	r3, [r7, #14]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d149      	bne.n	800a36e <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800a2da:	693b      	ldr	r3, [r7, #16]
 800a2dc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a2e0:	4619      	mov	r1, r3
 800a2e2:	693a      	ldr	r2, [r7, #16]
 800a2e4:	2334      	movs	r3, #52	; 0x34
 800a2e6:	fb01 f303 	mul.w	r3, r1, r3
 800a2ea:	4413      	add	r3, r2
 800a2ec:	3392      	adds	r3, #146	; 0x92
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d00c      	beq.n	800a30e <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a2fa:	4619      	mov	r1, r3
 800a2fc:	693a      	ldr	r2, [r7, #16]
 800a2fe:	2334      	movs	r3, #52	; 0x34
 800a300:	fb01 f303 	mul.w	r3, r1, r3
 800a304:	4413      	add	r3, r2
 800a306:	33c1      	adds	r3, #193	; 0xc1
 800a308:	2201      	movs	r2, #1
 800a30a:	701a      	strb	r2, [r3, #0]
 800a30c:	e00b      	b.n	800a326 <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800a30e:	693b      	ldr	r3, [r7, #16]
 800a310:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a314:	4619      	mov	r1, r3
 800a316:	693a      	ldr	r2, [r7, #16]
 800a318:	2334      	movs	r3, #52	; 0x34
 800a31a:	fb01 f303 	mul.w	r3, r1, r3
 800a31e:	4413      	add	r3, r2
 800a320:	33c1      	adds	r3, #193	; 0xc1
 800a322:	2200      	movs	r2, #0
 800a324:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800a326:	693b      	ldr	r3, [r7, #16]
 800a328:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a32c:	4619      	mov	r1, r3
 800a32e:	693a      	ldr	r2, [r7, #16]
 800a330:	2334      	movs	r3, #52	; 0x34
 800a332:	fb01 f303 	mul.w	r3, r1, r3
 800a336:	4413      	add	r3, r2
 800a338:	3390      	adds	r3, #144	; 0x90
 800a33a:	2203      	movs	r2, #3
 800a33c:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a344:	4619      	mov	r1, r3
 800a346:	693a      	ldr	r2, [r7, #16]
 800a348:	2334      	movs	r3, #52	; 0x34
 800a34a:	fb01 f303 	mul.w	r3, r1, r3
 800a34e:	4413      	add	r3, r2
 800a350:	3391      	adds	r3, #145	; 0x91
 800a352:	2200      	movs	r2, #0
 800a354:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a35c:	4619      	mov	r1, r3
 800a35e:	693a      	ldr	r2, [r7, #16]
 800a360:	2334      	movs	r3, #52	; 0x34
 800a362:	fb01 f303 	mul.w	r3, r1, r3
 800a366:	4413      	add	r3, r2
 800a368:	3392      	adds	r3, #146	; 0x92
 800a36a:	2200      	movs	r2, #0
 800a36c:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 800a36e:	7bbb      	ldrb	r3, [r7, #14]
 800a370:	2b02      	cmp	r3, #2
 800a372:	d14a      	bne.n	800a40a <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a37a:	4619      	mov	r1, r3
 800a37c:	693a      	ldr	r2, [r7, #16]
 800a37e:	2334      	movs	r3, #52	; 0x34
 800a380:	fb01 f303 	mul.w	r3, r1, r3
 800a384:	4413      	add	r3, r2
 800a386:	3392      	adds	r3, #146	; 0x92
 800a388:	781b      	ldrb	r3, [r3, #0]
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	d00c      	beq.n	800a3a8 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a394:	4619      	mov	r1, r3
 800a396:	693a      	ldr	r2, [r7, #16]
 800a398:	2334      	movs	r3, #52	; 0x34
 800a39a:	fb01 f303 	mul.w	r3, r1, r3
 800a39e:	4413      	add	r3, r2
 800a3a0:	33c1      	adds	r3, #193	; 0xc1
 800a3a2:	2201      	movs	r2, #1
 800a3a4:	701a      	strb	r2, [r3, #0]
 800a3a6:	e00b      	b.n	800a3c0 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800a3a8:	693b      	ldr	r3, [r7, #16]
 800a3aa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	693a      	ldr	r2, [r7, #16]
 800a3b2:	2334      	movs	r3, #52	; 0x34
 800a3b4:	fb01 f303 	mul.w	r3, r1, r3
 800a3b8:	4413      	add	r3, r2
 800a3ba:	33c1      	adds	r3, #193	; 0xc1
 800a3bc:	2200      	movs	r2, #0
 800a3be:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800a3c0:	693b      	ldr	r3, [r7, #16]
 800a3c2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a3c6:	4619      	mov	r1, r3
 800a3c8:	693a      	ldr	r2, [r7, #16]
 800a3ca:	2334      	movs	r3, #52	; 0x34
 800a3cc:	fb01 f303 	mul.w	r3, r1, r3
 800a3d0:	4413      	add	r3, r2
 800a3d2:	3390      	adds	r3, #144	; 0x90
 800a3d4:	2205      	movs	r2, #5
 800a3d6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800a3d8:	693b      	ldr	r3, [r7, #16]
 800a3da:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a3de:	4619      	mov	r1, r3
 800a3e0:	693a      	ldr	r2, [r7, #16]
 800a3e2:	2334      	movs	r3, #52	; 0x34
 800a3e4:	fb01 f303 	mul.w	r3, r1, r3
 800a3e8:	4413      	add	r3, r2
 800a3ea:	3391      	adds	r3, #145	; 0x91
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800a3f0:	693b      	ldr	r3, [r7, #16]
 800a3f2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	693a      	ldr	r2, [r7, #16]
 800a3fa:	2334      	movs	r3, #52	; 0x34
 800a3fc:	fb01 f303 	mul.w	r3, r1, r3
 800a400:	4413      	add	r3, r2
 800a402:	3392      	adds	r3, #146	; 0x92
 800a404:	2202      	movs	r2, #2
 800a406:	701a      	strb	r2, [r3, #0]
            break;
 800a408:	e127      	b.n	800a65a <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 800a40a:	7bbb      	ldrb	r3, [r7, #14]
 800a40c:	2b04      	cmp	r3, #4
 800a40e:	f040 8124 	bne.w	800a65a <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a412:	693b      	ldr	r3, [r7, #16]
 800a414:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a418:	4619      	mov	r1, r3
 800a41a:	693a      	ldr	r2, [r7, #16]
 800a41c:	2334      	movs	r3, #52	; 0x34
 800a41e:	fb01 f303 	mul.w	r3, r1, r3
 800a422:	4413      	add	r3, r2
 800a424:	3390      	adds	r3, #144	; 0x90
 800a426:	2201      	movs	r2, #1
 800a428:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a430:	4619      	mov	r1, r3
 800a432:	693a      	ldr	r2, [r7, #16]
 800a434:	2334      	movs	r3, #52	; 0x34
 800a436:	fb01 f303 	mul.w	r3, r1, r3
 800a43a:	4413      	add	r3, r2
 800a43c:	3391      	adds	r3, #145	; 0x91
 800a43e:	2202      	movs	r2, #2
 800a440:	701a      	strb	r2, [r3, #0]
            break;
 800a442:	e10a      	b.n	800a65a <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800a444:	693b      	ldr	r3, [r7, #16]
 800a446:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a44a:	b2d9      	uxtb	r1, r3
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a452:	461a      	mov	r2, r3
 800a454:	2334      	movs	r3, #52	; 0x34
 800a456:	fb02 f303 	mul.w	r3, r2, r3
 800a45a:	3390      	adds	r3, #144	; 0x90
 800a45c:	693a      	ldr	r2, [r7, #16]
 800a45e:	4413      	add	r3, r2
 800a460:	3304      	adds	r3, #4
 800a462:	461a      	mov	r2, r3
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f000 fddc 	bl	800b022 <USBH_MSC_SCSI_ReadCapacity>
 800a46a:	4603      	mov	r3, r0
 800a46c:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800a46e:	7bfb      	ldrb	r3, [r7, #15]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d120      	bne.n	800a4b6 <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a47a:	4619      	mov	r1, r3
 800a47c:	693a      	ldr	r2, [r7, #16]
 800a47e:	2334      	movs	r3, #52	; 0x34
 800a480:	fb01 f303 	mul.w	r3, r1, r3
 800a484:	4413      	add	r3, r2
 800a486:	3390      	adds	r3, #144	; 0x90
 800a488:	2201      	movs	r2, #1
 800a48a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800a48c:	693b      	ldr	r3, [r7, #16]
 800a48e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a492:	4619      	mov	r1, r3
 800a494:	693a      	ldr	r2, [r7, #16]
 800a496:	2334      	movs	r3, #52	; 0x34
 800a498:	fb01 f303 	mul.w	r3, r1, r3
 800a49c:	4413      	add	r3, r2
 800a49e:	3391      	adds	r3, #145	; 0x91
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800a4a4:	693b      	ldr	r3, [r7, #16]
 800a4a6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a4aa:	3301      	adds	r3, #1
 800a4ac:	b29a      	uxth	r2, r3
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800a4b4:	e0d3      	b.n	800a65e <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 800a4b6:	7bfb      	ldrb	r3, [r7, #15]
 800a4b8:	2b02      	cmp	r3, #2
 800a4ba:	d10c      	bne.n	800a4d6 <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a4c2:	4619      	mov	r1, r3
 800a4c4:	693a      	ldr	r2, [r7, #16]
 800a4c6:	2334      	movs	r3, #52	; 0x34
 800a4c8:	fb01 f303 	mul.w	r3, r1, r3
 800a4cc:	4413      	add	r3, r2
 800a4ce:	3390      	adds	r3, #144	; 0x90
 800a4d0:	2205      	movs	r2, #5
 800a4d2:	701a      	strb	r2, [r3, #0]
            break;
 800a4d4:	e0c3      	b.n	800a65e <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a4d6:	7bfb      	ldrb	r3, [r7, #15]
 800a4d8:	2b04      	cmp	r3, #4
 800a4da:	f040 80c0 	bne.w	800a65e <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a4e4:	4619      	mov	r1, r3
 800a4e6:	693a      	ldr	r2, [r7, #16]
 800a4e8:	2334      	movs	r3, #52	; 0x34
 800a4ea:	fb01 f303 	mul.w	r3, r1, r3
 800a4ee:	4413      	add	r3, r2
 800a4f0:	3390      	adds	r3, #144	; 0x90
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800a4f6:	693b      	ldr	r3, [r7, #16]
 800a4f8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	693a      	ldr	r2, [r7, #16]
 800a500:	2334      	movs	r3, #52	; 0x34
 800a502:	fb01 f303 	mul.w	r3, r1, r3
 800a506:	4413      	add	r3, r2
 800a508:	3391      	adds	r3, #145	; 0x91
 800a50a:	2202      	movs	r2, #2
 800a50c:	701a      	strb	r2, [r3, #0]
            break;
 800a50e:	e0a6      	b.n	800a65e <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a516:	b2d9      	uxtb	r1, r3
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a51e:	461a      	mov	r2, r3
 800a520:	2334      	movs	r3, #52	; 0x34
 800a522:	fb02 f303 	mul.w	r3, r2, r3
 800a526:	3398      	adds	r3, #152	; 0x98
 800a528:	693a      	ldr	r2, [r7, #16]
 800a52a:	4413      	add	r3, r2
 800a52c:	3304      	adds	r3, #4
 800a52e:	461a      	mov	r2, r3
 800a530:	6878      	ldr	r0, [r7, #4]
 800a532:	f000 fe96 	bl	800b262 <USBH_MSC_SCSI_RequestSense>
 800a536:	4603      	mov	r3, r0
 800a538:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 800a53a:	7bfb      	ldrb	r3, [r7, #15]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d145      	bne.n	800a5cc <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800a540:	693b      	ldr	r3, [r7, #16]
 800a542:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a546:	4619      	mov	r1, r3
 800a548:	693a      	ldr	r2, [r7, #16]
 800a54a:	2334      	movs	r3, #52	; 0x34
 800a54c:	fb01 f303 	mul.w	r3, r1, r3
 800a550:	4413      	add	r3, r2
 800a552:	339c      	adds	r3, #156	; 0x9c
 800a554:	781b      	ldrb	r3, [r3, #0]
 800a556:	2b06      	cmp	r3, #6
 800a558:	d00c      	beq.n	800a574 <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 800a55a:	693b      	ldr	r3, [r7, #16]
 800a55c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a560:	4619      	mov	r1, r3
 800a562:	693a      	ldr	r2, [r7, #16]
 800a564:	2334      	movs	r3, #52	; 0x34
 800a566:	fb01 f303 	mul.w	r3, r1, r3
 800a56a:	4413      	add	r3, r2
 800a56c:	339c      	adds	r3, #156	; 0x9c
 800a56e:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800a570:	2b02      	cmp	r3, #2
 800a572:	d117      	bne.n	800a5a4 <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800a580:	1ad3      	subs	r3, r2, r3
 800a582:	f242 720f 	movw	r2, #9999	; 0x270f
 800a586:	4293      	cmp	r3, r2
 800a588:	d80c      	bhi.n	800a5a4 <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800a58a:	693b      	ldr	r3, [r7, #16]
 800a58c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a590:	4619      	mov	r1, r3
 800a592:	693a      	ldr	r2, [r7, #16]
 800a594:	2334      	movs	r3, #52	; 0x34
 800a596:	fb01 f303 	mul.w	r3, r1, r3
 800a59a:	4413      	add	r3, r2
 800a59c:	3390      	adds	r3, #144	; 0x90
 800a59e:	2202      	movs	r2, #2
 800a5a0:	701a      	strb	r2, [r3, #0]
                  break;
 800a5a2:	e05f      	b.n	800a664 <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	693a      	ldr	r2, [r7, #16]
 800a5ae:	2334      	movs	r3, #52	; 0x34
 800a5b0:	fb01 f303 	mul.w	r3, r1, r3
 800a5b4:	4413      	add	r3, r2
 800a5b6:	3390      	adds	r3, #144	; 0x90
 800a5b8:	2201      	movs	r2, #1
 800a5ba:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	b29a      	uxth	r2, r3
 800a5c6:	693b      	ldr	r3, [r7, #16]
 800a5c8:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 800a5cc:	7bfb      	ldrb	r3, [r7, #15]
 800a5ce:	2b02      	cmp	r3, #2
 800a5d0:	d10c      	bne.n	800a5ec <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a5d8:	4619      	mov	r1, r3
 800a5da:	693a      	ldr	r2, [r7, #16]
 800a5dc:	2334      	movs	r3, #52	; 0x34
 800a5de:	fb01 f303 	mul.w	r3, r1, r3
 800a5e2:	4413      	add	r3, r2
 800a5e4:	3390      	adds	r3, #144	; 0x90
 800a5e6:	2208      	movs	r2, #8
 800a5e8:	701a      	strb	r2, [r3, #0]
            break;
 800a5ea:	e03a      	b.n	800a662 <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a5ec:	7bfb      	ldrb	r3, [r7, #15]
 800a5ee:	2b04      	cmp	r3, #4
 800a5f0:	d137      	bne.n	800a662 <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a5f8:	4619      	mov	r1, r3
 800a5fa:	693a      	ldr	r2, [r7, #16]
 800a5fc:	2334      	movs	r3, #52	; 0x34
 800a5fe:	fb01 f303 	mul.w	r3, r1, r3
 800a602:	4413      	add	r3, r2
 800a604:	3390      	adds	r3, #144	; 0x90
 800a606:	2201      	movs	r2, #1
 800a608:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800a60a:	693b      	ldr	r3, [r7, #16]
 800a60c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a610:	4619      	mov	r1, r3
 800a612:	693a      	ldr	r2, [r7, #16]
 800a614:	2334      	movs	r3, #52	; 0x34
 800a616:	fb01 f303 	mul.w	r3, r1, r3
 800a61a:	4413      	add	r3, r2
 800a61c:	3391      	adds	r3, #145	; 0x91
 800a61e:	2202      	movs	r2, #2
 800a620:	701a      	strb	r2, [r3, #0]
            break;
 800a622:	e01e      	b.n	800a662 <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 800a624:	693b      	ldr	r3, [r7, #16]
 800a626:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800a62a:	3301      	adds	r3, #1
 800a62c:	b29a      	uxth	r2, r3
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 800a634:	e016      	b.n	800a664 <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	2200      	movs	r2, #0
 800a63a:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 800a63e:	693b      	ldr	r3, [r7, #16]
 800a640:	2201      	movs	r2, #1
 800a642:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a64a:	2102      	movs	r1, #2
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	4798      	blx	r3
      break;
 800a650:	e00c      	b.n	800a66c <USBH_MSC_Process+0x514>
            break;
 800a652:	bf00      	nop
 800a654:	e00a      	b.n	800a66c <USBH_MSC_Process+0x514>
            break;
 800a656:	bf00      	nop
 800a658:	e008      	b.n	800a66c <USBH_MSC_Process+0x514>
            break;
 800a65a:	bf00      	nop
 800a65c:	e006      	b.n	800a66c <USBH_MSC_Process+0x514>
            break;
 800a65e:	bf00      	nop
 800a660:	e004      	b.n	800a66c <USBH_MSC_Process+0x514>
            break;
 800a662:	bf00      	nop
      break;
 800a664:	e002      	b.n	800a66c <USBH_MSC_Process+0x514>
      error = USBH_OK;
 800a666:	2300      	movs	r3, #0
 800a668:	75fb      	strb	r3, [r7, #23]
      break;
 800a66a:	bf00      	nop
  }
  return error;
 800a66c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a66e:	4618      	mov	r0, r3
 800a670:	3718      	adds	r7, #24
 800a672:	46bd      	mov	sp, r7
 800a674:	bd80      	pop	{r7, pc}
 800a676:	bf00      	nop

0800a678 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800a678:	b480      	push	{r7}
 800a67a:	b083      	sub	sp, #12
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800a680:	2300      	movs	r3, #0
}
 800a682:	4618      	mov	r0, r3
 800a684:	370c      	adds	r7, #12
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr

0800a68e <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800a68e:	b580      	push	{r7, lr}
 800a690:	b088      	sub	sp, #32
 800a692:	af02      	add	r7, sp, #8
 800a694:	6078      	str	r0, [r7, #4]
 800a696:	460b      	mov	r3, r1
 800a698:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a6a0:	69db      	ldr	r3, [r3, #28]
 800a6a2:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800a6ac:	78fb      	ldrb	r3, [r7, #3]
 800a6ae:	693a      	ldr	r2, [r7, #16]
 800a6b0:	2134      	movs	r1, #52	; 0x34
 800a6b2:	fb01 f303 	mul.w	r3, r1, r3
 800a6b6:	4413      	add	r3, r2
 800a6b8:	3390      	adds	r3, #144	; 0x90
 800a6ba:	781b      	ldrb	r3, [r3, #0]
 800a6bc:	2b07      	cmp	r3, #7
 800a6be:	d03c      	beq.n	800a73a <USBH_MSC_RdWrProcess+0xac>
 800a6c0:	2b07      	cmp	r3, #7
 800a6c2:	f300 80a7 	bgt.w	800a814 <USBH_MSC_RdWrProcess+0x186>
 800a6c6:	2b05      	cmp	r3, #5
 800a6c8:	d06c      	beq.n	800a7a4 <USBH_MSC_RdWrProcess+0x116>
 800a6ca:	2b06      	cmp	r3, #6
 800a6cc:	f040 80a2 	bne.w	800a814 <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 800a6d0:	78f9      	ldrb	r1, [r7, #3]
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	9300      	str	r3, [sp, #0]
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	2200      	movs	r2, #0
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f000 fea5 	bl	800b42a <USBH_MSC_SCSI_Read>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800a6e4:	7bfb      	ldrb	r3, [r7, #15]
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d10b      	bne.n	800a702 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800a6ea:	78fb      	ldrb	r3, [r7, #3]
 800a6ec:	693a      	ldr	r2, [r7, #16]
 800a6ee:	2134      	movs	r1, #52	; 0x34
 800a6f0:	fb01 f303 	mul.w	r3, r1, r3
 800a6f4:	4413      	add	r3, r2
 800a6f6:	3390      	adds	r3, #144	; 0x90
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a700:	e08a      	b.n	800a818 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 800a702:	7bfb      	ldrb	r3, [r7, #15]
 800a704:	2b02      	cmp	r3, #2
 800a706:	d109      	bne.n	800a71c <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800a708:	78fb      	ldrb	r3, [r7, #3]
 800a70a:	693a      	ldr	r2, [r7, #16]
 800a70c:	2134      	movs	r1, #52	; 0x34
 800a70e:	fb01 f303 	mul.w	r3, r1, r3
 800a712:	4413      	add	r3, r2
 800a714:	3390      	adds	r3, #144	; 0x90
 800a716:	2205      	movs	r2, #5
 800a718:	701a      	strb	r2, [r3, #0]
      break;
 800a71a:	e07d      	b.n	800a818 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a71c:	7bfb      	ldrb	r3, [r7, #15]
 800a71e:	2b04      	cmp	r3, #4
 800a720:	d17a      	bne.n	800a818 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800a722:	78fb      	ldrb	r3, [r7, #3]
 800a724:	693a      	ldr	r2, [r7, #16]
 800a726:	2134      	movs	r1, #52	; 0x34
 800a728:	fb01 f303 	mul.w	r3, r1, r3
 800a72c:	4413      	add	r3, r2
 800a72e:	3390      	adds	r3, #144	; 0x90
 800a730:	2208      	movs	r2, #8
 800a732:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800a734:	2302      	movs	r3, #2
 800a736:	75fb      	strb	r3, [r7, #23]
      break;
 800a738:	e06e      	b.n	800a818 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 800a73a:	78f9      	ldrb	r1, [r7, #3]
 800a73c:	2300      	movs	r3, #0
 800a73e:	9300      	str	r3, [sp, #0]
 800a740:	2300      	movs	r3, #0
 800a742:	2200      	movs	r2, #0
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f000 fe05 	bl	800b354 <USBH_MSC_SCSI_Write>
 800a74a:	4603      	mov	r3, r0
 800a74c:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800a74e:	7bfb      	ldrb	r3, [r7, #15]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d10b      	bne.n	800a76c <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800a754:	78fb      	ldrb	r3, [r7, #3]
 800a756:	693a      	ldr	r2, [r7, #16]
 800a758:	2134      	movs	r1, #52	; 0x34
 800a75a:	fb01 f303 	mul.w	r3, r1, r3
 800a75e:	4413      	add	r3, r2
 800a760:	3390      	adds	r3, #144	; 0x90
 800a762:	2201      	movs	r2, #1
 800a764:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800a766:	2300      	movs	r3, #0
 800a768:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a76a:	e057      	b.n	800a81c <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 800a76c:	7bfb      	ldrb	r3, [r7, #15]
 800a76e:	2b02      	cmp	r3, #2
 800a770:	d109      	bne.n	800a786 <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800a772:	78fb      	ldrb	r3, [r7, #3]
 800a774:	693a      	ldr	r2, [r7, #16]
 800a776:	2134      	movs	r1, #52	; 0x34
 800a778:	fb01 f303 	mul.w	r3, r1, r3
 800a77c:	4413      	add	r3, r2
 800a77e:	3390      	adds	r3, #144	; 0x90
 800a780:	2205      	movs	r2, #5
 800a782:	701a      	strb	r2, [r3, #0]
      break;
 800a784:	e04a      	b.n	800a81c <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a786:	7bfb      	ldrb	r3, [r7, #15]
 800a788:	2b04      	cmp	r3, #4
 800a78a:	d147      	bne.n	800a81c <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800a78c:	78fb      	ldrb	r3, [r7, #3]
 800a78e:	693a      	ldr	r2, [r7, #16]
 800a790:	2134      	movs	r1, #52	; 0x34
 800a792:	fb01 f303 	mul.w	r3, r1, r3
 800a796:	4413      	add	r3, r2
 800a798:	3390      	adds	r3, #144	; 0x90
 800a79a:	2208      	movs	r2, #8
 800a79c:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800a79e:	2302      	movs	r3, #2
 800a7a0:	75fb      	strb	r3, [r7, #23]
      break;
 800a7a2:	e03b      	b.n	800a81c <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800a7a4:	78fb      	ldrb	r3, [r7, #3]
 800a7a6:	2234      	movs	r2, #52	; 0x34
 800a7a8:	fb02 f303 	mul.w	r3, r2, r3
 800a7ac:	3398      	adds	r3, #152	; 0x98
 800a7ae:	693a      	ldr	r2, [r7, #16]
 800a7b0:	4413      	add	r3, r2
 800a7b2:	1d1a      	adds	r2, r3, #4
 800a7b4:	78fb      	ldrb	r3, [r7, #3]
 800a7b6:	4619      	mov	r1, r3
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f000 fd52 	bl	800b262 <USBH_MSC_SCSI_RequestSense>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 800a7c2:	7bfb      	ldrb	r3, [r7, #15]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d113      	bne.n	800a7f0 <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800a7c8:	78fb      	ldrb	r3, [r7, #3]
 800a7ca:	693a      	ldr	r2, [r7, #16]
 800a7cc:	2134      	movs	r1, #52	; 0x34
 800a7ce:	fb01 f303 	mul.w	r3, r1, r3
 800a7d2:	4413      	add	r3, r2
 800a7d4:	3390      	adds	r3, #144	; 0x90
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 800a7da:	78fb      	ldrb	r3, [r7, #3]
 800a7dc:	693a      	ldr	r2, [r7, #16]
 800a7de:	2134      	movs	r1, #52	; 0x34
 800a7e0:	fb01 f303 	mul.w	r3, r1, r3
 800a7e4:	4413      	add	r3, r2
 800a7e6:	3391      	adds	r3, #145	; 0x91
 800a7e8:	2202      	movs	r2, #2
 800a7ea:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 800a7ec:	2302      	movs	r3, #2
 800a7ee:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 800a7f0:	7bfb      	ldrb	r3, [r7, #15]
 800a7f2:	2b02      	cmp	r3, #2
 800a7f4:	d014      	beq.n	800a820 <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 800a7f6:	7bfb      	ldrb	r3, [r7, #15]
 800a7f8:	2b04      	cmp	r3, #4
 800a7fa:	d111      	bne.n	800a820 <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800a7fc:	78fb      	ldrb	r3, [r7, #3]
 800a7fe:	693a      	ldr	r2, [r7, #16]
 800a800:	2134      	movs	r1, #52	; 0x34
 800a802:	fb01 f303 	mul.w	r3, r1, r3
 800a806:	4413      	add	r3, r2
 800a808:	3390      	adds	r3, #144	; 0x90
 800a80a:	2208      	movs	r2, #8
 800a80c:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 800a80e:	2302      	movs	r3, #2
 800a810:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a812:	e005      	b.n	800a820 <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 800a814:	bf00      	nop
 800a816:	e004      	b.n	800a822 <USBH_MSC_RdWrProcess+0x194>
      break;
 800a818:	bf00      	nop
 800a81a:	e002      	b.n	800a822 <USBH_MSC_RdWrProcess+0x194>
      break;
 800a81c:	bf00      	nop
 800a81e:	e000      	b.n	800a822 <USBH_MSC_RdWrProcess+0x194>
      break;
 800a820:	bf00      	nop

  }
  return error;
 800a822:	7dfb      	ldrb	r3, [r7, #23]
}
 800a824:	4618      	mov	r0, r3
 800a826:	3718      	adds	r7, #24
 800a828:	46bd      	mov	sp, r7
 800a82a:	bd80      	pop	{r7, pc}

0800a82c <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800a82c:	b480      	push	{r7}
 800a82e:	b085      	sub	sp, #20
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
 800a834:	460b      	mov	r3, r1
 800a836:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a83e:	69db      	ldr	r3, [r3, #28]
 800a840:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	781b      	ldrb	r3, [r3, #0]
 800a846:	b2db      	uxtb	r3, r3
 800a848:	2b0b      	cmp	r3, #11
 800a84a:	d10c      	bne.n	800a866 <USBH_MSC_UnitIsReady+0x3a>
 800a84c:	78fb      	ldrb	r3, [r7, #3]
 800a84e:	68ba      	ldr	r2, [r7, #8]
 800a850:	2134      	movs	r1, #52	; 0x34
 800a852:	fb01 f303 	mul.w	r3, r1, r3
 800a856:	4413      	add	r3, r2
 800a858:	3391      	adds	r3, #145	; 0x91
 800a85a:	781b      	ldrb	r3, [r3, #0]
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d102      	bne.n	800a866 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800a860:	2301      	movs	r3, #1
 800a862:	73fb      	strb	r3, [r7, #15]
 800a864:	e001      	b.n	800a86a <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800a866:	2300      	movs	r3, #0
 800a868:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800a86a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a86c:	4618      	mov	r0, r3
 800a86e:	3714      	adds	r7, #20
 800a870:	46bd      	mov	sp, r7
 800a872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a876:	4770      	bx	lr

0800a878 <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b086      	sub	sp, #24
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	60f8      	str	r0, [r7, #12]
 800a880:	460b      	mov	r3, r1
 800a882:	607a      	str	r2, [r7, #4]
 800a884:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a88c:	69db      	ldr	r3, [r3, #28]
 800a88e:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	781b      	ldrb	r3, [r3, #0]
 800a894:	b2db      	uxtb	r3, r3
 800a896:	2b0b      	cmp	r3, #11
 800a898:	d10d      	bne.n	800a8b6 <USBH_MSC_GetLUNInfo+0x3e>
  {
    (void)USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800a89a:	7afb      	ldrb	r3, [r7, #11]
 800a89c:	2234      	movs	r2, #52	; 0x34
 800a89e:	fb02 f303 	mul.w	r3, r2, r3
 800a8a2:	3390      	adds	r3, #144	; 0x90
 800a8a4:	697a      	ldr	r2, [r7, #20]
 800a8a6:	4413      	add	r3, r2
 800a8a8:	2234      	movs	r2, #52	; 0x34
 800a8aa:	4619      	mov	r1, r3
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	f002 fe51 	bl	800d554 <memcpy>
    return USBH_OK;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	e000      	b.n	800a8b8 <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800a8b6:	2302      	movs	r3, #2
  }
}
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	3718      	adds	r7, #24
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bd80      	pop	{r7, pc}

0800a8c0 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b088      	sub	sp, #32
 800a8c4:	af02      	add	r7, sp, #8
 800a8c6:	60f8      	str	r0, [r7, #12]
 800a8c8:	607a      	str	r2, [r7, #4]
 800a8ca:	603b      	str	r3, [r7, #0]
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a8d6:	69db      	ldr	r3, [r3, #28]
 800a8d8:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a8e0:	b2db      	uxtb	r3, r3
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d00e      	beq.n	800a904 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	781b      	ldrb	r3, [r3, #0]
 800a8ea:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800a8ec:	2b0b      	cmp	r3, #11
 800a8ee:	d109      	bne.n	800a904 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800a8f0:	7afb      	ldrb	r3, [r7, #11]
 800a8f2:	697a      	ldr	r2, [r7, #20]
 800a8f4:	2134      	movs	r1, #52	; 0x34
 800a8f6:	fb01 f303 	mul.w	r3, r1, r3
 800a8fa:	4413      	add	r3, r2
 800a8fc:	3390      	adds	r3, #144	; 0x90
 800a8fe:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800a900:	2b01      	cmp	r3, #1
 800a902:	d001      	beq.n	800a908 <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800a904:	2302      	movs	r3, #2
 800a906:	e040      	b.n	800a98a <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800a908:	697b      	ldr	r3, [r7, #20]
 800a90a:	2206      	movs	r2, #6
 800a90c:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800a90e:	7afb      	ldrb	r3, [r7, #11]
 800a910:	697a      	ldr	r2, [r7, #20]
 800a912:	2134      	movs	r1, #52	; 0x34
 800a914:	fb01 f303 	mul.w	r3, r1, r3
 800a918:	4413      	add	r3, r2
 800a91a:	3390      	adds	r3, #144	; 0x90
 800a91c:	2206      	movs	r2, #6
 800a91e:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800a920:	7afb      	ldrb	r3, [r7, #11]
 800a922:	b29a      	uxth	r2, r3
 800a924:	697b      	ldr	r3, [r7, #20]
 800a926:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800a92a:	7af9      	ldrb	r1, [r7, #11]
 800a92c:	6a3b      	ldr	r3, [r7, #32]
 800a92e:	9300      	str	r3, [sp, #0]
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	687a      	ldr	r2, [r7, #4]
 800a934:	68f8      	ldr	r0, [r7, #12]
 800a936:	f000 fd78 	bl	800b42a <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a940:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a942:	e016      	b.n	800a972 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	1ad2      	subs	r2, r2, r3
 800a94e:	6a3b      	ldr	r3, [r7, #32]
 800a950:	f242 7110 	movw	r1, #10000	; 0x2710
 800a954:	fb01 f303 	mul.w	r3, r1, r3
 800a958:	429a      	cmp	r2, r3
 800a95a:	d805      	bhi.n	800a968 <USBH_MSC_Read+0xa8>
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a962:	b2db      	uxtb	r3, r3
 800a964:	2b00      	cmp	r3, #0
 800a966:	d104      	bne.n	800a972 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800a968:	697b      	ldr	r3, [r7, #20]
 800a96a:	2201      	movs	r2, #1
 800a96c:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800a96e:	2302      	movs	r3, #2
 800a970:	e00b      	b.n	800a98a <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800a972:	7afb      	ldrb	r3, [r7, #11]
 800a974:	4619      	mov	r1, r3
 800a976:	68f8      	ldr	r0, [r7, #12]
 800a978:	f7ff fe89 	bl	800a68e <USBH_MSC_RdWrProcess>
 800a97c:	4603      	mov	r3, r0
 800a97e:	2b01      	cmp	r3, #1
 800a980:	d0e0      	beq.n	800a944 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800a982:	697b      	ldr	r3, [r7, #20]
 800a984:	2201      	movs	r2, #1
 800a986:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800a988:	2300      	movs	r3, #0
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3718      	adds	r7, #24
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b088      	sub	sp, #32
 800a996:	af02      	add	r7, sp, #8
 800a998:	60f8      	str	r0, [r7, #12]
 800a99a:	607a      	str	r2, [r7, #4]
 800a99c:	603b      	str	r3, [r7, #0]
 800a99e:	460b      	mov	r3, r1
 800a9a0:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a9a8:	69db      	ldr	r3, [r3, #28]
 800a9aa:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d00e      	beq.n	800a9d6 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	781b      	ldrb	r3, [r3, #0]
 800a9bc:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800a9be:	2b0b      	cmp	r3, #11
 800a9c0:	d109      	bne.n	800a9d6 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800a9c2:	7afb      	ldrb	r3, [r7, #11]
 800a9c4:	697a      	ldr	r2, [r7, #20]
 800a9c6:	2134      	movs	r1, #52	; 0x34
 800a9c8:	fb01 f303 	mul.w	r3, r1, r3
 800a9cc:	4413      	add	r3, r2
 800a9ce:	3390      	adds	r3, #144	; 0x90
 800a9d0:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800a9d2:	2b01      	cmp	r3, #1
 800a9d4:	d001      	beq.n	800a9da <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800a9d6:	2302      	movs	r3, #2
 800a9d8:	e040      	b.n	800aa5c <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800a9da:	697b      	ldr	r3, [r7, #20]
 800a9dc:	2207      	movs	r2, #7
 800a9de:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800a9e0:	7afb      	ldrb	r3, [r7, #11]
 800a9e2:	697a      	ldr	r2, [r7, #20]
 800a9e4:	2134      	movs	r1, #52	; 0x34
 800a9e6:	fb01 f303 	mul.w	r3, r1, r3
 800a9ea:	4413      	add	r3, r2
 800a9ec:	3390      	adds	r3, #144	; 0x90
 800a9ee:	2207      	movs	r2, #7
 800a9f0:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800a9f2:	7afb      	ldrb	r3, [r7, #11]
 800a9f4:	b29a      	uxth	r2, r3
 800a9f6:	697b      	ldr	r3, [r7, #20]
 800a9f8:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  (void)USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800a9fc:	7af9      	ldrb	r1, [r7, #11]
 800a9fe:	6a3b      	ldr	r3, [r7, #32]
 800aa00:	9300      	str	r3, [sp, #0]
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	687a      	ldr	r2, [r7, #4]
 800aa06:	68f8      	ldr	r0, [r7, #12]
 800aa08:	f000 fca4 	bl	800b354 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800aa12:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800aa14:	e016      	b.n	800aa44 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	f8d3 23c4 	ldr.w	r2, [r3, #964]	; 0x3c4
 800aa1c:	693b      	ldr	r3, [r7, #16]
 800aa1e:	1ad2      	subs	r2, r2, r3
 800aa20:	6a3b      	ldr	r3, [r7, #32]
 800aa22:	f242 7110 	movw	r1, #10000	; 0x2710
 800aa26:	fb01 f303 	mul.w	r3, r1, r3
 800aa2a:	429a      	cmp	r2, r3
 800aa2c:	d805      	bhi.n	800aa3a <USBH_MSC_Write+0xa8>
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800aa34:	b2db      	uxtb	r3, r3
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d104      	bne.n	800aa44 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800aa3a:	697b      	ldr	r3, [r7, #20]
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800aa40:	2302      	movs	r3, #2
 800aa42:	e00b      	b.n	800aa5c <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800aa44:	7afb      	ldrb	r3, [r7, #11]
 800aa46:	4619      	mov	r1, r3
 800aa48:	68f8      	ldr	r0, [r7, #12]
 800aa4a:	f7ff fe20 	bl	800a68e <USBH_MSC_RdWrProcess>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	2b01      	cmp	r3, #1
 800aa52:	d0e0      	beq.n	800aa16 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	2201      	movs	r2, #1
 800aa58:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800aa5a:	2300      	movs	r3, #0
}
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	3718      	adds	r7, #24
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}

0800aa64 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b082      	sub	sp, #8
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2221      	movs	r2, #33	; 0x21
 800aa70:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	22ff      	movs	r2, #255	; 0xff
 800aa76:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2200      	movs	r2, #0
 800aa82:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2200      	movs	r2, #0
 800aa88:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, NULL, 0U);
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f001 fea4 	bl	800c7dc <USBH_CtlReq>
 800aa94:	4603      	mov	r3, r0
}
 800aa96:	4618      	mov	r0, r3
 800aa98:	3708      	adds	r7, #8
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bd80      	pop	{r7, pc}

0800aa9e <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800aa9e:	b580      	push	{r7, lr}
 800aaa0:	b082      	sub	sp, #8
 800aaa2:	af00      	add	r7, sp, #0
 800aaa4:	6078      	str	r0, [r7, #4]
 800aaa6:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	22a1      	movs	r2, #161	; 0xa1
 800aaac:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	22fe      	movs	r2, #254	; 0xfe
 800aab2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2200      	movs	r2, #0
 800aab8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2200      	movs	r2, #0
 800aabe:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2201      	movs	r2, #1
 800aac4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800aac6:	2201      	movs	r2, #1
 800aac8:	6839      	ldr	r1, [r7, #0]
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f001 fe86 	bl	800c7dc <USBH_CtlReq>
 800aad0:	4603      	mov	r3, r0
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3708      	adds	r7, #8
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}
	...

0800aadc <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800aadc:	b480      	push	{r7}
 800aade:	b085      	sub	sp, #20
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aaea:	69db      	ldr	r3, [r3, #28]
 800aaec:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	4a09      	ldr	r2, [pc, #36]	; (800ab18 <USBH_MSC_BOT_Init+0x3c>)
 800aaf2:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	4a09      	ldr	r2, [pc, #36]	; (800ab1c <USBH_MSC_BOT_Init+0x40>)
 800aaf8:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	2201      	movs	r2, #1
 800aafe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	2201      	movs	r2, #1
 800ab06:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800ab0a:	2300      	movs	r3, #0
}
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	3714      	adds	r7, #20
 800ab10:	46bd      	mov	sp, r7
 800ab12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab16:	4770      	bx	lr
 800ab18:	43425355 	.word	0x43425355
 800ab1c:	20304050 	.word	0x20304050

0800ab20 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b088      	sub	sp, #32
 800ab24:	af02      	add	r7, sp, #8
 800ab26:	6078      	str	r0, [r7, #4]
 800ab28:	460b      	mov	r3, r1
 800ab2a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800ab30:	2301      	movs	r3, #1
 800ab32:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800ab34:	2301      	movs	r3, #1
 800ab36:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ab42:	69db      	ldr	r3, [r3, #28]
 800ab44:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800ab46:	2300      	movs	r3, #0
 800ab48:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ab50:	3b01      	subs	r3, #1
 800ab52:	2b0a      	cmp	r3, #10
 800ab54:	f200 819e 	bhi.w	800ae94 <USBH_MSC_BOT_Process+0x374>
 800ab58:	a201      	add	r2, pc, #4	; (adr r2, 800ab60 <USBH_MSC_BOT_Process+0x40>)
 800ab5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab5e:	bf00      	nop
 800ab60:	0800ab8d 	.word	0x0800ab8d
 800ab64:	0800abb5 	.word	0x0800abb5
 800ab68:	0800ac1f 	.word	0x0800ac1f
 800ab6c:	0800ac3d 	.word	0x0800ac3d
 800ab70:	0800acc1 	.word	0x0800acc1
 800ab74:	0800ace3 	.word	0x0800ace3
 800ab78:	0800ad7b 	.word	0x0800ad7b
 800ab7c:	0800ad97 	.word	0x0800ad97
 800ab80:	0800ade9 	.word	0x0800ade9
 800ab84:	0800ae19 	.word	0x0800ae19
 800ab88:	0800ae7b 	.word	0x0800ae7b
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 800ab8c:	693b      	ldr	r3, [r7, #16]
 800ab8e:	78fa      	ldrb	r2, [r7, #3]
 800ab90:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800ab94:	693b      	ldr	r3, [r7, #16]
 800ab96:	2202      	movs	r2, #2
 800ab98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 800ab9c:	693b      	ldr	r3, [r7, #16]
 800ab9e:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	795b      	ldrb	r3, [r3, #5]
 800aba6:	2201      	movs	r2, #1
 800aba8:	9200      	str	r2, [sp, #0]
 800abaa:	221f      	movs	r2, #31
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	f002 f824 	bl	800cbfa <USBH_BulkSendData>
                              BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 800abb2:	e17e      	b.n	800aeb2 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800abb4:	693b      	ldr	r3, [r7, #16]
 800abb6:	795b      	ldrb	r3, [r3, #5]
 800abb8:	4619      	mov	r1, r3
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f002 fbae 	bl	800d31c <USBH_LL_GetURBState>
 800abc0:	4603      	mov	r3, r0
 800abc2:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800abc4:	7d3b      	ldrb	r3, [r7, #20]
 800abc6:	2b01      	cmp	r3, #1
 800abc8:	d118      	bne.n	800abfc <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800abca:	693b      	ldr	r3, [r7, #16]
 800abcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d00f      	beq.n	800abf2 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800abd2:	693b      	ldr	r3, [r7, #16]
 800abd4:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800abd8:	b25b      	sxtb	r3, r3
 800abda:	2b00      	cmp	r3, #0
 800abdc:	da04      	bge.n	800abe8 <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	2203      	movs	r2, #3
 800abe2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800abe6:	e157      	b.n	800ae98 <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 800abe8:	693b      	ldr	r3, [r7, #16]
 800abea:	2205      	movs	r2, #5
 800abec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800abf0:	e152      	b.n	800ae98 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800abf2:	693b      	ldr	r3, [r7, #16]
 800abf4:	2207      	movs	r2, #7
 800abf6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800abfa:	e14d      	b.n	800ae98 <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 800abfc:	7d3b      	ldrb	r3, [r7, #20]
 800abfe:	2b02      	cmp	r3, #2
 800ac00:	d104      	bne.n	800ac0c <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	2201      	movs	r2, #1
 800ac06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ac0a:	e145      	b.n	800ae98 <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 800ac0c:	7d3b      	ldrb	r3, [r7, #20]
 800ac0e:	2b05      	cmp	r3, #5
 800ac10:	f040 8142 	bne.w	800ae98 <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	220a      	movs	r2, #10
 800ac18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ac1c:	e13c      	b.n	800ae98 <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ac24:	693b      	ldr	r3, [r7, #16]
 800ac26:	895a      	ldrh	r2, [r3, #10]
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	791b      	ldrb	r3, [r3, #4]
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f002 f809 	bl	800cc44 <USBH_BulkReceiveData>
                                 MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800ac32:	693b      	ldr	r3, [r7, #16]
 800ac34:	2204      	movs	r2, #4
 800ac36:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 800ac3a:	e13a      	b.n	800aeb2 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800ac3c:	693b      	ldr	r3, [r7, #16]
 800ac3e:	791b      	ldrb	r3, [r3, #4]
 800ac40:	4619      	mov	r1, r3
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f002 fb6a 	bl	800d31c <USBH_LL_GetURBState>
 800ac48:	4603      	mov	r3, r0
 800ac4a:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800ac4c:	7d3b      	ldrb	r3, [r7, #20]
 800ac4e:	2b01      	cmp	r3, #1
 800ac50:	d12d      	bne.n	800acae <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800ac52:	693b      	ldr	r3, [r7, #16]
 800ac54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac56:	693a      	ldr	r2, [r7, #16]
 800ac58:	8952      	ldrh	r2, [r2, #10]
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d910      	bls.n	800ac80 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800ac5e:	693b      	ldr	r3, [r7, #16]
 800ac60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ac64:	693a      	ldr	r2, [r7, #16]
 800ac66:	8952      	ldrh	r2, [r2, #10]
 800ac68:	441a      	add	r2, r3
 800ac6a:	693b      	ldr	r3, [r7, #16]
 800ac6c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800ac70:	693b      	ldr	r3, [r7, #16]
 800ac72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac74:	693a      	ldr	r2, [r7, #16]
 800ac76:	8952      	ldrh	r2, [r2, #10]
 800ac78:	1a9a      	subs	r2, r3, r2
 800ac7a:	693b      	ldr	r3, [r7, #16]
 800ac7c:	65da      	str	r2, [r3, #92]	; 0x5c
 800ac7e:	e002      	b.n	800ac86 <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800ac80:	693b      	ldr	r3, [r7, #16]
 800ac82:	2200      	movs	r2, #0
 800ac84:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d00a      	beq.n	800aca4 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 800ac8e:	693b      	ldr	r3, [r7, #16]
 800ac90:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	895a      	ldrh	r2, [r3, #10]
 800ac98:	693b      	ldr	r3, [r7, #16]
 800ac9a:	791b      	ldrb	r3, [r3, #4]
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f001 ffd1 	bl	800cc44 <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 800aca2:	e0fb      	b.n	800ae9c <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	2207      	movs	r2, #7
 800aca8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800acac:	e0f6      	b.n	800ae9c <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 800acae:	7d3b      	ldrb	r3, [r7, #20]
 800acb0:	2b05      	cmp	r3, #5
 800acb2:	f040 80f3 	bne.w	800ae9c <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800acb6:	693b      	ldr	r3, [r7, #16]
 800acb8:	2209      	movs	r2, #9
 800acba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800acbe:	e0ed      	b.n	800ae9c <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800acc0:	693b      	ldr	r3, [r7, #16]
 800acc2:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800acc6:	693b      	ldr	r3, [r7, #16]
 800acc8:	891a      	ldrh	r2, [r3, #8]
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	795b      	ldrb	r3, [r3, #5]
 800acce:	2001      	movs	r0, #1
 800acd0:	9000      	str	r0, [sp, #0]
 800acd2:	6878      	ldr	r0, [r7, #4]
 800acd4:	f001 ff91 	bl	800cbfa <USBH_BulkSendData>
                              MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800acd8:	693b      	ldr	r3, [r7, #16]
 800acda:	2206      	movs	r2, #6
 800acdc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ace0:	e0e7      	b.n	800aeb2 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800ace2:	693b      	ldr	r3, [r7, #16]
 800ace4:	795b      	ldrb	r3, [r3, #5]
 800ace6:	4619      	mov	r1, r3
 800ace8:	6878      	ldr	r0, [r7, #4]
 800acea:	f002 fb17 	bl	800d31c <USBH_LL_GetURBState>
 800acee:	4603      	mov	r3, r0
 800acf0:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 800acf2:	7d3b      	ldrb	r3, [r7, #20]
 800acf4:	2b01      	cmp	r3, #1
 800acf6:	d12f      	bne.n	800ad58 <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800acf8:	693b      	ldr	r3, [r7, #16]
 800acfa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800acfc:	693a      	ldr	r2, [r7, #16]
 800acfe:	8912      	ldrh	r2, [r2, #8]
 800ad00:	4293      	cmp	r3, r2
 800ad02:	d910      	bls.n	800ad26 <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ad0a:	693a      	ldr	r2, [r7, #16]
 800ad0c:	8912      	ldrh	r2, [r2, #8]
 800ad0e:	441a      	add	r2, r3
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ad1a:	693a      	ldr	r2, [r7, #16]
 800ad1c:	8912      	ldrh	r2, [r2, #8]
 800ad1e:	1a9a      	subs	r2, r3, r2
 800ad20:	693b      	ldr	r3, [r7, #16]
 800ad22:	65da      	str	r2, [r3, #92]	; 0x5c
 800ad24:	e002      	b.n	800ad2c <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800ad26:	693b      	ldr	r3, [r7, #16]
 800ad28:	2200      	movs	r2, #0
 800ad2a:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d00c      	beq.n	800ad4e <USBH_MSC_BOT_Process+0x22e>
        {
          (void)USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 800ad34:	693b      	ldr	r3, [r7, #16]
 800ad36:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	891a      	ldrh	r2, [r3, #8]
 800ad3e:	693b      	ldr	r3, [r7, #16]
 800ad40:	795b      	ldrb	r3, [r3, #5]
 800ad42:	2001      	movs	r0, #1
 800ad44:	9000      	str	r0, [sp, #0]
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f001 ff57 	bl	800cbfa <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 800ad4c:	e0a8      	b.n	800aea0 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800ad4e:	693b      	ldr	r3, [r7, #16]
 800ad50:	2207      	movs	r2, #7
 800ad52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ad56:	e0a3      	b.n	800aea0 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ad58:	7d3b      	ldrb	r3, [r7, #20]
 800ad5a:	2b02      	cmp	r3, #2
 800ad5c:	d104      	bne.n	800ad68 <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	2205      	movs	r2, #5
 800ad62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ad66:	e09b      	b.n	800aea0 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 800ad68:	7d3b      	ldrb	r3, [r7, #20]
 800ad6a:	2b05      	cmp	r3, #5
 800ad6c:	f040 8098 	bne.w	800aea0 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	220a      	movs	r2, #10
 800ad74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ad78:	e092      	b.n	800aea0 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      (void)USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 800ad7a:	693b      	ldr	r3, [r7, #16]
 800ad7c:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800ad80:	693b      	ldr	r3, [r7, #16]
 800ad82:	791b      	ldrb	r3, [r3, #4]
 800ad84:	220d      	movs	r2, #13
 800ad86:	6878      	ldr	r0, [r7, #4]
 800ad88:	f001 ff5c 	bl	800cc44 <USBH_BulkReceiveData>
                                 BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	2208      	movs	r2, #8
 800ad90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ad94:	e08d      	b.n	800aeb2 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	791b      	ldrb	r3, [r3, #4]
 800ad9a:	4619      	mov	r1, r3
 800ad9c:	6878      	ldr	r0, [r7, #4]
 800ad9e:	f002 fabd 	bl	800d31c <USBH_LL_GetURBState>
 800ada2:	4603      	mov	r3, r0
 800ada4:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 800ada6:	7d3b      	ldrb	r3, [r7, #20]
 800ada8:	2b01      	cmp	r3, #1
 800adaa:	d115      	bne.n	800add8 <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	2201      	movs	r2, #1
 800adb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800adb4:	693b      	ldr	r3, [r7, #16]
 800adb6:	2201      	movs	r2, #1
 800adb8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	f000 f8a9 	bl	800af14 <USBH_MSC_DecodeCSW>
 800adc2:	4603      	mov	r3, r0
 800adc4:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 800adc6:	7d7b      	ldrb	r3, [r7, #21]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d102      	bne.n	800add2 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 800adcc:	2300      	movs	r3, #0
 800adce:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 800add0:	e068      	b.n	800aea4 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 800add2:	2302      	movs	r3, #2
 800add4:	75fb      	strb	r3, [r7, #23]
      break;
 800add6:	e065      	b.n	800aea4 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 800add8:	7d3b      	ldrb	r3, [r7, #20]
 800adda:	2b05      	cmp	r3, #5
 800addc:	d162      	bne.n	800aea4 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800adde:	693b      	ldr	r3, [r7, #16]
 800ade0:	2209      	movs	r2, #9
 800ade2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ade6:	e05d      	b.n	800aea4 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800ade8:	78fb      	ldrb	r3, [r7, #3]
 800adea:	2200      	movs	r2, #0
 800adec:	4619      	mov	r1, r3
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	f000 f864 	bl	800aebc <USBH_MSC_BOT_Abort>
 800adf4:	4603      	mov	r3, r0
 800adf6:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800adf8:	7dbb      	ldrb	r3, [r7, #22]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d104      	bne.n	800ae08 <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	2207      	movs	r2, #7
 800ae02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 800ae06:	e04f      	b.n	800aea8 <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 800ae08:	7dbb      	ldrb	r3, [r7, #22]
 800ae0a:	2b04      	cmp	r3, #4
 800ae0c:	d14c      	bne.n	800aea8 <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	220b      	movs	r2, #11
 800ae12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ae16:	e047      	b.n	800aea8 <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800ae18:	78fb      	ldrb	r3, [r7, #3]
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	4619      	mov	r1, r3
 800ae1e:	6878      	ldr	r0, [r7, #4]
 800ae20:	f000 f84c 	bl	800aebc <USBH_MSC_BOT_Abort>
 800ae24:	4603      	mov	r3, r0
 800ae26:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 800ae28:	7dbb      	ldrb	r3, [r7, #22]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d11d      	bne.n	800ae6a <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	795b      	ldrb	r3, [r3, #5]
 800ae32:	4619      	mov	r1, r3
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f002 facb 	bl	800d3d0 <USBH_LL_GetToggle>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	73fb      	strb	r3, [r7, #15]
        (void)USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800ae3e:	693b      	ldr	r3, [r7, #16]
 800ae40:	7959      	ldrb	r1, [r3, #5]
 800ae42:	7bfb      	ldrb	r3, [r7, #15]
 800ae44:	f1c3 0301 	rsb	r3, r3, #1
 800ae48:	b2db      	uxtb	r3, r3
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f002 fa8f 	bl	800d370 <USBH_LL_SetToggle>
        (void)USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800ae52:	693b      	ldr	r3, [r7, #16]
 800ae54:	791b      	ldrb	r3, [r3, #4]
 800ae56:	2200      	movs	r2, #0
 800ae58:	4619      	mov	r1, r3
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f002 fa88 	bl	800d370 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 800ae60:	693b      	ldr	r3, [r7, #16]
 800ae62:	2209      	movs	r2, #9
 800ae64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 800ae68:	e020      	b.n	800aeac <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 800ae6a:	7dbb      	ldrb	r3, [r7, #22]
 800ae6c:	2b04      	cmp	r3, #4
 800ae6e:	d11d      	bne.n	800aeac <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	220b      	movs	r2, #11
 800ae74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 800ae78:	e018      	b.n	800aeac <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f7ff fdf2 	bl	800aa64 <USBH_MSC_BOT_REQ_Reset>
 800ae80:	4603      	mov	r3, r0
 800ae82:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 800ae84:	7dfb      	ldrb	r3, [r7, #23]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d112      	bne.n	800aeb0 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	2201      	movs	r2, #1
 800ae8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 800ae92:	e00d      	b.n	800aeb0 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 800ae94:	bf00      	nop
 800ae96:	e00c      	b.n	800aeb2 <USBH_MSC_BOT_Process+0x392>
      break;
 800ae98:	bf00      	nop
 800ae9a:	e00a      	b.n	800aeb2 <USBH_MSC_BOT_Process+0x392>
      break;
 800ae9c:	bf00      	nop
 800ae9e:	e008      	b.n	800aeb2 <USBH_MSC_BOT_Process+0x392>
      break;
 800aea0:	bf00      	nop
 800aea2:	e006      	b.n	800aeb2 <USBH_MSC_BOT_Process+0x392>
      break;
 800aea4:	bf00      	nop
 800aea6:	e004      	b.n	800aeb2 <USBH_MSC_BOT_Process+0x392>
      break;
 800aea8:	bf00      	nop
 800aeaa:	e002      	b.n	800aeb2 <USBH_MSC_BOT_Process+0x392>
      break;
 800aeac:	bf00      	nop
 800aeae:	e000      	b.n	800aeb2 <USBH_MSC_BOT_Process+0x392>
      break;
 800aeb0:	bf00      	nop
  }
  return status;
 800aeb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3718      	adds	r7, #24
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b084      	sub	sp, #16
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
 800aec4:	460b      	mov	r3, r1
 800aec6:	70fb      	strb	r3, [r7, #3]
 800aec8:	4613      	mov	r3, r2
 800aeca:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 800aecc:	2302      	movs	r3, #2
 800aece:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aed6:	69db      	ldr	r3, [r3, #28]
 800aed8:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800aeda:	78bb      	ldrb	r3, [r7, #2]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d002      	beq.n	800aee6 <USBH_MSC_BOT_Abort+0x2a>
 800aee0:	2b01      	cmp	r3, #1
 800aee2:	d009      	beq.n	800aef8 <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 800aee4:	e011      	b.n	800af0a <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	79db      	ldrb	r3, [r3, #7]
 800aeea:	4619      	mov	r1, r3
 800aeec:	6878      	ldr	r0, [r7, #4]
 800aeee:	f001 f9a8 	bl	800c242 <USBH_ClrFeature>
 800aef2:	4603      	mov	r3, r0
 800aef4:	73fb      	strb	r3, [r7, #15]
      break;
 800aef6:	e008      	b.n	800af0a <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	799b      	ldrb	r3, [r3, #6]
 800aefc:	4619      	mov	r1, r3
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f001 f99f 	bl	800c242 <USBH_ClrFeature>
 800af04:	4603      	mov	r3, r0
 800af06:	73fb      	strb	r3, [r7, #15]
      break;
 800af08:	bf00      	nop
  }
  return status;
 800af0a:	7bfb      	ldrb	r3, [r7, #15]
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	3710      	adds	r7, #16
 800af10:	46bd      	mov	sp, r7
 800af12:	bd80      	pop	{r7, pc}

0800af14 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800af14:	b580      	push	{r7, lr}
 800af16:	b084      	sub	sp, #16
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af22:	69db      	ldr	r3, [r3, #28]
 800af24:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800af26:	2301      	movs	r3, #1
 800af28:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	791b      	ldrb	r3, [r3, #4]
 800af2e:	4619      	mov	r1, r3
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f002 f961 	bl	800d1f8 <USBH_LL_GetLastXferSize>
 800af36:	4603      	mov	r3, r0
 800af38:	2b0d      	cmp	r3, #13
 800af3a:	d002      	beq.n	800af42 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 800af3c:	2302      	movs	r3, #2
 800af3e:	73fb      	strb	r3, [r7, #15]
 800af40:	e024      	b.n	800af8c <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800af46:	4a14      	ldr	r2, [pc, #80]	; (800af98 <USBH_MSC_DecodeCSW+0x84>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d11d      	bne.n	800af88 <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800af50:	68bb      	ldr	r3, [r7, #8]
 800af52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800af54:	429a      	cmp	r2, r3
 800af56:	d119      	bne.n	800af8c <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 800af58:	68bb      	ldr	r3, [r7, #8]
 800af5a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d102      	bne.n	800af68 <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 800af62:	2300      	movs	r3, #0
 800af64:	73fb      	strb	r3, [r7, #15]
 800af66:	e011      	b.n	800af8c <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800af6e:	2b01      	cmp	r3, #1
 800af70:	d102      	bne.n	800af78 <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 800af72:	2301      	movs	r3, #1
 800af74:	73fb      	strb	r3, [r7, #15]
 800af76:	e009      	b.n	800af8c <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 800af78:	68bb      	ldr	r3, [r7, #8]
 800af7a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800af7e:	2b02      	cmp	r3, #2
 800af80:	d104      	bne.n	800af8c <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 800af82:	2302      	movs	r3, #2
 800af84:	73fb      	strb	r3, [r7, #15]
 800af86:	e001      	b.n	800af8c <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 800af88:	2302      	movs	r3, #2
 800af8a:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 800af8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af8e:	4618      	mov	r0, r3
 800af90:	3710      	adds	r7, #16
 800af92:	46bd      	mov	sp, r7
 800af94:	bd80      	pop	{r7, pc}
 800af96:	bf00      	nop
 800af98:	53425355 	.word	0x53425355

0800af9c <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b084      	sub	sp, #16
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
 800afa4:	460b      	mov	r3, r1
 800afa6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800afa8:	2302      	movs	r3, #2
 800afaa:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800afb2:	69db      	ldr	r3, [r3, #28]
 800afb4:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800afbc:	2b01      	cmp	r3, #1
 800afbe:	d002      	beq.n	800afc6 <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800afc0:	2b02      	cmp	r3, #2
 800afc2:	d021      	beq.n	800b008 <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800afc4:	e028      	b.n	800b018 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	2200      	movs	r2, #0
 800afca:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800afcc:	68bb      	ldr	r3, [r7, #8]
 800afce:	2200      	movs	r2, #0
 800afd0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	220a      	movs	r2, #10
 800afd8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	3363      	adds	r3, #99	; 0x63
 800afe0:	2210      	movs	r2, #16
 800afe2:	2100      	movs	r1, #0
 800afe4:	4618      	mov	r0, r3
 800afe6:	f002 fac3 	bl	800d570 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	2200      	movs	r2, #0
 800afee:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	2201      	movs	r2, #1
 800aff6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	2202      	movs	r2, #2
 800affe:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 800b002:	2301      	movs	r3, #1
 800b004:	73fb      	strb	r3, [r7, #15]
      break;
 800b006:	e007      	b.n	800b018 <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b008:	78fb      	ldrb	r3, [r7, #3]
 800b00a:	4619      	mov	r1, r3
 800b00c:	6878      	ldr	r0, [r7, #4]
 800b00e:	f7ff fd87 	bl	800ab20 <USBH_MSC_BOT_Process>
 800b012:	4603      	mov	r3, r0
 800b014:	73fb      	strb	r3, [r7, #15]
      break;
 800b016:	bf00      	nop
  }

  return error;
 800b018:	7bfb      	ldrb	r3, [r7, #15]
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	3710      	adds	r7, #16
 800b01e:	46bd      	mov	sp, r7
 800b020:	bd80      	pop	{r7, pc}

0800b022 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 800b022:	b580      	push	{r7, lr}
 800b024:	b086      	sub	sp, #24
 800b026:	af00      	add	r7, sp, #0
 800b028:	60f8      	str	r0, [r7, #12]
 800b02a:	460b      	mov	r3, r1
 800b02c:	607a      	str	r2, [r7, #4]
 800b02e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800b030:	2301      	movs	r3, #1
 800b032:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b03a:	69db      	ldr	r3, [r3, #28]
 800b03c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b044:	2b01      	cmp	r3, #1
 800b046:	d002      	beq.n	800b04e <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800b048:	2b02      	cmp	r3, #2
 800b04a:	d027      	beq.n	800b09c <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 800b04c:	e05f      	b.n	800b10e <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	2208      	movs	r2, #8
 800b052:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	2280      	movs	r2, #128	; 0x80
 800b058:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800b05c:	693b      	ldr	r3, [r7, #16]
 800b05e:	220a      	movs	r2, #10
 800b060:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	3363      	adds	r3, #99	; 0x63
 800b068:	2210      	movs	r2, #16
 800b06a:	2100      	movs	r1, #0
 800b06c:	4618      	mov	r0, r3
 800b06e:	f002 fa7f 	bl	800d570 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800b072:	693b      	ldr	r3, [r7, #16]
 800b074:	2225      	movs	r2, #37	; 0x25
 800b076:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b07a:	693b      	ldr	r3, [r7, #16]
 800b07c:	2201      	movs	r2, #1
 800b07e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	2202      	movs	r2, #2
 800b086:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	f103 0210 	add.w	r2, r3, #16
 800b090:	693b      	ldr	r3, [r7, #16]
 800b092:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b096:	2301      	movs	r3, #1
 800b098:	75fb      	strb	r3, [r7, #23]
      break;
 800b09a:	e038      	b.n	800b10e <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b09c:	7afb      	ldrb	r3, [r7, #11]
 800b09e:	4619      	mov	r1, r3
 800b0a0:	68f8      	ldr	r0, [r7, #12]
 800b0a2:	f7ff fd3d 	bl	800ab20 <USBH_MSC_BOT_Process>
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800b0aa:	7dfb      	ldrb	r3, [r7, #23]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d12d      	bne.n	800b10c <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800b0b0:	693b      	ldr	r3, [r7, #16]
 800b0b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0b6:	3303      	adds	r3, #3
 800b0b8:	781b      	ldrb	r3, [r3, #0]
 800b0ba:	461a      	mov	r2, r3
 800b0bc:	693b      	ldr	r3, [r7, #16]
 800b0be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0c2:	3302      	adds	r3, #2
 800b0c4:	781b      	ldrb	r3, [r3, #0]
 800b0c6:	021b      	lsls	r3, r3, #8
 800b0c8:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800b0ca:	693b      	ldr	r3, [r7, #16]
 800b0cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0d0:	3301      	adds	r3, #1
 800b0d2:	781b      	ldrb	r3, [r3, #0]
 800b0d4:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800b0d6:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800b0d8:	693b      	ldr	r3, [r7, #16]
 800b0da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0de:	781b      	ldrb	r3, [r3, #0]
 800b0e0:	061b      	lsls	r3, r3, #24
 800b0e2:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800b0e8:	693b      	ldr	r3, [r7, #16]
 800b0ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0ee:	3307      	adds	r3, #7
 800b0f0:	781b      	ldrb	r3, [r3, #0]
 800b0f2:	b29a      	uxth	r2, r3
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b0fa:	3306      	adds	r3, #6
 800b0fc:	781b      	ldrb	r3, [r3, #0]
 800b0fe:	b29b      	uxth	r3, r3
 800b100:	021b      	lsls	r3, r3, #8
 800b102:	b29b      	uxth	r3, r3
 800b104:	4313      	orrs	r3, r2
 800b106:	b29a      	uxth	r2, r3
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	809a      	strh	r2, [r3, #4]
      break;
 800b10c:	bf00      	nop
  }

  return error;
 800b10e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b110:	4618      	mov	r0, r3
 800b112:	3718      	adds	r7, #24
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}

0800b118 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b086      	sub	sp, #24
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	60f8      	str	r0, [r7, #12]
 800b120:	460b      	mov	r3, r1
 800b122:	607a      	str	r2, [r7, #4]
 800b124:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800b126:	2302      	movs	r3, #2
 800b128:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b130:	69db      	ldr	r3, [r3, #28]
 800b132:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800b134:	693b      	ldr	r3, [r7, #16]
 800b136:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b13a:	2b01      	cmp	r3, #1
 800b13c:	d002      	beq.n	800b144 <USBH_MSC_SCSI_Inquiry+0x2c>
 800b13e:	2b02      	cmp	r3, #2
 800b140:	d03d      	beq.n	800b1be <USBH_MSC_SCSI_Inquiry+0xa6>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 800b142:	e089      	b.n	800b258 <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800b144:	693b      	ldr	r3, [r7, #16]
 800b146:	2224      	movs	r2, #36	; 0x24
 800b148:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800b14a:	693b      	ldr	r3, [r7, #16]
 800b14c:	2280      	movs	r2, #128	; 0x80
 800b14e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800b152:	693b      	ldr	r3, [r7, #16]
 800b154:	220a      	movs	r2, #10
 800b156:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	3363      	adds	r3, #99	; 0x63
 800b15e:	220a      	movs	r2, #10
 800b160:	2100      	movs	r1, #0
 800b162:	4618      	mov	r0, r3
 800b164:	f002 fa04 	bl	800d570 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800b168:	693b      	ldr	r3, [r7, #16]
 800b16a:	2212      	movs	r2, #18
 800b16c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800b170:	7afb      	ldrb	r3, [r7, #11]
 800b172:	015b      	lsls	r3, r3, #5
 800b174:	b2da      	uxtb	r2, r3
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800b17c:	693b      	ldr	r3, [r7, #16]
 800b17e:	2200      	movs	r2, #0
 800b180:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	2200      	movs	r2, #0
 800b188:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800b18c:	693b      	ldr	r3, [r7, #16]
 800b18e:	2224      	movs	r2, #36	; 0x24
 800b190:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	2200      	movs	r2, #0
 800b198:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b19c:	693b      	ldr	r3, [r7, #16]
 800b19e:	2201      	movs	r2, #1
 800b1a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	2202      	movs	r2, #2
 800b1a8:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800b1ac:	693b      	ldr	r3, [r7, #16]
 800b1ae:	f103 0210 	add.w	r2, r3, #16
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b1b8:	2301      	movs	r3, #1
 800b1ba:	75fb      	strb	r3, [r7, #23]
      break;
 800b1bc:	e04c      	b.n	800b258 <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b1be:	7afb      	ldrb	r3, [r7, #11]
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	68f8      	ldr	r0, [r7, #12]
 800b1c4:	f7ff fcac 	bl	800ab20 <USBH_MSC_BOT_Process>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800b1cc:	7dfb      	ldrb	r3, [r7, #23]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d141      	bne.n	800b256 <USBH_MSC_SCSI_Inquiry+0x13e>
        (void)USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800b1d2:	2222      	movs	r2, #34	; 0x22
 800b1d4:	2100      	movs	r1, #0
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	f002 f9ca 	bl	800d570 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800b1dc:	693b      	ldr	r3, [r7, #16]
 800b1de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b1e2:	781b      	ldrb	r3, [r3, #0]
 800b1e4:	f003 031f 	and.w	r3, r3, #31
 800b1e8:	b2da      	uxtb	r2, r3
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800b1ee:	693b      	ldr	r3, [r7, #16]
 800b1f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b1f4:	781b      	ldrb	r3, [r3, #0]
 800b1f6:	095b      	lsrs	r3, r3, #5
 800b1f8:	b2da      	uxtb	r2, r3
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800b1fe:	693b      	ldr	r3, [r7, #16]
 800b200:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b204:	3301      	adds	r3, #1
 800b206:	781b      	ldrb	r3, [r3, #0]
 800b208:	b25b      	sxtb	r3, r3
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	da03      	bge.n	800b216 <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2201      	movs	r2, #1
 800b212:	709a      	strb	r2, [r3, #2]
 800b214:	e002      	b.n	800b21c <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2200      	movs	r2, #0
 800b21a:	709a      	strb	r2, [r3, #2]
        (void)USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	1cd8      	adds	r0, r3, #3
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b226:	3308      	adds	r3, #8
 800b228:	2208      	movs	r2, #8
 800b22a:	4619      	mov	r1, r3
 800b22c:	f002 f992 	bl	800d554 <memcpy>
        (void)USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	f103 000c 	add.w	r0, r3, #12
 800b236:	693b      	ldr	r3, [r7, #16]
 800b238:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b23c:	3310      	adds	r3, #16
 800b23e:	2210      	movs	r2, #16
 800b240:	4619      	mov	r1, r3
 800b242:	f002 f987 	bl	800d554 <memcpy>
        (void)USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	331d      	adds	r3, #29
 800b24a:	693a      	ldr	r2, [r7, #16]
 800b24c:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800b250:	3220      	adds	r2, #32
 800b252:	6812      	ldr	r2, [r2, #0]
 800b254:	601a      	str	r2, [r3, #0]
      break;
 800b256:	bf00      	nop
  }

  return error;
 800b258:	7dfb      	ldrb	r3, [r7, #23]
}
 800b25a:	4618      	mov	r0, r3
 800b25c:	3718      	adds	r7, #24
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}

0800b262 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 800b262:	b580      	push	{r7, lr}
 800b264:	b086      	sub	sp, #24
 800b266:	af00      	add	r7, sp, #0
 800b268:	60f8      	str	r0, [r7, #12]
 800b26a:	460b      	mov	r3, r1
 800b26c:	607a      	str	r2, [r7, #4]
 800b26e:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800b270:	2302      	movs	r3, #2
 800b272:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b27a:	69db      	ldr	r3, [r3, #28]
 800b27c:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800b27e:	693b      	ldr	r3, [r7, #16]
 800b280:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b284:	2b01      	cmp	r3, #1
 800b286:	d002      	beq.n	800b28e <USBH_MSC_SCSI_RequestSense+0x2c>
 800b288:	2b02      	cmp	r3, #2
 800b28a:	d03d      	beq.n	800b308 <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 800b28c:	e05d      	b.n	800b34a <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800b28e:	693b      	ldr	r3, [r7, #16]
 800b290:	220e      	movs	r2, #14
 800b292:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800b294:	693b      	ldr	r3, [r7, #16]
 800b296:	2280      	movs	r2, #128	; 0x80
 800b298:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	220a      	movs	r2, #10
 800b2a0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800b2a4:	693b      	ldr	r3, [r7, #16]
 800b2a6:	3363      	adds	r3, #99	; 0x63
 800b2a8:	2210      	movs	r2, #16
 800b2aa:	2100      	movs	r1, #0
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	f002 f95f 	bl	800d570 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	2203      	movs	r2, #3
 800b2b6:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800b2ba:	7afb      	ldrb	r3, [r7, #11]
 800b2bc:	015b      	lsls	r3, r3, #5
 800b2be:	b2da      	uxtb	r2, r3
 800b2c0:	693b      	ldr	r3, [r7, #16]
 800b2c2:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800b2c6:	693b      	ldr	r3, [r7, #16]
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800b2d6:	693b      	ldr	r3, [r7, #16]
 800b2d8:	220e      	movs	r2, #14
 800b2da:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800b2de:	693b      	ldr	r3, [r7, #16]
 800b2e0:	2200      	movs	r2, #0
 800b2e2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	2201      	movs	r2, #1
 800b2ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b2ee:	693b      	ldr	r3, [r7, #16]
 800b2f0:	2202      	movs	r2, #2
 800b2f2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800b2f6:	693b      	ldr	r3, [r7, #16]
 800b2f8:	f103 0210 	add.w	r2, r3, #16
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b302:	2301      	movs	r3, #1
 800b304:	75fb      	strb	r3, [r7, #23]
      break;
 800b306:	e020      	b.n	800b34a <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b308:	7afb      	ldrb	r3, [r7, #11]
 800b30a:	4619      	mov	r1, r3
 800b30c:	68f8      	ldr	r0, [r7, #12]
 800b30e:	f7ff fc07 	bl	800ab20 <USBH_MSC_BOT_Process>
 800b312:	4603      	mov	r3, r0
 800b314:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 800b316:	7dfb      	ldrb	r3, [r7, #23]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d115      	bne.n	800b348 <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b322:	3302      	adds	r3, #2
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	f003 030f 	and.w	r3, r3, #15
 800b32a:	b2da      	uxtb	r2, r3
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800b330:	693b      	ldr	r3, [r7, #16]
 800b332:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b336:	7b1a      	ldrb	r2, [r3, #12]
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b342:	7b5a      	ldrb	r2, [r3, #13]
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	709a      	strb	r2, [r3, #2]
      break;
 800b348:	bf00      	nop
  }

  return error;
 800b34a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	3718      	adds	r7, #24
 800b350:	46bd      	mov	sp, r7
 800b352:	bd80      	pop	{r7, pc}

0800b354 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b086      	sub	sp, #24
 800b358:	af00      	add	r7, sp, #0
 800b35a:	60f8      	str	r0, [r7, #12]
 800b35c:	607a      	str	r2, [r7, #4]
 800b35e:	603b      	str	r3, [r7, #0]
 800b360:	460b      	mov	r3, r1
 800b362:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800b364:	2302      	movs	r3, #2
 800b366:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b36e:	69db      	ldr	r3, [r3, #28]
 800b370:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800b372:	693b      	ldr	r3, [r7, #16]
 800b374:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b378:	2b01      	cmp	r3, #1
 800b37a:	d002      	beq.n	800b382 <USBH_MSC_SCSI_Write+0x2e>
 800b37c:	2b02      	cmp	r3, #2
 800b37e:	d047      	beq.n	800b410 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800b380:	e04e      	b.n	800b420 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800b382:	693b      	ldr	r3, [r7, #16]
 800b384:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800b388:	461a      	mov	r2, r3
 800b38a:	6a3b      	ldr	r3, [r7, #32]
 800b38c:	fb03 f202 	mul.w	r2, r3, r2
 800b390:	693b      	ldr	r3, [r7, #16]
 800b392:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800b394:	693b      	ldr	r3, [r7, #16]
 800b396:	2200      	movs	r2, #0
 800b398:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800b39c:	693b      	ldr	r3, [r7, #16]
 800b39e:	220a      	movs	r2, #10
 800b3a0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800b3a4:	693b      	ldr	r3, [r7, #16]
 800b3a6:	3363      	adds	r3, #99	; 0x63
 800b3a8:	2210      	movs	r2, #16
 800b3aa:	2100      	movs	r1, #0
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	f002 f8df 	bl	800d570 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	222a      	movs	r2, #42	; 0x2a
 800b3b6:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800b3ba:	79fa      	ldrb	r2, [r7, #7]
 800b3bc:	693b      	ldr	r3, [r7, #16]
 800b3be:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800b3c2:	79ba      	ldrb	r2, [r7, #6]
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800b3ca:	797a      	ldrb	r2, [r7, #5]
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800b3d2:	1d3b      	adds	r3, r7, #4
 800b3d4:	781a      	ldrb	r2, [r3, #0]
 800b3d6:	693b      	ldr	r3, [r7, #16]
 800b3d8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800b3dc:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b3e0:	693b      	ldr	r3, [r7, #16]
 800b3e2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800b3e6:	f107 0320 	add.w	r3, r7, #32
 800b3ea:	781a      	ldrb	r2, [r3, #0]
 800b3ec:	693b      	ldr	r3, [r7, #16]
 800b3ee:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	2201      	movs	r2, #1
 800b3f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	2202      	movs	r2, #2
 800b3fe:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800b402:	693b      	ldr	r3, [r7, #16]
 800b404:	683a      	ldr	r2, [r7, #0]
 800b406:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b40a:	2301      	movs	r3, #1
 800b40c:	75fb      	strb	r3, [r7, #23]
      break;
 800b40e:	e007      	b.n	800b420 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b410:	7afb      	ldrb	r3, [r7, #11]
 800b412:	4619      	mov	r1, r3
 800b414:	68f8      	ldr	r0, [r7, #12]
 800b416:	f7ff fb83 	bl	800ab20 <USBH_MSC_BOT_Process>
 800b41a:	4603      	mov	r3, r0
 800b41c:	75fb      	strb	r3, [r7, #23]
      break;
 800b41e:	bf00      	nop
  }

  return error;
 800b420:	7dfb      	ldrb	r3, [r7, #23]
}
 800b422:	4618      	mov	r0, r3
 800b424:	3718      	adds	r7, #24
 800b426:	46bd      	mov	sp, r7
 800b428:	bd80      	pop	{r7, pc}

0800b42a <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 800b42a:	b580      	push	{r7, lr}
 800b42c:	b086      	sub	sp, #24
 800b42e:	af00      	add	r7, sp, #0
 800b430:	60f8      	str	r0, [r7, #12]
 800b432:	607a      	str	r2, [r7, #4]
 800b434:	603b      	str	r3, [r7, #0]
 800b436:	460b      	mov	r3, r1
 800b438:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800b43a:	2302      	movs	r3, #2
 800b43c:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b444:	69db      	ldr	r3, [r3, #28]
 800b446:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 800b448:	693b      	ldr	r3, [r7, #16]
 800b44a:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800b44e:	2b01      	cmp	r3, #1
 800b450:	d002      	beq.n	800b458 <USBH_MSC_SCSI_Read+0x2e>
 800b452:	2b02      	cmp	r3, #2
 800b454:	d047      	beq.n	800b4e6 <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 800b456:	e04e      	b.n	800b4f6 <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800b458:	693b      	ldr	r3, [r7, #16]
 800b45a:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800b45e:	461a      	mov	r2, r3
 800b460:	6a3b      	ldr	r3, [r7, #32]
 800b462:	fb03 f202 	mul.w	r2, r3, r2
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800b46a:	693b      	ldr	r3, [r7, #16]
 800b46c:	2280      	movs	r2, #128	; 0x80
 800b46e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800b472:	693b      	ldr	r3, [r7, #16]
 800b474:	220a      	movs	r2, #10
 800b476:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      (void)USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800b47a:	693b      	ldr	r3, [r7, #16]
 800b47c:	3363      	adds	r3, #99	; 0x63
 800b47e:	2210      	movs	r2, #16
 800b480:	2100      	movs	r1, #0
 800b482:	4618      	mov	r0, r3
 800b484:	f002 f874 	bl	800d570 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800b488:	693b      	ldr	r3, [r7, #16]
 800b48a:	2228      	movs	r2, #40	; 0x28
 800b48c:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 800b490:	79fa      	ldrb	r2, [r7, #7]
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 800b498:	79ba      	ldrb	r2, [r7, #6]
 800b49a:	693b      	ldr	r3, [r7, #16]
 800b49c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 800b4a0:	797a      	ldrb	r2, [r7, #5]
 800b4a2:	693b      	ldr	r3, [r7, #16]
 800b4a4:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 800b4a8:	1d3b      	adds	r3, r7, #4
 800b4aa:	781a      	ldrb	r2, [r3, #0]
 800b4ac:	693b      	ldr	r3, [r7, #16]
 800b4ae:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800b4b2:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800b4bc:	f107 0320 	add.w	r3, r7, #32
 800b4c0:	781a      	ldrb	r2, [r3, #0]
 800b4c2:	693b      	ldr	r3, [r7, #16]
 800b4c4:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800b4c8:	693b      	ldr	r3, [r7, #16]
 800b4ca:	2201      	movs	r2, #1
 800b4cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800b4d0:	693b      	ldr	r3, [r7, #16]
 800b4d2:	2202      	movs	r2, #2
 800b4d4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 800b4d8:	693b      	ldr	r3, [r7, #16]
 800b4da:	683a      	ldr	r2, [r7, #0]
 800b4dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 800b4e0:	2301      	movs	r3, #1
 800b4e2:	75fb      	strb	r3, [r7, #23]
      break;
 800b4e4:	e007      	b.n	800b4f6 <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 800b4e6:	7afb      	ldrb	r3, [r7, #11]
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	68f8      	ldr	r0, [r7, #12]
 800b4ec:	f7ff fb18 	bl	800ab20 <USBH_MSC_BOT_Process>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	75fb      	strb	r3, [r7, #23]
      break;
 800b4f4:	bf00      	nop
  }

  return error;
 800b4f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	3718      	adds	r7, #24
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	bd80      	pop	{r7, pc}

0800b500 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b084      	sub	sp, #16
 800b504:	af00      	add	r7, sp, #0
 800b506:	60f8      	str	r0, [r7, #12]
 800b508:	60b9      	str	r1, [r7, #8]
 800b50a:	4613      	mov	r3, r2
 800b50c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d101      	bne.n	800b518 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b514:	2302      	movs	r3, #2
 800b516:	e029      	b.n	800b56c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	79fa      	ldrb	r2, [r7, #7]
 800b51c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	2200      	movs	r2, #0
 800b524:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	2200      	movs	r2, #0
 800b52c:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800b530:	68f8      	ldr	r0, [r7, #12]
 800b532:	f000 f81f 	bl	800b574 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	2200      	movs	r2, #0
 800b53a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	2200      	movs	r2, #0
 800b542:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2200      	movs	r2, #0
 800b54a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	2200      	movs	r2, #0
 800b552:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d003      	beq.n	800b564 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	68ba      	ldr	r2, [r7, #8]
 800b560:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800b564:	68f8      	ldr	r0, [r7, #12]
 800b566:	f001 fd89 	bl	800d07c <USBH_LL_Init>

  return USBH_OK;
 800b56a:	2300      	movs	r3, #0
}
 800b56c:	4618      	mov	r0, r3
 800b56e:	3710      	adds	r7, #16
 800b570:	46bd      	mov	sp, r7
 800b572:	bd80      	pop	{r7, pc}

0800b574 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b574:	b480      	push	{r7}
 800b576:	b085      	sub	sp, #20
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b57c:	2300      	movs	r3, #0
 800b57e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b580:	2300      	movs	r3, #0
 800b582:	60fb      	str	r3, [r7, #12]
 800b584:	e009      	b.n	800b59a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800b586:	687a      	ldr	r2, [r7, #4]
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	33e0      	adds	r3, #224	; 0xe0
 800b58c:	009b      	lsls	r3, r3, #2
 800b58e:	4413      	add	r3, r2
 800b590:	2200      	movs	r2, #0
 800b592:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	3301      	adds	r3, #1
 800b598:	60fb      	str	r3, [r7, #12]
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	2b0f      	cmp	r3, #15
 800b59e:	d9f2      	bls.n	800b586 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	60fb      	str	r3, [r7, #12]
 800b5a4:	e009      	b.n	800b5ba <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800b5a6:	687a      	ldr	r2, [r7, #4]
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	4413      	add	r3, r2
 800b5ac:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	3301      	adds	r3, #1
 800b5b8:	60fb      	str	r3, [r7, #12]
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b5c0:	d3f1      	bcc.n	800b5a6 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	2201      	movs	r2, #1
 800b5d2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2201      	movs	r2, #1
 800b5e0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	2240      	movs	r2, #64	; 0x40
 800b5e6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	2201      	movs	r2, #1
 800b5fa:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	2200      	movs	r2, #0
 800b602:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	2200      	movs	r2, #0
 800b60a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800b60e:	2300      	movs	r3, #0
}
 800b610:	4618      	mov	r0, r3
 800b612:	3714      	adds	r7, #20
 800b614:	46bd      	mov	sp, r7
 800b616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61a:	4770      	bx	lr

0800b61c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b61c:	b480      	push	{r7}
 800b61e:	b085      	sub	sp, #20
 800b620:	af00      	add	r7, sp, #0
 800b622:	6078      	str	r0, [r7, #4]
 800b624:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800b626:	2300      	movs	r3, #0
 800b628:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800b62a:	683b      	ldr	r3, [r7, #0]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d016      	beq.n	800b65e <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b636:	2b00      	cmp	r3, #0
 800b638:	d10e      	bne.n	800b658 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b640:	1c59      	adds	r1, r3, #1
 800b642:	687a      	ldr	r2, [r7, #4]
 800b644:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800b648:	687a      	ldr	r2, [r7, #4]
 800b64a:	33de      	adds	r3, #222	; 0xde
 800b64c:	6839      	ldr	r1, [r7, #0]
 800b64e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800b652:	2300      	movs	r3, #0
 800b654:	73fb      	strb	r3, [r7, #15]
 800b656:	e004      	b.n	800b662 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b658:	2302      	movs	r3, #2
 800b65a:	73fb      	strb	r3, [r7, #15]
 800b65c:	e001      	b.n	800b662 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b65e:	2302      	movs	r3, #2
 800b660:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b662:	7bfb      	ldrb	r3, [r7, #15]
}
 800b664:	4618      	mov	r0, r3
 800b666:	3714      	adds	r7, #20
 800b668:	46bd      	mov	sp, r7
 800b66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b66e:	4770      	bx	lr

0800b670 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b670:	b480      	push	{r7}
 800b672:	b085      	sub	sp, #20
 800b674:	af00      	add	r7, sp, #0
 800b676:	6078      	str	r0, [r7, #4]
 800b678:	460b      	mov	r3, r1
 800b67a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800b67c:	2300      	movs	r3, #0
 800b67e:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800b686:	78fa      	ldrb	r2, [r7, #3]
 800b688:	429a      	cmp	r2, r3
 800b68a:	d204      	bcs.n	800b696 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	78fa      	ldrb	r2, [r7, #3]
 800b690:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800b694:	e001      	b.n	800b69a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b696:	2302      	movs	r3, #2
 800b698:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b69a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b69c:	4618      	mov	r0, r3
 800b69e:	3714      	adds	r7, #20
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a6:	4770      	bx	lr

0800b6a8 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b087      	sub	sp, #28
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	4608      	mov	r0, r1
 800b6b2:	4611      	mov	r1, r2
 800b6b4:	461a      	mov	r2, r3
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	70fb      	strb	r3, [r7, #3]
 800b6ba:	460b      	mov	r3, r1
 800b6bc:	70bb      	strb	r3, [r7, #2]
 800b6be:	4613      	mov	r3, r2
 800b6c0:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b6d0:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b6d2:	e025      	b.n	800b720 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b6d4:	7dfb      	ldrb	r3, [r7, #23]
 800b6d6:	221a      	movs	r2, #26
 800b6d8:	fb02 f303 	mul.w	r3, r2, r3
 800b6dc:	3308      	adds	r3, #8
 800b6de:	68fa      	ldr	r2, [r7, #12]
 800b6e0:	4413      	add	r3, r2
 800b6e2:	3302      	adds	r3, #2
 800b6e4:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b6e6:	693b      	ldr	r3, [r7, #16]
 800b6e8:	795b      	ldrb	r3, [r3, #5]
 800b6ea:	78fa      	ldrb	r2, [r7, #3]
 800b6ec:	429a      	cmp	r2, r3
 800b6ee:	d002      	beq.n	800b6f6 <USBH_FindInterface+0x4e>
 800b6f0:	78fb      	ldrb	r3, [r7, #3]
 800b6f2:	2bff      	cmp	r3, #255	; 0xff
 800b6f4:	d111      	bne.n	800b71a <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b6f6:	693b      	ldr	r3, [r7, #16]
 800b6f8:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b6fa:	78ba      	ldrb	r2, [r7, #2]
 800b6fc:	429a      	cmp	r2, r3
 800b6fe:	d002      	beq.n	800b706 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b700:	78bb      	ldrb	r3, [r7, #2]
 800b702:	2bff      	cmp	r3, #255	; 0xff
 800b704:	d109      	bne.n	800b71a <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b70a:	787a      	ldrb	r2, [r7, #1]
 800b70c:	429a      	cmp	r2, r3
 800b70e:	d002      	beq.n	800b716 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b710:	787b      	ldrb	r3, [r7, #1]
 800b712:	2bff      	cmp	r3, #255	; 0xff
 800b714:	d101      	bne.n	800b71a <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b716:	7dfb      	ldrb	r3, [r7, #23]
 800b718:	e006      	b.n	800b728 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b71a:	7dfb      	ldrb	r3, [r7, #23]
 800b71c:	3301      	adds	r3, #1
 800b71e:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b720:	7dfb      	ldrb	r3, [r7, #23]
 800b722:	2b01      	cmp	r3, #1
 800b724:	d9d6      	bls.n	800b6d4 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b726:	23ff      	movs	r3, #255	; 0xff
}
 800b728:	4618      	mov	r0, r3
 800b72a:	371c      	adds	r7, #28
 800b72c:	46bd      	mov	sp, r7
 800b72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b732:	4770      	bx	lr

0800b734 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b082      	sub	sp, #8
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f001 fce3 	bl	800d108 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800b742:	2101      	movs	r1, #1
 800b744:	6878      	ldr	r0, [r7, #4]
 800b746:	f001 fdfc 	bl	800d342 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b74a:	2300      	movs	r3, #0
}
 800b74c:	4618      	mov	r0, r3
 800b74e:	3708      	adds	r7, #8
 800b750:	46bd      	mov	sp, r7
 800b752:	bd80      	pop	{r7, pc}

0800b754 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b088      	sub	sp, #32
 800b758:	af04      	add	r7, sp, #16
 800b75a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b75c:	2302      	movs	r3, #2
 800b75e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b760:	2300      	movs	r3, #0
 800b762:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800b76a:	b2db      	uxtb	r3, r3
 800b76c:	2b01      	cmp	r3, #1
 800b76e:	d102      	bne.n	800b776 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2203      	movs	r2, #3
 800b774:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	781b      	ldrb	r3, [r3, #0]
 800b77a:	b2db      	uxtb	r3, r3
 800b77c:	2b0b      	cmp	r3, #11
 800b77e:	f200 81be 	bhi.w	800bafe <USBH_Process+0x3aa>
 800b782:	a201      	add	r2, pc, #4	; (adr r2, 800b788 <USBH_Process+0x34>)
 800b784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b788:	0800b7b9 	.word	0x0800b7b9
 800b78c:	0800b7eb 	.word	0x0800b7eb
 800b790:	0800b853 	.word	0x0800b853
 800b794:	0800ba99 	.word	0x0800ba99
 800b798:	0800baff 	.word	0x0800baff
 800b79c:	0800b8f7 	.word	0x0800b8f7
 800b7a0:	0800ba3f 	.word	0x0800ba3f
 800b7a4:	0800b92d 	.word	0x0800b92d
 800b7a8:	0800b94d 	.word	0x0800b94d
 800b7ac:	0800b96d 	.word	0x0800b96d
 800b7b0:	0800b9b1 	.word	0x0800b9b1
 800b7b4:	0800ba81 	.word	0x0800ba81
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b7be:	b2db      	uxtb	r3, r3
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	f000 819e 	beq.w	800bb02 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2201      	movs	r2, #1
 800b7ca:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800b7cc:	20c8      	movs	r0, #200	; 0xc8
 800b7ce:	f001 fe2f 	bl	800d430 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800b7d2:	6878      	ldr	r0, [r7, #4]
 800b7d4:	f001 fcf5 	bl	800d1c2 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2200      	movs	r2, #0
 800b7dc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b7e8:	e18b      	b.n	800bb02 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800b7f0:	2b01      	cmp	r3, #1
 800b7f2:	d107      	bne.n	800b804 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2202      	movs	r2, #2
 800b800:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b802:	e18d      	b.n	800bb20 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b80a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b80e:	d914      	bls.n	800b83a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b816:	3301      	adds	r3, #1
 800b818:	b2da      	uxtb	r2, r3
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b826:	2b03      	cmp	r3, #3
 800b828:	d903      	bls.n	800b832 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	220d      	movs	r2, #13
 800b82e:	701a      	strb	r2, [r3, #0]
      break;
 800b830:	e176      	b.n	800bb20 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	2200      	movs	r2, #0
 800b836:	701a      	strb	r2, [r3, #0]
      break;
 800b838:	e172      	b.n	800bb20 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b840:	f103 020a 	add.w	r2, r3, #10
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800b84a:	200a      	movs	r0, #10
 800b84c:	f001 fdf0 	bl	800d430 <USBH_Delay>
      break;
 800b850:	e166      	b.n	800bb20 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d005      	beq.n	800b868 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b862:	2104      	movs	r1, #4
 800b864:	6878      	ldr	r0, [r7, #4]
 800b866:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800b868:	2064      	movs	r0, #100	; 0x64
 800b86a:	f001 fde1 	bl	800d430 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800b86e:	6878      	ldr	r0, [r7, #4]
 800b870:	f001 fc80 	bl	800d174 <USBH_LL_GetSpeed>
 800b874:	4603      	mov	r3, r0
 800b876:	461a      	mov	r2, r3
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2205      	movs	r2, #5
 800b882:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b884:	2100      	movs	r1, #0
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f001 fa29 	bl	800ccde <USBH_AllocPipe>
 800b88c:	4603      	mov	r3, r0
 800b88e:	461a      	mov	r2, r3
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b894:	2180      	movs	r1, #128	; 0x80
 800b896:	6878      	ldr	r0, [r7, #4]
 800b898:	f001 fa21 	bl	800ccde <USBH_AllocPipe>
 800b89c:	4603      	mov	r3, r0
 800b89e:	461a      	mov	r2, r3
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	7919      	ldrb	r1, [r3, #4]
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b8b4:	687a      	ldr	r2, [r7, #4]
 800b8b6:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b8b8:	b292      	uxth	r2, r2
 800b8ba:	9202      	str	r2, [sp, #8]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	9201      	str	r2, [sp, #4]
 800b8c0:	9300      	str	r3, [sp, #0]
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	2280      	movs	r2, #128	; 0x80
 800b8c6:	6878      	ldr	r0, [r7, #4]
 800b8c8:	f001 f9da 	bl	800cc80 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	7959      	ldrb	r1, [r3, #5]
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b8dc:	687a      	ldr	r2, [r7, #4]
 800b8de:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b8e0:	b292      	uxth	r2, r2
 800b8e2:	9202      	str	r2, [sp, #8]
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	9201      	str	r2, [sp, #4]
 800b8e8:	9300      	str	r3, [sp, #0]
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	6878      	ldr	r0, [r7, #4]
 800b8f0:	f001 f9c6 	bl	800cc80 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b8f4:	e114      	b.n	800bb20 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800b8f6:	6878      	ldr	r0, [r7, #4]
 800b8f8:	f000 f918 	bl	800bb2c <USBH_HandleEnum>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b900:	7bbb      	ldrb	r3, [r7, #14]
 800b902:	b2db      	uxtb	r3, r3
 800b904:	2b00      	cmp	r3, #0
 800b906:	f040 80fe 	bne.w	800bb06 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2200      	movs	r2, #0
 800b90e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800b918:	2b01      	cmp	r3, #1
 800b91a:	d103      	bne.n	800b924 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	2208      	movs	r2, #8
 800b920:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800b922:	e0f0      	b.n	800bb06 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2207      	movs	r2, #7
 800b928:	701a      	strb	r2, [r3, #0]
      break;
 800b92a:	e0ec      	b.n	800bb06 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b932:	2b00      	cmp	r3, #0
 800b934:	f000 80e9 	beq.w	800bb0a <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b93e:	2101      	movs	r1, #1
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	2208      	movs	r2, #8
 800b948:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800b94a:	e0de      	b.n	800bb0a <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800b952:	b29b      	uxth	r3, r3
 800b954:	4619      	mov	r1, r3
 800b956:	6878      	ldr	r0, [r7, #4]
 800b958:	f000 fc2c 	bl	800c1b4 <USBH_SetCfg>
 800b95c:	4603      	mov	r3, r0
 800b95e:	2b00      	cmp	r3, #0
 800b960:	f040 80d5 	bne.w	800bb0e <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2209      	movs	r2, #9
 800b968:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b96a:	e0d0      	b.n	800bb0e <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800b972:	f003 0320 	and.w	r3, r3, #32
 800b976:	2b00      	cmp	r3, #0
 800b978:	d016      	beq.n	800b9a8 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800b97a:	2101      	movs	r1, #1
 800b97c:	6878      	ldr	r0, [r7, #4]
 800b97e:	f000 fc3c 	bl	800c1fa <USBH_SetFeature>
 800b982:	4603      	mov	r3, r0
 800b984:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b986:	7bbb      	ldrb	r3, [r7, #14]
 800b988:	b2db      	uxtb	r3, r3
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d103      	bne.n	800b996 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	220a      	movs	r2, #10
 800b992:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800b994:	e0bd      	b.n	800bb12 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800b996:	7bbb      	ldrb	r3, [r7, #14]
 800b998:	b2db      	uxtb	r3, r3
 800b99a:	2b03      	cmp	r3, #3
 800b99c:	f040 80b9 	bne.w	800bb12 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	220a      	movs	r2, #10
 800b9a4:	701a      	strb	r2, [r3, #0]
      break;
 800b9a6:	e0b4      	b.n	800bb12 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	220a      	movs	r2, #10
 800b9ac:	701a      	strb	r2, [r3, #0]
      break;
 800b9ae:	e0b0      	b.n	800bb12 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	f000 80ad 	beq.w	800bb16 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2200      	movs	r2, #0
 800b9c0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	73fb      	strb	r3, [r7, #15]
 800b9c8:	e016      	b.n	800b9f8 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b9ca:	7bfa      	ldrb	r2, [r7, #15]
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	32de      	adds	r2, #222	; 0xde
 800b9d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9d4:	791a      	ldrb	r2, [r3, #4]
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800b9dc:	429a      	cmp	r2, r3
 800b9de:	d108      	bne.n	800b9f2 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800b9e0:	7bfa      	ldrb	r2, [r7, #15]
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	32de      	adds	r2, #222	; 0xde
 800b9e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800b9f0:	e005      	b.n	800b9fe <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b9f2:	7bfb      	ldrb	r3, [r7, #15]
 800b9f4:	3301      	adds	r3, #1
 800b9f6:	73fb      	strb	r3, [r7, #15]
 800b9f8:	7bfb      	ldrb	r3, [r7, #15]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d0e5      	beq.n	800b9ca <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d016      	beq.n	800ba36 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba0e:	689b      	ldr	r3, [r3, #8]
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	4798      	blx	r3
 800ba14:	4603      	mov	r3, r0
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d109      	bne.n	800ba2e <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2206      	movs	r2, #6
 800ba1e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ba26:	2103      	movs	r1, #3
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800ba2c:	e073      	b.n	800bb16 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	220d      	movs	r2, #13
 800ba32:	701a      	strb	r2, [r3, #0]
      break;
 800ba34:	e06f      	b.n	800bb16 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	220d      	movs	r2, #13
 800ba3a:	701a      	strb	r2, [r3, #0]
      break;
 800ba3c:	e06b      	b.n	800bb16 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d017      	beq.n	800ba78 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba4e:	691b      	ldr	r3, [r3, #16]
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	4798      	blx	r3
 800ba54:	4603      	mov	r3, r0
 800ba56:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800ba58:	7bbb      	ldrb	r3, [r7, #14]
 800ba5a:	b2db      	uxtb	r3, r3
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d103      	bne.n	800ba68 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	220b      	movs	r2, #11
 800ba64:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800ba66:	e058      	b.n	800bb1a <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800ba68:	7bbb      	ldrb	r3, [r7, #14]
 800ba6a:	b2db      	uxtb	r3, r3
 800ba6c:	2b02      	cmp	r3, #2
 800ba6e:	d154      	bne.n	800bb1a <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	220d      	movs	r2, #13
 800ba74:	701a      	strb	r2, [r3, #0]
      break;
 800ba76:	e050      	b.n	800bb1a <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	220d      	movs	r2, #13
 800ba7c:	701a      	strb	r2, [r3, #0]
      break;
 800ba7e:	e04c      	b.n	800bb1a <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d049      	beq.n	800bb1e <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba90:	695b      	ldr	r3, [r3, #20]
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	4798      	blx	r3
      }
      break;
 800ba96:	e042      	b.n	800bb1e <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f7ff fd67 	bl	800b574 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800baac:	2b00      	cmp	r3, #0
 800baae:	d009      	beq.n	800bac4 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bab6:	68db      	ldr	r3, [r3, #12]
 800bab8:	6878      	ldr	r0, [r7, #4]
 800baba:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2200      	movs	r2, #0
 800bac0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800baca:	2b00      	cmp	r3, #0
 800bacc:	d005      	beq.n	800bada <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800bad4:	2105      	movs	r1, #5
 800bad6:	6878      	ldr	r0, [r7, #4]
 800bad8:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800bae0:	b2db      	uxtb	r3, r3
 800bae2:	2b01      	cmp	r3, #1
 800bae4:	d107      	bne.n	800baf6 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2200      	movs	r2, #0
 800baea:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800baee:	6878      	ldr	r0, [r7, #4]
 800baf0:	f7ff fe20 	bl	800b734 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800baf4:	e014      	b.n	800bb20 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f001 fb06 	bl	800d108 <USBH_LL_Start>
      break;
 800bafc:	e010      	b.n	800bb20 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800bafe:	bf00      	nop
 800bb00:	e00e      	b.n	800bb20 <USBH_Process+0x3cc>
      break;
 800bb02:	bf00      	nop
 800bb04:	e00c      	b.n	800bb20 <USBH_Process+0x3cc>
      break;
 800bb06:	bf00      	nop
 800bb08:	e00a      	b.n	800bb20 <USBH_Process+0x3cc>
    break;
 800bb0a:	bf00      	nop
 800bb0c:	e008      	b.n	800bb20 <USBH_Process+0x3cc>
      break;
 800bb0e:	bf00      	nop
 800bb10:	e006      	b.n	800bb20 <USBH_Process+0x3cc>
      break;
 800bb12:	bf00      	nop
 800bb14:	e004      	b.n	800bb20 <USBH_Process+0x3cc>
      break;
 800bb16:	bf00      	nop
 800bb18:	e002      	b.n	800bb20 <USBH_Process+0x3cc>
      break;
 800bb1a:	bf00      	nop
 800bb1c:	e000      	b.n	800bb20 <USBH_Process+0x3cc>
      break;
 800bb1e:	bf00      	nop
  }
  return USBH_OK;
 800bb20:	2300      	movs	r3, #0
}
 800bb22:	4618      	mov	r0, r3
 800bb24:	3710      	adds	r7, #16
 800bb26:	46bd      	mov	sp, r7
 800bb28:	bd80      	pop	{r7, pc}
 800bb2a:	bf00      	nop

0800bb2c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b088      	sub	sp, #32
 800bb30:	af04      	add	r7, sp, #16
 800bb32:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bb34:	2301      	movs	r3, #1
 800bb36:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800bb38:	2301      	movs	r3, #1
 800bb3a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	785b      	ldrb	r3, [r3, #1]
 800bb40:	2b07      	cmp	r3, #7
 800bb42:	f200 81c1 	bhi.w	800bec8 <USBH_HandleEnum+0x39c>
 800bb46:	a201      	add	r2, pc, #4	; (adr r2, 800bb4c <USBH_HandleEnum+0x20>)
 800bb48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb4c:	0800bb6d 	.word	0x0800bb6d
 800bb50:	0800bc2b 	.word	0x0800bc2b
 800bb54:	0800bc95 	.word	0x0800bc95
 800bb58:	0800bd23 	.word	0x0800bd23
 800bb5c:	0800bd8d 	.word	0x0800bd8d
 800bb60:	0800bdfd 	.word	0x0800bdfd
 800bb64:	0800be43 	.word	0x0800be43
 800bb68:	0800be89 	.word	0x0800be89
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800bb6c:	2108      	movs	r1, #8
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f000 fa50 	bl	800c014 <USBH_Get_DevDesc>
 800bb74:	4603      	mov	r3, r0
 800bb76:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bb78:	7bbb      	ldrb	r3, [r7, #14]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d130      	bne.n	800bbe0 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2201      	movs	r2, #1
 800bb8c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	7919      	ldrb	r1, [r3, #4]
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bb9e:	687a      	ldr	r2, [r7, #4]
 800bba0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bba2:	b292      	uxth	r2, r2
 800bba4:	9202      	str	r2, [sp, #8]
 800bba6:	2200      	movs	r2, #0
 800bba8:	9201      	str	r2, [sp, #4]
 800bbaa:	9300      	str	r3, [sp, #0]
 800bbac:	4603      	mov	r3, r0
 800bbae:	2280      	movs	r2, #128	; 0x80
 800bbb0:	6878      	ldr	r0, [r7, #4]
 800bbb2:	f001 f865 	bl	800cc80 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	7959      	ldrb	r1, [r3, #5]
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bbc6:	687a      	ldr	r2, [r7, #4]
 800bbc8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bbca:	b292      	uxth	r2, r2
 800bbcc:	9202      	str	r2, [sp, #8]
 800bbce:	2200      	movs	r2, #0
 800bbd0:	9201      	str	r2, [sp, #4]
 800bbd2:	9300      	str	r3, [sp, #0]
 800bbd4:	4603      	mov	r3, r0
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	6878      	ldr	r0, [r7, #4]
 800bbda:	f001 f851 	bl	800cc80 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800bbde:	e175      	b.n	800becc <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bbe0:	7bbb      	ldrb	r3, [r7, #14]
 800bbe2:	2b03      	cmp	r3, #3
 800bbe4:	f040 8172 	bne.w	800becc <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bbee:	3301      	adds	r3, #1
 800bbf0:	b2da      	uxtb	r2, r3
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bbfe:	2b03      	cmp	r3, #3
 800bc00:	d903      	bls.n	800bc0a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	220d      	movs	r2, #13
 800bc06:	701a      	strb	r2, [r3, #0]
      break;
 800bc08:	e160      	b.n	800becc <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	795b      	ldrb	r3, [r3, #5]
 800bc0e:	4619      	mov	r1, r3
 800bc10:	6878      	ldr	r0, [r7, #4]
 800bc12:	f001 f885 	bl	800cd20 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	791b      	ldrb	r3, [r3, #4]
 800bc1a:	4619      	mov	r1, r3
 800bc1c:	6878      	ldr	r0, [r7, #4]
 800bc1e:	f001 f87f 	bl	800cd20 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	2200      	movs	r2, #0
 800bc26:	701a      	strb	r2, [r3, #0]
      break;
 800bc28:	e150      	b.n	800becc <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800bc2a:	2112      	movs	r1, #18
 800bc2c:	6878      	ldr	r0, [r7, #4]
 800bc2e:	f000 f9f1 	bl	800c014 <USBH_Get_DevDesc>
 800bc32:	4603      	mov	r3, r0
 800bc34:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bc36:	7bbb      	ldrb	r3, [r7, #14]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d103      	bne.n	800bc44 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2202      	movs	r2, #2
 800bc40:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bc42:	e145      	b.n	800bed0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bc44:	7bbb      	ldrb	r3, [r7, #14]
 800bc46:	2b03      	cmp	r3, #3
 800bc48:	f040 8142 	bne.w	800bed0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bc52:	3301      	adds	r3, #1
 800bc54:	b2da      	uxtb	r2, r3
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bc62:	2b03      	cmp	r3, #3
 800bc64:	d903      	bls.n	800bc6e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	220d      	movs	r2, #13
 800bc6a:	701a      	strb	r2, [r3, #0]
      break;
 800bc6c:	e130      	b.n	800bed0 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	795b      	ldrb	r3, [r3, #5]
 800bc72:	4619      	mov	r1, r3
 800bc74:	6878      	ldr	r0, [r7, #4]
 800bc76:	f001 f853 	bl	800cd20 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	791b      	ldrb	r3, [r3, #4]
 800bc7e:	4619      	mov	r1, r3
 800bc80:	6878      	ldr	r0, [r7, #4]
 800bc82:	f001 f84d 	bl	800cd20 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	2200      	movs	r2, #0
 800bc8a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2200      	movs	r2, #0
 800bc90:	701a      	strb	r2, [r3, #0]
      break;
 800bc92:	e11d      	b.n	800bed0 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800bc94:	2101      	movs	r1, #1
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f000 fa68 	bl	800c16c <USBH_SetAddress>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bca0:	7bbb      	ldrb	r3, [r7, #14]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d132      	bne.n	800bd0c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800bca6:	2002      	movs	r0, #2
 800bca8:	f001 fbc2 	bl	800d430 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	2201      	movs	r2, #1
 800bcb0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	2203      	movs	r2, #3
 800bcb8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	7919      	ldrb	r1, [r3, #4]
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bcca:	687a      	ldr	r2, [r7, #4]
 800bccc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bcce:	b292      	uxth	r2, r2
 800bcd0:	9202      	str	r2, [sp, #8]
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	9201      	str	r2, [sp, #4]
 800bcd6:	9300      	str	r3, [sp, #0]
 800bcd8:	4603      	mov	r3, r0
 800bcda:	2280      	movs	r2, #128	; 0x80
 800bcdc:	6878      	ldr	r0, [r7, #4]
 800bcde:	f000 ffcf 	bl	800cc80 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	7959      	ldrb	r1, [r3, #5]
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bcf2:	687a      	ldr	r2, [r7, #4]
 800bcf4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bcf6:	b292      	uxth	r2, r2
 800bcf8:	9202      	str	r2, [sp, #8]
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	9201      	str	r2, [sp, #4]
 800bcfe:	9300      	str	r3, [sp, #0]
 800bd00:	4603      	mov	r3, r0
 800bd02:	2200      	movs	r2, #0
 800bd04:	6878      	ldr	r0, [r7, #4]
 800bd06:	f000 ffbb 	bl	800cc80 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800bd0a:	e0e3      	b.n	800bed4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bd0c:	7bbb      	ldrb	r3, [r7, #14]
 800bd0e:	2b03      	cmp	r3, #3
 800bd10:	f040 80e0 	bne.w	800bed4 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	220d      	movs	r2, #13
 800bd18:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	705a      	strb	r2, [r3, #1]
      break;
 800bd20:	e0d8      	b.n	800bed4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800bd22:	2109      	movs	r1, #9
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f000 f99d 	bl	800c064 <USBH_Get_CfgDesc>
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bd2e:	7bbb      	ldrb	r3, [r7, #14]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d103      	bne.n	800bd3c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2204      	movs	r2, #4
 800bd38:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bd3a:	e0cd      	b.n	800bed8 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bd3c:	7bbb      	ldrb	r3, [r7, #14]
 800bd3e:	2b03      	cmp	r3, #3
 800bd40:	f040 80ca 	bne.w	800bed8 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bd4a:	3301      	adds	r3, #1
 800bd4c:	b2da      	uxtb	r2, r3
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bd5a:	2b03      	cmp	r3, #3
 800bd5c:	d903      	bls.n	800bd66 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	220d      	movs	r2, #13
 800bd62:	701a      	strb	r2, [r3, #0]
      break;
 800bd64:	e0b8      	b.n	800bed8 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	795b      	ldrb	r3, [r3, #5]
 800bd6a:	4619      	mov	r1, r3
 800bd6c:	6878      	ldr	r0, [r7, #4]
 800bd6e:	f000 ffd7 	bl	800cd20 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	791b      	ldrb	r3, [r3, #4]
 800bd76:	4619      	mov	r1, r3
 800bd78:	6878      	ldr	r0, [r7, #4]
 800bd7a:	f000 ffd1 	bl	800cd20 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	2200      	movs	r2, #0
 800bd82:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2200      	movs	r2, #0
 800bd88:	701a      	strb	r2, [r3, #0]
      break;
 800bd8a:	e0a5      	b.n	800bed8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800bd92:	4619      	mov	r1, r3
 800bd94:	6878      	ldr	r0, [r7, #4]
 800bd96:	f000 f965 	bl	800c064 <USBH_Get_CfgDesc>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bd9e:	7bbb      	ldrb	r3, [r7, #14]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d103      	bne.n	800bdac <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2205      	movs	r2, #5
 800bda8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bdaa:	e097      	b.n	800bedc <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bdac:	7bbb      	ldrb	r3, [r7, #14]
 800bdae:	2b03      	cmp	r3, #3
 800bdb0:	f040 8094 	bne.w	800bedc <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bdba:	3301      	adds	r3, #1
 800bdbc:	b2da      	uxtb	r2, r3
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bdca:	2b03      	cmp	r3, #3
 800bdcc:	d903      	bls.n	800bdd6 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	220d      	movs	r2, #13
 800bdd2:	701a      	strb	r2, [r3, #0]
      break;
 800bdd4:	e082      	b.n	800bedc <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	795b      	ldrb	r3, [r3, #5]
 800bdda:	4619      	mov	r1, r3
 800bddc:	6878      	ldr	r0, [r7, #4]
 800bdde:	f000 ff9f 	bl	800cd20 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	791b      	ldrb	r3, [r3, #4]
 800bde6:	4619      	mov	r1, r3
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f000 ff99 	bl	800cd20 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	701a      	strb	r2, [r3, #0]
      break;
 800bdfa:	e06f      	b.n	800bedc <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800be02:	2b00      	cmp	r3, #0
 800be04:	d019      	beq.n	800be3a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800be12:	23ff      	movs	r3, #255	; 0xff
 800be14:	6878      	ldr	r0, [r7, #4]
 800be16:	f000 f949 	bl	800c0ac <USBH_Get_StringDesc>
 800be1a:	4603      	mov	r3, r0
 800be1c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800be1e:	7bbb      	ldrb	r3, [r7, #14]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d103      	bne.n	800be2c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	2206      	movs	r2, #6
 800be28:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800be2a:	e059      	b.n	800bee0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800be2c:	7bbb      	ldrb	r3, [r7, #14]
 800be2e:	2b03      	cmp	r3, #3
 800be30:	d156      	bne.n	800bee0 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	2206      	movs	r2, #6
 800be36:	705a      	strb	r2, [r3, #1]
      break;
 800be38:	e052      	b.n	800bee0 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2206      	movs	r2, #6
 800be3e:	705a      	strb	r2, [r3, #1]
      break;
 800be40:	e04e      	b.n	800bee0 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d019      	beq.n	800be80 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800be58:	23ff      	movs	r3, #255	; 0xff
 800be5a:	6878      	ldr	r0, [r7, #4]
 800be5c:	f000 f926 	bl	800c0ac <USBH_Get_StringDesc>
 800be60:	4603      	mov	r3, r0
 800be62:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800be64:	7bbb      	ldrb	r3, [r7, #14]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d103      	bne.n	800be72 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	2207      	movs	r2, #7
 800be6e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800be70:	e038      	b.n	800bee4 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800be72:	7bbb      	ldrb	r3, [r7, #14]
 800be74:	2b03      	cmp	r3, #3
 800be76:	d135      	bne.n	800bee4 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2207      	movs	r2, #7
 800be7c:	705a      	strb	r2, [r3, #1]
      break;
 800be7e:	e031      	b.n	800bee4 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2207      	movs	r2, #7
 800be84:	705a      	strb	r2, [r3, #1]
      break;
 800be86:	e02d      	b.n	800bee4 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d017      	beq.n	800bec2 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800be9e:	23ff      	movs	r3, #255	; 0xff
 800bea0:	6878      	ldr	r0, [r7, #4]
 800bea2:	f000 f903 	bl	800c0ac <USBH_Get_StringDesc>
 800bea6:	4603      	mov	r3, r0
 800bea8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800beaa:	7bbb      	ldrb	r3, [r7, #14]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d102      	bne.n	800beb6 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800beb0:	2300      	movs	r3, #0
 800beb2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800beb4:	e018      	b.n	800bee8 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800beb6:	7bbb      	ldrb	r3, [r7, #14]
 800beb8:	2b03      	cmp	r3, #3
 800beba:	d115      	bne.n	800bee8 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800bebc:	2300      	movs	r3, #0
 800bebe:	73fb      	strb	r3, [r7, #15]
      break;
 800bec0:	e012      	b.n	800bee8 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800bec2:	2300      	movs	r3, #0
 800bec4:	73fb      	strb	r3, [r7, #15]
      break;
 800bec6:	e00f      	b.n	800bee8 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800bec8:	bf00      	nop
 800beca:	e00e      	b.n	800beea <USBH_HandleEnum+0x3be>
      break;
 800becc:	bf00      	nop
 800bece:	e00c      	b.n	800beea <USBH_HandleEnum+0x3be>
      break;
 800bed0:	bf00      	nop
 800bed2:	e00a      	b.n	800beea <USBH_HandleEnum+0x3be>
      break;
 800bed4:	bf00      	nop
 800bed6:	e008      	b.n	800beea <USBH_HandleEnum+0x3be>
      break;
 800bed8:	bf00      	nop
 800beda:	e006      	b.n	800beea <USBH_HandleEnum+0x3be>
      break;
 800bedc:	bf00      	nop
 800bede:	e004      	b.n	800beea <USBH_HandleEnum+0x3be>
      break;
 800bee0:	bf00      	nop
 800bee2:	e002      	b.n	800beea <USBH_HandleEnum+0x3be>
      break;
 800bee4:	bf00      	nop
 800bee6:	e000      	b.n	800beea <USBH_HandleEnum+0x3be>
      break;
 800bee8:	bf00      	nop
  }
  return Status;
 800beea:	7bfb      	ldrb	r3, [r7, #15]
}
 800beec:	4618      	mov	r0, r3
 800beee:	3710      	adds	r7, #16
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}

0800bef4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800bef4:	b480      	push	{r7}
 800bef6:	b083      	sub	sp, #12
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
 800befc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	683a      	ldr	r2, [r7, #0]
 800bf02:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800bf06:	bf00      	nop
 800bf08:	370c      	adds	r7, #12
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf10:	4770      	bx	lr

0800bf12 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800bf12:	b580      	push	{r7, lr}
 800bf14:	b082      	sub	sp, #8
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bf20:	1c5a      	adds	r2, r3, #1
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	f000 f804 	bl	800bf36 <USBH_HandleSof>
}
 800bf2e:	bf00      	nop
 800bf30:	3708      	adds	r7, #8
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}

0800bf36 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800bf36:	b580      	push	{r7, lr}
 800bf38:	b082      	sub	sp, #8
 800bf3a:	af00      	add	r7, sp, #0
 800bf3c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	781b      	ldrb	r3, [r3, #0]
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	2b0b      	cmp	r3, #11
 800bf46:	d10a      	bne.n	800bf5e <USBH_HandleSof+0x28>
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d005      	beq.n	800bf5e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf58:	699b      	ldr	r3, [r3, #24]
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	4798      	blx	r3
  }
}
 800bf5e:	bf00      	nop
 800bf60:	3708      	adds	r7, #8
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}

0800bf66 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800bf66:	b480      	push	{r7}
 800bf68:	b083      	sub	sp, #12
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	2201      	movs	r2, #1
 800bf72:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800bf76:	bf00      	nop
}
 800bf78:	370c      	adds	r7, #12
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf80:	4770      	bx	lr

0800bf82 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800bf82:	b480      	push	{r7}
 800bf84:	b083      	sub	sp, #12
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2200      	movs	r2, #0
 800bf8e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800bf92:	bf00      	nop
}
 800bf94:	370c      	adds	r7, #12
 800bf96:	46bd      	mov	sp, r7
 800bf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9c:	4770      	bx	lr

0800bf9e <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800bf9e:	b480      	push	{r7}
 800bfa0:	b083      	sub	sp, #12
 800bfa2:	af00      	add	r7, sp, #0
 800bfa4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2201      	movs	r2, #1
 800bfaa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	2200      	movs	r2, #0
 800bfb2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	2200      	movs	r2, #0
 800bfba:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800bfbe:	2300      	movs	r3, #0
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	370c      	adds	r7, #12
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfca:	4770      	bx	lr

0800bfcc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b082      	sub	sp, #8
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2200      	movs	r2, #0
 800bfe0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800bfec:	6878      	ldr	r0, [r7, #4]
 800bfee:	f001 f8a6 	bl	800d13e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	791b      	ldrb	r3, [r3, #4]
 800bff6:	4619      	mov	r1, r3
 800bff8:	6878      	ldr	r0, [r7, #4]
 800bffa:	f000 fe91 	bl	800cd20 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	795b      	ldrb	r3, [r3, #5]
 800c002:	4619      	mov	r1, r3
 800c004:	6878      	ldr	r0, [r7, #4]
 800c006:	f000 fe8b 	bl	800cd20 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800c00a:	2300      	movs	r3, #0
}
 800c00c:	4618      	mov	r0, r3
 800c00e:	3708      	adds	r7, #8
 800c010:	46bd      	mov	sp, r7
 800c012:	bd80      	pop	{r7, pc}

0800c014 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	b086      	sub	sp, #24
 800c018:	af02      	add	r7, sp, #8
 800c01a:	6078      	str	r0, [r7, #4]
 800c01c:	460b      	mov	r3, r1
 800c01e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800c026:	78fb      	ldrb	r3, [r7, #3]
 800c028:	b29b      	uxth	r3, r3
 800c02a:	9300      	str	r3, [sp, #0]
 800c02c:	4613      	mov	r3, r2
 800c02e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c032:	2100      	movs	r1, #0
 800c034:	6878      	ldr	r0, [r7, #4]
 800c036:	f000 f864 	bl	800c102 <USBH_GetDescriptor>
 800c03a:	4603      	mov	r3, r0
 800c03c:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800c03e:	7bfb      	ldrb	r3, [r7, #15]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d10a      	bne.n	800c05a <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f203 3026 	addw	r0, r3, #806	; 0x326
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c050:	78fa      	ldrb	r2, [r7, #3]
 800c052:	b292      	uxth	r2, r2
 800c054:	4619      	mov	r1, r3
 800c056:	f000 f918 	bl	800c28a <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800c05a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	3710      	adds	r7, #16
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}

0800c064 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800c064:	b580      	push	{r7, lr}
 800c066:	b086      	sub	sp, #24
 800c068:	af02      	add	r7, sp, #8
 800c06a:	6078      	str	r0, [r7, #4]
 800c06c:	460b      	mov	r3, r1
 800c06e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	331c      	adds	r3, #28
 800c074:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800c076:	887b      	ldrh	r3, [r7, #2]
 800c078:	9300      	str	r3, [sp, #0]
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c080:	2100      	movs	r1, #0
 800c082:	6878      	ldr	r0, [r7, #4]
 800c084:	f000 f83d 	bl	800c102 <USBH_GetDescriptor>
 800c088:	4603      	mov	r3, r0
 800c08a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800c08c:	7bfb      	ldrb	r3, [r7, #15]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d107      	bne.n	800c0a2 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800c092:	887b      	ldrh	r3, [r7, #2]
 800c094:	461a      	mov	r2, r3
 800c096:	68b9      	ldr	r1, [r7, #8]
 800c098:	6878      	ldr	r0, [r7, #4]
 800c09a:	f000 f987 	bl	800c3ac <USBH_ParseCfgDesc>
 800c09e:	4603      	mov	r3, r0
 800c0a0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c0a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0a4:	4618      	mov	r0, r3
 800c0a6:	3710      	adds	r7, #16
 800c0a8:	46bd      	mov	sp, r7
 800c0aa:	bd80      	pop	{r7, pc}

0800c0ac <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	b088      	sub	sp, #32
 800c0b0:	af02      	add	r7, sp, #8
 800c0b2:	60f8      	str	r0, [r7, #12]
 800c0b4:	607a      	str	r2, [r7, #4]
 800c0b6:	461a      	mov	r2, r3
 800c0b8:	460b      	mov	r3, r1
 800c0ba:	72fb      	strb	r3, [r7, #11]
 800c0bc:	4613      	mov	r3, r2
 800c0be:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800c0c0:	7afb      	ldrb	r3, [r7, #11]
 800c0c2:	b29b      	uxth	r3, r3
 800c0c4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800c0c8:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800c0d0:	893b      	ldrh	r3, [r7, #8]
 800c0d2:	9300      	str	r3, [sp, #0]
 800c0d4:	460b      	mov	r3, r1
 800c0d6:	2100      	movs	r1, #0
 800c0d8:	68f8      	ldr	r0, [r7, #12]
 800c0da:	f000 f812 	bl	800c102 <USBH_GetDescriptor>
 800c0de:	4603      	mov	r3, r0
 800c0e0:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800c0e2:	7dfb      	ldrb	r3, [r7, #23]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d107      	bne.n	800c0f8 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c0ee:	893a      	ldrh	r2, [r7, #8]
 800c0f0:	6879      	ldr	r1, [r7, #4]
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	f000 fb24 	bl	800c740 <USBH_ParseStringDesc>
  }

  return status;
 800c0f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	3718      	adds	r7, #24
 800c0fe:	46bd      	mov	sp, r7
 800c100:	bd80      	pop	{r7, pc}

0800c102 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800c102:	b580      	push	{r7, lr}
 800c104:	b084      	sub	sp, #16
 800c106:	af00      	add	r7, sp, #0
 800c108:	60f8      	str	r0, [r7, #12]
 800c10a:	607b      	str	r3, [r7, #4]
 800c10c:	460b      	mov	r3, r1
 800c10e:	72fb      	strb	r3, [r7, #11]
 800c110:	4613      	mov	r3, r2
 800c112:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	789b      	ldrb	r3, [r3, #2]
 800c118:	2b01      	cmp	r3, #1
 800c11a:	d11c      	bne.n	800c156 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800c11c:	7afb      	ldrb	r3, [r7, #11]
 800c11e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c122:	b2da      	uxtb	r2, r3
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	2206      	movs	r2, #6
 800c12c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	893a      	ldrh	r2, [r7, #8]
 800c132:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800c134:	893b      	ldrh	r3, [r7, #8]
 800c136:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c13a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c13e:	d104      	bne.n	800c14a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	f240 4209 	movw	r2, #1033	; 0x409
 800c146:	829a      	strh	r2, [r3, #20]
 800c148:	e002      	b.n	800c150 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	2200      	movs	r2, #0
 800c14e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	8b3a      	ldrh	r2, [r7, #24]
 800c154:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800c156:	8b3b      	ldrh	r3, [r7, #24]
 800c158:	461a      	mov	r2, r3
 800c15a:	6879      	ldr	r1, [r7, #4]
 800c15c:	68f8      	ldr	r0, [r7, #12]
 800c15e:	f000 fb3d 	bl	800c7dc <USBH_CtlReq>
 800c162:	4603      	mov	r3, r0
}
 800c164:	4618      	mov	r0, r3
 800c166:	3710      	adds	r7, #16
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}

0800c16c <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b082      	sub	sp, #8
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
 800c174:	460b      	mov	r3, r1
 800c176:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	789b      	ldrb	r3, [r3, #2]
 800c17c:	2b01      	cmp	r3, #1
 800c17e:	d10f      	bne.n	800c1a0 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2200      	movs	r2, #0
 800c184:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	2205      	movs	r2, #5
 800c18a:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c18c:	78fb      	ldrb	r3, [r7, #3]
 800c18e:	b29a      	uxth	r2, r3
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	2200      	movs	r2, #0
 800c198:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	2200      	movs	r2, #0
 800c19e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	2100      	movs	r1, #0
 800c1a4:	6878      	ldr	r0, [r7, #4]
 800c1a6:	f000 fb19 	bl	800c7dc <USBH_CtlReq>
 800c1aa:	4603      	mov	r3, r0
}
 800c1ac:	4618      	mov	r0, r3
 800c1ae:	3708      	adds	r7, #8
 800c1b0:	46bd      	mov	sp, r7
 800c1b2:	bd80      	pop	{r7, pc}

0800c1b4 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800c1b4:	b580      	push	{r7, lr}
 800c1b6:	b082      	sub	sp, #8
 800c1b8:	af00      	add	r7, sp, #0
 800c1ba:	6078      	str	r0, [r7, #4]
 800c1bc:	460b      	mov	r3, r1
 800c1be:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	789b      	ldrb	r3, [r3, #2]
 800c1c4:	2b01      	cmp	r3, #1
 800c1c6:	d10e      	bne.n	800c1e6 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	2209      	movs	r2, #9
 800c1d2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	887a      	ldrh	r2, [r7, #2]
 800c1d8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2200      	movs	r2, #0
 800c1de:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	2100      	movs	r1, #0
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f000 faf6 	bl	800c7dc <USBH_CtlReq>
 800c1f0:	4603      	mov	r3, r0
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3708      	adds	r7, #8
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}

0800c1fa <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800c1fa:	b580      	push	{r7, lr}
 800c1fc:	b082      	sub	sp, #8
 800c1fe:	af00      	add	r7, sp, #0
 800c200:	6078      	str	r0, [r7, #4]
 800c202:	460b      	mov	r3, r1
 800c204:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	789b      	ldrb	r3, [r3, #2]
 800c20a:	2b01      	cmp	r3, #1
 800c20c:	d10f      	bne.n	800c22e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2200      	movs	r2, #0
 800c212:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	2203      	movs	r2, #3
 800c218:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c21a:	78fb      	ldrb	r3, [r7, #3]
 800c21c:	b29a      	uxth	r2, r3
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2200      	movs	r2, #0
 800c226:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	2200      	movs	r2, #0
 800c22c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c22e:	2200      	movs	r2, #0
 800c230:	2100      	movs	r1, #0
 800c232:	6878      	ldr	r0, [r7, #4]
 800c234:	f000 fad2 	bl	800c7dc <USBH_CtlReq>
 800c238:	4603      	mov	r3, r0
}
 800c23a:	4618      	mov	r0, r3
 800c23c:	3708      	adds	r7, #8
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd80      	pop	{r7, pc}

0800c242 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c242:	b580      	push	{r7, lr}
 800c244:	b082      	sub	sp, #8
 800c246:	af00      	add	r7, sp, #0
 800c248:	6078      	str	r0, [r7, #4]
 800c24a:	460b      	mov	r3, r1
 800c24c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	789b      	ldrb	r3, [r3, #2]
 800c252:	2b01      	cmp	r3, #1
 800c254:	d10f      	bne.n	800c276 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2202      	movs	r2, #2
 800c25a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2201      	movs	r2, #1
 800c260:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2200      	movs	r2, #0
 800c266:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c268:	78fb      	ldrb	r3, [r7, #3]
 800c26a:	b29a      	uxth	r2, r3
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	2200      	movs	r2, #0
 800c274:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800c276:	2200      	movs	r2, #0
 800c278:	2100      	movs	r1, #0
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f000 faae 	bl	800c7dc <USBH_CtlReq>
 800c280:	4603      	mov	r3, r0
}
 800c282:	4618      	mov	r0, r3
 800c284:	3708      	adds	r7, #8
 800c286:	46bd      	mov	sp, r7
 800c288:	bd80      	pop	{r7, pc}

0800c28a <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800c28a:	b480      	push	{r7}
 800c28c:	b085      	sub	sp, #20
 800c28e:	af00      	add	r7, sp, #0
 800c290:	60f8      	str	r0, [r7, #12]
 800c292:	60b9      	str	r1, [r7, #8]
 800c294:	4613      	mov	r3, r2
 800c296:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800c298:	68bb      	ldr	r3, [r7, #8]
 800c29a:	781a      	ldrb	r2, [r3, #0]
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800c2a0:	68bb      	ldr	r3, [r7, #8]
 800c2a2:	785a      	ldrb	r2, [r3, #1]
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	3302      	adds	r3, #2
 800c2ac:	781b      	ldrb	r3, [r3, #0]
 800c2ae:	b29a      	uxth	r2, r3
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	3303      	adds	r3, #3
 800c2b4:	781b      	ldrb	r3, [r3, #0]
 800c2b6:	b29b      	uxth	r3, r3
 800c2b8:	021b      	lsls	r3, r3, #8
 800c2ba:	b29b      	uxth	r3, r3
 800c2bc:	4313      	orrs	r3, r2
 800c2be:	b29a      	uxth	r2, r3
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	791a      	ldrb	r2, [r3, #4]
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800c2cc:	68bb      	ldr	r3, [r7, #8]
 800c2ce:	795a      	ldrb	r2, [r3, #5]
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800c2d4:	68bb      	ldr	r3, [r7, #8]
 800c2d6:	799a      	ldrb	r2, [r3, #6]
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800c2dc:	68bb      	ldr	r3, [r7, #8]
 800c2de:	79da      	ldrb	r2, [r3, #7]
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	79db      	ldrb	r3, [r3, #7]
 800c2e8:	2b20      	cmp	r3, #32
 800c2ea:	dc11      	bgt.n	800c310 <USBH_ParseDevDesc+0x86>
 800c2ec:	2b08      	cmp	r3, #8
 800c2ee:	db16      	blt.n	800c31e <USBH_ParseDevDesc+0x94>
 800c2f0:	3b08      	subs	r3, #8
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	fa02 f303 	lsl.w	r3, r2, r3
 800c2f8:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800c2fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c300:	2b00      	cmp	r3, #0
 800c302:	bf14      	ite	ne
 800c304:	2301      	movne	r3, #1
 800c306:	2300      	moveq	r3, #0
 800c308:	b2db      	uxtb	r3, r3
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d102      	bne.n	800c314 <USBH_ParseDevDesc+0x8a>
 800c30e:	e006      	b.n	800c31e <USBH_ParseDevDesc+0x94>
 800c310:	2b40      	cmp	r3, #64	; 0x40
 800c312:	d104      	bne.n	800c31e <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	79da      	ldrb	r2, [r3, #7]
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	71da      	strb	r2, [r3, #7]
      break;
 800c31c:	e003      	b.n	800c326 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	2240      	movs	r2, #64	; 0x40
 800c322:	71da      	strb	r2, [r3, #7]
      break;
 800c324:	bf00      	nop
  }

  if (length > 8U)
 800c326:	88fb      	ldrh	r3, [r7, #6]
 800c328:	2b08      	cmp	r3, #8
 800c32a:	d939      	bls.n	800c3a0 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800c32c:	68bb      	ldr	r3, [r7, #8]
 800c32e:	3308      	adds	r3, #8
 800c330:	781b      	ldrb	r3, [r3, #0]
 800c332:	b29a      	uxth	r2, r3
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	3309      	adds	r3, #9
 800c338:	781b      	ldrb	r3, [r3, #0]
 800c33a:	b29b      	uxth	r3, r3
 800c33c:	021b      	lsls	r3, r3, #8
 800c33e:	b29b      	uxth	r3, r3
 800c340:	4313      	orrs	r3, r2
 800c342:	b29a      	uxth	r2, r3
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800c348:	68bb      	ldr	r3, [r7, #8]
 800c34a:	330a      	adds	r3, #10
 800c34c:	781b      	ldrb	r3, [r3, #0]
 800c34e:	b29a      	uxth	r2, r3
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	330b      	adds	r3, #11
 800c354:	781b      	ldrb	r3, [r3, #0]
 800c356:	b29b      	uxth	r3, r3
 800c358:	021b      	lsls	r3, r3, #8
 800c35a:	b29b      	uxth	r3, r3
 800c35c:	4313      	orrs	r3, r2
 800c35e:	b29a      	uxth	r2, r3
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	330c      	adds	r3, #12
 800c368:	781b      	ldrb	r3, [r3, #0]
 800c36a:	b29a      	uxth	r2, r3
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	330d      	adds	r3, #13
 800c370:	781b      	ldrb	r3, [r3, #0]
 800c372:	b29b      	uxth	r3, r3
 800c374:	021b      	lsls	r3, r3, #8
 800c376:	b29b      	uxth	r3, r3
 800c378:	4313      	orrs	r3, r2
 800c37a:	b29a      	uxth	r2, r3
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	7b9a      	ldrb	r2, [r3, #14]
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	7bda      	ldrb	r2, [r3, #15]
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	7c1a      	ldrb	r2, [r3, #16]
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	7c5a      	ldrb	r2, [r3, #17]
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	745a      	strb	r2, [r3, #17]
  }
}
 800c3a0:	bf00      	nop
 800c3a2:	3714      	adds	r7, #20
 800c3a4:	46bd      	mov	sp, r7
 800c3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3aa:	4770      	bx	lr

0800c3ac <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	b08c      	sub	sp, #48	; 0x30
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	60f8      	str	r0, [r7, #12]
 800c3b4:	60b9      	str	r1, [r7, #8]
 800c3b6:	4613      	mov	r3, r2
 800c3b8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c3c0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800c3cc:	2300      	movs	r3, #0
 800c3ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	781a      	ldrb	r2, [r3, #0]
 800c3e0:	6a3b      	ldr	r3, [r7, #32]
 800c3e2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	785a      	ldrb	r2, [r3, #1]
 800c3e8:	6a3b      	ldr	r3, [r7, #32]
 800c3ea:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	3302      	adds	r3, #2
 800c3f0:	781b      	ldrb	r3, [r3, #0]
 800c3f2:	b29a      	uxth	r2, r3
 800c3f4:	68bb      	ldr	r3, [r7, #8]
 800c3f6:	3303      	adds	r3, #3
 800c3f8:	781b      	ldrb	r3, [r3, #0]
 800c3fa:	b29b      	uxth	r3, r3
 800c3fc:	021b      	lsls	r3, r3, #8
 800c3fe:	b29b      	uxth	r3, r3
 800c400:	4313      	orrs	r3, r2
 800c402:	b29b      	uxth	r3, r3
 800c404:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c408:	bf28      	it	cs
 800c40a:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800c40e:	b29a      	uxth	r2, r3
 800c410:	6a3b      	ldr	r3, [r7, #32]
 800c412:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	791a      	ldrb	r2, [r3, #4]
 800c418:	6a3b      	ldr	r3, [r7, #32]
 800c41a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800c41c:	68bb      	ldr	r3, [r7, #8]
 800c41e:	795a      	ldrb	r2, [r3, #5]
 800c420:	6a3b      	ldr	r3, [r7, #32]
 800c422:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	799a      	ldrb	r2, [r3, #6]
 800c428:	6a3b      	ldr	r3, [r7, #32]
 800c42a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800c42c:	68bb      	ldr	r3, [r7, #8]
 800c42e:	79da      	ldrb	r2, [r3, #7]
 800c430:	6a3b      	ldr	r3, [r7, #32]
 800c432:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	7a1a      	ldrb	r2, [r3, #8]
 800c438:	6a3b      	ldr	r3, [r7, #32]
 800c43a:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800c43c:	6a3b      	ldr	r3, [r7, #32]
 800c43e:	781b      	ldrb	r3, [r3, #0]
 800c440:	2b09      	cmp	r3, #9
 800c442:	d002      	beq.n	800c44a <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800c444:	6a3b      	ldr	r3, [r7, #32]
 800c446:	2209      	movs	r2, #9
 800c448:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c44a:	88fb      	ldrh	r3, [r7, #6]
 800c44c:	2b09      	cmp	r3, #9
 800c44e:	f240 809d 	bls.w	800c58c <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800c452:	2309      	movs	r3, #9
 800c454:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c456:	2300      	movs	r3, #0
 800c458:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c45a:	e081      	b.n	800c560 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c45c:	f107 0316 	add.w	r3, r7, #22
 800c460:	4619      	mov	r1, r3
 800c462:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c464:	f000 f99f 	bl	800c7a6 <USBH_GetNextDesc>
 800c468:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800c46a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c46c:	785b      	ldrb	r3, [r3, #1]
 800c46e:	2b04      	cmp	r3, #4
 800c470:	d176      	bne.n	800c560 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800c472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c474:	781b      	ldrb	r3, [r3, #0]
 800c476:	2b09      	cmp	r3, #9
 800c478:	d002      	beq.n	800c480 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800c47a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c47c:	2209      	movs	r2, #9
 800c47e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800c480:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c484:	221a      	movs	r2, #26
 800c486:	fb02 f303 	mul.w	r3, r2, r3
 800c48a:	3308      	adds	r3, #8
 800c48c:	6a3a      	ldr	r2, [r7, #32]
 800c48e:	4413      	add	r3, r2
 800c490:	3302      	adds	r3, #2
 800c492:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800c494:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c496:	69f8      	ldr	r0, [r7, #28]
 800c498:	f000 f87e 	bl	800c598 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800c49c:	2300      	movs	r3, #0
 800c49e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c4a6:	e043      	b.n	800c530 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c4a8:	f107 0316 	add.w	r3, r7, #22
 800c4ac:	4619      	mov	r1, r3
 800c4ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c4b0:	f000 f979 	bl	800c7a6 <USBH_GetNextDesc>
 800c4b4:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c4b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4b8:	785b      	ldrb	r3, [r3, #1]
 800c4ba:	2b05      	cmp	r3, #5
 800c4bc:	d138      	bne.n	800c530 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800c4be:	69fb      	ldr	r3, [r7, #28]
 800c4c0:	795b      	ldrb	r3, [r3, #5]
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	d10f      	bne.n	800c4e6 <USBH_ParseCfgDesc+0x13a>
 800c4c6:	69fb      	ldr	r3, [r7, #28]
 800c4c8:	799b      	ldrb	r3, [r3, #6]
 800c4ca:	2b02      	cmp	r3, #2
 800c4cc:	d10b      	bne.n	800c4e6 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c4ce:	69fb      	ldr	r3, [r7, #28]
 800c4d0:	79db      	ldrb	r3, [r3, #7]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d10f      	bne.n	800c4f6 <USBH_ParseCfgDesc+0x14a>
 800c4d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4d8:	781b      	ldrb	r3, [r3, #0]
 800c4da:	2b09      	cmp	r3, #9
 800c4dc:	d00b      	beq.n	800c4f6 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800c4de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4e0:	2209      	movs	r2, #9
 800c4e2:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c4e4:	e007      	b.n	800c4f6 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800c4e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4e8:	781b      	ldrb	r3, [r3, #0]
 800c4ea:	2b07      	cmp	r3, #7
 800c4ec:	d004      	beq.n	800c4f8 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800c4ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4f0:	2207      	movs	r2, #7
 800c4f2:	701a      	strb	r2, [r3, #0]
 800c4f4:	e000      	b.n	800c4f8 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c4f6:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c4f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c4fc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c500:	3201      	adds	r2, #1
 800c502:	00d2      	lsls	r2, r2, #3
 800c504:	211a      	movs	r1, #26
 800c506:	fb01 f303 	mul.w	r3, r1, r3
 800c50a:	4413      	add	r3, r2
 800c50c:	3308      	adds	r3, #8
 800c50e:	6a3a      	ldr	r2, [r7, #32]
 800c510:	4413      	add	r3, r2
 800c512:	3304      	adds	r3, #4
 800c514:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800c516:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c518:	69b9      	ldr	r1, [r7, #24]
 800c51a:	68f8      	ldr	r0, [r7, #12]
 800c51c:	f000 f86b 	bl	800c5f6 <USBH_ParseEPDesc>
 800c520:	4603      	mov	r3, r0
 800c522:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800c526:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800c52a:	3301      	adds	r3, #1
 800c52c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c530:	69fb      	ldr	r3, [r7, #28]
 800c532:	791b      	ldrb	r3, [r3, #4]
 800c534:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c538:	429a      	cmp	r2, r3
 800c53a:	d204      	bcs.n	800c546 <USBH_ParseCfgDesc+0x19a>
 800c53c:	6a3b      	ldr	r3, [r7, #32]
 800c53e:	885a      	ldrh	r2, [r3, #2]
 800c540:	8afb      	ldrh	r3, [r7, #22]
 800c542:	429a      	cmp	r2, r3
 800c544:	d8b0      	bhi.n	800c4a8 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800c546:	69fb      	ldr	r3, [r7, #28]
 800c548:	791b      	ldrb	r3, [r3, #4]
 800c54a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800c54e:	429a      	cmp	r2, r3
 800c550:	d201      	bcs.n	800c556 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800c552:	2303      	movs	r3, #3
 800c554:	e01c      	b.n	800c590 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800c556:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c55a:	3301      	adds	r3, #1
 800c55c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c560:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c564:	2b01      	cmp	r3, #1
 800c566:	d805      	bhi.n	800c574 <USBH_ParseCfgDesc+0x1c8>
 800c568:	6a3b      	ldr	r3, [r7, #32]
 800c56a:	885a      	ldrh	r2, [r3, #2]
 800c56c:	8afb      	ldrh	r3, [r7, #22]
 800c56e:	429a      	cmp	r2, r3
 800c570:	f63f af74 	bhi.w	800c45c <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800c574:	6a3b      	ldr	r3, [r7, #32]
 800c576:	791b      	ldrb	r3, [r3, #4]
 800c578:	2b02      	cmp	r3, #2
 800c57a:	bf28      	it	cs
 800c57c:	2302      	movcs	r3, #2
 800c57e:	b2db      	uxtb	r3, r3
 800c580:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800c584:	429a      	cmp	r2, r3
 800c586:	d201      	bcs.n	800c58c <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800c588:	2303      	movs	r3, #3
 800c58a:	e001      	b.n	800c590 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800c58c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800c590:	4618      	mov	r0, r3
 800c592:	3730      	adds	r7, #48	; 0x30
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}

0800c598 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800c598:	b480      	push	{r7}
 800c59a:	b083      	sub	sp, #12
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
 800c5a0:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800c5a2:	683b      	ldr	r3, [r7, #0]
 800c5a4:	781a      	ldrb	r2, [r3, #0]
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	785a      	ldrb	r2, [r3, #1]
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800c5b2:	683b      	ldr	r3, [r7, #0]
 800c5b4:	789a      	ldrb	r2, [r3, #2]
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800c5ba:	683b      	ldr	r3, [r7, #0]
 800c5bc:	78da      	ldrb	r2, [r3, #3]
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800c5c2:	683b      	ldr	r3, [r7, #0]
 800c5c4:	791a      	ldrb	r2, [r3, #4]
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800c5ca:	683b      	ldr	r3, [r7, #0]
 800c5cc:	795a      	ldrb	r2, [r3, #5]
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	799a      	ldrb	r2, [r3, #6]
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800c5da:	683b      	ldr	r3, [r7, #0]
 800c5dc:	79da      	ldrb	r2, [r3, #7]
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	7a1a      	ldrb	r2, [r3, #8]
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	721a      	strb	r2, [r3, #8]
}
 800c5ea:	bf00      	nop
 800c5ec:	370c      	adds	r7, #12
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f4:	4770      	bx	lr

0800c5f6 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800c5f6:	b480      	push	{r7}
 800c5f8:	b087      	sub	sp, #28
 800c5fa:	af00      	add	r7, sp, #0
 800c5fc:	60f8      	str	r0, [r7, #12]
 800c5fe:	60b9      	str	r1, [r7, #8]
 800c600:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800c602:	2300      	movs	r3, #0
 800c604:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	781a      	ldrb	r2, [r3, #0]
 800c60a:	68bb      	ldr	r3, [r7, #8]
 800c60c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	785a      	ldrb	r2, [r3, #1]
 800c612:	68bb      	ldr	r3, [r7, #8]
 800c614:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	789a      	ldrb	r2, [r3, #2]
 800c61a:	68bb      	ldr	r3, [r7, #8]
 800c61c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	78da      	ldrb	r2, [r3, #3]
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	3304      	adds	r3, #4
 800c62a:	781b      	ldrb	r3, [r3, #0]
 800c62c:	b29a      	uxth	r2, r3
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	3305      	adds	r3, #5
 800c632:	781b      	ldrb	r3, [r3, #0]
 800c634:	b29b      	uxth	r3, r3
 800c636:	021b      	lsls	r3, r3, #8
 800c638:	b29b      	uxth	r3, r3
 800c63a:	4313      	orrs	r3, r2
 800c63c:	b29a      	uxth	r2, r3
 800c63e:	68bb      	ldr	r3, [r7, #8]
 800c640:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	799a      	ldrb	r2, [r3, #6]
 800c646:	68bb      	ldr	r3, [r7, #8]
 800c648:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	889b      	ldrh	r3, [r3, #4]
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d102      	bne.n	800c658 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800c652:	2303      	movs	r3, #3
 800c654:	75fb      	strb	r3, [r7, #23]
 800c656:	e033      	b.n	800c6c0 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800c658:	68bb      	ldr	r3, [r7, #8]
 800c65a:	889b      	ldrh	r3, [r3, #4]
 800c65c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c660:	f023 0307 	bic.w	r3, r3, #7
 800c664:	b29a      	uxth	r2, r3
 800c666:	68bb      	ldr	r3, [r7, #8]
 800c668:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	889b      	ldrh	r3, [r3, #4]
 800c66e:	b21a      	sxth	r2, r3
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	3304      	adds	r3, #4
 800c674:	781b      	ldrb	r3, [r3, #0]
 800c676:	b299      	uxth	r1, r3
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	3305      	adds	r3, #5
 800c67c:	781b      	ldrb	r3, [r3, #0]
 800c67e:	b29b      	uxth	r3, r3
 800c680:	021b      	lsls	r3, r3, #8
 800c682:	b29b      	uxth	r3, r3
 800c684:	430b      	orrs	r3, r1
 800c686:	b29b      	uxth	r3, r3
 800c688:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d110      	bne.n	800c6b2 <USBH_ParseEPDesc+0xbc>
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	3304      	adds	r3, #4
 800c694:	781b      	ldrb	r3, [r3, #0]
 800c696:	b299      	uxth	r1, r3
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	3305      	adds	r3, #5
 800c69c:	781b      	ldrb	r3, [r3, #0]
 800c69e:	b29b      	uxth	r3, r3
 800c6a0:	021b      	lsls	r3, r3, #8
 800c6a2:	b29b      	uxth	r3, r3
 800c6a4:	430b      	orrs	r3, r1
 800c6a6:	b29b      	uxth	r3, r3
 800c6a8:	b21b      	sxth	r3, r3
 800c6aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c6ae:	b21b      	sxth	r3, r3
 800c6b0:	e001      	b.n	800c6b6 <USBH_ParseEPDesc+0xc0>
 800c6b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c6b6:	4313      	orrs	r3, r2
 800c6b8:	b21b      	sxth	r3, r3
 800c6ba:	b29a      	uxth	r2, r3
 800c6bc:	68bb      	ldr	r3, [r7, #8]
 800c6be:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d116      	bne.n	800c6f8 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c6ca:	68bb      	ldr	r3, [r7, #8]
 800c6cc:	78db      	ldrb	r3, [r3, #3]
 800c6ce:	f003 0303 	and.w	r3, r3, #3
 800c6d2:	2b01      	cmp	r3, #1
 800c6d4:	d005      	beq.n	800c6e2 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800c6d6:	68bb      	ldr	r3, [r7, #8]
 800c6d8:	78db      	ldrb	r3, [r3, #3]
 800c6da:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c6de:	2b03      	cmp	r3, #3
 800c6e0:	d127      	bne.n	800c732 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	799b      	ldrb	r3, [r3, #6]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d003      	beq.n	800c6f2 <USBH_ParseEPDesc+0xfc>
 800c6ea:	68bb      	ldr	r3, [r7, #8]
 800c6ec:	799b      	ldrb	r3, [r3, #6]
 800c6ee:	2b10      	cmp	r3, #16
 800c6f0:	d91f      	bls.n	800c732 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800c6f2:	2303      	movs	r3, #3
 800c6f4:	75fb      	strb	r3, [r7, #23]
 800c6f6:	e01c      	b.n	800c732 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800c6f8:	68bb      	ldr	r3, [r7, #8]
 800c6fa:	78db      	ldrb	r3, [r3, #3]
 800c6fc:	f003 0303 	and.w	r3, r3, #3
 800c700:	2b01      	cmp	r3, #1
 800c702:	d10a      	bne.n	800c71a <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c704:	68bb      	ldr	r3, [r7, #8]
 800c706:	799b      	ldrb	r3, [r3, #6]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d003      	beq.n	800c714 <USBH_ParseEPDesc+0x11e>
 800c70c:	68bb      	ldr	r3, [r7, #8]
 800c70e:	799b      	ldrb	r3, [r3, #6]
 800c710:	2b10      	cmp	r3, #16
 800c712:	d90e      	bls.n	800c732 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800c714:	2303      	movs	r3, #3
 800c716:	75fb      	strb	r3, [r7, #23]
 800c718:	e00b      	b.n	800c732 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c71a:	68bb      	ldr	r3, [r7, #8]
 800c71c:	78db      	ldrb	r3, [r3, #3]
 800c71e:	f003 0303 	and.w	r3, r3, #3
 800c722:	2b03      	cmp	r3, #3
 800c724:	d105      	bne.n	800c732 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800c726:	68bb      	ldr	r3, [r7, #8]
 800c728:	799b      	ldrb	r3, [r3, #6]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d101      	bne.n	800c732 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800c72e:	2303      	movs	r3, #3
 800c730:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800c732:	7dfb      	ldrb	r3, [r7, #23]
}
 800c734:	4618      	mov	r0, r3
 800c736:	371c      	adds	r7, #28
 800c738:	46bd      	mov	sp, r7
 800c73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73e:	4770      	bx	lr

0800c740 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c740:	b480      	push	{r7}
 800c742:	b087      	sub	sp, #28
 800c744:	af00      	add	r7, sp, #0
 800c746:	60f8      	str	r0, [r7, #12]
 800c748:	60b9      	str	r1, [r7, #8]
 800c74a:	4613      	mov	r3, r2
 800c74c:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	3301      	adds	r3, #1
 800c752:	781b      	ldrb	r3, [r3, #0]
 800c754:	2b03      	cmp	r3, #3
 800c756:	d120      	bne.n	800c79a <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	781b      	ldrb	r3, [r3, #0]
 800c75c:	1e9a      	subs	r2, r3, #2
 800c75e:	88fb      	ldrh	r3, [r7, #6]
 800c760:	4293      	cmp	r3, r2
 800c762:	bf28      	it	cs
 800c764:	4613      	movcs	r3, r2
 800c766:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	3302      	adds	r3, #2
 800c76c:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c76e:	2300      	movs	r3, #0
 800c770:	82fb      	strh	r3, [r7, #22]
 800c772:	e00b      	b.n	800c78c <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c774:	8afb      	ldrh	r3, [r7, #22]
 800c776:	68fa      	ldr	r2, [r7, #12]
 800c778:	4413      	add	r3, r2
 800c77a:	781a      	ldrb	r2, [r3, #0]
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c780:	68bb      	ldr	r3, [r7, #8]
 800c782:	3301      	adds	r3, #1
 800c784:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c786:	8afb      	ldrh	r3, [r7, #22]
 800c788:	3302      	adds	r3, #2
 800c78a:	82fb      	strh	r3, [r7, #22]
 800c78c:	8afa      	ldrh	r2, [r7, #22]
 800c78e:	8abb      	ldrh	r3, [r7, #20]
 800c790:	429a      	cmp	r2, r3
 800c792:	d3ef      	bcc.n	800c774 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c794:	68bb      	ldr	r3, [r7, #8]
 800c796:	2200      	movs	r2, #0
 800c798:	701a      	strb	r2, [r3, #0]
  }
}
 800c79a:	bf00      	nop
 800c79c:	371c      	adds	r7, #28
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a4:	4770      	bx	lr

0800c7a6 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800c7a6:	b480      	push	{r7}
 800c7a8:	b085      	sub	sp, #20
 800c7aa:	af00      	add	r7, sp, #0
 800c7ac:	6078      	str	r0, [r7, #4]
 800c7ae:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	881a      	ldrh	r2, [r3, #0]
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	781b      	ldrb	r3, [r3, #0]
 800c7b8:	b29b      	uxth	r3, r3
 800c7ba:	4413      	add	r3, r2
 800c7bc:	b29a      	uxth	r2, r3
 800c7be:	683b      	ldr	r3, [r7, #0]
 800c7c0:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	781b      	ldrb	r3, [r3, #0]
 800c7c6:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	4413      	add	r3, r2
 800c7cc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c7ce:	68fb      	ldr	r3, [r7, #12]
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	3714      	adds	r7, #20
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7da:	4770      	bx	lr

0800c7dc <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b086      	sub	sp, #24
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	60f8      	str	r0, [r7, #12]
 800c7e4:	60b9      	str	r1, [r7, #8]
 800c7e6:	4613      	mov	r3, r2
 800c7e8:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	789b      	ldrb	r3, [r3, #2]
 800c7f2:	2b01      	cmp	r3, #1
 800c7f4:	d002      	beq.n	800c7fc <USBH_CtlReq+0x20>
 800c7f6:	2b02      	cmp	r3, #2
 800c7f8:	d00f      	beq.n	800c81a <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800c7fa:	e027      	b.n	800c84c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	68ba      	ldr	r2, [r7, #8]
 800c800:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	88fa      	ldrh	r2, [r7, #6]
 800c806:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	2201      	movs	r2, #1
 800c80c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	2202      	movs	r2, #2
 800c812:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800c814:	2301      	movs	r3, #1
 800c816:	75fb      	strb	r3, [r7, #23]
      break;
 800c818:	e018      	b.n	800c84c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800c81a:	68f8      	ldr	r0, [r7, #12]
 800c81c:	f000 f81c 	bl	800c858 <USBH_HandleControl>
 800c820:	4603      	mov	r3, r0
 800c822:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800c824:	7dfb      	ldrb	r3, [r7, #23]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d002      	beq.n	800c830 <USBH_CtlReq+0x54>
 800c82a:	7dfb      	ldrb	r3, [r7, #23]
 800c82c:	2b03      	cmp	r3, #3
 800c82e:	d106      	bne.n	800c83e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	2201      	movs	r2, #1
 800c834:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	2200      	movs	r2, #0
 800c83a:	761a      	strb	r2, [r3, #24]
      break;
 800c83c:	e005      	b.n	800c84a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800c83e:	7dfb      	ldrb	r3, [r7, #23]
 800c840:	2b02      	cmp	r3, #2
 800c842:	d102      	bne.n	800c84a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	2201      	movs	r2, #1
 800c848:	709a      	strb	r2, [r3, #2]
      break;
 800c84a:	bf00      	nop
  }
  return status;
 800c84c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c84e:	4618      	mov	r0, r3
 800c850:	3718      	adds	r7, #24
 800c852:	46bd      	mov	sp, r7
 800c854:	bd80      	pop	{r7, pc}
	...

0800c858 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800c858:	b580      	push	{r7, lr}
 800c85a:	b086      	sub	sp, #24
 800c85c:	af02      	add	r7, sp, #8
 800c85e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800c860:	2301      	movs	r3, #1
 800c862:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c864:	2300      	movs	r3, #0
 800c866:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	7e1b      	ldrb	r3, [r3, #24]
 800c86c:	3b01      	subs	r3, #1
 800c86e:	2b0a      	cmp	r3, #10
 800c870:	f200 8156 	bhi.w	800cb20 <USBH_HandleControl+0x2c8>
 800c874:	a201      	add	r2, pc, #4	; (adr r2, 800c87c <USBH_HandleControl+0x24>)
 800c876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c87a:	bf00      	nop
 800c87c:	0800c8a9 	.word	0x0800c8a9
 800c880:	0800c8c3 	.word	0x0800c8c3
 800c884:	0800c92d 	.word	0x0800c92d
 800c888:	0800c953 	.word	0x0800c953
 800c88c:	0800c98b 	.word	0x0800c98b
 800c890:	0800c9b5 	.word	0x0800c9b5
 800c894:	0800ca07 	.word	0x0800ca07
 800c898:	0800ca29 	.word	0x0800ca29
 800c89c:	0800ca65 	.word	0x0800ca65
 800c8a0:	0800ca8b 	.word	0x0800ca8b
 800c8a4:	0800cac9 	.word	0x0800cac9
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f103 0110 	add.w	r1, r3, #16
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	795b      	ldrb	r3, [r3, #5]
 800c8b2:	461a      	mov	r2, r3
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	f000 f943 	bl	800cb40 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	2202      	movs	r2, #2
 800c8be:	761a      	strb	r2, [r3, #24]
      break;
 800c8c0:	e139      	b.n	800cb36 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	795b      	ldrb	r3, [r3, #5]
 800c8c6:	4619      	mov	r1, r3
 800c8c8:	6878      	ldr	r0, [r7, #4]
 800c8ca:	f000 fd27 	bl	800d31c <USBH_LL_GetURBState>
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800c8d2:	7bbb      	ldrb	r3, [r7, #14]
 800c8d4:	2b01      	cmp	r3, #1
 800c8d6:	d11e      	bne.n	800c916 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	7c1b      	ldrb	r3, [r3, #16]
 800c8dc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c8e0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	8adb      	ldrh	r3, [r3, #22]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d00a      	beq.n	800c900 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800c8ea:	7b7b      	ldrb	r3, [r7, #13]
 800c8ec:	2b80      	cmp	r3, #128	; 0x80
 800c8ee:	d103      	bne.n	800c8f8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	2203      	movs	r2, #3
 800c8f4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c8f6:	e115      	b.n	800cb24 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2205      	movs	r2, #5
 800c8fc:	761a      	strb	r2, [r3, #24]
      break;
 800c8fe:	e111      	b.n	800cb24 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800c900:	7b7b      	ldrb	r3, [r7, #13]
 800c902:	2b80      	cmp	r3, #128	; 0x80
 800c904:	d103      	bne.n	800c90e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	2209      	movs	r2, #9
 800c90a:	761a      	strb	r2, [r3, #24]
      break;
 800c90c:	e10a      	b.n	800cb24 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	2207      	movs	r2, #7
 800c912:	761a      	strb	r2, [r3, #24]
      break;
 800c914:	e106      	b.n	800cb24 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c916:	7bbb      	ldrb	r3, [r7, #14]
 800c918:	2b04      	cmp	r3, #4
 800c91a:	d003      	beq.n	800c924 <USBH_HandleControl+0xcc>
 800c91c:	7bbb      	ldrb	r3, [r7, #14]
 800c91e:	2b02      	cmp	r3, #2
 800c920:	f040 8100 	bne.w	800cb24 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	220b      	movs	r2, #11
 800c928:	761a      	strb	r2, [r3, #24]
      break;
 800c92a:	e0fb      	b.n	800cb24 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c932:	b29a      	uxth	r2, r3
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	6899      	ldr	r1, [r3, #8]
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	899a      	ldrh	r2, [r3, #12]
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	791b      	ldrb	r3, [r3, #4]
 800c944:	6878      	ldr	r0, [r7, #4]
 800c946:	f000 f93a 	bl	800cbbe <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	2204      	movs	r2, #4
 800c94e:	761a      	strb	r2, [r3, #24]
      break;
 800c950:	e0f1      	b.n	800cb36 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	791b      	ldrb	r3, [r3, #4]
 800c956:	4619      	mov	r1, r3
 800c958:	6878      	ldr	r0, [r7, #4]
 800c95a:	f000 fcdf 	bl	800d31c <USBH_LL_GetURBState>
 800c95e:	4603      	mov	r3, r0
 800c960:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800c962:	7bbb      	ldrb	r3, [r7, #14]
 800c964:	2b01      	cmp	r3, #1
 800c966:	d102      	bne.n	800c96e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	2209      	movs	r2, #9
 800c96c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800c96e:	7bbb      	ldrb	r3, [r7, #14]
 800c970:	2b05      	cmp	r3, #5
 800c972:	d102      	bne.n	800c97a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800c974:	2303      	movs	r3, #3
 800c976:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c978:	e0d6      	b.n	800cb28 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800c97a:	7bbb      	ldrb	r3, [r7, #14]
 800c97c:	2b04      	cmp	r3, #4
 800c97e:	f040 80d3 	bne.w	800cb28 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	220b      	movs	r2, #11
 800c986:	761a      	strb	r2, [r3, #24]
      break;
 800c988:	e0ce      	b.n	800cb28 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	6899      	ldr	r1, [r3, #8]
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	899a      	ldrh	r2, [r3, #12]
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	795b      	ldrb	r3, [r3, #5]
 800c996:	2001      	movs	r0, #1
 800c998:	9000      	str	r0, [sp, #0]
 800c99a:	6878      	ldr	r0, [r7, #4]
 800c99c:	f000 f8ea 	bl	800cb74 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c9a6:	b29a      	uxth	r2, r3
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	2206      	movs	r2, #6
 800c9b0:	761a      	strb	r2, [r3, #24]
      break;
 800c9b2:	e0c0      	b.n	800cb36 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	795b      	ldrb	r3, [r3, #5]
 800c9b8:	4619      	mov	r1, r3
 800c9ba:	6878      	ldr	r0, [r7, #4]
 800c9bc:	f000 fcae 	bl	800d31c <USBH_LL_GetURBState>
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c9c4:	7bbb      	ldrb	r3, [r7, #14]
 800c9c6:	2b01      	cmp	r3, #1
 800c9c8:	d103      	bne.n	800c9d2 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	2207      	movs	r2, #7
 800c9ce:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800c9d0:	e0ac      	b.n	800cb2c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800c9d2:	7bbb      	ldrb	r3, [r7, #14]
 800c9d4:	2b05      	cmp	r3, #5
 800c9d6:	d105      	bne.n	800c9e4 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	220c      	movs	r2, #12
 800c9dc:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800c9de:	2303      	movs	r3, #3
 800c9e0:	73fb      	strb	r3, [r7, #15]
      break;
 800c9e2:	e0a3      	b.n	800cb2c <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c9e4:	7bbb      	ldrb	r3, [r7, #14]
 800c9e6:	2b02      	cmp	r3, #2
 800c9e8:	d103      	bne.n	800c9f2 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	2205      	movs	r2, #5
 800c9ee:	761a      	strb	r2, [r3, #24]
      break;
 800c9f0:	e09c      	b.n	800cb2c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800c9f2:	7bbb      	ldrb	r3, [r7, #14]
 800c9f4:	2b04      	cmp	r3, #4
 800c9f6:	f040 8099 	bne.w	800cb2c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	220b      	movs	r2, #11
 800c9fe:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800ca00:	2302      	movs	r3, #2
 800ca02:	73fb      	strb	r3, [r7, #15]
      break;
 800ca04:	e092      	b.n	800cb2c <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	791b      	ldrb	r3, [r3, #4]
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	2100      	movs	r1, #0
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f000 f8d5 	bl	800cbbe <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ca1a:	b29a      	uxth	r2, r3
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2208      	movs	r2, #8
 800ca24:	761a      	strb	r2, [r3, #24]

      break;
 800ca26:	e086      	b.n	800cb36 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	791b      	ldrb	r3, [r3, #4]
 800ca2c:	4619      	mov	r1, r3
 800ca2e:	6878      	ldr	r0, [r7, #4]
 800ca30:	f000 fc74 	bl	800d31c <USBH_LL_GetURBState>
 800ca34:	4603      	mov	r3, r0
 800ca36:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ca38:	7bbb      	ldrb	r3, [r7, #14]
 800ca3a:	2b01      	cmp	r3, #1
 800ca3c:	d105      	bne.n	800ca4a <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	220d      	movs	r2, #13
 800ca42:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800ca44:	2300      	movs	r3, #0
 800ca46:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ca48:	e072      	b.n	800cb30 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800ca4a:	7bbb      	ldrb	r3, [r7, #14]
 800ca4c:	2b04      	cmp	r3, #4
 800ca4e:	d103      	bne.n	800ca58 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	220b      	movs	r2, #11
 800ca54:	761a      	strb	r2, [r3, #24]
      break;
 800ca56:	e06b      	b.n	800cb30 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800ca58:	7bbb      	ldrb	r3, [r7, #14]
 800ca5a:	2b05      	cmp	r3, #5
 800ca5c:	d168      	bne.n	800cb30 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800ca5e:	2303      	movs	r3, #3
 800ca60:	73fb      	strb	r3, [r7, #15]
      break;
 800ca62:	e065      	b.n	800cb30 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	795b      	ldrb	r3, [r3, #5]
 800ca68:	2201      	movs	r2, #1
 800ca6a:	9200      	str	r2, [sp, #0]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	2100      	movs	r1, #0
 800ca70:	6878      	ldr	r0, [r7, #4]
 800ca72:	f000 f87f 	bl	800cb74 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ca7c:	b29a      	uxth	r2, r3
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	220a      	movs	r2, #10
 800ca86:	761a      	strb	r2, [r3, #24]
      break;
 800ca88:	e055      	b.n	800cb36 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	795b      	ldrb	r3, [r3, #5]
 800ca8e:	4619      	mov	r1, r3
 800ca90:	6878      	ldr	r0, [r7, #4]
 800ca92:	f000 fc43 	bl	800d31c <USBH_LL_GetURBState>
 800ca96:	4603      	mov	r3, r0
 800ca98:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ca9a:	7bbb      	ldrb	r3, [r7, #14]
 800ca9c:	2b01      	cmp	r3, #1
 800ca9e:	d105      	bne.n	800caac <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800caa0:	2300      	movs	r3, #0
 800caa2:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	220d      	movs	r2, #13
 800caa8:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800caaa:	e043      	b.n	800cb34 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800caac:	7bbb      	ldrb	r3, [r7, #14]
 800caae:	2b02      	cmp	r3, #2
 800cab0:	d103      	bne.n	800caba <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	2209      	movs	r2, #9
 800cab6:	761a      	strb	r2, [r3, #24]
      break;
 800cab8:	e03c      	b.n	800cb34 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800caba:	7bbb      	ldrb	r3, [r7, #14]
 800cabc:	2b04      	cmp	r3, #4
 800cabe:	d139      	bne.n	800cb34 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	220b      	movs	r2, #11
 800cac4:	761a      	strb	r2, [r3, #24]
      break;
 800cac6:	e035      	b.n	800cb34 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	7e5b      	ldrb	r3, [r3, #25]
 800cacc:	3301      	adds	r3, #1
 800cace:	b2da      	uxtb	r2, r3
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	765a      	strb	r2, [r3, #25]
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	7e5b      	ldrb	r3, [r3, #25]
 800cad8:	2b02      	cmp	r3, #2
 800cada:	d806      	bhi.n	800caea <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2201      	movs	r2, #1
 800cae0:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	2201      	movs	r2, #1
 800cae6:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800cae8:	e025      	b.n	800cb36 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800caf0:	2106      	movs	r1, #6
 800caf2:	6878      	ldr	r0, [r7, #4]
 800caf4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	2200      	movs	r2, #0
 800cafa:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	795b      	ldrb	r3, [r3, #5]
 800cb00:	4619      	mov	r1, r3
 800cb02:	6878      	ldr	r0, [r7, #4]
 800cb04:	f000 f90c 	bl	800cd20 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	791b      	ldrb	r3, [r3, #4]
 800cb0c:	4619      	mov	r1, r3
 800cb0e:	6878      	ldr	r0, [r7, #4]
 800cb10:	f000 f906 	bl	800cd20 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2200      	movs	r2, #0
 800cb18:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800cb1a:	2302      	movs	r3, #2
 800cb1c:	73fb      	strb	r3, [r7, #15]
      break;
 800cb1e:	e00a      	b.n	800cb36 <USBH_HandleControl+0x2de>

    default:
      break;
 800cb20:	bf00      	nop
 800cb22:	e008      	b.n	800cb36 <USBH_HandleControl+0x2de>
      break;
 800cb24:	bf00      	nop
 800cb26:	e006      	b.n	800cb36 <USBH_HandleControl+0x2de>
      break;
 800cb28:	bf00      	nop
 800cb2a:	e004      	b.n	800cb36 <USBH_HandleControl+0x2de>
      break;
 800cb2c:	bf00      	nop
 800cb2e:	e002      	b.n	800cb36 <USBH_HandleControl+0x2de>
      break;
 800cb30:	bf00      	nop
 800cb32:	e000      	b.n	800cb36 <USBH_HandleControl+0x2de>
      break;
 800cb34:	bf00      	nop
  }

  return status;
 800cb36:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb38:	4618      	mov	r0, r3
 800cb3a:	3710      	adds	r7, #16
 800cb3c:	46bd      	mov	sp, r7
 800cb3e:	bd80      	pop	{r7, pc}

0800cb40 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b088      	sub	sp, #32
 800cb44:	af04      	add	r7, sp, #16
 800cb46:	60f8      	str	r0, [r7, #12]
 800cb48:	60b9      	str	r1, [r7, #8]
 800cb4a:	4613      	mov	r3, r2
 800cb4c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cb4e:	79f9      	ldrb	r1, [r7, #7]
 800cb50:	2300      	movs	r3, #0
 800cb52:	9303      	str	r3, [sp, #12]
 800cb54:	2308      	movs	r3, #8
 800cb56:	9302      	str	r3, [sp, #8]
 800cb58:	68bb      	ldr	r3, [r7, #8]
 800cb5a:	9301      	str	r3, [sp, #4]
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	9300      	str	r3, [sp, #0]
 800cb60:	2300      	movs	r3, #0
 800cb62:	2200      	movs	r2, #0
 800cb64:	68f8      	ldr	r0, [r7, #12]
 800cb66:	f000 fba8 	bl	800d2ba <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800cb6a:	2300      	movs	r3, #0
}
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	3710      	adds	r7, #16
 800cb70:	46bd      	mov	sp, r7
 800cb72:	bd80      	pop	{r7, pc}

0800cb74 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b088      	sub	sp, #32
 800cb78:	af04      	add	r7, sp, #16
 800cb7a:	60f8      	str	r0, [r7, #12]
 800cb7c:	60b9      	str	r1, [r7, #8]
 800cb7e:	4611      	mov	r1, r2
 800cb80:	461a      	mov	r2, r3
 800cb82:	460b      	mov	r3, r1
 800cb84:	80fb      	strh	r3, [r7, #6]
 800cb86:	4613      	mov	r3, r2
 800cb88:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d001      	beq.n	800cb98 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800cb94:	2300      	movs	r3, #0
 800cb96:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cb98:	7979      	ldrb	r1, [r7, #5]
 800cb9a:	7e3b      	ldrb	r3, [r7, #24]
 800cb9c:	9303      	str	r3, [sp, #12]
 800cb9e:	88fb      	ldrh	r3, [r7, #6]
 800cba0:	9302      	str	r3, [sp, #8]
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	9301      	str	r3, [sp, #4]
 800cba6:	2301      	movs	r3, #1
 800cba8:	9300      	str	r3, [sp, #0]
 800cbaa:	2300      	movs	r3, #0
 800cbac:	2200      	movs	r2, #0
 800cbae:	68f8      	ldr	r0, [r7, #12]
 800cbb0:	f000 fb83 	bl	800d2ba <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800cbb4:	2300      	movs	r3, #0
}
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	3710      	adds	r7, #16
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	bd80      	pop	{r7, pc}

0800cbbe <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800cbbe:	b580      	push	{r7, lr}
 800cbc0:	b088      	sub	sp, #32
 800cbc2:	af04      	add	r7, sp, #16
 800cbc4:	60f8      	str	r0, [r7, #12]
 800cbc6:	60b9      	str	r1, [r7, #8]
 800cbc8:	4611      	mov	r1, r2
 800cbca:	461a      	mov	r2, r3
 800cbcc:	460b      	mov	r3, r1
 800cbce:	80fb      	strh	r3, [r7, #6]
 800cbd0:	4613      	mov	r3, r2
 800cbd2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cbd4:	7979      	ldrb	r1, [r7, #5]
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	9303      	str	r3, [sp, #12]
 800cbda:	88fb      	ldrh	r3, [r7, #6]
 800cbdc:	9302      	str	r3, [sp, #8]
 800cbde:	68bb      	ldr	r3, [r7, #8]
 800cbe0:	9301      	str	r3, [sp, #4]
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	9300      	str	r3, [sp, #0]
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	2201      	movs	r2, #1
 800cbea:	68f8      	ldr	r0, [r7, #12]
 800cbec:	f000 fb65 	bl	800d2ba <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cbf0:	2300      	movs	r3, #0

}
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	3710      	adds	r7, #16
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	bd80      	pop	{r7, pc}

0800cbfa <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800cbfa:	b580      	push	{r7, lr}
 800cbfc:	b088      	sub	sp, #32
 800cbfe:	af04      	add	r7, sp, #16
 800cc00:	60f8      	str	r0, [r7, #12]
 800cc02:	60b9      	str	r1, [r7, #8]
 800cc04:	4611      	mov	r1, r2
 800cc06:	461a      	mov	r2, r3
 800cc08:	460b      	mov	r3, r1
 800cc0a:	80fb      	strh	r3, [r7, #6]
 800cc0c:	4613      	mov	r3, r2
 800cc0e:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d001      	beq.n	800cc1e <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cc1e:	7979      	ldrb	r1, [r7, #5]
 800cc20:	7e3b      	ldrb	r3, [r7, #24]
 800cc22:	9303      	str	r3, [sp, #12]
 800cc24:	88fb      	ldrh	r3, [r7, #6]
 800cc26:	9302      	str	r3, [sp, #8]
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	9301      	str	r3, [sp, #4]
 800cc2c:	2301      	movs	r3, #1
 800cc2e:	9300      	str	r3, [sp, #0]
 800cc30:	2302      	movs	r3, #2
 800cc32:	2200      	movs	r2, #0
 800cc34:	68f8      	ldr	r0, [r7, #12]
 800cc36:	f000 fb40 	bl	800d2ba <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800cc3a:	2300      	movs	r3, #0
}
 800cc3c:	4618      	mov	r0, r3
 800cc3e:	3710      	adds	r7, #16
 800cc40:	46bd      	mov	sp, r7
 800cc42:	bd80      	pop	{r7, pc}

0800cc44 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b088      	sub	sp, #32
 800cc48:	af04      	add	r7, sp, #16
 800cc4a:	60f8      	str	r0, [r7, #12]
 800cc4c:	60b9      	str	r1, [r7, #8]
 800cc4e:	4611      	mov	r1, r2
 800cc50:	461a      	mov	r2, r3
 800cc52:	460b      	mov	r3, r1
 800cc54:	80fb      	strh	r3, [r7, #6]
 800cc56:	4613      	mov	r3, r2
 800cc58:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cc5a:	7979      	ldrb	r1, [r7, #5]
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	9303      	str	r3, [sp, #12]
 800cc60:	88fb      	ldrh	r3, [r7, #6]
 800cc62:	9302      	str	r3, [sp, #8]
 800cc64:	68bb      	ldr	r3, [r7, #8]
 800cc66:	9301      	str	r3, [sp, #4]
 800cc68:	2301      	movs	r3, #1
 800cc6a:	9300      	str	r3, [sp, #0]
 800cc6c:	2302      	movs	r3, #2
 800cc6e:	2201      	movs	r2, #1
 800cc70:	68f8      	ldr	r0, [r7, #12]
 800cc72:	f000 fb22 	bl	800d2ba <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cc76:	2300      	movs	r3, #0
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3710      	adds	r7, #16
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd80      	pop	{r7, pc}

0800cc80 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800cc80:	b580      	push	{r7, lr}
 800cc82:	b086      	sub	sp, #24
 800cc84:	af04      	add	r7, sp, #16
 800cc86:	6078      	str	r0, [r7, #4]
 800cc88:	4608      	mov	r0, r1
 800cc8a:	4611      	mov	r1, r2
 800cc8c:	461a      	mov	r2, r3
 800cc8e:	4603      	mov	r3, r0
 800cc90:	70fb      	strb	r3, [r7, #3]
 800cc92:	460b      	mov	r3, r1
 800cc94:	70bb      	strb	r3, [r7, #2]
 800cc96:	4613      	mov	r3, r2
 800cc98:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800cc9a:	7878      	ldrb	r0, [r7, #1]
 800cc9c:	78ba      	ldrb	r2, [r7, #2]
 800cc9e:	78f9      	ldrb	r1, [r7, #3]
 800cca0:	8b3b      	ldrh	r3, [r7, #24]
 800cca2:	9302      	str	r3, [sp, #8]
 800cca4:	7d3b      	ldrb	r3, [r7, #20]
 800cca6:	9301      	str	r3, [sp, #4]
 800cca8:	7c3b      	ldrb	r3, [r7, #16]
 800ccaa:	9300      	str	r3, [sp, #0]
 800ccac:	4603      	mov	r3, r0
 800ccae:	6878      	ldr	r0, [r7, #4]
 800ccb0:	f000 fab5 	bl	800d21e <USBH_LL_OpenPipe>

  return USBH_OK;
 800ccb4:	2300      	movs	r3, #0
}
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	3708      	adds	r7, #8
 800ccba:	46bd      	mov	sp, r7
 800ccbc:	bd80      	pop	{r7, pc}

0800ccbe <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800ccbe:	b580      	push	{r7, lr}
 800ccc0:	b082      	sub	sp, #8
 800ccc2:	af00      	add	r7, sp, #0
 800ccc4:	6078      	str	r0, [r7, #4]
 800ccc6:	460b      	mov	r3, r1
 800ccc8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800ccca:	78fb      	ldrb	r3, [r7, #3]
 800cccc:	4619      	mov	r1, r3
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	f000 fad4 	bl	800d27c <USBH_LL_ClosePipe>

  return USBH_OK;
 800ccd4:	2300      	movs	r3, #0
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	3708      	adds	r7, #8
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	bd80      	pop	{r7, pc}

0800ccde <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ccde:	b580      	push	{r7, lr}
 800cce0:	b084      	sub	sp, #16
 800cce2:	af00      	add	r7, sp, #0
 800cce4:	6078      	str	r0, [r7, #4]
 800cce6:	460b      	mov	r3, r1
 800cce8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f000 f836 	bl	800cd5c <USBH_GetFreePipe>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800ccf4:	89fb      	ldrh	r3, [r7, #14]
 800ccf6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ccfa:	4293      	cmp	r3, r2
 800ccfc:	d00a      	beq.n	800cd14 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800ccfe:	78fa      	ldrb	r2, [r7, #3]
 800cd00:	89fb      	ldrh	r3, [r7, #14]
 800cd02:	f003 030f 	and.w	r3, r3, #15
 800cd06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cd0a:	6879      	ldr	r1, [r7, #4]
 800cd0c:	33e0      	adds	r3, #224	; 0xe0
 800cd0e:	009b      	lsls	r3, r3, #2
 800cd10:	440b      	add	r3, r1
 800cd12:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800cd14:	89fb      	ldrh	r3, [r7, #14]
 800cd16:	b2db      	uxtb	r3, r3
}
 800cd18:	4618      	mov	r0, r3
 800cd1a:	3710      	adds	r7, #16
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bd80      	pop	{r7, pc}

0800cd20 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800cd20:	b480      	push	{r7}
 800cd22:	b083      	sub	sp, #12
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	6078      	str	r0, [r7, #4]
 800cd28:	460b      	mov	r3, r1
 800cd2a:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800cd2c:	78fb      	ldrb	r3, [r7, #3]
 800cd2e:	2b0f      	cmp	r3, #15
 800cd30:	d80d      	bhi.n	800cd4e <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800cd32:	78fb      	ldrb	r3, [r7, #3]
 800cd34:	687a      	ldr	r2, [r7, #4]
 800cd36:	33e0      	adds	r3, #224	; 0xe0
 800cd38:	009b      	lsls	r3, r3, #2
 800cd3a:	4413      	add	r3, r2
 800cd3c:	685a      	ldr	r2, [r3, #4]
 800cd3e:	78fb      	ldrb	r3, [r7, #3]
 800cd40:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800cd44:	6879      	ldr	r1, [r7, #4]
 800cd46:	33e0      	adds	r3, #224	; 0xe0
 800cd48:	009b      	lsls	r3, r3, #2
 800cd4a:	440b      	add	r3, r1
 800cd4c:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800cd4e:	2300      	movs	r3, #0
}
 800cd50:	4618      	mov	r0, r3
 800cd52:	370c      	adds	r7, #12
 800cd54:	46bd      	mov	sp, r7
 800cd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5a:	4770      	bx	lr

0800cd5c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b085      	sub	sp, #20
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800cd64:	2300      	movs	r3, #0
 800cd66:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800cd68:	2300      	movs	r3, #0
 800cd6a:	73fb      	strb	r3, [r7, #15]
 800cd6c:	e00f      	b.n	800cd8e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800cd6e:	7bfb      	ldrb	r3, [r7, #15]
 800cd70:	687a      	ldr	r2, [r7, #4]
 800cd72:	33e0      	adds	r3, #224	; 0xe0
 800cd74:	009b      	lsls	r3, r3, #2
 800cd76:	4413      	add	r3, r2
 800cd78:	685b      	ldr	r3, [r3, #4]
 800cd7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d102      	bne.n	800cd88 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800cd82:	7bfb      	ldrb	r3, [r7, #15]
 800cd84:	b29b      	uxth	r3, r3
 800cd86:	e007      	b.n	800cd98 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800cd88:	7bfb      	ldrb	r3, [r7, #15]
 800cd8a:	3301      	adds	r3, #1
 800cd8c:	73fb      	strb	r3, [r7, #15]
 800cd8e:	7bfb      	ldrb	r3, [r7, #15]
 800cd90:	2b0f      	cmp	r3, #15
 800cd92:	d9ec      	bls.n	800cd6e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800cd94:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800cd98:	4618      	mov	r0, r3
 800cd9a:	3714      	adds	r7, #20
 800cd9c:	46bd      	mov	sp, r7
 800cd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda2:	4770      	bx	lr

0800cda4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800cda4:	b480      	push	{r7}
 800cda6:	b087      	sub	sp, #28
 800cda8:	af00      	add	r7, sp, #0
 800cdaa:	60f8      	str	r0, [r7, #12]
 800cdac:	60b9      	str	r1, [r7, #8]
 800cdae:	4613      	mov	r3, r2
 800cdb0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800cdb2:	2301      	movs	r3, #1
 800cdb4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800cdb6:	2300      	movs	r3, #0
 800cdb8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800cdba:	4b1f      	ldr	r3, [pc, #124]	; (800ce38 <FATFS_LinkDriverEx+0x94>)
 800cdbc:	7a5b      	ldrb	r3, [r3, #9]
 800cdbe:	b2db      	uxtb	r3, r3
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d131      	bne.n	800ce28 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800cdc4:	4b1c      	ldr	r3, [pc, #112]	; (800ce38 <FATFS_LinkDriverEx+0x94>)
 800cdc6:	7a5b      	ldrb	r3, [r3, #9]
 800cdc8:	b2db      	uxtb	r3, r3
 800cdca:	461a      	mov	r2, r3
 800cdcc:	4b1a      	ldr	r3, [pc, #104]	; (800ce38 <FATFS_LinkDriverEx+0x94>)
 800cdce:	2100      	movs	r1, #0
 800cdd0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800cdd2:	4b19      	ldr	r3, [pc, #100]	; (800ce38 <FATFS_LinkDriverEx+0x94>)
 800cdd4:	7a5b      	ldrb	r3, [r3, #9]
 800cdd6:	b2db      	uxtb	r3, r3
 800cdd8:	4a17      	ldr	r2, [pc, #92]	; (800ce38 <FATFS_LinkDriverEx+0x94>)
 800cdda:	009b      	lsls	r3, r3, #2
 800cddc:	4413      	add	r3, r2
 800cdde:	68fa      	ldr	r2, [r7, #12]
 800cde0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800cde2:	4b15      	ldr	r3, [pc, #84]	; (800ce38 <FATFS_LinkDriverEx+0x94>)
 800cde4:	7a5b      	ldrb	r3, [r3, #9]
 800cde6:	b2db      	uxtb	r3, r3
 800cde8:	461a      	mov	r2, r3
 800cdea:	4b13      	ldr	r3, [pc, #76]	; (800ce38 <FATFS_LinkDriverEx+0x94>)
 800cdec:	4413      	add	r3, r2
 800cdee:	79fa      	ldrb	r2, [r7, #7]
 800cdf0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800cdf2:	4b11      	ldr	r3, [pc, #68]	; (800ce38 <FATFS_LinkDriverEx+0x94>)
 800cdf4:	7a5b      	ldrb	r3, [r3, #9]
 800cdf6:	b2db      	uxtb	r3, r3
 800cdf8:	1c5a      	adds	r2, r3, #1
 800cdfa:	b2d1      	uxtb	r1, r2
 800cdfc:	4a0e      	ldr	r2, [pc, #56]	; (800ce38 <FATFS_LinkDriverEx+0x94>)
 800cdfe:	7251      	strb	r1, [r2, #9]
 800ce00:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ce02:	7dbb      	ldrb	r3, [r7, #22]
 800ce04:	3330      	adds	r3, #48	; 0x30
 800ce06:	b2da      	uxtb	r2, r3
 800ce08:	68bb      	ldr	r3, [r7, #8]
 800ce0a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ce0c:	68bb      	ldr	r3, [r7, #8]
 800ce0e:	3301      	adds	r3, #1
 800ce10:	223a      	movs	r2, #58	; 0x3a
 800ce12:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	3302      	adds	r3, #2
 800ce18:	222f      	movs	r2, #47	; 0x2f
 800ce1a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	3303      	adds	r3, #3
 800ce20:	2200      	movs	r2, #0
 800ce22:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ce24:	2300      	movs	r3, #0
 800ce26:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ce28:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	371c      	adds	r7, #28
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce34:	4770      	bx	lr
 800ce36:	bf00      	nop
 800ce38:	200032fc 	.word	0x200032fc

0800ce3c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b082      	sub	sp, #8
 800ce40:	af00      	add	r7, sp, #0
 800ce42:	6078      	str	r0, [r7, #4]
 800ce44:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ce46:	2200      	movs	r2, #0
 800ce48:	6839      	ldr	r1, [r7, #0]
 800ce4a:	6878      	ldr	r0, [r7, #4]
 800ce4c:	f7ff ffaa 	bl	800cda4 <FATFS_LinkDriverEx>
 800ce50:	4603      	mov	r3, r0
}
 800ce52:	4618      	mov	r0, r3
 800ce54:	3708      	adds	r7, #8
 800ce56:	46bd      	mov	sp, r7
 800ce58:	bd80      	pop	{r7, pc}
	...

0800ce5c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 800ce60:	2200      	movs	r2, #0
 800ce62:	490e      	ldr	r1, [pc, #56]	; (800ce9c <MX_USB_HOST_Init+0x40>)
 800ce64:	480e      	ldr	r0, [pc, #56]	; (800cea0 <MX_USB_HOST_Init+0x44>)
 800ce66:	f7fe fb4b 	bl	800b500 <USBH_Init>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d001      	beq.n	800ce74 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800ce70:	f7f5 fa22 	bl	80022b8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_MSC_CLASS) != USBH_OK)
 800ce74:	490b      	ldr	r1, [pc, #44]	; (800cea4 <MX_USB_HOST_Init+0x48>)
 800ce76:	480a      	ldr	r0, [pc, #40]	; (800cea0 <MX_USB_HOST_Init+0x44>)
 800ce78:	f7fe fbd0 	bl	800b61c <USBH_RegisterClass>
 800ce7c:	4603      	mov	r3, r0
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d001      	beq.n	800ce86 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800ce82:	f7f5 fa19 	bl	80022b8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 800ce86:	4806      	ldr	r0, [pc, #24]	; (800cea0 <MX_USB_HOST_Init+0x44>)
 800ce88:	f7fe fc54 	bl	800b734 <USBH_Start>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d001      	beq.n	800ce96 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ce92:	f7f5 fa11 	bl	80022b8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ce96:	bf00      	nop
 800ce98:	bd80      	pop	{r7, pc}
 800ce9a:	bf00      	nop
 800ce9c:	0800cebd 	.word	0x0800cebd
 800cea0:	20003308 	.word	0x20003308
 800cea4:	20000010 	.word	0x20000010

0800cea8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostHS);
 800ceac:	4802      	ldr	r0, [pc, #8]	; (800ceb8 <MX_USB_HOST_Process+0x10>)
 800ceae:	f7fe fc51 	bl	800b754 <USBH_Process>
}
 800ceb2:	bf00      	nop
 800ceb4:	bd80      	pop	{r7, pc}
 800ceb6:	bf00      	nop
 800ceb8:	20003308 	.word	0x20003308

0800cebc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800cebc:	b480      	push	{r7}
 800cebe:	b083      	sub	sp, #12
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	6078      	str	r0, [r7, #4]
 800cec4:	460b      	mov	r3, r1
 800cec6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800cec8:	78fb      	ldrb	r3, [r7, #3]
 800ceca:	3b01      	subs	r3, #1
 800cecc:	2b04      	cmp	r3, #4
 800cece:	d819      	bhi.n	800cf04 <USBH_UserProcess+0x48>
 800ced0:	a201      	add	r2, pc, #4	; (adr r2, 800ced8 <USBH_UserProcess+0x1c>)
 800ced2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ced6:	bf00      	nop
 800ced8:	0800cf05 	.word	0x0800cf05
 800cedc:	0800cef5 	.word	0x0800cef5
 800cee0:	0800cf05 	.word	0x0800cf05
 800cee4:	0800cefd 	.word	0x0800cefd
 800cee8:	0800ceed 	.word	0x0800ceed
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ceec:	4b09      	ldr	r3, [pc, #36]	; (800cf14 <USBH_UserProcess+0x58>)
 800ceee:	2203      	movs	r2, #3
 800cef0:	701a      	strb	r2, [r3, #0]
  break;
 800cef2:	e008      	b.n	800cf06 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800cef4:	4b07      	ldr	r3, [pc, #28]	; (800cf14 <USBH_UserProcess+0x58>)
 800cef6:	2202      	movs	r2, #2
 800cef8:	701a      	strb	r2, [r3, #0]
  break;
 800cefa:	e004      	b.n	800cf06 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800cefc:	4b05      	ldr	r3, [pc, #20]	; (800cf14 <USBH_UserProcess+0x58>)
 800cefe:	2201      	movs	r2, #1
 800cf00:	701a      	strb	r2, [r3, #0]
  break;
 800cf02:	e000      	b.n	800cf06 <USBH_UserProcess+0x4a>

  default:
  break;
 800cf04:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800cf06:	bf00      	nop
 800cf08:	370c      	adds	r7, #12
 800cf0a:	46bd      	mov	sp, r7
 800cf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf10:	4770      	bx	lr
 800cf12:	bf00      	nop
 800cf14:	200036e0 	.word	0x200036e0

0800cf18 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b08a      	sub	sp, #40	; 0x28
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf20:	f107 0314 	add.w	r3, r7, #20
 800cf24:	2200      	movs	r2, #0
 800cf26:	601a      	str	r2, [r3, #0]
 800cf28:	605a      	str	r2, [r3, #4]
 800cf2a:	609a      	str	r2, [r3, #8]
 800cf2c:	60da      	str	r2, [r3, #12]
 800cf2e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	4a24      	ldr	r2, [pc, #144]	; (800cfc8 <HAL_HCD_MspInit+0xb0>)
 800cf36:	4293      	cmp	r3, r2
 800cf38:	d141      	bne.n	800cfbe <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	613b      	str	r3, [r7, #16]
 800cf3e:	4b23      	ldr	r3, [pc, #140]	; (800cfcc <HAL_HCD_MspInit+0xb4>)
 800cf40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf42:	4a22      	ldr	r2, [pc, #136]	; (800cfcc <HAL_HCD_MspInit+0xb4>)
 800cf44:	f043 0302 	orr.w	r3, r3, #2
 800cf48:	6313      	str	r3, [r2, #48]	; 0x30
 800cf4a:	4b20      	ldr	r3, [pc, #128]	; (800cfcc <HAL_HCD_MspInit+0xb4>)
 800cf4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf4e:	f003 0302 	and.w	r3, r3, #2
 800cf52:	613b      	str	r3, [r7, #16]
 800cf54:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800cf56:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 800cf5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cf5c:	2302      	movs	r3, #2
 800cf5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf60:	2300      	movs	r3, #0
 800cf62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800cf64:	2300      	movs	r3, #0
 800cf66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800cf68:	230c      	movs	r3, #12
 800cf6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800cf6c:	f107 0314 	add.w	r3, r7, #20
 800cf70:	4619      	mov	r1, r3
 800cf72:	4817      	ldr	r0, [pc, #92]	; (800cfd0 <HAL_HCD_MspInit+0xb8>)
 800cf74:	f7f5 ffba 	bl	8002eec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800cf78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800cf7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cf7e:	2300      	movs	r3, #0
 800cf80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cf82:	2300      	movs	r3, #0
 800cf84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800cf86:	f107 0314 	add.w	r3, r7, #20
 800cf8a:	4619      	mov	r1, r3
 800cf8c:	4810      	ldr	r0, [pc, #64]	; (800cfd0 <HAL_HCD_MspInit+0xb8>)
 800cf8e:	f7f5 ffad 	bl	8002eec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800cf92:	2300      	movs	r3, #0
 800cf94:	60fb      	str	r3, [r7, #12]
 800cf96:	4b0d      	ldr	r3, [pc, #52]	; (800cfcc <HAL_HCD_MspInit+0xb4>)
 800cf98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf9a:	4a0c      	ldr	r2, [pc, #48]	; (800cfcc <HAL_HCD_MspInit+0xb4>)
 800cf9c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cfa0:	6313      	str	r3, [r2, #48]	; 0x30
 800cfa2:	4b0a      	ldr	r3, [pc, #40]	; (800cfcc <HAL_HCD_MspInit+0xb4>)
 800cfa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfa6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cfaa:	60fb      	str	r3, [r7, #12]
 800cfac:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 800cfae:	2200      	movs	r2, #0
 800cfb0:	2100      	movs	r1, #0
 800cfb2:	204d      	movs	r0, #77	; 0x4d
 800cfb4:	f7f5 feb5 	bl	8002d22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800cfb8:	204d      	movs	r0, #77	; 0x4d
 800cfba:	f7f5 fece 	bl	8002d5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800cfbe:	bf00      	nop
 800cfc0:	3728      	adds	r7, #40	; 0x28
 800cfc2:	46bd      	mov	sp, r7
 800cfc4:	bd80      	pop	{r7, pc}
 800cfc6:	bf00      	nop
 800cfc8:	40040000 	.word	0x40040000
 800cfcc:	40023800 	.word	0x40023800
 800cfd0:	40020400 	.word	0x40020400

0800cfd4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800cfd4:	b580      	push	{r7, lr}
 800cfd6:	b082      	sub	sp, #8
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	f7fe ff95 	bl	800bf12 <USBH_LL_IncTimer>
}
 800cfe8:	bf00      	nop
 800cfea:	3708      	adds	r7, #8
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}

0800cff0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b082      	sub	sp, #8
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800cffe:	4618      	mov	r0, r3
 800d000:	f7fe ffcd 	bl	800bf9e <USBH_LL_Connect>
}
 800d004:	bf00      	nop
 800d006:	3708      	adds	r7, #8
 800d008:	46bd      	mov	sp, r7
 800d00a:	bd80      	pop	{r7, pc}

0800d00c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b082      	sub	sp, #8
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800d01a:	4618      	mov	r0, r3
 800d01c:	f7fe ffd6 	bl	800bfcc <USBH_LL_Disconnect>
}
 800d020:	bf00      	nop
 800d022:	3708      	adds	r7, #8
 800d024:	46bd      	mov	sp, r7
 800d026:	bd80      	pop	{r7, pc}

0800d028 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d028:	b480      	push	{r7}
 800d02a:	b083      	sub	sp, #12
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	460b      	mov	r3, r1
 800d032:	70fb      	strb	r3, [r7, #3]
 800d034:	4613      	mov	r3, r2
 800d036:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800d038:	bf00      	nop
 800d03a:	370c      	adds	r7, #12
 800d03c:	46bd      	mov	sp, r7
 800d03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d042:	4770      	bx	lr

0800d044 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d044:	b580      	push	{r7, lr}
 800d046:	b082      	sub	sp, #8
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800d052:	4618      	mov	r0, r3
 800d054:	f7fe ff87 	bl	800bf66 <USBH_LL_PortEnabled>
}
 800d058:	bf00      	nop
 800d05a:	3708      	adds	r7, #8
 800d05c:	46bd      	mov	sp, r7
 800d05e:	bd80      	pop	{r7, pc}

0800d060 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d060:	b580      	push	{r7, lr}
 800d062:	b082      	sub	sp, #8
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800d06e:	4618      	mov	r0, r3
 800d070:	f7fe ff87 	bl	800bf82 <USBH_LL_PortDisabled>
}
 800d074:	bf00      	nop
 800d076:	3708      	adds	r7, #8
 800d078:	46bd      	mov	sp, r7
 800d07a:	bd80      	pop	{r7, pc}

0800d07c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b082      	sub	sp, #8
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d132      	bne.n	800d0f4 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800d08e:	4a1c      	ldr	r2, [pc, #112]	; (800d100 <USBH_LL_Init+0x84>)
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_HS;
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	4a19      	ldr	r2, [pc, #100]	; (800d100 <USBH_LL_Init+0x84>)
 800d09a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800d09e:	4b18      	ldr	r3, [pc, #96]	; (800d100 <USBH_LL_Init+0x84>)
 800d0a0:	4a18      	ldr	r2, [pc, #96]	; (800d104 <USBH_LL_Init+0x88>)
 800d0a2:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 800d0a4:	4b16      	ldr	r3, [pc, #88]	; (800d100 <USBH_LL_Init+0x84>)
 800d0a6:	220c      	movs	r2, #12
 800d0a8:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800d0aa:	4b15      	ldr	r3, [pc, #84]	; (800d100 <USBH_LL_Init+0x84>)
 800d0ac:	2201      	movs	r2, #1
 800d0ae:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800d0b0:	4b13      	ldr	r3, [pc, #76]	; (800d100 <USBH_LL_Init+0x84>)
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800d0b6:	4b12      	ldr	r3, [pc, #72]	; (800d100 <USBH_LL_Init+0x84>)
 800d0b8:	2202      	movs	r2, #2
 800d0ba:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800d0bc:	4b10      	ldr	r3, [pc, #64]	; (800d100 <USBH_LL_Init+0x84>)
 800d0be:	2200      	movs	r2, #0
 800d0c0:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800d0c2:	4b0f      	ldr	r3, [pc, #60]	; (800d100 <USBH_LL_Init+0x84>)
 800d0c4:	2200      	movs	r2, #0
 800d0c6:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800d0c8:	4b0d      	ldr	r3, [pc, #52]	; (800d100 <USBH_LL_Init+0x84>)
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800d0ce:	4b0c      	ldr	r3, [pc, #48]	; (800d100 <USBH_LL_Init+0x84>)
 800d0d0:	2200      	movs	r2, #0
 800d0d2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800d0d4:	480a      	ldr	r0, [pc, #40]	; (800d100 <USBH_LL_Init+0x84>)
 800d0d6:	f7f6 f8ff 	bl	80032d8 <HAL_HCD_Init>
 800d0da:	4603      	mov	r3, r0
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d001      	beq.n	800d0e4 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 800d0e0:	f7f5 f8ea 	bl	80022b8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800d0e4:	4806      	ldr	r0, [pc, #24]	; (800d100 <USBH_LL_Init+0x84>)
 800d0e6:	f7f6 fce2 	bl	8003aae <HAL_HCD_GetCurrentFrame>
 800d0ea:	4603      	mov	r3, r0
 800d0ec:	4619      	mov	r1, r3
 800d0ee:	6878      	ldr	r0, [r7, #4]
 800d0f0:	f7fe ff00 	bl	800bef4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d0f4:	2300      	movs	r3, #0
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	3708      	adds	r7, #8
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	bd80      	pop	{r7, pc}
 800d0fe:	bf00      	nop
 800d100:	200036e4 	.word	0x200036e4
 800d104:	40040000 	.word	0x40040000

0800d108 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b084      	sub	sp, #16
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d110:	2300      	movs	r3, #0
 800d112:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d114:	2300      	movs	r3, #0
 800d116:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d11e:	4618      	mov	r0, r3
 800d120:	f7f6 fc4f 	bl	80039c2 <HAL_HCD_Start>
 800d124:	4603      	mov	r3, r0
 800d126:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d128:	7bfb      	ldrb	r3, [r7, #15]
 800d12a:	4618      	mov	r0, r3
 800d12c:	f000 f98c 	bl	800d448 <USBH_Get_USB_Status>
 800d130:	4603      	mov	r3, r0
 800d132:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d134:	7bbb      	ldrb	r3, [r7, #14]
}
 800d136:	4618      	mov	r0, r3
 800d138:	3710      	adds	r7, #16
 800d13a:	46bd      	mov	sp, r7
 800d13c:	bd80      	pop	{r7, pc}

0800d13e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d13e:	b580      	push	{r7, lr}
 800d140:	b084      	sub	sp, #16
 800d142:	af00      	add	r7, sp, #0
 800d144:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d146:	2300      	movs	r3, #0
 800d148:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d14a:	2300      	movs	r3, #0
 800d14c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d154:	4618      	mov	r0, r3
 800d156:	f7f6 fc57 	bl	8003a08 <HAL_HCD_Stop>
 800d15a:	4603      	mov	r3, r0
 800d15c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d15e:	7bfb      	ldrb	r3, [r7, #15]
 800d160:	4618      	mov	r0, r3
 800d162:	f000 f971 	bl	800d448 <USBH_Get_USB_Status>
 800d166:	4603      	mov	r3, r0
 800d168:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d16a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3710      	adds	r7, #16
 800d170:	46bd      	mov	sp, r7
 800d172:	bd80      	pop	{r7, pc}

0800d174 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b084      	sub	sp, #16
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d17c:	2301      	movs	r3, #1
 800d17e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d186:	4618      	mov	r0, r3
 800d188:	f7f6 fc9f 	bl	8003aca <HAL_HCD_GetCurrentSpeed>
 800d18c:	4603      	mov	r3, r0
 800d18e:	2b02      	cmp	r3, #2
 800d190:	d00c      	beq.n	800d1ac <USBH_LL_GetSpeed+0x38>
 800d192:	2b02      	cmp	r3, #2
 800d194:	d80d      	bhi.n	800d1b2 <USBH_LL_GetSpeed+0x3e>
 800d196:	2b00      	cmp	r3, #0
 800d198:	d002      	beq.n	800d1a0 <USBH_LL_GetSpeed+0x2c>
 800d19a:	2b01      	cmp	r3, #1
 800d19c:	d003      	beq.n	800d1a6 <USBH_LL_GetSpeed+0x32>
 800d19e:	e008      	b.n	800d1b2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d1a0:	2300      	movs	r3, #0
 800d1a2:	73fb      	strb	r3, [r7, #15]
    break;
 800d1a4:	e008      	b.n	800d1b8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d1a6:	2301      	movs	r3, #1
 800d1a8:	73fb      	strb	r3, [r7, #15]
    break;
 800d1aa:	e005      	b.n	800d1b8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d1ac:	2302      	movs	r3, #2
 800d1ae:	73fb      	strb	r3, [r7, #15]
    break;
 800d1b0:	e002      	b.n	800d1b8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d1b2:	2301      	movs	r3, #1
 800d1b4:	73fb      	strb	r3, [r7, #15]
    break;
 800d1b6:	bf00      	nop
  }
  return  speed;
 800d1b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1ba:	4618      	mov	r0, r3
 800d1bc:	3710      	adds	r7, #16
 800d1be:	46bd      	mov	sp, r7
 800d1c0:	bd80      	pop	{r7, pc}

0800d1c2 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d1c2:	b580      	push	{r7, lr}
 800d1c4:	b084      	sub	sp, #16
 800d1c6:	af00      	add	r7, sp, #0
 800d1c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d1d8:	4618      	mov	r0, r3
 800d1da:	f7f6 fc32 	bl	8003a42 <HAL_HCD_ResetPort>
 800d1de:	4603      	mov	r3, r0
 800d1e0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d1e2:	7bfb      	ldrb	r3, [r7, #15]
 800d1e4:	4618      	mov	r0, r3
 800d1e6:	f000 f92f 	bl	800d448 <USBH_Get_USB_Status>
 800d1ea:	4603      	mov	r3, r0
 800d1ec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d1ee:	7bbb      	ldrb	r3, [r7, #14]
}
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	3710      	adds	r7, #16
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	bd80      	pop	{r7, pc}

0800d1f8 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b082      	sub	sp, #8
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
 800d200:	460b      	mov	r3, r1
 800d202:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d20a:	78fa      	ldrb	r2, [r7, #3]
 800d20c:	4611      	mov	r1, r2
 800d20e:	4618      	mov	r0, r3
 800d210:	f7f6 fc39 	bl	8003a86 <HAL_HCD_HC_GetXferCount>
 800d214:	4603      	mov	r3, r0
}
 800d216:	4618      	mov	r0, r3
 800d218:	3708      	adds	r7, #8
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}

0800d21e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800d21e:	b590      	push	{r4, r7, lr}
 800d220:	b089      	sub	sp, #36	; 0x24
 800d222:	af04      	add	r7, sp, #16
 800d224:	6078      	str	r0, [r7, #4]
 800d226:	4608      	mov	r0, r1
 800d228:	4611      	mov	r1, r2
 800d22a:	461a      	mov	r2, r3
 800d22c:	4603      	mov	r3, r0
 800d22e:	70fb      	strb	r3, [r7, #3]
 800d230:	460b      	mov	r3, r1
 800d232:	70bb      	strb	r3, [r7, #2]
 800d234:	4613      	mov	r3, r2
 800d236:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d238:	2300      	movs	r3, #0
 800d23a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d23c:	2300      	movs	r3, #0
 800d23e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d246:	787c      	ldrb	r4, [r7, #1]
 800d248:	78ba      	ldrb	r2, [r7, #2]
 800d24a:	78f9      	ldrb	r1, [r7, #3]
 800d24c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d24e:	9302      	str	r3, [sp, #8]
 800d250:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d254:	9301      	str	r3, [sp, #4]
 800d256:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d25a:	9300      	str	r3, [sp, #0]
 800d25c:	4623      	mov	r3, r4
 800d25e:	f7f6 f89d 	bl	800339c <HAL_HCD_HC_Init>
 800d262:	4603      	mov	r3, r0
 800d264:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d266:	7bfb      	ldrb	r3, [r7, #15]
 800d268:	4618      	mov	r0, r3
 800d26a:	f000 f8ed 	bl	800d448 <USBH_Get_USB_Status>
 800d26e:	4603      	mov	r3, r0
 800d270:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d272:	7bbb      	ldrb	r3, [r7, #14]
}
 800d274:	4618      	mov	r0, r3
 800d276:	3714      	adds	r7, #20
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd90      	pop	{r4, r7, pc}

0800d27c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b084      	sub	sp, #16
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
 800d284:	460b      	mov	r3, r1
 800d286:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d288:	2300      	movs	r3, #0
 800d28a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d28c:	2300      	movs	r3, #0
 800d28e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d296:	78fa      	ldrb	r2, [r7, #3]
 800d298:	4611      	mov	r1, r2
 800d29a:	4618      	mov	r0, r3
 800d29c:	f7f6 f90d 	bl	80034ba <HAL_HCD_HC_Halt>
 800d2a0:	4603      	mov	r3, r0
 800d2a2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d2a4:	7bfb      	ldrb	r3, [r7, #15]
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	f000 f8ce 	bl	800d448 <USBH_Get_USB_Status>
 800d2ac:	4603      	mov	r3, r0
 800d2ae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2b0:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	3710      	adds	r7, #16
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	bd80      	pop	{r7, pc}

0800d2ba <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d2ba:	b590      	push	{r4, r7, lr}
 800d2bc:	b089      	sub	sp, #36	; 0x24
 800d2be:	af04      	add	r7, sp, #16
 800d2c0:	6078      	str	r0, [r7, #4]
 800d2c2:	4608      	mov	r0, r1
 800d2c4:	4611      	mov	r1, r2
 800d2c6:	461a      	mov	r2, r3
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	70fb      	strb	r3, [r7, #3]
 800d2cc:	460b      	mov	r3, r1
 800d2ce:	70bb      	strb	r3, [r7, #2]
 800d2d0:	4613      	mov	r3, r2
 800d2d2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d2d8:	2300      	movs	r3, #0
 800d2da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800d2e2:	787c      	ldrb	r4, [r7, #1]
 800d2e4:	78ba      	ldrb	r2, [r7, #2]
 800d2e6:	78f9      	ldrb	r1, [r7, #3]
 800d2e8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d2ec:	9303      	str	r3, [sp, #12]
 800d2ee:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800d2f0:	9302      	str	r3, [sp, #8]
 800d2f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2f4:	9301      	str	r3, [sp, #4]
 800d2f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d2fa:	9300      	str	r3, [sp, #0]
 800d2fc:	4623      	mov	r3, r4
 800d2fe:	f7f6 f8ff 	bl	8003500 <HAL_HCD_HC_SubmitRequest>
 800d302:	4603      	mov	r3, r0
 800d304:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d306:	7bfb      	ldrb	r3, [r7, #15]
 800d308:	4618      	mov	r0, r3
 800d30a:	f000 f89d 	bl	800d448 <USBH_Get_USB_Status>
 800d30e:	4603      	mov	r3, r0
 800d310:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d312:	7bbb      	ldrb	r3, [r7, #14]
}
 800d314:	4618      	mov	r0, r3
 800d316:	3714      	adds	r7, #20
 800d318:	46bd      	mov	sp, r7
 800d31a:	bd90      	pop	{r4, r7, pc}

0800d31c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b082      	sub	sp, #8
 800d320:	af00      	add	r7, sp, #0
 800d322:	6078      	str	r0, [r7, #4]
 800d324:	460b      	mov	r3, r1
 800d326:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d32e:	78fa      	ldrb	r2, [r7, #3]
 800d330:	4611      	mov	r1, r2
 800d332:	4618      	mov	r0, r3
 800d334:	f7f6 fb93 	bl	8003a5e <HAL_HCD_HC_GetURBState>
 800d338:	4603      	mov	r3, r0
}
 800d33a:	4618      	mov	r0, r3
 800d33c:	3708      	adds	r7, #8
 800d33e:	46bd      	mov	sp, r7
 800d340:	bd80      	pop	{r7, pc}

0800d342 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d342:	b580      	push	{r7, lr}
 800d344:	b082      	sub	sp, #8
 800d346:	af00      	add	r7, sp, #0
 800d348:	6078      	str	r0, [r7, #4]
 800d34a:	460b      	mov	r3, r1
 800d34c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800d354:	2b00      	cmp	r3, #0
 800d356:	d103      	bne.n	800d360 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 800d358:	78fb      	ldrb	r3, [r7, #3]
 800d35a:	4618      	mov	r0, r3
 800d35c:	f000 f8a0 	bl	800d4a0 <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d360:	20c8      	movs	r0, #200	; 0xc8
 800d362:	f7f5 fbdf 	bl	8002b24 <HAL_Delay>
  return USBH_OK;
 800d366:	2300      	movs	r3, #0
}
 800d368:	4618      	mov	r0, r3
 800d36a:	3708      	adds	r7, #8
 800d36c:	46bd      	mov	sp, r7
 800d36e:	bd80      	pop	{r7, pc}

0800d370 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d370:	b480      	push	{r7}
 800d372:	b085      	sub	sp, #20
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
 800d378:	460b      	mov	r3, r1
 800d37a:	70fb      	strb	r3, [r7, #3]
 800d37c:	4613      	mov	r3, r2
 800d37e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d386:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d388:	78fb      	ldrb	r3, [r7, #3]
 800d38a:	68fa      	ldr	r2, [r7, #12]
 800d38c:	212c      	movs	r1, #44	; 0x2c
 800d38e:	fb01 f303 	mul.w	r3, r1, r3
 800d392:	4413      	add	r3, r2
 800d394:	333b      	adds	r3, #59	; 0x3b
 800d396:	781b      	ldrb	r3, [r3, #0]
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d009      	beq.n	800d3b0 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d39c:	78fb      	ldrb	r3, [r7, #3]
 800d39e:	68fa      	ldr	r2, [r7, #12]
 800d3a0:	212c      	movs	r1, #44	; 0x2c
 800d3a2:	fb01 f303 	mul.w	r3, r1, r3
 800d3a6:	4413      	add	r3, r2
 800d3a8:	3354      	adds	r3, #84	; 0x54
 800d3aa:	78ba      	ldrb	r2, [r7, #2]
 800d3ac:	701a      	strb	r2, [r3, #0]
 800d3ae:	e008      	b.n	800d3c2 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d3b0:	78fb      	ldrb	r3, [r7, #3]
 800d3b2:	68fa      	ldr	r2, [r7, #12]
 800d3b4:	212c      	movs	r1, #44	; 0x2c
 800d3b6:	fb01 f303 	mul.w	r3, r1, r3
 800d3ba:	4413      	add	r3, r2
 800d3bc:	3355      	adds	r3, #85	; 0x55
 800d3be:	78ba      	ldrb	r2, [r7, #2]
 800d3c0:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d3c2:	2300      	movs	r3, #0
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	3714      	adds	r7, #20
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ce:	4770      	bx	lr

0800d3d0 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d3d0:	b480      	push	{r7}
 800d3d2:	b085      	sub	sp, #20
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	6078      	str	r0, [r7, #4]
 800d3d8:	460b      	mov	r3, r1
 800d3da:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800d3dc:	2300      	movs	r3, #0
 800d3de:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800d3e6:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800d3e8:	78fb      	ldrb	r3, [r7, #3]
 800d3ea:	68ba      	ldr	r2, [r7, #8]
 800d3ec:	212c      	movs	r1, #44	; 0x2c
 800d3ee:	fb01 f303 	mul.w	r3, r1, r3
 800d3f2:	4413      	add	r3, r2
 800d3f4:	333b      	adds	r3, #59	; 0x3b
 800d3f6:	781b      	ldrb	r3, [r3, #0]
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d009      	beq.n	800d410 <USBH_LL_GetToggle+0x40>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800d3fc:	78fb      	ldrb	r3, [r7, #3]
 800d3fe:	68ba      	ldr	r2, [r7, #8]
 800d400:	212c      	movs	r1, #44	; 0x2c
 800d402:	fb01 f303 	mul.w	r3, r1, r3
 800d406:	4413      	add	r3, r2
 800d408:	3354      	adds	r3, #84	; 0x54
 800d40a:	781b      	ldrb	r3, [r3, #0]
 800d40c:	73fb      	strb	r3, [r7, #15]
 800d40e:	e008      	b.n	800d422 <USBH_LL_GetToggle+0x52>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800d410:	78fb      	ldrb	r3, [r7, #3]
 800d412:	68ba      	ldr	r2, [r7, #8]
 800d414:	212c      	movs	r1, #44	; 0x2c
 800d416:	fb01 f303 	mul.w	r3, r1, r3
 800d41a:	4413      	add	r3, r2
 800d41c:	3355      	adds	r3, #85	; 0x55
 800d41e:	781b      	ldrb	r3, [r3, #0]
 800d420:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800d422:	7bfb      	ldrb	r3, [r7, #15]
}
 800d424:	4618      	mov	r0, r3
 800d426:	3714      	adds	r7, #20
 800d428:	46bd      	mov	sp, r7
 800d42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42e:	4770      	bx	lr

0800d430 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b082      	sub	sp, #8
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d438:	6878      	ldr	r0, [r7, #4]
 800d43a:	f7f5 fb73 	bl	8002b24 <HAL_Delay>
}
 800d43e:	bf00      	nop
 800d440:	3708      	adds	r7, #8
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}
	...

0800d448 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d448:	b480      	push	{r7}
 800d44a:	b085      	sub	sp, #20
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	4603      	mov	r3, r0
 800d450:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d452:	2300      	movs	r3, #0
 800d454:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d456:	79fb      	ldrb	r3, [r7, #7]
 800d458:	2b03      	cmp	r3, #3
 800d45a:	d817      	bhi.n	800d48c <USBH_Get_USB_Status+0x44>
 800d45c:	a201      	add	r2, pc, #4	; (adr r2, 800d464 <USBH_Get_USB_Status+0x1c>)
 800d45e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d462:	bf00      	nop
 800d464:	0800d475 	.word	0x0800d475
 800d468:	0800d47b 	.word	0x0800d47b
 800d46c:	0800d481 	.word	0x0800d481
 800d470:	0800d487 	.word	0x0800d487
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d474:	2300      	movs	r3, #0
 800d476:	73fb      	strb	r3, [r7, #15]
    break;
 800d478:	e00b      	b.n	800d492 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d47a:	2302      	movs	r3, #2
 800d47c:	73fb      	strb	r3, [r7, #15]
    break;
 800d47e:	e008      	b.n	800d492 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d480:	2301      	movs	r3, #1
 800d482:	73fb      	strb	r3, [r7, #15]
    break;
 800d484:	e005      	b.n	800d492 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d486:	2302      	movs	r3, #2
 800d488:	73fb      	strb	r3, [r7, #15]
    break;
 800d48a:	e002      	b.n	800d492 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d48c:	2302      	movs	r3, #2
 800d48e:	73fb      	strb	r3, [r7, #15]
    break;
 800d490:	bf00      	nop
  }
  return usb_status;
 800d492:	7bfb      	ldrb	r3, [r7, #15]
}
 800d494:	4618      	mov	r0, r3
 800d496:	3714      	adds	r7, #20
 800d498:	46bd      	mov	sp, r7
 800d49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49e:	4770      	bx	lr

0800d4a0 <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b084      	sub	sp, #16
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d4aa:	79fb      	ldrb	r3, [r7, #7]
 800d4ac:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 800d4ae:	79fb      	ldrb	r3, [r7, #7]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	d102      	bne.n	800d4ba <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800d4b4:	2301      	movs	r3, #1
 800d4b6:	73fb      	strb	r3, [r7, #15]
 800d4b8:	e001      	b.n	800d4be <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 800d4be:	7bfb      	ldrb	r3, [r7, #15]
 800d4c0:	461a      	mov	r2, r3
 800d4c2:	2110      	movs	r1, #16
 800d4c4:	4803      	ldr	r0, [pc, #12]	; (800d4d4 <MX_DriverVbusHS+0x34>)
 800d4c6:	f7f5 fed5 	bl	8003274 <HAL_GPIO_WritePin>
}
 800d4ca:	bf00      	nop
 800d4cc:	3710      	adds	r7, #16
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}
 800d4d2:	bf00      	nop
 800d4d4:	40020800 	.word	0x40020800

0800d4d8 <atoi>:
 800d4d8:	220a      	movs	r2, #10
 800d4da:	2100      	movs	r1, #0
 800d4dc:	f000 baa0 	b.w	800da20 <strtol>

0800d4e0 <__errno>:
 800d4e0:	4b01      	ldr	r3, [pc, #4]	; (800d4e8 <__errno+0x8>)
 800d4e2:	6818      	ldr	r0, [r3, #0]
 800d4e4:	4770      	bx	lr
 800d4e6:	bf00      	nop
 800d4e8:	20000030 	.word	0x20000030

0800d4ec <__libc_init_array>:
 800d4ec:	b570      	push	{r4, r5, r6, lr}
 800d4ee:	4d0d      	ldr	r5, [pc, #52]	; (800d524 <__libc_init_array+0x38>)
 800d4f0:	4c0d      	ldr	r4, [pc, #52]	; (800d528 <__libc_init_array+0x3c>)
 800d4f2:	1b64      	subs	r4, r4, r5
 800d4f4:	10a4      	asrs	r4, r4, #2
 800d4f6:	2600      	movs	r6, #0
 800d4f8:	42a6      	cmp	r6, r4
 800d4fa:	d109      	bne.n	800d510 <__libc_init_array+0x24>
 800d4fc:	4d0b      	ldr	r5, [pc, #44]	; (800d52c <__libc_init_array+0x40>)
 800d4fe:	4c0c      	ldr	r4, [pc, #48]	; (800d530 <__libc_init_array+0x44>)
 800d500:	f001 f91e 	bl	800e740 <_init>
 800d504:	1b64      	subs	r4, r4, r5
 800d506:	10a4      	asrs	r4, r4, #2
 800d508:	2600      	movs	r6, #0
 800d50a:	42a6      	cmp	r6, r4
 800d50c:	d105      	bne.n	800d51a <__libc_init_array+0x2e>
 800d50e:	bd70      	pop	{r4, r5, r6, pc}
 800d510:	f855 3b04 	ldr.w	r3, [r5], #4
 800d514:	4798      	blx	r3
 800d516:	3601      	adds	r6, #1
 800d518:	e7ee      	b.n	800d4f8 <__libc_init_array+0xc>
 800d51a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d51e:	4798      	blx	r3
 800d520:	3601      	adds	r6, #1
 800d522:	e7f2      	b.n	800d50a <__libc_init_array+0x1e>
 800d524:	0800ecbc 	.word	0x0800ecbc
 800d528:	0800ecbc 	.word	0x0800ecbc
 800d52c:	0800ecbc 	.word	0x0800ecbc
 800d530:	0800ecc0 	.word	0x0800ecc0

0800d534 <malloc>:
 800d534:	4b02      	ldr	r3, [pc, #8]	; (800d540 <malloc+0xc>)
 800d536:	4601      	mov	r1, r0
 800d538:	6818      	ldr	r0, [r3, #0]
 800d53a:	f000 b88d 	b.w	800d658 <_malloc_r>
 800d53e:	bf00      	nop
 800d540:	20000030 	.word	0x20000030

0800d544 <free>:
 800d544:	4b02      	ldr	r3, [pc, #8]	; (800d550 <free+0xc>)
 800d546:	4601      	mov	r1, r0
 800d548:	6818      	ldr	r0, [r3, #0]
 800d54a:	f000 b819 	b.w	800d580 <_free_r>
 800d54e:	bf00      	nop
 800d550:	20000030 	.word	0x20000030

0800d554 <memcpy>:
 800d554:	440a      	add	r2, r1
 800d556:	4291      	cmp	r1, r2
 800d558:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800d55c:	d100      	bne.n	800d560 <memcpy+0xc>
 800d55e:	4770      	bx	lr
 800d560:	b510      	push	{r4, lr}
 800d562:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d566:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d56a:	4291      	cmp	r1, r2
 800d56c:	d1f9      	bne.n	800d562 <memcpy+0xe>
 800d56e:	bd10      	pop	{r4, pc}

0800d570 <memset>:
 800d570:	4402      	add	r2, r0
 800d572:	4603      	mov	r3, r0
 800d574:	4293      	cmp	r3, r2
 800d576:	d100      	bne.n	800d57a <memset+0xa>
 800d578:	4770      	bx	lr
 800d57a:	f803 1b01 	strb.w	r1, [r3], #1
 800d57e:	e7f9      	b.n	800d574 <memset+0x4>

0800d580 <_free_r>:
 800d580:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d582:	2900      	cmp	r1, #0
 800d584:	d044      	beq.n	800d610 <_free_r+0x90>
 800d586:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d58a:	9001      	str	r0, [sp, #4]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	f1a1 0404 	sub.w	r4, r1, #4
 800d592:	bfb8      	it	lt
 800d594:	18e4      	addlt	r4, r4, r3
 800d596:	f000 fc6d 	bl	800de74 <__malloc_lock>
 800d59a:	4a1e      	ldr	r2, [pc, #120]	; (800d614 <_free_r+0x94>)
 800d59c:	9801      	ldr	r0, [sp, #4]
 800d59e:	6813      	ldr	r3, [r2, #0]
 800d5a0:	b933      	cbnz	r3, 800d5b0 <_free_r+0x30>
 800d5a2:	6063      	str	r3, [r4, #4]
 800d5a4:	6014      	str	r4, [r2, #0]
 800d5a6:	b003      	add	sp, #12
 800d5a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d5ac:	f000 bc68 	b.w	800de80 <__malloc_unlock>
 800d5b0:	42a3      	cmp	r3, r4
 800d5b2:	d908      	bls.n	800d5c6 <_free_r+0x46>
 800d5b4:	6825      	ldr	r5, [r4, #0]
 800d5b6:	1961      	adds	r1, r4, r5
 800d5b8:	428b      	cmp	r3, r1
 800d5ba:	bf01      	itttt	eq
 800d5bc:	6819      	ldreq	r1, [r3, #0]
 800d5be:	685b      	ldreq	r3, [r3, #4]
 800d5c0:	1949      	addeq	r1, r1, r5
 800d5c2:	6021      	streq	r1, [r4, #0]
 800d5c4:	e7ed      	b.n	800d5a2 <_free_r+0x22>
 800d5c6:	461a      	mov	r2, r3
 800d5c8:	685b      	ldr	r3, [r3, #4]
 800d5ca:	b10b      	cbz	r3, 800d5d0 <_free_r+0x50>
 800d5cc:	42a3      	cmp	r3, r4
 800d5ce:	d9fa      	bls.n	800d5c6 <_free_r+0x46>
 800d5d0:	6811      	ldr	r1, [r2, #0]
 800d5d2:	1855      	adds	r5, r2, r1
 800d5d4:	42a5      	cmp	r5, r4
 800d5d6:	d10b      	bne.n	800d5f0 <_free_r+0x70>
 800d5d8:	6824      	ldr	r4, [r4, #0]
 800d5da:	4421      	add	r1, r4
 800d5dc:	1854      	adds	r4, r2, r1
 800d5de:	42a3      	cmp	r3, r4
 800d5e0:	6011      	str	r1, [r2, #0]
 800d5e2:	d1e0      	bne.n	800d5a6 <_free_r+0x26>
 800d5e4:	681c      	ldr	r4, [r3, #0]
 800d5e6:	685b      	ldr	r3, [r3, #4]
 800d5e8:	6053      	str	r3, [r2, #4]
 800d5ea:	4421      	add	r1, r4
 800d5ec:	6011      	str	r1, [r2, #0]
 800d5ee:	e7da      	b.n	800d5a6 <_free_r+0x26>
 800d5f0:	d902      	bls.n	800d5f8 <_free_r+0x78>
 800d5f2:	230c      	movs	r3, #12
 800d5f4:	6003      	str	r3, [r0, #0]
 800d5f6:	e7d6      	b.n	800d5a6 <_free_r+0x26>
 800d5f8:	6825      	ldr	r5, [r4, #0]
 800d5fa:	1961      	adds	r1, r4, r5
 800d5fc:	428b      	cmp	r3, r1
 800d5fe:	bf04      	itt	eq
 800d600:	6819      	ldreq	r1, [r3, #0]
 800d602:	685b      	ldreq	r3, [r3, #4]
 800d604:	6063      	str	r3, [r4, #4]
 800d606:	bf04      	itt	eq
 800d608:	1949      	addeq	r1, r1, r5
 800d60a:	6021      	streq	r1, [r4, #0]
 800d60c:	6054      	str	r4, [r2, #4]
 800d60e:	e7ca      	b.n	800d5a6 <_free_r+0x26>
 800d610:	b003      	add	sp, #12
 800d612:	bd30      	pop	{r4, r5, pc}
 800d614:	200039e8 	.word	0x200039e8

0800d618 <sbrk_aligned>:
 800d618:	b570      	push	{r4, r5, r6, lr}
 800d61a:	4e0e      	ldr	r6, [pc, #56]	; (800d654 <sbrk_aligned+0x3c>)
 800d61c:	460c      	mov	r4, r1
 800d61e:	6831      	ldr	r1, [r6, #0]
 800d620:	4605      	mov	r5, r0
 800d622:	b911      	cbnz	r1, 800d62a <sbrk_aligned+0x12>
 800d624:	f000 f8a4 	bl	800d770 <_sbrk_r>
 800d628:	6030      	str	r0, [r6, #0]
 800d62a:	4621      	mov	r1, r4
 800d62c:	4628      	mov	r0, r5
 800d62e:	f000 f89f 	bl	800d770 <_sbrk_r>
 800d632:	1c43      	adds	r3, r0, #1
 800d634:	d00a      	beq.n	800d64c <sbrk_aligned+0x34>
 800d636:	1cc4      	adds	r4, r0, #3
 800d638:	f024 0403 	bic.w	r4, r4, #3
 800d63c:	42a0      	cmp	r0, r4
 800d63e:	d007      	beq.n	800d650 <sbrk_aligned+0x38>
 800d640:	1a21      	subs	r1, r4, r0
 800d642:	4628      	mov	r0, r5
 800d644:	f000 f894 	bl	800d770 <_sbrk_r>
 800d648:	3001      	adds	r0, #1
 800d64a:	d101      	bne.n	800d650 <sbrk_aligned+0x38>
 800d64c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800d650:	4620      	mov	r0, r4
 800d652:	bd70      	pop	{r4, r5, r6, pc}
 800d654:	200039ec 	.word	0x200039ec

0800d658 <_malloc_r>:
 800d658:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d65c:	1ccd      	adds	r5, r1, #3
 800d65e:	f025 0503 	bic.w	r5, r5, #3
 800d662:	3508      	adds	r5, #8
 800d664:	2d0c      	cmp	r5, #12
 800d666:	bf38      	it	cc
 800d668:	250c      	movcc	r5, #12
 800d66a:	2d00      	cmp	r5, #0
 800d66c:	4607      	mov	r7, r0
 800d66e:	db01      	blt.n	800d674 <_malloc_r+0x1c>
 800d670:	42a9      	cmp	r1, r5
 800d672:	d905      	bls.n	800d680 <_malloc_r+0x28>
 800d674:	230c      	movs	r3, #12
 800d676:	603b      	str	r3, [r7, #0]
 800d678:	2600      	movs	r6, #0
 800d67a:	4630      	mov	r0, r6
 800d67c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d680:	4e2e      	ldr	r6, [pc, #184]	; (800d73c <_malloc_r+0xe4>)
 800d682:	f000 fbf7 	bl	800de74 <__malloc_lock>
 800d686:	6833      	ldr	r3, [r6, #0]
 800d688:	461c      	mov	r4, r3
 800d68a:	bb34      	cbnz	r4, 800d6da <_malloc_r+0x82>
 800d68c:	4629      	mov	r1, r5
 800d68e:	4638      	mov	r0, r7
 800d690:	f7ff ffc2 	bl	800d618 <sbrk_aligned>
 800d694:	1c43      	adds	r3, r0, #1
 800d696:	4604      	mov	r4, r0
 800d698:	d14d      	bne.n	800d736 <_malloc_r+0xde>
 800d69a:	6834      	ldr	r4, [r6, #0]
 800d69c:	4626      	mov	r6, r4
 800d69e:	2e00      	cmp	r6, #0
 800d6a0:	d140      	bne.n	800d724 <_malloc_r+0xcc>
 800d6a2:	6823      	ldr	r3, [r4, #0]
 800d6a4:	4631      	mov	r1, r6
 800d6a6:	4638      	mov	r0, r7
 800d6a8:	eb04 0803 	add.w	r8, r4, r3
 800d6ac:	f000 f860 	bl	800d770 <_sbrk_r>
 800d6b0:	4580      	cmp	r8, r0
 800d6b2:	d13a      	bne.n	800d72a <_malloc_r+0xd2>
 800d6b4:	6821      	ldr	r1, [r4, #0]
 800d6b6:	3503      	adds	r5, #3
 800d6b8:	1a6d      	subs	r5, r5, r1
 800d6ba:	f025 0503 	bic.w	r5, r5, #3
 800d6be:	3508      	adds	r5, #8
 800d6c0:	2d0c      	cmp	r5, #12
 800d6c2:	bf38      	it	cc
 800d6c4:	250c      	movcc	r5, #12
 800d6c6:	4629      	mov	r1, r5
 800d6c8:	4638      	mov	r0, r7
 800d6ca:	f7ff ffa5 	bl	800d618 <sbrk_aligned>
 800d6ce:	3001      	adds	r0, #1
 800d6d0:	d02b      	beq.n	800d72a <_malloc_r+0xd2>
 800d6d2:	6823      	ldr	r3, [r4, #0]
 800d6d4:	442b      	add	r3, r5
 800d6d6:	6023      	str	r3, [r4, #0]
 800d6d8:	e00e      	b.n	800d6f8 <_malloc_r+0xa0>
 800d6da:	6822      	ldr	r2, [r4, #0]
 800d6dc:	1b52      	subs	r2, r2, r5
 800d6de:	d41e      	bmi.n	800d71e <_malloc_r+0xc6>
 800d6e0:	2a0b      	cmp	r2, #11
 800d6e2:	d916      	bls.n	800d712 <_malloc_r+0xba>
 800d6e4:	1961      	adds	r1, r4, r5
 800d6e6:	42a3      	cmp	r3, r4
 800d6e8:	6025      	str	r5, [r4, #0]
 800d6ea:	bf18      	it	ne
 800d6ec:	6059      	strne	r1, [r3, #4]
 800d6ee:	6863      	ldr	r3, [r4, #4]
 800d6f0:	bf08      	it	eq
 800d6f2:	6031      	streq	r1, [r6, #0]
 800d6f4:	5162      	str	r2, [r4, r5]
 800d6f6:	604b      	str	r3, [r1, #4]
 800d6f8:	4638      	mov	r0, r7
 800d6fa:	f104 060b 	add.w	r6, r4, #11
 800d6fe:	f000 fbbf 	bl	800de80 <__malloc_unlock>
 800d702:	f026 0607 	bic.w	r6, r6, #7
 800d706:	1d23      	adds	r3, r4, #4
 800d708:	1af2      	subs	r2, r6, r3
 800d70a:	d0b6      	beq.n	800d67a <_malloc_r+0x22>
 800d70c:	1b9b      	subs	r3, r3, r6
 800d70e:	50a3      	str	r3, [r4, r2]
 800d710:	e7b3      	b.n	800d67a <_malloc_r+0x22>
 800d712:	6862      	ldr	r2, [r4, #4]
 800d714:	42a3      	cmp	r3, r4
 800d716:	bf0c      	ite	eq
 800d718:	6032      	streq	r2, [r6, #0]
 800d71a:	605a      	strne	r2, [r3, #4]
 800d71c:	e7ec      	b.n	800d6f8 <_malloc_r+0xa0>
 800d71e:	4623      	mov	r3, r4
 800d720:	6864      	ldr	r4, [r4, #4]
 800d722:	e7b2      	b.n	800d68a <_malloc_r+0x32>
 800d724:	4634      	mov	r4, r6
 800d726:	6876      	ldr	r6, [r6, #4]
 800d728:	e7b9      	b.n	800d69e <_malloc_r+0x46>
 800d72a:	230c      	movs	r3, #12
 800d72c:	603b      	str	r3, [r7, #0]
 800d72e:	4638      	mov	r0, r7
 800d730:	f000 fba6 	bl	800de80 <__malloc_unlock>
 800d734:	e7a1      	b.n	800d67a <_malloc_r+0x22>
 800d736:	6025      	str	r5, [r4, #0]
 800d738:	e7de      	b.n	800d6f8 <_malloc_r+0xa0>
 800d73a:	bf00      	nop
 800d73c:	200039e8 	.word	0x200039e8

0800d740 <iprintf>:
 800d740:	b40f      	push	{r0, r1, r2, r3}
 800d742:	4b0a      	ldr	r3, [pc, #40]	; (800d76c <iprintf+0x2c>)
 800d744:	b513      	push	{r0, r1, r4, lr}
 800d746:	681c      	ldr	r4, [r3, #0]
 800d748:	b124      	cbz	r4, 800d754 <iprintf+0x14>
 800d74a:	69a3      	ldr	r3, [r4, #24]
 800d74c:	b913      	cbnz	r3, 800d754 <iprintf+0x14>
 800d74e:	4620      	mov	r0, r4
 800d750:	f000 fa8a 	bl	800dc68 <__sinit>
 800d754:	ab05      	add	r3, sp, #20
 800d756:	9a04      	ldr	r2, [sp, #16]
 800d758:	68a1      	ldr	r1, [r4, #8]
 800d75a:	9301      	str	r3, [sp, #4]
 800d75c:	4620      	mov	r0, r4
 800d75e:	f000 fbbf 	bl	800dee0 <_vfiprintf_r>
 800d762:	b002      	add	sp, #8
 800d764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d768:	b004      	add	sp, #16
 800d76a:	4770      	bx	lr
 800d76c:	20000030 	.word	0x20000030

0800d770 <_sbrk_r>:
 800d770:	b538      	push	{r3, r4, r5, lr}
 800d772:	4d06      	ldr	r5, [pc, #24]	; (800d78c <_sbrk_r+0x1c>)
 800d774:	2300      	movs	r3, #0
 800d776:	4604      	mov	r4, r0
 800d778:	4608      	mov	r0, r1
 800d77a:	602b      	str	r3, [r5, #0]
 800d77c:	f7f5 f8ee 	bl	800295c <_sbrk>
 800d780:	1c43      	adds	r3, r0, #1
 800d782:	d102      	bne.n	800d78a <_sbrk_r+0x1a>
 800d784:	682b      	ldr	r3, [r5, #0]
 800d786:	b103      	cbz	r3, 800d78a <_sbrk_r+0x1a>
 800d788:	6023      	str	r3, [r4, #0]
 800d78a:	bd38      	pop	{r3, r4, r5, pc}
 800d78c:	200039f4 	.word	0x200039f4

0800d790 <setvbuf>:
 800d790:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d794:	461d      	mov	r5, r3
 800d796:	4b5d      	ldr	r3, [pc, #372]	; (800d90c <setvbuf+0x17c>)
 800d798:	681f      	ldr	r7, [r3, #0]
 800d79a:	4604      	mov	r4, r0
 800d79c:	460e      	mov	r6, r1
 800d79e:	4690      	mov	r8, r2
 800d7a0:	b127      	cbz	r7, 800d7ac <setvbuf+0x1c>
 800d7a2:	69bb      	ldr	r3, [r7, #24]
 800d7a4:	b913      	cbnz	r3, 800d7ac <setvbuf+0x1c>
 800d7a6:	4638      	mov	r0, r7
 800d7a8:	f000 fa5e 	bl	800dc68 <__sinit>
 800d7ac:	4b58      	ldr	r3, [pc, #352]	; (800d910 <setvbuf+0x180>)
 800d7ae:	429c      	cmp	r4, r3
 800d7b0:	d167      	bne.n	800d882 <setvbuf+0xf2>
 800d7b2:	687c      	ldr	r4, [r7, #4]
 800d7b4:	f1b8 0f02 	cmp.w	r8, #2
 800d7b8:	d006      	beq.n	800d7c8 <setvbuf+0x38>
 800d7ba:	f1b8 0f01 	cmp.w	r8, #1
 800d7be:	f200 809f 	bhi.w	800d900 <setvbuf+0x170>
 800d7c2:	2d00      	cmp	r5, #0
 800d7c4:	f2c0 809c 	blt.w	800d900 <setvbuf+0x170>
 800d7c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d7ca:	07db      	lsls	r3, r3, #31
 800d7cc:	d405      	bmi.n	800d7da <setvbuf+0x4a>
 800d7ce:	89a3      	ldrh	r3, [r4, #12]
 800d7d0:	0598      	lsls	r0, r3, #22
 800d7d2:	d402      	bmi.n	800d7da <setvbuf+0x4a>
 800d7d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d7d6:	f000 fae5 	bl	800dda4 <__retarget_lock_acquire_recursive>
 800d7da:	4621      	mov	r1, r4
 800d7dc:	4638      	mov	r0, r7
 800d7de:	f000 f9af 	bl	800db40 <_fflush_r>
 800d7e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d7e4:	b141      	cbz	r1, 800d7f8 <setvbuf+0x68>
 800d7e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d7ea:	4299      	cmp	r1, r3
 800d7ec:	d002      	beq.n	800d7f4 <setvbuf+0x64>
 800d7ee:	4638      	mov	r0, r7
 800d7f0:	f7ff fec6 	bl	800d580 <_free_r>
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	6363      	str	r3, [r4, #52]	; 0x34
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	61a3      	str	r3, [r4, #24]
 800d7fc:	6063      	str	r3, [r4, #4]
 800d7fe:	89a3      	ldrh	r3, [r4, #12]
 800d800:	0619      	lsls	r1, r3, #24
 800d802:	d503      	bpl.n	800d80c <setvbuf+0x7c>
 800d804:	6921      	ldr	r1, [r4, #16]
 800d806:	4638      	mov	r0, r7
 800d808:	f7ff feba 	bl	800d580 <_free_r>
 800d80c:	89a3      	ldrh	r3, [r4, #12]
 800d80e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800d812:	f023 0303 	bic.w	r3, r3, #3
 800d816:	f1b8 0f02 	cmp.w	r8, #2
 800d81a:	81a3      	strh	r3, [r4, #12]
 800d81c:	d06c      	beq.n	800d8f8 <setvbuf+0x168>
 800d81e:	ab01      	add	r3, sp, #4
 800d820:	466a      	mov	r2, sp
 800d822:	4621      	mov	r1, r4
 800d824:	4638      	mov	r0, r7
 800d826:	f000 fabf 	bl	800dda8 <__swhatbuf_r>
 800d82a:	89a3      	ldrh	r3, [r4, #12]
 800d82c:	4318      	orrs	r0, r3
 800d82e:	81a0      	strh	r0, [r4, #12]
 800d830:	2d00      	cmp	r5, #0
 800d832:	d130      	bne.n	800d896 <setvbuf+0x106>
 800d834:	9d00      	ldr	r5, [sp, #0]
 800d836:	4628      	mov	r0, r5
 800d838:	f7ff fe7c 	bl	800d534 <malloc>
 800d83c:	4606      	mov	r6, r0
 800d83e:	2800      	cmp	r0, #0
 800d840:	d155      	bne.n	800d8ee <setvbuf+0x15e>
 800d842:	f8dd 9000 	ldr.w	r9, [sp]
 800d846:	45a9      	cmp	r9, r5
 800d848:	d14a      	bne.n	800d8e0 <setvbuf+0x150>
 800d84a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800d84e:	2200      	movs	r2, #0
 800d850:	60a2      	str	r2, [r4, #8]
 800d852:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800d856:	6022      	str	r2, [r4, #0]
 800d858:	6122      	str	r2, [r4, #16]
 800d85a:	2201      	movs	r2, #1
 800d85c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d860:	6162      	str	r2, [r4, #20]
 800d862:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d864:	f043 0302 	orr.w	r3, r3, #2
 800d868:	07d2      	lsls	r2, r2, #31
 800d86a:	81a3      	strh	r3, [r4, #12]
 800d86c:	d405      	bmi.n	800d87a <setvbuf+0xea>
 800d86e:	f413 7f00 	tst.w	r3, #512	; 0x200
 800d872:	d102      	bne.n	800d87a <setvbuf+0xea>
 800d874:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d876:	f000 fa96 	bl	800dda6 <__retarget_lock_release_recursive>
 800d87a:	4628      	mov	r0, r5
 800d87c:	b003      	add	sp, #12
 800d87e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d882:	4b24      	ldr	r3, [pc, #144]	; (800d914 <setvbuf+0x184>)
 800d884:	429c      	cmp	r4, r3
 800d886:	d101      	bne.n	800d88c <setvbuf+0xfc>
 800d888:	68bc      	ldr	r4, [r7, #8]
 800d88a:	e793      	b.n	800d7b4 <setvbuf+0x24>
 800d88c:	4b22      	ldr	r3, [pc, #136]	; (800d918 <setvbuf+0x188>)
 800d88e:	429c      	cmp	r4, r3
 800d890:	bf08      	it	eq
 800d892:	68fc      	ldreq	r4, [r7, #12]
 800d894:	e78e      	b.n	800d7b4 <setvbuf+0x24>
 800d896:	2e00      	cmp	r6, #0
 800d898:	d0cd      	beq.n	800d836 <setvbuf+0xa6>
 800d89a:	69bb      	ldr	r3, [r7, #24]
 800d89c:	b913      	cbnz	r3, 800d8a4 <setvbuf+0x114>
 800d89e:	4638      	mov	r0, r7
 800d8a0:	f000 f9e2 	bl	800dc68 <__sinit>
 800d8a4:	f1b8 0f01 	cmp.w	r8, #1
 800d8a8:	bf08      	it	eq
 800d8aa:	89a3      	ldrheq	r3, [r4, #12]
 800d8ac:	6026      	str	r6, [r4, #0]
 800d8ae:	bf04      	itt	eq
 800d8b0:	f043 0301 	orreq.w	r3, r3, #1
 800d8b4:	81a3      	strheq	r3, [r4, #12]
 800d8b6:	89a2      	ldrh	r2, [r4, #12]
 800d8b8:	f012 0308 	ands.w	r3, r2, #8
 800d8bc:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800d8c0:	d01c      	beq.n	800d8fc <setvbuf+0x16c>
 800d8c2:	07d3      	lsls	r3, r2, #31
 800d8c4:	bf41      	itttt	mi
 800d8c6:	2300      	movmi	r3, #0
 800d8c8:	426d      	negmi	r5, r5
 800d8ca:	60a3      	strmi	r3, [r4, #8]
 800d8cc:	61a5      	strmi	r5, [r4, #24]
 800d8ce:	bf58      	it	pl
 800d8d0:	60a5      	strpl	r5, [r4, #8]
 800d8d2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800d8d4:	f015 0501 	ands.w	r5, r5, #1
 800d8d8:	d115      	bne.n	800d906 <setvbuf+0x176>
 800d8da:	f412 7f00 	tst.w	r2, #512	; 0x200
 800d8de:	e7c8      	b.n	800d872 <setvbuf+0xe2>
 800d8e0:	4648      	mov	r0, r9
 800d8e2:	f7ff fe27 	bl	800d534 <malloc>
 800d8e6:	4606      	mov	r6, r0
 800d8e8:	2800      	cmp	r0, #0
 800d8ea:	d0ae      	beq.n	800d84a <setvbuf+0xba>
 800d8ec:	464d      	mov	r5, r9
 800d8ee:	89a3      	ldrh	r3, [r4, #12]
 800d8f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8f4:	81a3      	strh	r3, [r4, #12]
 800d8f6:	e7d0      	b.n	800d89a <setvbuf+0x10a>
 800d8f8:	2500      	movs	r5, #0
 800d8fa:	e7a8      	b.n	800d84e <setvbuf+0xbe>
 800d8fc:	60a3      	str	r3, [r4, #8]
 800d8fe:	e7e8      	b.n	800d8d2 <setvbuf+0x142>
 800d900:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800d904:	e7b9      	b.n	800d87a <setvbuf+0xea>
 800d906:	2500      	movs	r5, #0
 800d908:	e7b7      	b.n	800d87a <setvbuf+0xea>
 800d90a:	bf00      	nop
 800d90c:	20000030 	.word	0x20000030
 800d910:	0800ec40 	.word	0x0800ec40
 800d914:	0800ec60 	.word	0x0800ec60
 800d918:	0800ec20 	.word	0x0800ec20

0800d91c <_strtol_l.constprop.0>:
 800d91c:	2b01      	cmp	r3, #1
 800d91e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d922:	d001      	beq.n	800d928 <_strtol_l.constprop.0+0xc>
 800d924:	2b24      	cmp	r3, #36	; 0x24
 800d926:	d906      	bls.n	800d936 <_strtol_l.constprop.0+0x1a>
 800d928:	f7ff fdda 	bl	800d4e0 <__errno>
 800d92c:	2316      	movs	r3, #22
 800d92e:	6003      	str	r3, [r0, #0]
 800d930:	2000      	movs	r0, #0
 800d932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d936:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800da1c <_strtol_l.constprop.0+0x100>
 800d93a:	460d      	mov	r5, r1
 800d93c:	462e      	mov	r6, r5
 800d93e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d942:	f814 700c 	ldrb.w	r7, [r4, ip]
 800d946:	f017 0708 	ands.w	r7, r7, #8
 800d94a:	d1f7      	bne.n	800d93c <_strtol_l.constprop.0+0x20>
 800d94c:	2c2d      	cmp	r4, #45	; 0x2d
 800d94e:	d132      	bne.n	800d9b6 <_strtol_l.constprop.0+0x9a>
 800d950:	782c      	ldrb	r4, [r5, #0]
 800d952:	2701      	movs	r7, #1
 800d954:	1cb5      	adds	r5, r6, #2
 800d956:	2b00      	cmp	r3, #0
 800d958:	d05b      	beq.n	800da12 <_strtol_l.constprop.0+0xf6>
 800d95a:	2b10      	cmp	r3, #16
 800d95c:	d109      	bne.n	800d972 <_strtol_l.constprop.0+0x56>
 800d95e:	2c30      	cmp	r4, #48	; 0x30
 800d960:	d107      	bne.n	800d972 <_strtol_l.constprop.0+0x56>
 800d962:	782c      	ldrb	r4, [r5, #0]
 800d964:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d968:	2c58      	cmp	r4, #88	; 0x58
 800d96a:	d14d      	bne.n	800da08 <_strtol_l.constprop.0+0xec>
 800d96c:	786c      	ldrb	r4, [r5, #1]
 800d96e:	2310      	movs	r3, #16
 800d970:	3502      	adds	r5, #2
 800d972:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800d976:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d97a:	f04f 0c00 	mov.w	ip, #0
 800d97e:	fbb8 f9f3 	udiv	r9, r8, r3
 800d982:	4666      	mov	r6, ip
 800d984:	fb03 8a19 	mls	sl, r3, r9, r8
 800d988:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800d98c:	f1be 0f09 	cmp.w	lr, #9
 800d990:	d816      	bhi.n	800d9c0 <_strtol_l.constprop.0+0xa4>
 800d992:	4674      	mov	r4, lr
 800d994:	42a3      	cmp	r3, r4
 800d996:	dd24      	ble.n	800d9e2 <_strtol_l.constprop.0+0xc6>
 800d998:	f1bc 0f00 	cmp.w	ip, #0
 800d99c:	db1e      	blt.n	800d9dc <_strtol_l.constprop.0+0xc0>
 800d99e:	45b1      	cmp	r9, r6
 800d9a0:	d31c      	bcc.n	800d9dc <_strtol_l.constprop.0+0xc0>
 800d9a2:	d101      	bne.n	800d9a8 <_strtol_l.constprop.0+0x8c>
 800d9a4:	45a2      	cmp	sl, r4
 800d9a6:	db19      	blt.n	800d9dc <_strtol_l.constprop.0+0xc0>
 800d9a8:	fb06 4603 	mla	r6, r6, r3, r4
 800d9ac:	f04f 0c01 	mov.w	ip, #1
 800d9b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d9b4:	e7e8      	b.n	800d988 <_strtol_l.constprop.0+0x6c>
 800d9b6:	2c2b      	cmp	r4, #43	; 0x2b
 800d9b8:	bf04      	itt	eq
 800d9ba:	782c      	ldrbeq	r4, [r5, #0]
 800d9bc:	1cb5      	addeq	r5, r6, #2
 800d9be:	e7ca      	b.n	800d956 <_strtol_l.constprop.0+0x3a>
 800d9c0:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800d9c4:	f1be 0f19 	cmp.w	lr, #25
 800d9c8:	d801      	bhi.n	800d9ce <_strtol_l.constprop.0+0xb2>
 800d9ca:	3c37      	subs	r4, #55	; 0x37
 800d9cc:	e7e2      	b.n	800d994 <_strtol_l.constprop.0+0x78>
 800d9ce:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800d9d2:	f1be 0f19 	cmp.w	lr, #25
 800d9d6:	d804      	bhi.n	800d9e2 <_strtol_l.constprop.0+0xc6>
 800d9d8:	3c57      	subs	r4, #87	; 0x57
 800d9da:	e7db      	b.n	800d994 <_strtol_l.constprop.0+0x78>
 800d9dc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800d9e0:	e7e6      	b.n	800d9b0 <_strtol_l.constprop.0+0x94>
 800d9e2:	f1bc 0f00 	cmp.w	ip, #0
 800d9e6:	da05      	bge.n	800d9f4 <_strtol_l.constprop.0+0xd8>
 800d9e8:	2322      	movs	r3, #34	; 0x22
 800d9ea:	6003      	str	r3, [r0, #0]
 800d9ec:	4646      	mov	r6, r8
 800d9ee:	b942      	cbnz	r2, 800da02 <_strtol_l.constprop.0+0xe6>
 800d9f0:	4630      	mov	r0, r6
 800d9f2:	e79e      	b.n	800d932 <_strtol_l.constprop.0+0x16>
 800d9f4:	b107      	cbz	r7, 800d9f8 <_strtol_l.constprop.0+0xdc>
 800d9f6:	4276      	negs	r6, r6
 800d9f8:	2a00      	cmp	r2, #0
 800d9fa:	d0f9      	beq.n	800d9f0 <_strtol_l.constprop.0+0xd4>
 800d9fc:	f1bc 0f00 	cmp.w	ip, #0
 800da00:	d000      	beq.n	800da04 <_strtol_l.constprop.0+0xe8>
 800da02:	1e69      	subs	r1, r5, #1
 800da04:	6011      	str	r1, [r2, #0]
 800da06:	e7f3      	b.n	800d9f0 <_strtol_l.constprop.0+0xd4>
 800da08:	2430      	movs	r4, #48	; 0x30
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d1b1      	bne.n	800d972 <_strtol_l.constprop.0+0x56>
 800da0e:	2308      	movs	r3, #8
 800da10:	e7af      	b.n	800d972 <_strtol_l.constprop.0+0x56>
 800da12:	2c30      	cmp	r4, #48	; 0x30
 800da14:	d0a5      	beq.n	800d962 <_strtol_l.constprop.0+0x46>
 800da16:	230a      	movs	r3, #10
 800da18:	e7ab      	b.n	800d972 <_strtol_l.constprop.0+0x56>
 800da1a:	bf00      	nop
 800da1c:	0800eb1d 	.word	0x0800eb1d

0800da20 <strtol>:
 800da20:	4613      	mov	r3, r2
 800da22:	460a      	mov	r2, r1
 800da24:	4601      	mov	r1, r0
 800da26:	4802      	ldr	r0, [pc, #8]	; (800da30 <strtol+0x10>)
 800da28:	6800      	ldr	r0, [r0, #0]
 800da2a:	f7ff bf77 	b.w	800d91c <_strtol_l.constprop.0>
 800da2e:	bf00      	nop
 800da30:	20000030 	.word	0x20000030

0800da34 <__sflush_r>:
 800da34:	898a      	ldrh	r2, [r1, #12]
 800da36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da3a:	4605      	mov	r5, r0
 800da3c:	0710      	lsls	r0, r2, #28
 800da3e:	460c      	mov	r4, r1
 800da40:	d458      	bmi.n	800daf4 <__sflush_r+0xc0>
 800da42:	684b      	ldr	r3, [r1, #4]
 800da44:	2b00      	cmp	r3, #0
 800da46:	dc05      	bgt.n	800da54 <__sflush_r+0x20>
 800da48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	dc02      	bgt.n	800da54 <__sflush_r+0x20>
 800da4e:	2000      	movs	r0, #0
 800da50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800da56:	2e00      	cmp	r6, #0
 800da58:	d0f9      	beq.n	800da4e <__sflush_r+0x1a>
 800da5a:	2300      	movs	r3, #0
 800da5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800da60:	682f      	ldr	r7, [r5, #0]
 800da62:	602b      	str	r3, [r5, #0]
 800da64:	d032      	beq.n	800dacc <__sflush_r+0x98>
 800da66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800da68:	89a3      	ldrh	r3, [r4, #12]
 800da6a:	075a      	lsls	r2, r3, #29
 800da6c:	d505      	bpl.n	800da7a <__sflush_r+0x46>
 800da6e:	6863      	ldr	r3, [r4, #4]
 800da70:	1ac0      	subs	r0, r0, r3
 800da72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800da74:	b10b      	cbz	r3, 800da7a <__sflush_r+0x46>
 800da76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800da78:	1ac0      	subs	r0, r0, r3
 800da7a:	2300      	movs	r3, #0
 800da7c:	4602      	mov	r2, r0
 800da7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800da80:	6a21      	ldr	r1, [r4, #32]
 800da82:	4628      	mov	r0, r5
 800da84:	47b0      	blx	r6
 800da86:	1c43      	adds	r3, r0, #1
 800da88:	89a3      	ldrh	r3, [r4, #12]
 800da8a:	d106      	bne.n	800da9a <__sflush_r+0x66>
 800da8c:	6829      	ldr	r1, [r5, #0]
 800da8e:	291d      	cmp	r1, #29
 800da90:	d82c      	bhi.n	800daec <__sflush_r+0xb8>
 800da92:	4a2a      	ldr	r2, [pc, #168]	; (800db3c <__sflush_r+0x108>)
 800da94:	40ca      	lsrs	r2, r1
 800da96:	07d6      	lsls	r6, r2, #31
 800da98:	d528      	bpl.n	800daec <__sflush_r+0xb8>
 800da9a:	2200      	movs	r2, #0
 800da9c:	6062      	str	r2, [r4, #4]
 800da9e:	04d9      	lsls	r1, r3, #19
 800daa0:	6922      	ldr	r2, [r4, #16]
 800daa2:	6022      	str	r2, [r4, #0]
 800daa4:	d504      	bpl.n	800dab0 <__sflush_r+0x7c>
 800daa6:	1c42      	adds	r2, r0, #1
 800daa8:	d101      	bne.n	800daae <__sflush_r+0x7a>
 800daaa:	682b      	ldr	r3, [r5, #0]
 800daac:	b903      	cbnz	r3, 800dab0 <__sflush_r+0x7c>
 800daae:	6560      	str	r0, [r4, #84]	; 0x54
 800dab0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dab2:	602f      	str	r7, [r5, #0]
 800dab4:	2900      	cmp	r1, #0
 800dab6:	d0ca      	beq.n	800da4e <__sflush_r+0x1a>
 800dab8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dabc:	4299      	cmp	r1, r3
 800dabe:	d002      	beq.n	800dac6 <__sflush_r+0x92>
 800dac0:	4628      	mov	r0, r5
 800dac2:	f7ff fd5d 	bl	800d580 <_free_r>
 800dac6:	2000      	movs	r0, #0
 800dac8:	6360      	str	r0, [r4, #52]	; 0x34
 800daca:	e7c1      	b.n	800da50 <__sflush_r+0x1c>
 800dacc:	6a21      	ldr	r1, [r4, #32]
 800dace:	2301      	movs	r3, #1
 800dad0:	4628      	mov	r0, r5
 800dad2:	47b0      	blx	r6
 800dad4:	1c41      	adds	r1, r0, #1
 800dad6:	d1c7      	bne.n	800da68 <__sflush_r+0x34>
 800dad8:	682b      	ldr	r3, [r5, #0]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d0c4      	beq.n	800da68 <__sflush_r+0x34>
 800dade:	2b1d      	cmp	r3, #29
 800dae0:	d001      	beq.n	800dae6 <__sflush_r+0xb2>
 800dae2:	2b16      	cmp	r3, #22
 800dae4:	d101      	bne.n	800daea <__sflush_r+0xb6>
 800dae6:	602f      	str	r7, [r5, #0]
 800dae8:	e7b1      	b.n	800da4e <__sflush_r+0x1a>
 800daea:	89a3      	ldrh	r3, [r4, #12]
 800daec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800daf0:	81a3      	strh	r3, [r4, #12]
 800daf2:	e7ad      	b.n	800da50 <__sflush_r+0x1c>
 800daf4:	690f      	ldr	r7, [r1, #16]
 800daf6:	2f00      	cmp	r7, #0
 800daf8:	d0a9      	beq.n	800da4e <__sflush_r+0x1a>
 800dafa:	0793      	lsls	r3, r2, #30
 800dafc:	680e      	ldr	r6, [r1, #0]
 800dafe:	bf08      	it	eq
 800db00:	694b      	ldreq	r3, [r1, #20]
 800db02:	600f      	str	r7, [r1, #0]
 800db04:	bf18      	it	ne
 800db06:	2300      	movne	r3, #0
 800db08:	eba6 0807 	sub.w	r8, r6, r7
 800db0c:	608b      	str	r3, [r1, #8]
 800db0e:	f1b8 0f00 	cmp.w	r8, #0
 800db12:	dd9c      	ble.n	800da4e <__sflush_r+0x1a>
 800db14:	6a21      	ldr	r1, [r4, #32]
 800db16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800db18:	4643      	mov	r3, r8
 800db1a:	463a      	mov	r2, r7
 800db1c:	4628      	mov	r0, r5
 800db1e:	47b0      	blx	r6
 800db20:	2800      	cmp	r0, #0
 800db22:	dc06      	bgt.n	800db32 <__sflush_r+0xfe>
 800db24:	89a3      	ldrh	r3, [r4, #12]
 800db26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db2a:	81a3      	strh	r3, [r4, #12]
 800db2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800db30:	e78e      	b.n	800da50 <__sflush_r+0x1c>
 800db32:	4407      	add	r7, r0
 800db34:	eba8 0800 	sub.w	r8, r8, r0
 800db38:	e7e9      	b.n	800db0e <__sflush_r+0xda>
 800db3a:	bf00      	nop
 800db3c:	20400001 	.word	0x20400001

0800db40 <_fflush_r>:
 800db40:	b538      	push	{r3, r4, r5, lr}
 800db42:	690b      	ldr	r3, [r1, #16]
 800db44:	4605      	mov	r5, r0
 800db46:	460c      	mov	r4, r1
 800db48:	b913      	cbnz	r3, 800db50 <_fflush_r+0x10>
 800db4a:	2500      	movs	r5, #0
 800db4c:	4628      	mov	r0, r5
 800db4e:	bd38      	pop	{r3, r4, r5, pc}
 800db50:	b118      	cbz	r0, 800db5a <_fflush_r+0x1a>
 800db52:	6983      	ldr	r3, [r0, #24]
 800db54:	b90b      	cbnz	r3, 800db5a <_fflush_r+0x1a>
 800db56:	f000 f887 	bl	800dc68 <__sinit>
 800db5a:	4b14      	ldr	r3, [pc, #80]	; (800dbac <_fflush_r+0x6c>)
 800db5c:	429c      	cmp	r4, r3
 800db5e:	d11b      	bne.n	800db98 <_fflush_r+0x58>
 800db60:	686c      	ldr	r4, [r5, #4]
 800db62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d0ef      	beq.n	800db4a <_fflush_r+0xa>
 800db6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800db6c:	07d0      	lsls	r0, r2, #31
 800db6e:	d404      	bmi.n	800db7a <_fflush_r+0x3a>
 800db70:	0599      	lsls	r1, r3, #22
 800db72:	d402      	bmi.n	800db7a <_fflush_r+0x3a>
 800db74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db76:	f000 f915 	bl	800dda4 <__retarget_lock_acquire_recursive>
 800db7a:	4628      	mov	r0, r5
 800db7c:	4621      	mov	r1, r4
 800db7e:	f7ff ff59 	bl	800da34 <__sflush_r>
 800db82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800db84:	07da      	lsls	r2, r3, #31
 800db86:	4605      	mov	r5, r0
 800db88:	d4e0      	bmi.n	800db4c <_fflush_r+0xc>
 800db8a:	89a3      	ldrh	r3, [r4, #12]
 800db8c:	059b      	lsls	r3, r3, #22
 800db8e:	d4dd      	bmi.n	800db4c <_fflush_r+0xc>
 800db90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db92:	f000 f908 	bl	800dda6 <__retarget_lock_release_recursive>
 800db96:	e7d9      	b.n	800db4c <_fflush_r+0xc>
 800db98:	4b05      	ldr	r3, [pc, #20]	; (800dbb0 <_fflush_r+0x70>)
 800db9a:	429c      	cmp	r4, r3
 800db9c:	d101      	bne.n	800dba2 <_fflush_r+0x62>
 800db9e:	68ac      	ldr	r4, [r5, #8]
 800dba0:	e7df      	b.n	800db62 <_fflush_r+0x22>
 800dba2:	4b04      	ldr	r3, [pc, #16]	; (800dbb4 <_fflush_r+0x74>)
 800dba4:	429c      	cmp	r4, r3
 800dba6:	bf08      	it	eq
 800dba8:	68ec      	ldreq	r4, [r5, #12]
 800dbaa:	e7da      	b.n	800db62 <_fflush_r+0x22>
 800dbac:	0800ec40 	.word	0x0800ec40
 800dbb0:	0800ec60 	.word	0x0800ec60
 800dbb4:	0800ec20 	.word	0x0800ec20

0800dbb8 <std>:
 800dbb8:	2300      	movs	r3, #0
 800dbba:	b510      	push	{r4, lr}
 800dbbc:	4604      	mov	r4, r0
 800dbbe:	e9c0 3300 	strd	r3, r3, [r0]
 800dbc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dbc6:	6083      	str	r3, [r0, #8]
 800dbc8:	8181      	strh	r1, [r0, #12]
 800dbca:	6643      	str	r3, [r0, #100]	; 0x64
 800dbcc:	81c2      	strh	r2, [r0, #14]
 800dbce:	6183      	str	r3, [r0, #24]
 800dbd0:	4619      	mov	r1, r3
 800dbd2:	2208      	movs	r2, #8
 800dbd4:	305c      	adds	r0, #92	; 0x5c
 800dbd6:	f7ff fccb 	bl	800d570 <memset>
 800dbda:	4b05      	ldr	r3, [pc, #20]	; (800dbf0 <std+0x38>)
 800dbdc:	6263      	str	r3, [r4, #36]	; 0x24
 800dbde:	4b05      	ldr	r3, [pc, #20]	; (800dbf4 <std+0x3c>)
 800dbe0:	62a3      	str	r3, [r4, #40]	; 0x28
 800dbe2:	4b05      	ldr	r3, [pc, #20]	; (800dbf8 <std+0x40>)
 800dbe4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800dbe6:	4b05      	ldr	r3, [pc, #20]	; (800dbfc <std+0x44>)
 800dbe8:	6224      	str	r4, [r4, #32]
 800dbea:	6323      	str	r3, [r4, #48]	; 0x30
 800dbec:	bd10      	pop	{r4, pc}
 800dbee:	bf00      	nop
 800dbf0:	0800e469 	.word	0x0800e469
 800dbf4:	0800e48b 	.word	0x0800e48b
 800dbf8:	0800e4c3 	.word	0x0800e4c3
 800dbfc:	0800e4e7 	.word	0x0800e4e7

0800dc00 <_cleanup_r>:
 800dc00:	4901      	ldr	r1, [pc, #4]	; (800dc08 <_cleanup_r+0x8>)
 800dc02:	f000 b8af 	b.w	800dd64 <_fwalk_reent>
 800dc06:	bf00      	nop
 800dc08:	0800db41 	.word	0x0800db41

0800dc0c <__sfmoreglue>:
 800dc0c:	b570      	push	{r4, r5, r6, lr}
 800dc0e:	2268      	movs	r2, #104	; 0x68
 800dc10:	1e4d      	subs	r5, r1, #1
 800dc12:	4355      	muls	r5, r2
 800dc14:	460e      	mov	r6, r1
 800dc16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800dc1a:	f7ff fd1d 	bl	800d658 <_malloc_r>
 800dc1e:	4604      	mov	r4, r0
 800dc20:	b140      	cbz	r0, 800dc34 <__sfmoreglue+0x28>
 800dc22:	2100      	movs	r1, #0
 800dc24:	e9c0 1600 	strd	r1, r6, [r0]
 800dc28:	300c      	adds	r0, #12
 800dc2a:	60a0      	str	r0, [r4, #8]
 800dc2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800dc30:	f7ff fc9e 	bl	800d570 <memset>
 800dc34:	4620      	mov	r0, r4
 800dc36:	bd70      	pop	{r4, r5, r6, pc}

0800dc38 <__sfp_lock_acquire>:
 800dc38:	4801      	ldr	r0, [pc, #4]	; (800dc40 <__sfp_lock_acquire+0x8>)
 800dc3a:	f000 b8b3 	b.w	800dda4 <__retarget_lock_acquire_recursive>
 800dc3e:	bf00      	nop
 800dc40:	200039f1 	.word	0x200039f1

0800dc44 <__sfp_lock_release>:
 800dc44:	4801      	ldr	r0, [pc, #4]	; (800dc4c <__sfp_lock_release+0x8>)
 800dc46:	f000 b8ae 	b.w	800dda6 <__retarget_lock_release_recursive>
 800dc4a:	bf00      	nop
 800dc4c:	200039f1 	.word	0x200039f1

0800dc50 <__sinit_lock_acquire>:
 800dc50:	4801      	ldr	r0, [pc, #4]	; (800dc58 <__sinit_lock_acquire+0x8>)
 800dc52:	f000 b8a7 	b.w	800dda4 <__retarget_lock_acquire_recursive>
 800dc56:	bf00      	nop
 800dc58:	200039f2 	.word	0x200039f2

0800dc5c <__sinit_lock_release>:
 800dc5c:	4801      	ldr	r0, [pc, #4]	; (800dc64 <__sinit_lock_release+0x8>)
 800dc5e:	f000 b8a2 	b.w	800dda6 <__retarget_lock_release_recursive>
 800dc62:	bf00      	nop
 800dc64:	200039f2 	.word	0x200039f2

0800dc68 <__sinit>:
 800dc68:	b510      	push	{r4, lr}
 800dc6a:	4604      	mov	r4, r0
 800dc6c:	f7ff fff0 	bl	800dc50 <__sinit_lock_acquire>
 800dc70:	69a3      	ldr	r3, [r4, #24]
 800dc72:	b11b      	cbz	r3, 800dc7c <__sinit+0x14>
 800dc74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dc78:	f7ff bff0 	b.w	800dc5c <__sinit_lock_release>
 800dc7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800dc80:	6523      	str	r3, [r4, #80]	; 0x50
 800dc82:	4b13      	ldr	r3, [pc, #76]	; (800dcd0 <__sinit+0x68>)
 800dc84:	4a13      	ldr	r2, [pc, #76]	; (800dcd4 <__sinit+0x6c>)
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	62a2      	str	r2, [r4, #40]	; 0x28
 800dc8a:	42a3      	cmp	r3, r4
 800dc8c:	bf04      	itt	eq
 800dc8e:	2301      	moveq	r3, #1
 800dc90:	61a3      	streq	r3, [r4, #24]
 800dc92:	4620      	mov	r0, r4
 800dc94:	f000 f820 	bl	800dcd8 <__sfp>
 800dc98:	6060      	str	r0, [r4, #4]
 800dc9a:	4620      	mov	r0, r4
 800dc9c:	f000 f81c 	bl	800dcd8 <__sfp>
 800dca0:	60a0      	str	r0, [r4, #8]
 800dca2:	4620      	mov	r0, r4
 800dca4:	f000 f818 	bl	800dcd8 <__sfp>
 800dca8:	2200      	movs	r2, #0
 800dcaa:	60e0      	str	r0, [r4, #12]
 800dcac:	2104      	movs	r1, #4
 800dcae:	6860      	ldr	r0, [r4, #4]
 800dcb0:	f7ff ff82 	bl	800dbb8 <std>
 800dcb4:	68a0      	ldr	r0, [r4, #8]
 800dcb6:	2201      	movs	r2, #1
 800dcb8:	2109      	movs	r1, #9
 800dcba:	f7ff ff7d 	bl	800dbb8 <std>
 800dcbe:	68e0      	ldr	r0, [r4, #12]
 800dcc0:	2202      	movs	r2, #2
 800dcc2:	2112      	movs	r1, #18
 800dcc4:	f7ff ff78 	bl	800dbb8 <std>
 800dcc8:	2301      	movs	r3, #1
 800dcca:	61a3      	str	r3, [r4, #24]
 800dccc:	e7d2      	b.n	800dc74 <__sinit+0xc>
 800dcce:	bf00      	nop
 800dcd0:	0800eb18 	.word	0x0800eb18
 800dcd4:	0800dc01 	.word	0x0800dc01

0800dcd8 <__sfp>:
 800dcd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcda:	4607      	mov	r7, r0
 800dcdc:	f7ff ffac 	bl	800dc38 <__sfp_lock_acquire>
 800dce0:	4b1e      	ldr	r3, [pc, #120]	; (800dd5c <__sfp+0x84>)
 800dce2:	681e      	ldr	r6, [r3, #0]
 800dce4:	69b3      	ldr	r3, [r6, #24]
 800dce6:	b913      	cbnz	r3, 800dcee <__sfp+0x16>
 800dce8:	4630      	mov	r0, r6
 800dcea:	f7ff ffbd 	bl	800dc68 <__sinit>
 800dcee:	3648      	adds	r6, #72	; 0x48
 800dcf0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dcf4:	3b01      	subs	r3, #1
 800dcf6:	d503      	bpl.n	800dd00 <__sfp+0x28>
 800dcf8:	6833      	ldr	r3, [r6, #0]
 800dcfa:	b30b      	cbz	r3, 800dd40 <__sfp+0x68>
 800dcfc:	6836      	ldr	r6, [r6, #0]
 800dcfe:	e7f7      	b.n	800dcf0 <__sfp+0x18>
 800dd00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dd04:	b9d5      	cbnz	r5, 800dd3c <__sfp+0x64>
 800dd06:	4b16      	ldr	r3, [pc, #88]	; (800dd60 <__sfp+0x88>)
 800dd08:	60e3      	str	r3, [r4, #12]
 800dd0a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dd0e:	6665      	str	r5, [r4, #100]	; 0x64
 800dd10:	f000 f847 	bl	800dda2 <__retarget_lock_init_recursive>
 800dd14:	f7ff ff96 	bl	800dc44 <__sfp_lock_release>
 800dd18:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800dd1c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800dd20:	6025      	str	r5, [r4, #0]
 800dd22:	61a5      	str	r5, [r4, #24]
 800dd24:	2208      	movs	r2, #8
 800dd26:	4629      	mov	r1, r5
 800dd28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dd2c:	f7ff fc20 	bl	800d570 <memset>
 800dd30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dd34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dd38:	4620      	mov	r0, r4
 800dd3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd3c:	3468      	adds	r4, #104	; 0x68
 800dd3e:	e7d9      	b.n	800dcf4 <__sfp+0x1c>
 800dd40:	2104      	movs	r1, #4
 800dd42:	4638      	mov	r0, r7
 800dd44:	f7ff ff62 	bl	800dc0c <__sfmoreglue>
 800dd48:	4604      	mov	r4, r0
 800dd4a:	6030      	str	r0, [r6, #0]
 800dd4c:	2800      	cmp	r0, #0
 800dd4e:	d1d5      	bne.n	800dcfc <__sfp+0x24>
 800dd50:	f7ff ff78 	bl	800dc44 <__sfp_lock_release>
 800dd54:	230c      	movs	r3, #12
 800dd56:	603b      	str	r3, [r7, #0]
 800dd58:	e7ee      	b.n	800dd38 <__sfp+0x60>
 800dd5a:	bf00      	nop
 800dd5c:	0800eb18 	.word	0x0800eb18
 800dd60:	ffff0001 	.word	0xffff0001

0800dd64 <_fwalk_reent>:
 800dd64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd68:	4606      	mov	r6, r0
 800dd6a:	4688      	mov	r8, r1
 800dd6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dd70:	2700      	movs	r7, #0
 800dd72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dd76:	f1b9 0901 	subs.w	r9, r9, #1
 800dd7a:	d505      	bpl.n	800dd88 <_fwalk_reent+0x24>
 800dd7c:	6824      	ldr	r4, [r4, #0]
 800dd7e:	2c00      	cmp	r4, #0
 800dd80:	d1f7      	bne.n	800dd72 <_fwalk_reent+0xe>
 800dd82:	4638      	mov	r0, r7
 800dd84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd88:	89ab      	ldrh	r3, [r5, #12]
 800dd8a:	2b01      	cmp	r3, #1
 800dd8c:	d907      	bls.n	800dd9e <_fwalk_reent+0x3a>
 800dd8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dd92:	3301      	adds	r3, #1
 800dd94:	d003      	beq.n	800dd9e <_fwalk_reent+0x3a>
 800dd96:	4629      	mov	r1, r5
 800dd98:	4630      	mov	r0, r6
 800dd9a:	47c0      	blx	r8
 800dd9c:	4307      	orrs	r7, r0
 800dd9e:	3568      	adds	r5, #104	; 0x68
 800dda0:	e7e9      	b.n	800dd76 <_fwalk_reent+0x12>

0800dda2 <__retarget_lock_init_recursive>:
 800dda2:	4770      	bx	lr

0800dda4 <__retarget_lock_acquire_recursive>:
 800dda4:	4770      	bx	lr

0800dda6 <__retarget_lock_release_recursive>:
 800dda6:	4770      	bx	lr

0800dda8 <__swhatbuf_r>:
 800dda8:	b570      	push	{r4, r5, r6, lr}
 800ddaa:	460e      	mov	r6, r1
 800ddac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ddb0:	2900      	cmp	r1, #0
 800ddb2:	b096      	sub	sp, #88	; 0x58
 800ddb4:	4614      	mov	r4, r2
 800ddb6:	461d      	mov	r5, r3
 800ddb8:	da08      	bge.n	800ddcc <__swhatbuf_r+0x24>
 800ddba:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	602a      	str	r2, [r5, #0]
 800ddc2:	061a      	lsls	r2, r3, #24
 800ddc4:	d410      	bmi.n	800dde8 <__swhatbuf_r+0x40>
 800ddc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ddca:	e00e      	b.n	800ddea <__swhatbuf_r+0x42>
 800ddcc:	466a      	mov	r2, sp
 800ddce:	f000 fc71 	bl	800e6b4 <_fstat_r>
 800ddd2:	2800      	cmp	r0, #0
 800ddd4:	dbf1      	blt.n	800ddba <__swhatbuf_r+0x12>
 800ddd6:	9a01      	ldr	r2, [sp, #4]
 800ddd8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800dddc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800dde0:	425a      	negs	r2, r3
 800dde2:	415a      	adcs	r2, r3
 800dde4:	602a      	str	r2, [r5, #0]
 800dde6:	e7ee      	b.n	800ddc6 <__swhatbuf_r+0x1e>
 800dde8:	2340      	movs	r3, #64	; 0x40
 800ddea:	2000      	movs	r0, #0
 800ddec:	6023      	str	r3, [r4, #0]
 800ddee:	b016      	add	sp, #88	; 0x58
 800ddf0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ddf4 <__smakebuf_r>:
 800ddf4:	898b      	ldrh	r3, [r1, #12]
 800ddf6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ddf8:	079d      	lsls	r5, r3, #30
 800ddfa:	4606      	mov	r6, r0
 800ddfc:	460c      	mov	r4, r1
 800ddfe:	d507      	bpl.n	800de10 <__smakebuf_r+0x1c>
 800de00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800de04:	6023      	str	r3, [r4, #0]
 800de06:	6123      	str	r3, [r4, #16]
 800de08:	2301      	movs	r3, #1
 800de0a:	6163      	str	r3, [r4, #20]
 800de0c:	b002      	add	sp, #8
 800de0e:	bd70      	pop	{r4, r5, r6, pc}
 800de10:	ab01      	add	r3, sp, #4
 800de12:	466a      	mov	r2, sp
 800de14:	f7ff ffc8 	bl	800dda8 <__swhatbuf_r>
 800de18:	9900      	ldr	r1, [sp, #0]
 800de1a:	4605      	mov	r5, r0
 800de1c:	4630      	mov	r0, r6
 800de1e:	f7ff fc1b 	bl	800d658 <_malloc_r>
 800de22:	b948      	cbnz	r0, 800de38 <__smakebuf_r+0x44>
 800de24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de28:	059a      	lsls	r2, r3, #22
 800de2a:	d4ef      	bmi.n	800de0c <__smakebuf_r+0x18>
 800de2c:	f023 0303 	bic.w	r3, r3, #3
 800de30:	f043 0302 	orr.w	r3, r3, #2
 800de34:	81a3      	strh	r3, [r4, #12]
 800de36:	e7e3      	b.n	800de00 <__smakebuf_r+0xc>
 800de38:	4b0d      	ldr	r3, [pc, #52]	; (800de70 <__smakebuf_r+0x7c>)
 800de3a:	62b3      	str	r3, [r6, #40]	; 0x28
 800de3c:	89a3      	ldrh	r3, [r4, #12]
 800de3e:	6020      	str	r0, [r4, #0]
 800de40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de44:	81a3      	strh	r3, [r4, #12]
 800de46:	9b00      	ldr	r3, [sp, #0]
 800de48:	6163      	str	r3, [r4, #20]
 800de4a:	9b01      	ldr	r3, [sp, #4]
 800de4c:	6120      	str	r0, [r4, #16]
 800de4e:	b15b      	cbz	r3, 800de68 <__smakebuf_r+0x74>
 800de50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de54:	4630      	mov	r0, r6
 800de56:	f000 fc3f 	bl	800e6d8 <_isatty_r>
 800de5a:	b128      	cbz	r0, 800de68 <__smakebuf_r+0x74>
 800de5c:	89a3      	ldrh	r3, [r4, #12]
 800de5e:	f023 0303 	bic.w	r3, r3, #3
 800de62:	f043 0301 	orr.w	r3, r3, #1
 800de66:	81a3      	strh	r3, [r4, #12]
 800de68:	89a0      	ldrh	r0, [r4, #12]
 800de6a:	4305      	orrs	r5, r0
 800de6c:	81a5      	strh	r5, [r4, #12]
 800de6e:	e7cd      	b.n	800de0c <__smakebuf_r+0x18>
 800de70:	0800dc01 	.word	0x0800dc01

0800de74 <__malloc_lock>:
 800de74:	4801      	ldr	r0, [pc, #4]	; (800de7c <__malloc_lock+0x8>)
 800de76:	f7ff bf95 	b.w	800dda4 <__retarget_lock_acquire_recursive>
 800de7a:	bf00      	nop
 800de7c:	200039f0 	.word	0x200039f0

0800de80 <__malloc_unlock>:
 800de80:	4801      	ldr	r0, [pc, #4]	; (800de88 <__malloc_unlock+0x8>)
 800de82:	f7ff bf90 	b.w	800dda6 <__retarget_lock_release_recursive>
 800de86:	bf00      	nop
 800de88:	200039f0 	.word	0x200039f0

0800de8c <__sfputc_r>:
 800de8c:	6893      	ldr	r3, [r2, #8]
 800de8e:	3b01      	subs	r3, #1
 800de90:	2b00      	cmp	r3, #0
 800de92:	b410      	push	{r4}
 800de94:	6093      	str	r3, [r2, #8]
 800de96:	da08      	bge.n	800deaa <__sfputc_r+0x1e>
 800de98:	6994      	ldr	r4, [r2, #24]
 800de9a:	42a3      	cmp	r3, r4
 800de9c:	db01      	blt.n	800dea2 <__sfputc_r+0x16>
 800de9e:	290a      	cmp	r1, #10
 800dea0:	d103      	bne.n	800deaa <__sfputc_r+0x1e>
 800dea2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dea6:	f000 bb23 	b.w	800e4f0 <__swbuf_r>
 800deaa:	6813      	ldr	r3, [r2, #0]
 800deac:	1c58      	adds	r0, r3, #1
 800deae:	6010      	str	r0, [r2, #0]
 800deb0:	7019      	strb	r1, [r3, #0]
 800deb2:	4608      	mov	r0, r1
 800deb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800deb8:	4770      	bx	lr

0800deba <__sfputs_r>:
 800deba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800debc:	4606      	mov	r6, r0
 800debe:	460f      	mov	r7, r1
 800dec0:	4614      	mov	r4, r2
 800dec2:	18d5      	adds	r5, r2, r3
 800dec4:	42ac      	cmp	r4, r5
 800dec6:	d101      	bne.n	800decc <__sfputs_r+0x12>
 800dec8:	2000      	movs	r0, #0
 800deca:	e007      	b.n	800dedc <__sfputs_r+0x22>
 800decc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ded0:	463a      	mov	r2, r7
 800ded2:	4630      	mov	r0, r6
 800ded4:	f7ff ffda 	bl	800de8c <__sfputc_r>
 800ded8:	1c43      	adds	r3, r0, #1
 800deda:	d1f3      	bne.n	800dec4 <__sfputs_r+0xa>
 800dedc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dee0 <_vfiprintf_r>:
 800dee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dee4:	460d      	mov	r5, r1
 800dee6:	b09d      	sub	sp, #116	; 0x74
 800dee8:	4614      	mov	r4, r2
 800deea:	4698      	mov	r8, r3
 800deec:	4606      	mov	r6, r0
 800deee:	b118      	cbz	r0, 800def8 <_vfiprintf_r+0x18>
 800def0:	6983      	ldr	r3, [r0, #24]
 800def2:	b90b      	cbnz	r3, 800def8 <_vfiprintf_r+0x18>
 800def4:	f7ff feb8 	bl	800dc68 <__sinit>
 800def8:	4b89      	ldr	r3, [pc, #548]	; (800e120 <_vfiprintf_r+0x240>)
 800defa:	429d      	cmp	r5, r3
 800defc:	d11b      	bne.n	800df36 <_vfiprintf_r+0x56>
 800defe:	6875      	ldr	r5, [r6, #4]
 800df00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df02:	07d9      	lsls	r1, r3, #31
 800df04:	d405      	bmi.n	800df12 <_vfiprintf_r+0x32>
 800df06:	89ab      	ldrh	r3, [r5, #12]
 800df08:	059a      	lsls	r2, r3, #22
 800df0a:	d402      	bmi.n	800df12 <_vfiprintf_r+0x32>
 800df0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df0e:	f7ff ff49 	bl	800dda4 <__retarget_lock_acquire_recursive>
 800df12:	89ab      	ldrh	r3, [r5, #12]
 800df14:	071b      	lsls	r3, r3, #28
 800df16:	d501      	bpl.n	800df1c <_vfiprintf_r+0x3c>
 800df18:	692b      	ldr	r3, [r5, #16]
 800df1a:	b9eb      	cbnz	r3, 800df58 <_vfiprintf_r+0x78>
 800df1c:	4629      	mov	r1, r5
 800df1e:	4630      	mov	r0, r6
 800df20:	f000 fb4a 	bl	800e5b8 <__swsetup_r>
 800df24:	b1c0      	cbz	r0, 800df58 <_vfiprintf_r+0x78>
 800df26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df28:	07dc      	lsls	r4, r3, #31
 800df2a:	d50e      	bpl.n	800df4a <_vfiprintf_r+0x6a>
 800df2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800df30:	b01d      	add	sp, #116	; 0x74
 800df32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df36:	4b7b      	ldr	r3, [pc, #492]	; (800e124 <_vfiprintf_r+0x244>)
 800df38:	429d      	cmp	r5, r3
 800df3a:	d101      	bne.n	800df40 <_vfiprintf_r+0x60>
 800df3c:	68b5      	ldr	r5, [r6, #8]
 800df3e:	e7df      	b.n	800df00 <_vfiprintf_r+0x20>
 800df40:	4b79      	ldr	r3, [pc, #484]	; (800e128 <_vfiprintf_r+0x248>)
 800df42:	429d      	cmp	r5, r3
 800df44:	bf08      	it	eq
 800df46:	68f5      	ldreq	r5, [r6, #12]
 800df48:	e7da      	b.n	800df00 <_vfiprintf_r+0x20>
 800df4a:	89ab      	ldrh	r3, [r5, #12]
 800df4c:	0598      	lsls	r0, r3, #22
 800df4e:	d4ed      	bmi.n	800df2c <_vfiprintf_r+0x4c>
 800df50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df52:	f7ff ff28 	bl	800dda6 <__retarget_lock_release_recursive>
 800df56:	e7e9      	b.n	800df2c <_vfiprintf_r+0x4c>
 800df58:	2300      	movs	r3, #0
 800df5a:	9309      	str	r3, [sp, #36]	; 0x24
 800df5c:	2320      	movs	r3, #32
 800df5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800df62:	f8cd 800c 	str.w	r8, [sp, #12]
 800df66:	2330      	movs	r3, #48	; 0x30
 800df68:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e12c <_vfiprintf_r+0x24c>
 800df6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800df70:	f04f 0901 	mov.w	r9, #1
 800df74:	4623      	mov	r3, r4
 800df76:	469a      	mov	sl, r3
 800df78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df7c:	b10a      	cbz	r2, 800df82 <_vfiprintf_r+0xa2>
 800df7e:	2a25      	cmp	r2, #37	; 0x25
 800df80:	d1f9      	bne.n	800df76 <_vfiprintf_r+0x96>
 800df82:	ebba 0b04 	subs.w	fp, sl, r4
 800df86:	d00b      	beq.n	800dfa0 <_vfiprintf_r+0xc0>
 800df88:	465b      	mov	r3, fp
 800df8a:	4622      	mov	r2, r4
 800df8c:	4629      	mov	r1, r5
 800df8e:	4630      	mov	r0, r6
 800df90:	f7ff ff93 	bl	800deba <__sfputs_r>
 800df94:	3001      	adds	r0, #1
 800df96:	f000 80aa 	beq.w	800e0ee <_vfiprintf_r+0x20e>
 800df9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df9c:	445a      	add	r2, fp
 800df9e:	9209      	str	r2, [sp, #36]	; 0x24
 800dfa0:	f89a 3000 	ldrb.w	r3, [sl]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	f000 80a2 	beq.w	800e0ee <_vfiprintf_r+0x20e>
 800dfaa:	2300      	movs	r3, #0
 800dfac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dfb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dfb4:	f10a 0a01 	add.w	sl, sl, #1
 800dfb8:	9304      	str	r3, [sp, #16]
 800dfba:	9307      	str	r3, [sp, #28]
 800dfbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dfc0:	931a      	str	r3, [sp, #104]	; 0x68
 800dfc2:	4654      	mov	r4, sl
 800dfc4:	2205      	movs	r2, #5
 800dfc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfca:	4858      	ldr	r0, [pc, #352]	; (800e12c <_vfiprintf_r+0x24c>)
 800dfcc:	f7f2 f910 	bl	80001f0 <memchr>
 800dfd0:	9a04      	ldr	r2, [sp, #16]
 800dfd2:	b9d8      	cbnz	r0, 800e00c <_vfiprintf_r+0x12c>
 800dfd4:	06d1      	lsls	r1, r2, #27
 800dfd6:	bf44      	itt	mi
 800dfd8:	2320      	movmi	r3, #32
 800dfda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dfde:	0713      	lsls	r3, r2, #28
 800dfe0:	bf44      	itt	mi
 800dfe2:	232b      	movmi	r3, #43	; 0x2b
 800dfe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dfe8:	f89a 3000 	ldrb.w	r3, [sl]
 800dfec:	2b2a      	cmp	r3, #42	; 0x2a
 800dfee:	d015      	beq.n	800e01c <_vfiprintf_r+0x13c>
 800dff0:	9a07      	ldr	r2, [sp, #28]
 800dff2:	4654      	mov	r4, sl
 800dff4:	2000      	movs	r0, #0
 800dff6:	f04f 0c0a 	mov.w	ip, #10
 800dffa:	4621      	mov	r1, r4
 800dffc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e000:	3b30      	subs	r3, #48	; 0x30
 800e002:	2b09      	cmp	r3, #9
 800e004:	d94e      	bls.n	800e0a4 <_vfiprintf_r+0x1c4>
 800e006:	b1b0      	cbz	r0, 800e036 <_vfiprintf_r+0x156>
 800e008:	9207      	str	r2, [sp, #28]
 800e00a:	e014      	b.n	800e036 <_vfiprintf_r+0x156>
 800e00c:	eba0 0308 	sub.w	r3, r0, r8
 800e010:	fa09 f303 	lsl.w	r3, r9, r3
 800e014:	4313      	orrs	r3, r2
 800e016:	9304      	str	r3, [sp, #16]
 800e018:	46a2      	mov	sl, r4
 800e01a:	e7d2      	b.n	800dfc2 <_vfiprintf_r+0xe2>
 800e01c:	9b03      	ldr	r3, [sp, #12]
 800e01e:	1d19      	adds	r1, r3, #4
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	9103      	str	r1, [sp, #12]
 800e024:	2b00      	cmp	r3, #0
 800e026:	bfbb      	ittet	lt
 800e028:	425b      	neglt	r3, r3
 800e02a:	f042 0202 	orrlt.w	r2, r2, #2
 800e02e:	9307      	strge	r3, [sp, #28]
 800e030:	9307      	strlt	r3, [sp, #28]
 800e032:	bfb8      	it	lt
 800e034:	9204      	strlt	r2, [sp, #16]
 800e036:	7823      	ldrb	r3, [r4, #0]
 800e038:	2b2e      	cmp	r3, #46	; 0x2e
 800e03a:	d10c      	bne.n	800e056 <_vfiprintf_r+0x176>
 800e03c:	7863      	ldrb	r3, [r4, #1]
 800e03e:	2b2a      	cmp	r3, #42	; 0x2a
 800e040:	d135      	bne.n	800e0ae <_vfiprintf_r+0x1ce>
 800e042:	9b03      	ldr	r3, [sp, #12]
 800e044:	1d1a      	adds	r2, r3, #4
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	9203      	str	r2, [sp, #12]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	bfb8      	it	lt
 800e04e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e052:	3402      	adds	r4, #2
 800e054:	9305      	str	r3, [sp, #20]
 800e056:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e13c <_vfiprintf_r+0x25c>
 800e05a:	7821      	ldrb	r1, [r4, #0]
 800e05c:	2203      	movs	r2, #3
 800e05e:	4650      	mov	r0, sl
 800e060:	f7f2 f8c6 	bl	80001f0 <memchr>
 800e064:	b140      	cbz	r0, 800e078 <_vfiprintf_r+0x198>
 800e066:	2340      	movs	r3, #64	; 0x40
 800e068:	eba0 000a 	sub.w	r0, r0, sl
 800e06c:	fa03 f000 	lsl.w	r0, r3, r0
 800e070:	9b04      	ldr	r3, [sp, #16]
 800e072:	4303      	orrs	r3, r0
 800e074:	3401      	adds	r4, #1
 800e076:	9304      	str	r3, [sp, #16]
 800e078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e07c:	482c      	ldr	r0, [pc, #176]	; (800e130 <_vfiprintf_r+0x250>)
 800e07e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e082:	2206      	movs	r2, #6
 800e084:	f7f2 f8b4 	bl	80001f0 <memchr>
 800e088:	2800      	cmp	r0, #0
 800e08a:	d03f      	beq.n	800e10c <_vfiprintf_r+0x22c>
 800e08c:	4b29      	ldr	r3, [pc, #164]	; (800e134 <_vfiprintf_r+0x254>)
 800e08e:	bb1b      	cbnz	r3, 800e0d8 <_vfiprintf_r+0x1f8>
 800e090:	9b03      	ldr	r3, [sp, #12]
 800e092:	3307      	adds	r3, #7
 800e094:	f023 0307 	bic.w	r3, r3, #7
 800e098:	3308      	adds	r3, #8
 800e09a:	9303      	str	r3, [sp, #12]
 800e09c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e09e:	443b      	add	r3, r7
 800e0a0:	9309      	str	r3, [sp, #36]	; 0x24
 800e0a2:	e767      	b.n	800df74 <_vfiprintf_r+0x94>
 800e0a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e0a8:	460c      	mov	r4, r1
 800e0aa:	2001      	movs	r0, #1
 800e0ac:	e7a5      	b.n	800dffa <_vfiprintf_r+0x11a>
 800e0ae:	2300      	movs	r3, #0
 800e0b0:	3401      	adds	r4, #1
 800e0b2:	9305      	str	r3, [sp, #20]
 800e0b4:	4619      	mov	r1, r3
 800e0b6:	f04f 0c0a 	mov.w	ip, #10
 800e0ba:	4620      	mov	r0, r4
 800e0bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0c0:	3a30      	subs	r2, #48	; 0x30
 800e0c2:	2a09      	cmp	r2, #9
 800e0c4:	d903      	bls.n	800e0ce <_vfiprintf_r+0x1ee>
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d0c5      	beq.n	800e056 <_vfiprintf_r+0x176>
 800e0ca:	9105      	str	r1, [sp, #20]
 800e0cc:	e7c3      	b.n	800e056 <_vfiprintf_r+0x176>
 800e0ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800e0d2:	4604      	mov	r4, r0
 800e0d4:	2301      	movs	r3, #1
 800e0d6:	e7f0      	b.n	800e0ba <_vfiprintf_r+0x1da>
 800e0d8:	ab03      	add	r3, sp, #12
 800e0da:	9300      	str	r3, [sp, #0]
 800e0dc:	462a      	mov	r2, r5
 800e0de:	4b16      	ldr	r3, [pc, #88]	; (800e138 <_vfiprintf_r+0x258>)
 800e0e0:	a904      	add	r1, sp, #16
 800e0e2:	4630      	mov	r0, r6
 800e0e4:	f3af 8000 	nop.w
 800e0e8:	4607      	mov	r7, r0
 800e0ea:	1c78      	adds	r0, r7, #1
 800e0ec:	d1d6      	bne.n	800e09c <_vfiprintf_r+0x1bc>
 800e0ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e0f0:	07d9      	lsls	r1, r3, #31
 800e0f2:	d405      	bmi.n	800e100 <_vfiprintf_r+0x220>
 800e0f4:	89ab      	ldrh	r3, [r5, #12]
 800e0f6:	059a      	lsls	r2, r3, #22
 800e0f8:	d402      	bmi.n	800e100 <_vfiprintf_r+0x220>
 800e0fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e0fc:	f7ff fe53 	bl	800dda6 <__retarget_lock_release_recursive>
 800e100:	89ab      	ldrh	r3, [r5, #12]
 800e102:	065b      	lsls	r3, r3, #25
 800e104:	f53f af12 	bmi.w	800df2c <_vfiprintf_r+0x4c>
 800e108:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e10a:	e711      	b.n	800df30 <_vfiprintf_r+0x50>
 800e10c:	ab03      	add	r3, sp, #12
 800e10e:	9300      	str	r3, [sp, #0]
 800e110:	462a      	mov	r2, r5
 800e112:	4b09      	ldr	r3, [pc, #36]	; (800e138 <_vfiprintf_r+0x258>)
 800e114:	a904      	add	r1, sp, #16
 800e116:	4630      	mov	r0, r6
 800e118:	f000 f880 	bl	800e21c <_printf_i>
 800e11c:	e7e4      	b.n	800e0e8 <_vfiprintf_r+0x208>
 800e11e:	bf00      	nop
 800e120:	0800ec40 	.word	0x0800ec40
 800e124:	0800ec60 	.word	0x0800ec60
 800e128:	0800ec20 	.word	0x0800ec20
 800e12c:	0800ec80 	.word	0x0800ec80
 800e130:	0800ec8a 	.word	0x0800ec8a
 800e134:	00000000 	.word	0x00000000
 800e138:	0800debb 	.word	0x0800debb
 800e13c:	0800ec86 	.word	0x0800ec86

0800e140 <_printf_common>:
 800e140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e144:	4616      	mov	r6, r2
 800e146:	4699      	mov	r9, r3
 800e148:	688a      	ldr	r2, [r1, #8]
 800e14a:	690b      	ldr	r3, [r1, #16]
 800e14c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e150:	4293      	cmp	r3, r2
 800e152:	bfb8      	it	lt
 800e154:	4613      	movlt	r3, r2
 800e156:	6033      	str	r3, [r6, #0]
 800e158:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e15c:	4607      	mov	r7, r0
 800e15e:	460c      	mov	r4, r1
 800e160:	b10a      	cbz	r2, 800e166 <_printf_common+0x26>
 800e162:	3301      	adds	r3, #1
 800e164:	6033      	str	r3, [r6, #0]
 800e166:	6823      	ldr	r3, [r4, #0]
 800e168:	0699      	lsls	r1, r3, #26
 800e16a:	bf42      	ittt	mi
 800e16c:	6833      	ldrmi	r3, [r6, #0]
 800e16e:	3302      	addmi	r3, #2
 800e170:	6033      	strmi	r3, [r6, #0]
 800e172:	6825      	ldr	r5, [r4, #0]
 800e174:	f015 0506 	ands.w	r5, r5, #6
 800e178:	d106      	bne.n	800e188 <_printf_common+0x48>
 800e17a:	f104 0a19 	add.w	sl, r4, #25
 800e17e:	68e3      	ldr	r3, [r4, #12]
 800e180:	6832      	ldr	r2, [r6, #0]
 800e182:	1a9b      	subs	r3, r3, r2
 800e184:	42ab      	cmp	r3, r5
 800e186:	dc26      	bgt.n	800e1d6 <_printf_common+0x96>
 800e188:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e18c:	1e13      	subs	r3, r2, #0
 800e18e:	6822      	ldr	r2, [r4, #0]
 800e190:	bf18      	it	ne
 800e192:	2301      	movne	r3, #1
 800e194:	0692      	lsls	r2, r2, #26
 800e196:	d42b      	bmi.n	800e1f0 <_printf_common+0xb0>
 800e198:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e19c:	4649      	mov	r1, r9
 800e19e:	4638      	mov	r0, r7
 800e1a0:	47c0      	blx	r8
 800e1a2:	3001      	adds	r0, #1
 800e1a4:	d01e      	beq.n	800e1e4 <_printf_common+0xa4>
 800e1a6:	6823      	ldr	r3, [r4, #0]
 800e1a8:	68e5      	ldr	r5, [r4, #12]
 800e1aa:	6832      	ldr	r2, [r6, #0]
 800e1ac:	f003 0306 	and.w	r3, r3, #6
 800e1b0:	2b04      	cmp	r3, #4
 800e1b2:	bf08      	it	eq
 800e1b4:	1aad      	subeq	r5, r5, r2
 800e1b6:	68a3      	ldr	r3, [r4, #8]
 800e1b8:	6922      	ldr	r2, [r4, #16]
 800e1ba:	bf0c      	ite	eq
 800e1bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e1c0:	2500      	movne	r5, #0
 800e1c2:	4293      	cmp	r3, r2
 800e1c4:	bfc4      	itt	gt
 800e1c6:	1a9b      	subgt	r3, r3, r2
 800e1c8:	18ed      	addgt	r5, r5, r3
 800e1ca:	2600      	movs	r6, #0
 800e1cc:	341a      	adds	r4, #26
 800e1ce:	42b5      	cmp	r5, r6
 800e1d0:	d11a      	bne.n	800e208 <_printf_common+0xc8>
 800e1d2:	2000      	movs	r0, #0
 800e1d4:	e008      	b.n	800e1e8 <_printf_common+0xa8>
 800e1d6:	2301      	movs	r3, #1
 800e1d8:	4652      	mov	r2, sl
 800e1da:	4649      	mov	r1, r9
 800e1dc:	4638      	mov	r0, r7
 800e1de:	47c0      	blx	r8
 800e1e0:	3001      	adds	r0, #1
 800e1e2:	d103      	bne.n	800e1ec <_printf_common+0xac>
 800e1e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e1e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1ec:	3501      	adds	r5, #1
 800e1ee:	e7c6      	b.n	800e17e <_printf_common+0x3e>
 800e1f0:	18e1      	adds	r1, r4, r3
 800e1f2:	1c5a      	adds	r2, r3, #1
 800e1f4:	2030      	movs	r0, #48	; 0x30
 800e1f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e1fa:	4422      	add	r2, r4
 800e1fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e200:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e204:	3302      	adds	r3, #2
 800e206:	e7c7      	b.n	800e198 <_printf_common+0x58>
 800e208:	2301      	movs	r3, #1
 800e20a:	4622      	mov	r2, r4
 800e20c:	4649      	mov	r1, r9
 800e20e:	4638      	mov	r0, r7
 800e210:	47c0      	blx	r8
 800e212:	3001      	adds	r0, #1
 800e214:	d0e6      	beq.n	800e1e4 <_printf_common+0xa4>
 800e216:	3601      	adds	r6, #1
 800e218:	e7d9      	b.n	800e1ce <_printf_common+0x8e>
	...

0800e21c <_printf_i>:
 800e21c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e220:	7e0f      	ldrb	r7, [r1, #24]
 800e222:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e224:	2f78      	cmp	r7, #120	; 0x78
 800e226:	4691      	mov	r9, r2
 800e228:	4680      	mov	r8, r0
 800e22a:	460c      	mov	r4, r1
 800e22c:	469a      	mov	sl, r3
 800e22e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e232:	d807      	bhi.n	800e244 <_printf_i+0x28>
 800e234:	2f62      	cmp	r7, #98	; 0x62
 800e236:	d80a      	bhi.n	800e24e <_printf_i+0x32>
 800e238:	2f00      	cmp	r7, #0
 800e23a:	f000 80d8 	beq.w	800e3ee <_printf_i+0x1d2>
 800e23e:	2f58      	cmp	r7, #88	; 0x58
 800e240:	f000 80a3 	beq.w	800e38a <_printf_i+0x16e>
 800e244:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e248:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e24c:	e03a      	b.n	800e2c4 <_printf_i+0xa8>
 800e24e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e252:	2b15      	cmp	r3, #21
 800e254:	d8f6      	bhi.n	800e244 <_printf_i+0x28>
 800e256:	a101      	add	r1, pc, #4	; (adr r1, 800e25c <_printf_i+0x40>)
 800e258:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e25c:	0800e2b5 	.word	0x0800e2b5
 800e260:	0800e2c9 	.word	0x0800e2c9
 800e264:	0800e245 	.word	0x0800e245
 800e268:	0800e245 	.word	0x0800e245
 800e26c:	0800e245 	.word	0x0800e245
 800e270:	0800e245 	.word	0x0800e245
 800e274:	0800e2c9 	.word	0x0800e2c9
 800e278:	0800e245 	.word	0x0800e245
 800e27c:	0800e245 	.word	0x0800e245
 800e280:	0800e245 	.word	0x0800e245
 800e284:	0800e245 	.word	0x0800e245
 800e288:	0800e3d5 	.word	0x0800e3d5
 800e28c:	0800e2f9 	.word	0x0800e2f9
 800e290:	0800e3b7 	.word	0x0800e3b7
 800e294:	0800e245 	.word	0x0800e245
 800e298:	0800e245 	.word	0x0800e245
 800e29c:	0800e3f7 	.word	0x0800e3f7
 800e2a0:	0800e245 	.word	0x0800e245
 800e2a4:	0800e2f9 	.word	0x0800e2f9
 800e2a8:	0800e245 	.word	0x0800e245
 800e2ac:	0800e245 	.word	0x0800e245
 800e2b0:	0800e3bf 	.word	0x0800e3bf
 800e2b4:	682b      	ldr	r3, [r5, #0]
 800e2b6:	1d1a      	adds	r2, r3, #4
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	602a      	str	r2, [r5, #0]
 800e2bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e2c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e2c4:	2301      	movs	r3, #1
 800e2c6:	e0a3      	b.n	800e410 <_printf_i+0x1f4>
 800e2c8:	6820      	ldr	r0, [r4, #0]
 800e2ca:	6829      	ldr	r1, [r5, #0]
 800e2cc:	0606      	lsls	r6, r0, #24
 800e2ce:	f101 0304 	add.w	r3, r1, #4
 800e2d2:	d50a      	bpl.n	800e2ea <_printf_i+0xce>
 800e2d4:	680e      	ldr	r6, [r1, #0]
 800e2d6:	602b      	str	r3, [r5, #0]
 800e2d8:	2e00      	cmp	r6, #0
 800e2da:	da03      	bge.n	800e2e4 <_printf_i+0xc8>
 800e2dc:	232d      	movs	r3, #45	; 0x2d
 800e2de:	4276      	negs	r6, r6
 800e2e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e2e4:	485e      	ldr	r0, [pc, #376]	; (800e460 <_printf_i+0x244>)
 800e2e6:	230a      	movs	r3, #10
 800e2e8:	e019      	b.n	800e31e <_printf_i+0x102>
 800e2ea:	680e      	ldr	r6, [r1, #0]
 800e2ec:	602b      	str	r3, [r5, #0]
 800e2ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e2f2:	bf18      	it	ne
 800e2f4:	b236      	sxthne	r6, r6
 800e2f6:	e7ef      	b.n	800e2d8 <_printf_i+0xbc>
 800e2f8:	682b      	ldr	r3, [r5, #0]
 800e2fa:	6820      	ldr	r0, [r4, #0]
 800e2fc:	1d19      	adds	r1, r3, #4
 800e2fe:	6029      	str	r1, [r5, #0]
 800e300:	0601      	lsls	r1, r0, #24
 800e302:	d501      	bpl.n	800e308 <_printf_i+0xec>
 800e304:	681e      	ldr	r6, [r3, #0]
 800e306:	e002      	b.n	800e30e <_printf_i+0xf2>
 800e308:	0646      	lsls	r6, r0, #25
 800e30a:	d5fb      	bpl.n	800e304 <_printf_i+0xe8>
 800e30c:	881e      	ldrh	r6, [r3, #0]
 800e30e:	4854      	ldr	r0, [pc, #336]	; (800e460 <_printf_i+0x244>)
 800e310:	2f6f      	cmp	r7, #111	; 0x6f
 800e312:	bf0c      	ite	eq
 800e314:	2308      	moveq	r3, #8
 800e316:	230a      	movne	r3, #10
 800e318:	2100      	movs	r1, #0
 800e31a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e31e:	6865      	ldr	r5, [r4, #4]
 800e320:	60a5      	str	r5, [r4, #8]
 800e322:	2d00      	cmp	r5, #0
 800e324:	bfa2      	ittt	ge
 800e326:	6821      	ldrge	r1, [r4, #0]
 800e328:	f021 0104 	bicge.w	r1, r1, #4
 800e32c:	6021      	strge	r1, [r4, #0]
 800e32e:	b90e      	cbnz	r6, 800e334 <_printf_i+0x118>
 800e330:	2d00      	cmp	r5, #0
 800e332:	d04d      	beq.n	800e3d0 <_printf_i+0x1b4>
 800e334:	4615      	mov	r5, r2
 800e336:	fbb6 f1f3 	udiv	r1, r6, r3
 800e33a:	fb03 6711 	mls	r7, r3, r1, r6
 800e33e:	5dc7      	ldrb	r7, [r0, r7]
 800e340:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e344:	4637      	mov	r7, r6
 800e346:	42bb      	cmp	r3, r7
 800e348:	460e      	mov	r6, r1
 800e34a:	d9f4      	bls.n	800e336 <_printf_i+0x11a>
 800e34c:	2b08      	cmp	r3, #8
 800e34e:	d10b      	bne.n	800e368 <_printf_i+0x14c>
 800e350:	6823      	ldr	r3, [r4, #0]
 800e352:	07de      	lsls	r6, r3, #31
 800e354:	d508      	bpl.n	800e368 <_printf_i+0x14c>
 800e356:	6923      	ldr	r3, [r4, #16]
 800e358:	6861      	ldr	r1, [r4, #4]
 800e35a:	4299      	cmp	r1, r3
 800e35c:	bfde      	ittt	le
 800e35e:	2330      	movle	r3, #48	; 0x30
 800e360:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e364:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e368:	1b52      	subs	r2, r2, r5
 800e36a:	6122      	str	r2, [r4, #16]
 800e36c:	f8cd a000 	str.w	sl, [sp]
 800e370:	464b      	mov	r3, r9
 800e372:	aa03      	add	r2, sp, #12
 800e374:	4621      	mov	r1, r4
 800e376:	4640      	mov	r0, r8
 800e378:	f7ff fee2 	bl	800e140 <_printf_common>
 800e37c:	3001      	adds	r0, #1
 800e37e:	d14c      	bne.n	800e41a <_printf_i+0x1fe>
 800e380:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e384:	b004      	add	sp, #16
 800e386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e38a:	4835      	ldr	r0, [pc, #212]	; (800e460 <_printf_i+0x244>)
 800e38c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e390:	6829      	ldr	r1, [r5, #0]
 800e392:	6823      	ldr	r3, [r4, #0]
 800e394:	f851 6b04 	ldr.w	r6, [r1], #4
 800e398:	6029      	str	r1, [r5, #0]
 800e39a:	061d      	lsls	r5, r3, #24
 800e39c:	d514      	bpl.n	800e3c8 <_printf_i+0x1ac>
 800e39e:	07df      	lsls	r7, r3, #31
 800e3a0:	bf44      	itt	mi
 800e3a2:	f043 0320 	orrmi.w	r3, r3, #32
 800e3a6:	6023      	strmi	r3, [r4, #0]
 800e3a8:	b91e      	cbnz	r6, 800e3b2 <_printf_i+0x196>
 800e3aa:	6823      	ldr	r3, [r4, #0]
 800e3ac:	f023 0320 	bic.w	r3, r3, #32
 800e3b0:	6023      	str	r3, [r4, #0]
 800e3b2:	2310      	movs	r3, #16
 800e3b4:	e7b0      	b.n	800e318 <_printf_i+0xfc>
 800e3b6:	6823      	ldr	r3, [r4, #0]
 800e3b8:	f043 0320 	orr.w	r3, r3, #32
 800e3bc:	6023      	str	r3, [r4, #0]
 800e3be:	2378      	movs	r3, #120	; 0x78
 800e3c0:	4828      	ldr	r0, [pc, #160]	; (800e464 <_printf_i+0x248>)
 800e3c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e3c6:	e7e3      	b.n	800e390 <_printf_i+0x174>
 800e3c8:	0659      	lsls	r1, r3, #25
 800e3ca:	bf48      	it	mi
 800e3cc:	b2b6      	uxthmi	r6, r6
 800e3ce:	e7e6      	b.n	800e39e <_printf_i+0x182>
 800e3d0:	4615      	mov	r5, r2
 800e3d2:	e7bb      	b.n	800e34c <_printf_i+0x130>
 800e3d4:	682b      	ldr	r3, [r5, #0]
 800e3d6:	6826      	ldr	r6, [r4, #0]
 800e3d8:	6961      	ldr	r1, [r4, #20]
 800e3da:	1d18      	adds	r0, r3, #4
 800e3dc:	6028      	str	r0, [r5, #0]
 800e3de:	0635      	lsls	r5, r6, #24
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	d501      	bpl.n	800e3e8 <_printf_i+0x1cc>
 800e3e4:	6019      	str	r1, [r3, #0]
 800e3e6:	e002      	b.n	800e3ee <_printf_i+0x1d2>
 800e3e8:	0670      	lsls	r0, r6, #25
 800e3ea:	d5fb      	bpl.n	800e3e4 <_printf_i+0x1c8>
 800e3ec:	8019      	strh	r1, [r3, #0]
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	6123      	str	r3, [r4, #16]
 800e3f2:	4615      	mov	r5, r2
 800e3f4:	e7ba      	b.n	800e36c <_printf_i+0x150>
 800e3f6:	682b      	ldr	r3, [r5, #0]
 800e3f8:	1d1a      	adds	r2, r3, #4
 800e3fa:	602a      	str	r2, [r5, #0]
 800e3fc:	681d      	ldr	r5, [r3, #0]
 800e3fe:	6862      	ldr	r2, [r4, #4]
 800e400:	2100      	movs	r1, #0
 800e402:	4628      	mov	r0, r5
 800e404:	f7f1 fef4 	bl	80001f0 <memchr>
 800e408:	b108      	cbz	r0, 800e40e <_printf_i+0x1f2>
 800e40a:	1b40      	subs	r0, r0, r5
 800e40c:	6060      	str	r0, [r4, #4]
 800e40e:	6863      	ldr	r3, [r4, #4]
 800e410:	6123      	str	r3, [r4, #16]
 800e412:	2300      	movs	r3, #0
 800e414:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e418:	e7a8      	b.n	800e36c <_printf_i+0x150>
 800e41a:	6923      	ldr	r3, [r4, #16]
 800e41c:	462a      	mov	r2, r5
 800e41e:	4649      	mov	r1, r9
 800e420:	4640      	mov	r0, r8
 800e422:	47d0      	blx	sl
 800e424:	3001      	adds	r0, #1
 800e426:	d0ab      	beq.n	800e380 <_printf_i+0x164>
 800e428:	6823      	ldr	r3, [r4, #0]
 800e42a:	079b      	lsls	r3, r3, #30
 800e42c:	d413      	bmi.n	800e456 <_printf_i+0x23a>
 800e42e:	68e0      	ldr	r0, [r4, #12]
 800e430:	9b03      	ldr	r3, [sp, #12]
 800e432:	4298      	cmp	r0, r3
 800e434:	bfb8      	it	lt
 800e436:	4618      	movlt	r0, r3
 800e438:	e7a4      	b.n	800e384 <_printf_i+0x168>
 800e43a:	2301      	movs	r3, #1
 800e43c:	4632      	mov	r2, r6
 800e43e:	4649      	mov	r1, r9
 800e440:	4640      	mov	r0, r8
 800e442:	47d0      	blx	sl
 800e444:	3001      	adds	r0, #1
 800e446:	d09b      	beq.n	800e380 <_printf_i+0x164>
 800e448:	3501      	adds	r5, #1
 800e44a:	68e3      	ldr	r3, [r4, #12]
 800e44c:	9903      	ldr	r1, [sp, #12]
 800e44e:	1a5b      	subs	r3, r3, r1
 800e450:	42ab      	cmp	r3, r5
 800e452:	dcf2      	bgt.n	800e43a <_printf_i+0x21e>
 800e454:	e7eb      	b.n	800e42e <_printf_i+0x212>
 800e456:	2500      	movs	r5, #0
 800e458:	f104 0619 	add.w	r6, r4, #25
 800e45c:	e7f5      	b.n	800e44a <_printf_i+0x22e>
 800e45e:	bf00      	nop
 800e460:	0800ec91 	.word	0x0800ec91
 800e464:	0800eca2 	.word	0x0800eca2

0800e468 <__sread>:
 800e468:	b510      	push	{r4, lr}
 800e46a:	460c      	mov	r4, r1
 800e46c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e470:	f000 f954 	bl	800e71c <_read_r>
 800e474:	2800      	cmp	r0, #0
 800e476:	bfab      	itete	ge
 800e478:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e47a:	89a3      	ldrhlt	r3, [r4, #12]
 800e47c:	181b      	addge	r3, r3, r0
 800e47e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e482:	bfac      	ite	ge
 800e484:	6563      	strge	r3, [r4, #84]	; 0x54
 800e486:	81a3      	strhlt	r3, [r4, #12]
 800e488:	bd10      	pop	{r4, pc}

0800e48a <__swrite>:
 800e48a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e48e:	461f      	mov	r7, r3
 800e490:	898b      	ldrh	r3, [r1, #12]
 800e492:	05db      	lsls	r3, r3, #23
 800e494:	4605      	mov	r5, r0
 800e496:	460c      	mov	r4, r1
 800e498:	4616      	mov	r6, r2
 800e49a:	d505      	bpl.n	800e4a8 <__swrite+0x1e>
 800e49c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4a0:	2302      	movs	r3, #2
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	f000 f928 	bl	800e6f8 <_lseek_r>
 800e4a8:	89a3      	ldrh	r3, [r4, #12]
 800e4aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e4ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e4b2:	81a3      	strh	r3, [r4, #12]
 800e4b4:	4632      	mov	r2, r6
 800e4b6:	463b      	mov	r3, r7
 800e4b8:	4628      	mov	r0, r5
 800e4ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e4be:	f000 b869 	b.w	800e594 <_write_r>

0800e4c2 <__sseek>:
 800e4c2:	b510      	push	{r4, lr}
 800e4c4:	460c      	mov	r4, r1
 800e4c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4ca:	f000 f915 	bl	800e6f8 <_lseek_r>
 800e4ce:	1c43      	adds	r3, r0, #1
 800e4d0:	89a3      	ldrh	r3, [r4, #12]
 800e4d2:	bf15      	itete	ne
 800e4d4:	6560      	strne	r0, [r4, #84]	; 0x54
 800e4d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e4da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e4de:	81a3      	strheq	r3, [r4, #12]
 800e4e0:	bf18      	it	ne
 800e4e2:	81a3      	strhne	r3, [r4, #12]
 800e4e4:	bd10      	pop	{r4, pc}

0800e4e6 <__sclose>:
 800e4e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4ea:	f000 b8d3 	b.w	800e694 <_close_r>
	...

0800e4f0 <__swbuf_r>:
 800e4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4f2:	460e      	mov	r6, r1
 800e4f4:	4614      	mov	r4, r2
 800e4f6:	4605      	mov	r5, r0
 800e4f8:	b118      	cbz	r0, 800e502 <__swbuf_r+0x12>
 800e4fa:	6983      	ldr	r3, [r0, #24]
 800e4fc:	b90b      	cbnz	r3, 800e502 <__swbuf_r+0x12>
 800e4fe:	f7ff fbb3 	bl	800dc68 <__sinit>
 800e502:	4b21      	ldr	r3, [pc, #132]	; (800e588 <__swbuf_r+0x98>)
 800e504:	429c      	cmp	r4, r3
 800e506:	d12b      	bne.n	800e560 <__swbuf_r+0x70>
 800e508:	686c      	ldr	r4, [r5, #4]
 800e50a:	69a3      	ldr	r3, [r4, #24]
 800e50c:	60a3      	str	r3, [r4, #8]
 800e50e:	89a3      	ldrh	r3, [r4, #12]
 800e510:	071a      	lsls	r2, r3, #28
 800e512:	d52f      	bpl.n	800e574 <__swbuf_r+0x84>
 800e514:	6923      	ldr	r3, [r4, #16]
 800e516:	b36b      	cbz	r3, 800e574 <__swbuf_r+0x84>
 800e518:	6923      	ldr	r3, [r4, #16]
 800e51a:	6820      	ldr	r0, [r4, #0]
 800e51c:	1ac0      	subs	r0, r0, r3
 800e51e:	6963      	ldr	r3, [r4, #20]
 800e520:	b2f6      	uxtb	r6, r6
 800e522:	4283      	cmp	r3, r0
 800e524:	4637      	mov	r7, r6
 800e526:	dc04      	bgt.n	800e532 <__swbuf_r+0x42>
 800e528:	4621      	mov	r1, r4
 800e52a:	4628      	mov	r0, r5
 800e52c:	f7ff fb08 	bl	800db40 <_fflush_r>
 800e530:	bb30      	cbnz	r0, 800e580 <__swbuf_r+0x90>
 800e532:	68a3      	ldr	r3, [r4, #8]
 800e534:	3b01      	subs	r3, #1
 800e536:	60a3      	str	r3, [r4, #8]
 800e538:	6823      	ldr	r3, [r4, #0]
 800e53a:	1c5a      	adds	r2, r3, #1
 800e53c:	6022      	str	r2, [r4, #0]
 800e53e:	701e      	strb	r6, [r3, #0]
 800e540:	6963      	ldr	r3, [r4, #20]
 800e542:	3001      	adds	r0, #1
 800e544:	4283      	cmp	r3, r0
 800e546:	d004      	beq.n	800e552 <__swbuf_r+0x62>
 800e548:	89a3      	ldrh	r3, [r4, #12]
 800e54a:	07db      	lsls	r3, r3, #31
 800e54c:	d506      	bpl.n	800e55c <__swbuf_r+0x6c>
 800e54e:	2e0a      	cmp	r6, #10
 800e550:	d104      	bne.n	800e55c <__swbuf_r+0x6c>
 800e552:	4621      	mov	r1, r4
 800e554:	4628      	mov	r0, r5
 800e556:	f7ff faf3 	bl	800db40 <_fflush_r>
 800e55a:	b988      	cbnz	r0, 800e580 <__swbuf_r+0x90>
 800e55c:	4638      	mov	r0, r7
 800e55e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e560:	4b0a      	ldr	r3, [pc, #40]	; (800e58c <__swbuf_r+0x9c>)
 800e562:	429c      	cmp	r4, r3
 800e564:	d101      	bne.n	800e56a <__swbuf_r+0x7a>
 800e566:	68ac      	ldr	r4, [r5, #8]
 800e568:	e7cf      	b.n	800e50a <__swbuf_r+0x1a>
 800e56a:	4b09      	ldr	r3, [pc, #36]	; (800e590 <__swbuf_r+0xa0>)
 800e56c:	429c      	cmp	r4, r3
 800e56e:	bf08      	it	eq
 800e570:	68ec      	ldreq	r4, [r5, #12]
 800e572:	e7ca      	b.n	800e50a <__swbuf_r+0x1a>
 800e574:	4621      	mov	r1, r4
 800e576:	4628      	mov	r0, r5
 800e578:	f000 f81e 	bl	800e5b8 <__swsetup_r>
 800e57c:	2800      	cmp	r0, #0
 800e57e:	d0cb      	beq.n	800e518 <__swbuf_r+0x28>
 800e580:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800e584:	e7ea      	b.n	800e55c <__swbuf_r+0x6c>
 800e586:	bf00      	nop
 800e588:	0800ec40 	.word	0x0800ec40
 800e58c:	0800ec60 	.word	0x0800ec60
 800e590:	0800ec20 	.word	0x0800ec20

0800e594 <_write_r>:
 800e594:	b538      	push	{r3, r4, r5, lr}
 800e596:	4d07      	ldr	r5, [pc, #28]	; (800e5b4 <_write_r+0x20>)
 800e598:	4604      	mov	r4, r0
 800e59a:	4608      	mov	r0, r1
 800e59c:	4611      	mov	r1, r2
 800e59e:	2200      	movs	r2, #0
 800e5a0:	602a      	str	r2, [r5, #0]
 800e5a2:	461a      	mov	r2, r3
 800e5a4:	f7f3 febc 	bl	8002320 <_write>
 800e5a8:	1c43      	adds	r3, r0, #1
 800e5aa:	d102      	bne.n	800e5b2 <_write_r+0x1e>
 800e5ac:	682b      	ldr	r3, [r5, #0]
 800e5ae:	b103      	cbz	r3, 800e5b2 <_write_r+0x1e>
 800e5b0:	6023      	str	r3, [r4, #0]
 800e5b2:	bd38      	pop	{r3, r4, r5, pc}
 800e5b4:	200039f4 	.word	0x200039f4

0800e5b8 <__swsetup_r>:
 800e5b8:	4b32      	ldr	r3, [pc, #200]	; (800e684 <__swsetup_r+0xcc>)
 800e5ba:	b570      	push	{r4, r5, r6, lr}
 800e5bc:	681d      	ldr	r5, [r3, #0]
 800e5be:	4606      	mov	r6, r0
 800e5c0:	460c      	mov	r4, r1
 800e5c2:	b125      	cbz	r5, 800e5ce <__swsetup_r+0x16>
 800e5c4:	69ab      	ldr	r3, [r5, #24]
 800e5c6:	b913      	cbnz	r3, 800e5ce <__swsetup_r+0x16>
 800e5c8:	4628      	mov	r0, r5
 800e5ca:	f7ff fb4d 	bl	800dc68 <__sinit>
 800e5ce:	4b2e      	ldr	r3, [pc, #184]	; (800e688 <__swsetup_r+0xd0>)
 800e5d0:	429c      	cmp	r4, r3
 800e5d2:	d10f      	bne.n	800e5f4 <__swsetup_r+0x3c>
 800e5d4:	686c      	ldr	r4, [r5, #4]
 800e5d6:	89a3      	ldrh	r3, [r4, #12]
 800e5d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e5dc:	0719      	lsls	r1, r3, #28
 800e5de:	d42c      	bmi.n	800e63a <__swsetup_r+0x82>
 800e5e0:	06dd      	lsls	r5, r3, #27
 800e5e2:	d411      	bmi.n	800e608 <__swsetup_r+0x50>
 800e5e4:	2309      	movs	r3, #9
 800e5e6:	6033      	str	r3, [r6, #0]
 800e5e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e5ec:	81a3      	strh	r3, [r4, #12]
 800e5ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e5f2:	e03e      	b.n	800e672 <__swsetup_r+0xba>
 800e5f4:	4b25      	ldr	r3, [pc, #148]	; (800e68c <__swsetup_r+0xd4>)
 800e5f6:	429c      	cmp	r4, r3
 800e5f8:	d101      	bne.n	800e5fe <__swsetup_r+0x46>
 800e5fa:	68ac      	ldr	r4, [r5, #8]
 800e5fc:	e7eb      	b.n	800e5d6 <__swsetup_r+0x1e>
 800e5fe:	4b24      	ldr	r3, [pc, #144]	; (800e690 <__swsetup_r+0xd8>)
 800e600:	429c      	cmp	r4, r3
 800e602:	bf08      	it	eq
 800e604:	68ec      	ldreq	r4, [r5, #12]
 800e606:	e7e6      	b.n	800e5d6 <__swsetup_r+0x1e>
 800e608:	0758      	lsls	r0, r3, #29
 800e60a:	d512      	bpl.n	800e632 <__swsetup_r+0x7a>
 800e60c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e60e:	b141      	cbz	r1, 800e622 <__swsetup_r+0x6a>
 800e610:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e614:	4299      	cmp	r1, r3
 800e616:	d002      	beq.n	800e61e <__swsetup_r+0x66>
 800e618:	4630      	mov	r0, r6
 800e61a:	f7fe ffb1 	bl	800d580 <_free_r>
 800e61e:	2300      	movs	r3, #0
 800e620:	6363      	str	r3, [r4, #52]	; 0x34
 800e622:	89a3      	ldrh	r3, [r4, #12]
 800e624:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e628:	81a3      	strh	r3, [r4, #12]
 800e62a:	2300      	movs	r3, #0
 800e62c:	6063      	str	r3, [r4, #4]
 800e62e:	6923      	ldr	r3, [r4, #16]
 800e630:	6023      	str	r3, [r4, #0]
 800e632:	89a3      	ldrh	r3, [r4, #12]
 800e634:	f043 0308 	orr.w	r3, r3, #8
 800e638:	81a3      	strh	r3, [r4, #12]
 800e63a:	6923      	ldr	r3, [r4, #16]
 800e63c:	b94b      	cbnz	r3, 800e652 <__swsetup_r+0x9a>
 800e63e:	89a3      	ldrh	r3, [r4, #12]
 800e640:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e644:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e648:	d003      	beq.n	800e652 <__swsetup_r+0x9a>
 800e64a:	4621      	mov	r1, r4
 800e64c:	4630      	mov	r0, r6
 800e64e:	f7ff fbd1 	bl	800ddf4 <__smakebuf_r>
 800e652:	89a0      	ldrh	r0, [r4, #12]
 800e654:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e658:	f010 0301 	ands.w	r3, r0, #1
 800e65c:	d00a      	beq.n	800e674 <__swsetup_r+0xbc>
 800e65e:	2300      	movs	r3, #0
 800e660:	60a3      	str	r3, [r4, #8]
 800e662:	6963      	ldr	r3, [r4, #20]
 800e664:	425b      	negs	r3, r3
 800e666:	61a3      	str	r3, [r4, #24]
 800e668:	6923      	ldr	r3, [r4, #16]
 800e66a:	b943      	cbnz	r3, 800e67e <__swsetup_r+0xc6>
 800e66c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e670:	d1ba      	bne.n	800e5e8 <__swsetup_r+0x30>
 800e672:	bd70      	pop	{r4, r5, r6, pc}
 800e674:	0781      	lsls	r1, r0, #30
 800e676:	bf58      	it	pl
 800e678:	6963      	ldrpl	r3, [r4, #20]
 800e67a:	60a3      	str	r3, [r4, #8]
 800e67c:	e7f4      	b.n	800e668 <__swsetup_r+0xb0>
 800e67e:	2000      	movs	r0, #0
 800e680:	e7f7      	b.n	800e672 <__swsetup_r+0xba>
 800e682:	bf00      	nop
 800e684:	20000030 	.word	0x20000030
 800e688:	0800ec40 	.word	0x0800ec40
 800e68c:	0800ec60 	.word	0x0800ec60
 800e690:	0800ec20 	.word	0x0800ec20

0800e694 <_close_r>:
 800e694:	b538      	push	{r3, r4, r5, lr}
 800e696:	4d06      	ldr	r5, [pc, #24]	; (800e6b0 <_close_r+0x1c>)
 800e698:	2300      	movs	r3, #0
 800e69a:	4604      	mov	r4, r0
 800e69c:	4608      	mov	r0, r1
 800e69e:	602b      	str	r3, [r5, #0]
 800e6a0:	f7f3 fe6a 	bl	8002378 <_close>
 800e6a4:	1c43      	adds	r3, r0, #1
 800e6a6:	d102      	bne.n	800e6ae <_close_r+0x1a>
 800e6a8:	682b      	ldr	r3, [r5, #0]
 800e6aa:	b103      	cbz	r3, 800e6ae <_close_r+0x1a>
 800e6ac:	6023      	str	r3, [r4, #0]
 800e6ae:	bd38      	pop	{r3, r4, r5, pc}
 800e6b0:	200039f4 	.word	0x200039f4

0800e6b4 <_fstat_r>:
 800e6b4:	b538      	push	{r3, r4, r5, lr}
 800e6b6:	4d07      	ldr	r5, [pc, #28]	; (800e6d4 <_fstat_r+0x20>)
 800e6b8:	2300      	movs	r3, #0
 800e6ba:	4604      	mov	r4, r0
 800e6bc:	4608      	mov	r0, r1
 800e6be:	4611      	mov	r1, r2
 800e6c0:	602b      	str	r3, [r5, #0]
 800e6c2:	f7f3 fea9 	bl	8002418 <_fstat>
 800e6c6:	1c43      	adds	r3, r0, #1
 800e6c8:	d102      	bne.n	800e6d0 <_fstat_r+0x1c>
 800e6ca:	682b      	ldr	r3, [r5, #0]
 800e6cc:	b103      	cbz	r3, 800e6d0 <_fstat_r+0x1c>
 800e6ce:	6023      	str	r3, [r4, #0]
 800e6d0:	bd38      	pop	{r3, r4, r5, pc}
 800e6d2:	bf00      	nop
 800e6d4:	200039f4 	.word	0x200039f4

0800e6d8 <_isatty_r>:
 800e6d8:	b538      	push	{r3, r4, r5, lr}
 800e6da:	4d06      	ldr	r5, [pc, #24]	; (800e6f4 <_isatty_r+0x1c>)
 800e6dc:	2300      	movs	r3, #0
 800e6de:	4604      	mov	r4, r0
 800e6e0:	4608      	mov	r0, r1
 800e6e2:	602b      	str	r3, [r5, #0]
 800e6e4:	f7f3 fe06 	bl	80022f4 <_isatty>
 800e6e8:	1c43      	adds	r3, r0, #1
 800e6ea:	d102      	bne.n	800e6f2 <_isatty_r+0x1a>
 800e6ec:	682b      	ldr	r3, [r5, #0]
 800e6ee:	b103      	cbz	r3, 800e6f2 <_isatty_r+0x1a>
 800e6f0:	6023      	str	r3, [r4, #0]
 800e6f2:	bd38      	pop	{r3, r4, r5, pc}
 800e6f4:	200039f4 	.word	0x200039f4

0800e6f8 <_lseek_r>:
 800e6f8:	b538      	push	{r3, r4, r5, lr}
 800e6fa:	4d07      	ldr	r5, [pc, #28]	; (800e718 <_lseek_r+0x20>)
 800e6fc:	4604      	mov	r4, r0
 800e6fe:	4608      	mov	r0, r1
 800e700:	4611      	mov	r1, r2
 800e702:	2200      	movs	r2, #0
 800e704:	602a      	str	r2, [r5, #0]
 800e706:	461a      	mov	r2, r3
 800e708:	f7f3 fe4d 	bl	80023a6 <_lseek>
 800e70c:	1c43      	adds	r3, r0, #1
 800e70e:	d102      	bne.n	800e716 <_lseek_r+0x1e>
 800e710:	682b      	ldr	r3, [r5, #0]
 800e712:	b103      	cbz	r3, 800e716 <_lseek_r+0x1e>
 800e714:	6023      	str	r3, [r4, #0]
 800e716:	bd38      	pop	{r3, r4, r5, pc}
 800e718:	200039f4 	.word	0x200039f4

0800e71c <_read_r>:
 800e71c:	b538      	push	{r3, r4, r5, lr}
 800e71e:	4d07      	ldr	r5, [pc, #28]	; (800e73c <_read_r+0x20>)
 800e720:	4604      	mov	r4, r0
 800e722:	4608      	mov	r0, r1
 800e724:	4611      	mov	r1, r2
 800e726:	2200      	movs	r2, #0
 800e728:	602a      	str	r2, [r5, #0]
 800e72a:	461a      	mov	r2, r3
 800e72c:	f7f3 fe4c 	bl	80023c8 <_read>
 800e730:	1c43      	adds	r3, r0, #1
 800e732:	d102      	bne.n	800e73a <_read_r+0x1e>
 800e734:	682b      	ldr	r3, [r5, #0]
 800e736:	b103      	cbz	r3, 800e73a <_read_r+0x1e>
 800e738:	6023      	str	r3, [r4, #0]
 800e73a:	bd38      	pop	{r3, r4, r5, pc}
 800e73c:	200039f4 	.word	0x200039f4

0800e740 <_init>:
 800e740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e742:	bf00      	nop
 800e744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e746:	bc08      	pop	{r3}
 800e748:	469e      	mov	lr, r3
 800e74a:	4770      	bx	lr

0800e74c <_fini>:
 800e74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e74e:	bf00      	nop
 800e750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e752:	bc08      	pop	{r3}
 800e754:	469e      	mov	lr, r3
 800e756:	4770      	bx	lr
