Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jul 18 10:00:30 2024
| Host         : DESKTOP-PJ7659C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_s_control_sets_placed.rpt
| Design       : Top_s
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   226 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            7 |
| Yes          | No                    | No                     |              19 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             233 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------+----------------------------+------------------+----------------+--------------+
|   Clock Signal  |          Enable Signal          |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------------------------+----------------------------+------------------+----------------+--------------+
| ~clk_IBUF_BUFG  |                                 |                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | on0/OLEDVddc_t_i_1_n_0          |                            |                1 |              1 |         1.00 |
| ~sclk_OBUF_BUFG | OC0/SPI0/CS_t                   | OC0/SPI0/CS_t_i_1_n_0      |                1 |              1 |         1.00 |
| ~sclk_OBUF_BUFG | OC0/DCOUT_t_2                   | OC0/done0                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | on0/OLEDVbat_t_i_1_n_0          |                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG  | on0/OLEDPRst_t_i_1_n_0          |                            |                1 |              1 |         1.00 |
| ~sclk_OBUF_BUFG | OC0/SPI0/MOSI_t_i_1_n_0         | OC0/SPI0/MOSI_t0           |                1 |              1 |         1.00 |
|  sclk_OBUF_BUFG |                                 |                            |                1 |              2 |         2.00 |
| ~sclk_OBUF_BUFG | OC0/SPI0/TxCount                |                            |                2 |              4 |         2.00 |
| ~sclk_OBUF_BUFG | OC0/SPI0/byteCount_i[3]_i_1_n_0 | OC0/SPI0/MOSI_t0           |                2 |              4 |         2.00 |
| ~sclk_OBUF_BUFG | OC0/BB0/E[0]                    | OC0/done0                  |                1 |              4 |         4.00 |
| ~sclk_OBUF_BUFG | OC0/TxCount[3]_i_1__0_n_0       | OC0/done0                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  | on0/OLEDBytes_t[2][4]_i_1_n_0   | on0/OLEDRdy_t0             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  | OC0/BB0/nByteCount[3]_i_1_n_0   |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG  | sclk0/counter[3]_i_2_n_0        | sclk0/counter[3]_i_1_n_0   |                1 |              4 |         4.00 |
| ~sclk_OBUF_BUFG |                                 |                            |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG  | on0/OLEDBytes_t[0][5]_i_2_n_0   | on0/OLEDRdy_t0             |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG  |                                 | OC0/BB0/startOUT_t0        |                2 |              6 |         3.00 |
| ~sclk_OBUF_BUFG | OC0/SPI0/byteReg                |                            |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG  | OC0/BB0/DCOUT_t_0               | OC0/BB0/startOUT_t0        |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG  | OC0/BB0/bytesIN_i[9][7]_i_1_n_0 | OC0/BB0/startOUT_t0        |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  | OC0/BB0/DCIN_i[2]               | OC0/BB0/startOUT_t0        |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  | OC0/BB0/DCIN_i[4]               | OC0/BB0/startOUT_t0        |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG  | OC0/BB0/DCIN_i[0]               | OC0/BB0/startOUT_t0        |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  | OC0/BB0/DCIN_i[6]               | OC0/BB0/startOUT_t0        |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  | OC0/bytesIN_i[1][7]_i_1_n_0     | OC0/done0                  |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG  | OC0/bytesIN_i[4][7]_i_1__0_n_0  | OC0/done0                  |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  | OC0/bytesIN_i[0][7]_i_1__0_n_0  | OC0/done0                  |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG  | OC0/bytesIN_i[2][7]_i_1__0_n_0  | OC0/done0                  |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  | OC0/bytesIN_i[5][7]_i_1__0_n_0  | OC0/done0                  |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG  | OC0/bytesIN_i[3][7]_i_1__0_n_0  | OC0/done0                  |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  | OC0/bytesIN_i[6][7]_i_1__0_n_0  | OC0/done0                  |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG  | OC0/BB0/DCIN_i[7]               | OC0/BB0/startOUT_t0        |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  | OC0/BB0/DCIN_i[3]               | OC0/BB0/startOUT_t0        |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  | OC0/BB0/lxDone_i_1_n_0          | OC0/BB0/startOUT_t0        |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  | OC0/BB0/bytesIN_i[5][7]_i_1_n_0 | OC0/BB0/startOUT_t0        |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  | OC0/BB0/DCIN_i[8]               | OC0/BB0/startOUT_t0        |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG  |                                 | rst_IBUF                   |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG  | on0/delay2ms[19]_i_2_n_0        | on0/delay2ms[19]_i_1_n_0   |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG  | on0/delay100ms[23]_i_2_n_0      | on0/delay100ms[23]_i_1_n_0 |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG  |                                 |                            |               14 |             32 |         2.29 |
+-----------------+---------------------------------+----------------------------+------------------+----------------+--------------+


