{
  "module_name": "musb_regs.h",
  "hash_id": "1e7e18bbc547701144084a11b54789e3e936d7d46ae2b258952d4ea05fa36bef",
  "original_prompt": "Ingested from linux-6.6.14/drivers/usb/musb/musb_regs.h",
  "human_readable_source": " \n \n\n#ifndef __MUSB_REGS_H__\n#define __MUSB_REGS_H__\n\n#define MUSB_EP0_FIFOSIZE\t64\t \n\n \n\n \n#define MUSB_POWER_ISOUPDATE\t0x80\n#define MUSB_POWER_SOFTCONN\t0x40\n#define MUSB_POWER_HSENAB\t0x20\n#define MUSB_POWER_HSMODE\t0x10\n#define MUSB_POWER_RESET\t0x08\n#define MUSB_POWER_RESUME\t0x04\n#define MUSB_POWER_SUSPENDM\t0x02\n#define MUSB_POWER_ENSUSPEND\t0x01\n\n \n#define MUSB_INTR_SUSPEND\t0x01\n#define MUSB_INTR_RESUME\t0x02\n#define MUSB_INTR_RESET\t\t0x04\n#define MUSB_INTR_BABBLE\t0x04\n#define MUSB_INTR_SOF\t\t0x08\n#define MUSB_INTR_CONNECT\t0x10\n#define MUSB_INTR_DISCONNECT\t0x20\n#define MUSB_INTR_SESSREQ\t0x40\n#define MUSB_INTR_VBUSERROR\t0x80\t \n\n \n#define MUSB_DEVCTL_BDEVICE\t0x80\n#define MUSB_DEVCTL_FSDEV\t0x40\n#define MUSB_DEVCTL_LSDEV\t0x20\n#define MUSB_DEVCTL_VBUS\t0x18\n#define MUSB_DEVCTL_VBUS_SHIFT\t3\n#define MUSB_DEVCTL_HM\t\t0x04\n#define MUSB_DEVCTL_HR\t\t0x02\n#define MUSB_DEVCTL_SESSION\t0x01\n\n \n#define MUSB_BABBLE_FORCE_TXIDLE\t0x80\n#define MUSB_BABBLE_SW_SESSION_CTRL\t0x40\n#define MUSB_BABBLE_STUCK_J\t\t0x20\n#define MUSB_BABBLE_RCV_DISABLE\t\t0x04\n\n \n#define MUSB_ULPI_USE_EXTVBUS\t0x01\n#define MUSB_ULPI_USE_EXTVBUSIND 0x02\n \n#define MUSB_ULPI_REG_REQ\t(1 << 0)\n#define MUSB_ULPI_REG_CMPLT\t(1 << 1)\n#define MUSB_ULPI_RDN_WR\t(1 << 2)\n\n \n#define MUSB_TEST_FORCE_HOST\t0x80\n#define MUSB_TEST_FIFO_ACCESS\t0x40\n#define MUSB_TEST_FORCE_FS\t0x20\n#define MUSB_TEST_FORCE_HS\t0x10\n#define MUSB_TEST_PACKET\t0x08\n#define MUSB_TEST_K\t\t0x04\n#define MUSB_TEST_J\t\t0x02\n#define MUSB_TEST_SE0_NAK\t0x01\n\n \n#define MUSB_FIFOSZ_DPB\t0x10\n \n#define MUSB_FIFOSZ_SIZE\t0x0f\n\n \n#define MUSB_CSR0_FLUSHFIFO\t0x0100\n#define MUSB_CSR0_TXPKTRDY\t0x0002\n#define MUSB_CSR0_RXPKTRDY\t0x0001\n\n \n#define MUSB_CSR0_P_SVDSETUPEND\t0x0080\n#define MUSB_CSR0_P_SVDRXPKTRDY\t0x0040\n#define MUSB_CSR0_P_SENDSTALL\t0x0020\n#define MUSB_CSR0_P_SETUPEND\t0x0010\n#define MUSB_CSR0_P_DATAEND\t0x0008\n#define MUSB_CSR0_P_SENTSTALL\t0x0004\n\n \n#define MUSB_CSR0_H_DIS_PING\t\t0x0800\n#define MUSB_CSR0_H_WR_DATATOGGLE\t0x0400\t \n#define MUSB_CSR0_H_DATATOGGLE\t\t0x0200\t \n#define MUSB_CSR0_H_NAKTIMEOUT\t\t0x0080\n#define MUSB_CSR0_H_STATUSPKT\t\t0x0040\n#define MUSB_CSR0_H_REQPKT\t\t0x0020\n#define MUSB_CSR0_H_ERROR\t\t0x0010\n#define MUSB_CSR0_H_SETUPPKT\t\t0x0008\n#define MUSB_CSR0_H_RXSTALL\t\t0x0004\n\n \n#define MUSB_CSR0_P_WZC_BITS\t\\\n\t(MUSB_CSR0_P_SENTSTALL)\n#define MUSB_CSR0_H_WZC_BITS\t\\\n\t(MUSB_CSR0_H_NAKTIMEOUT | MUSB_CSR0_H_RXSTALL \\\n\t| MUSB_CSR0_RXPKTRDY)\n\n \n#define MUSB_TYPE_SPEED\t\t0xc0\n#define MUSB_TYPE_SPEED_SHIFT\t6\n#define MUSB_TYPE_PROTO\t\t0x30\t \n#define MUSB_TYPE_PROTO_SHIFT\t4\n#define MUSB_TYPE_REMOTE_END\t0xf\t \n\n \n#define MUSB_CONFIGDATA_MPRXE\t\t0x80\t \n#define MUSB_CONFIGDATA_MPTXE\t\t0x40\t \n#define MUSB_CONFIGDATA_BIGENDIAN\t0x20\n#define MUSB_CONFIGDATA_HBRXE\t\t0x10\t \n#define MUSB_CONFIGDATA_HBTXE\t\t0x08\t \n#define MUSB_CONFIGDATA_DYNFIFO\t\t0x04\t \n#define MUSB_CONFIGDATA_SOFTCONE\t0x02\t \n#define MUSB_CONFIGDATA_UTMIDW\t\t0x01\t \n\n \n#define MUSB_TXCSR_AUTOSET\t\t0x8000\n#define MUSB_TXCSR_DMAENAB\t\t0x1000\n#define MUSB_TXCSR_FRCDATATOG\t\t0x0800\n#define MUSB_TXCSR_DMAMODE\t\t0x0400\n#define MUSB_TXCSR_CLRDATATOG\t\t0x0040\n#define MUSB_TXCSR_FLUSHFIFO\t\t0x0008\n#define MUSB_TXCSR_FIFONOTEMPTY\t\t0x0002\n#define MUSB_TXCSR_TXPKTRDY\t\t0x0001\n\n \n#define MUSB_TXCSR_P_ISO\t\t0x4000\n#define MUSB_TXCSR_P_INCOMPTX\t\t0x0080\n#define MUSB_TXCSR_P_SENTSTALL\t\t0x0020\n#define MUSB_TXCSR_P_SENDSTALL\t\t0x0010\n#define MUSB_TXCSR_P_UNDERRUN\t\t0x0004\n\n \n#define MUSB_TXCSR_H_WR_DATATOGGLE\t0x0200\n#define MUSB_TXCSR_H_DATATOGGLE\t\t0x0100\n#define MUSB_TXCSR_H_NAKTIMEOUT\t\t0x0080\n#define MUSB_TXCSR_H_RXSTALL\t\t0x0020\n#define MUSB_TXCSR_H_ERROR\t\t0x0004\n\n \n#define MUSB_TXCSR_P_WZC_BITS\t\\\n\t(MUSB_TXCSR_P_INCOMPTX | MUSB_TXCSR_P_SENTSTALL \\\n\t| MUSB_TXCSR_P_UNDERRUN | MUSB_TXCSR_FIFONOTEMPTY)\n#define MUSB_TXCSR_H_WZC_BITS\t\\\n\t(MUSB_TXCSR_H_NAKTIMEOUT | MUSB_TXCSR_H_RXSTALL \\\n\t| MUSB_TXCSR_H_ERROR | MUSB_TXCSR_FIFONOTEMPTY)\n\n \n#define MUSB_RXCSR_AUTOCLEAR\t\t0x8000\n#define MUSB_RXCSR_DMAENAB\t\t0x2000\n#define MUSB_RXCSR_DISNYET\t\t0x1000\n#define MUSB_RXCSR_PID_ERR\t\t0x1000\n#define MUSB_RXCSR_DMAMODE\t\t0x0800\n#define MUSB_RXCSR_INCOMPRX\t\t0x0100\n#define MUSB_RXCSR_CLRDATATOG\t\t0x0080\n#define MUSB_RXCSR_FLUSHFIFO\t\t0x0010\n#define MUSB_RXCSR_DATAERROR\t\t0x0008\n#define MUSB_RXCSR_FIFOFULL\t\t0x0002\n#define MUSB_RXCSR_RXPKTRDY\t\t0x0001\n\n \n#define MUSB_RXCSR_P_ISO\t\t0x4000\n#define MUSB_RXCSR_P_SENTSTALL\t\t0x0040\n#define MUSB_RXCSR_P_SENDSTALL\t\t0x0020\n#define MUSB_RXCSR_P_OVERRUN\t\t0x0004\n\n \n#define MUSB_RXCSR_H_AUTOREQ\t\t0x4000\n#define MUSB_RXCSR_H_WR_DATATOGGLE\t0x0400\n#define MUSB_RXCSR_H_DATATOGGLE\t\t0x0200\n#define MUSB_RXCSR_H_RXSTALL\t\t0x0040\n#define MUSB_RXCSR_H_REQPKT\t\t0x0020\n#define MUSB_RXCSR_H_ERROR\t\t0x0004\n\n \n#define MUSB_RXCSR_P_WZC_BITS\t\\\n\t(MUSB_RXCSR_P_SENTSTALL | MUSB_RXCSR_P_OVERRUN \\\n\t| MUSB_RXCSR_RXPKTRDY)\n#define MUSB_RXCSR_H_WZC_BITS\t\\\n\t(MUSB_RXCSR_H_RXSTALL | MUSB_RXCSR_H_ERROR \\\n\t| MUSB_RXCSR_DATAERROR | MUSB_RXCSR_RXPKTRDY)\n\n \n#define MUSB_HUBADDR_MULTI_TT\t\t0x80\n\n\n \n\n#define MUSB_FADDR\t\t0x00\t \n#define MUSB_POWER\t\t0x01\t \n\n#define MUSB_INTRTX\t\t0x02\t \n#define MUSB_INTRRX\t\t0x04\n#define MUSB_INTRTXE\t\t0x06\n#define MUSB_INTRRXE\t\t0x08\n#define MUSB_INTRUSB\t\t0x0A\t \n#define MUSB_INTRUSBE\t\t0x0B\t \n#define MUSB_FRAME\t\t0x0C\n#define MUSB_INDEX\t\t0x0E\t \n#define MUSB_TESTMODE\t\t0x0F\t \n\n \n\n#define MUSB_DEVCTL\t\t0x60\t \n#define MUSB_BABBLE_CTL\t\t0x61\t \n\n \n#define MUSB_TXFIFOSZ\t\t0x62\t \n#define MUSB_RXFIFOSZ\t\t0x63\t \n#define MUSB_TXFIFOADD\t\t0x64\t \n#define MUSB_RXFIFOADD\t\t0x66\t \n\n \n#define MUSB_HWVERS\t\t0x6C\t \n#define MUSB_ULPI_BUSCONTROL\t0x70\t \n#define MUSB_ULPI_INT_MASK\t0x72\t \n#define MUSB_ULPI_INT_SRC\t0x73\t \n#define MUSB_ULPI_REG_DATA\t0x74\t \n#define MUSB_ULPI_REG_ADDR\t0x75\t \n#define MUSB_ULPI_REG_CONTROL\t0x76\t \n#define MUSB_ULPI_RAW_DATA\t0x77\t \n\n#define MUSB_EPINFO\t\t0x78\t \n#define MUSB_RAMINFO\t\t0x79\t \n#define MUSB_LINKINFO\t\t0x7a\t \n#define MUSB_VPLEN\t\t0x7b\t \n#define MUSB_HS_EOF1\t\t0x7c\t \n#define MUSB_FS_EOF1\t\t0x7d\t \n#define MUSB_LS_EOF1\t\t0x7e\t \n\n \n#define MUSB_TXMAXP\t\t0x00\n#define MUSB_TXCSR\t\t0x02\n#define MUSB_CSR0\t\tMUSB_TXCSR\t \n#define MUSB_RXMAXP\t\t0x04\n#define MUSB_RXCSR\t\t0x06\n#define MUSB_RXCOUNT\t\t0x08\n#define MUSB_COUNT0\t\tMUSB_RXCOUNT\t \n#define MUSB_TXTYPE\t\t0x0A\n#define MUSB_TYPE0\t\tMUSB_TXTYPE\t \n#define MUSB_TXINTERVAL\t\t0x0B\n#define MUSB_NAKLIMIT0\t\tMUSB_TXINTERVAL\t \n#define MUSB_RXTYPE\t\t0x0C\n#define MUSB_RXINTERVAL\t\t0x0D\n#define MUSB_FIFOSIZE\t\t0x0F\n#define MUSB_CONFIGDATA\t\tMUSB_FIFOSIZE\t \n\n#include \"tusb6010.h\"\t\t \n\n#define MUSB_TXCSR_MODE\t\t\t0x2000\n\n \n#define MUSB_TXFUNCADDR\t\t0x00\n#define MUSB_TXHUBADDR\t\t0x02\n#define MUSB_TXHUBPORT\t\t0x03\n\n#define MUSB_RXFUNCADDR\t\t0x04\n#define MUSB_RXHUBADDR\t\t0x06\n#define MUSB_RXHUBPORT\t\t0x07\n\nstatic inline u8 musb_read_configdata(void __iomem *mbase)\n{\n\tmusb_writeb(mbase, MUSB_INDEX, 0);\n\treturn musb_readb(mbase, 0x10 + MUSB_CONFIGDATA);\n}\n\nstatic inline void musb_write_rxfunaddr(struct musb *musb, u8 epnum,\n\t\tu8 qh_addr_reg)\n{\n\tmusb_writeb(musb->mregs,\n\t\t    musb->io.busctl_offset(epnum, MUSB_RXFUNCADDR),\n\t\t    qh_addr_reg);\n}\n\nstatic inline void musb_write_rxhubaddr(struct musb *musb, u8 epnum,\n\t\tu8 qh_h_addr_reg)\n{\n\tmusb_writeb(musb->mregs, musb->io.busctl_offset(epnum, MUSB_RXHUBADDR),\n\t\t\tqh_h_addr_reg);\n}\n\nstatic inline void musb_write_rxhubport(struct musb *musb, u8 epnum,\n\t\tu8 qh_h_port_reg)\n{\n\tmusb_writeb(musb->mregs, musb->io.busctl_offset(epnum, MUSB_RXHUBPORT),\n\t\t\tqh_h_port_reg);\n}\n\nstatic inline void musb_write_txfunaddr(struct musb *musb, u8 epnum,\n\t\tu8 qh_addr_reg)\n{\n\tmusb_writeb(musb->mregs,\n\t\t    musb->io.busctl_offset(epnum, MUSB_TXFUNCADDR),\n\t\t    qh_addr_reg);\n}\n\nstatic inline void musb_write_txhubaddr(struct musb *musb, u8 epnum,\n\t\tu8 qh_addr_reg)\n{\n\tmusb_writeb(musb->mregs, musb->io.busctl_offset(epnum, MUSB_TXHUBADDR),\n\t\t\tqh_addr_reg);\n}\n\nstatic inline void musb_write_txhubport(struct musb *musb, u8 epnum,\n\t\tu8 qh_h_port_reg)\n{\n\tmusb_writeb(musb->mregs, musb->io.busctl_offset(epnum, MUSB_TXHUBPORT),\n\t\t\tqh_h_port_reg);\n}\n\nstatic inline u8 musb_read_rxfunaddr(struct musb *musb, u8 epnum)\n{\n\treturn musb_readb(musb->mregs,\n\t\t\t  musb->io.busctl_offset(epnum, MUSB_RXFUNCADDR));\n}\n\nstatic inline u8 musb_read_rxhubaddr(struct musb *musb, u8 epnum)\n{\n\treturn musb_readb(musb->mregs,\n\t\t\t  musb->io.busctl_offset(epnum, MUSB_RXHUBADDR));\n}\n\nstatic inline u8 musb_read_rxhubport(struct musb *musb, u8 epnum)\n{\n\treturn musb_readb(musb->mregs,\n\t\t\t  musb->io.busctl_offset(epnum, MUSB_RXHUBPORT));\n}\n\nstatic inline u8 musb_read_txfunaddr(struct musb *musb, u8 epnum)\n{\n\treturn musb_readb(musb->mregs,\n\t\t\t  musb->io.busctl_offset(epnum, MUSB_TXFUNCADDR));\n}\n\nstatic inline u8 musb_read_txhubaddr(struct musb *musb, u8 epnum)\n{\n\treturn musb_readb(musb->mregs,\n\t\t\t  musb->io.busctl_offset(epnum, MUSB_TXHUBADDR));\n}\n\nstatic inline u8 musb_read_txhubport(struct musb *musb, u8 epnum)\n{\n\treturn musb_readb(musb->mregs,\n\t\t\t  musb->io.busctl_offset(epnum, MUSB_TXHUBPORT));\n}\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}