
Fatbin elf code:
================
arch = sm_10
code version = [1,2]
producer = cuda
host = linux
compile_size = 64bit
identifier = transpose.cu

Fatbin ptx code:
================
arch = sm_10
code version = [1,4]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = transpose.cu
	.version 1.4
.target sm_10, map_f64_to_f32

	


	
	


	
	
	
	
	
	
	

.file	1	"<command-line>"
.file	2	"/tmp/tmpxft_00006452_00000000-15_transpose.compute_10.cudafe2.gpu"
.file	3	"/usr/lib/gcc/x86_64-linux-gnu/4.6/include/stddef.h"
.file	4	"/home/paperspace/cudax/cuda/include/crt/device_runtime.h"
.file	5	"/home/paperspace/cudax/cuda/include/host_defines.h"
.file	6	"/home/paperspace/cudax/cuda/include/builtin_types.h"
.file	7	"/home/paperspace/cudax/cuda/include/device_types.h"
.file	8	"/home/paperspace/cudax/cuda/include/driver_types.h"
.file	9	"/home/paperspace/cudax/cuda/include/surface_types.h"
.file	10	"/home/paperspace/cudax/cuda/include/texture_types.h"
.file	11	"/home/paperspace/cudax/cuda/include/vector_types.h"
.file	12	"/home/paperspace/cudax/cuda/include/device_launch_parameters.h"
.file	13	"/home/paperspace/cudax/cuda/include/crt/storage_class.h"
.file	14	"transpose.cu"
.file	15	"/home/paperspace/cudax/cuda/include/common_functions.h"
.file	16	"/home/paperspace/cudax/cuda/include/math_functions.h"
.file	17	"/home/paperspace/cudax/cuda/include/math_constants.h"
.file	18	"/home/paperspace/cudax/cuda/include/device_functions.h"
.file	19	"/home/paperspace/cudax/cuda/include/sm_11_atomic_functions.h"
.file	20	"/home/paperspace/cudax/cuda/include/sm_12_atomic_functions.h"
.file	21	"/home/paperspace/cudax/cuda/include/sm_13_double_functions.h"
.file	22	"/home/paperspace/cudax/cuda/include/sm_20_atomic_functions.h"
.file	23	"/home/paperspace/cudax/cuda/include/sm_32_atomic_functions.h"
.file	24	"/home/paperspace/cudax/cuda/include/sm_35_atomic_functions.h"
.file	25	"/home/paperspace/cudax/cuda/include/sm_20_intrinsics.h"
.file	26	"/home/paperspace/cudax/cuda/include/sm_30_intrinsics.h"
.file	27	"/home/paperspace/cudax/cuda/include/sm_32_intrinsics.h"
.file	28	"/home/paperspace/cudax/cuda/include/sm_35_intrinsics.h"
.file	29	"/home/paperspace/cudax/cuda/include/surface_functions.h"
.file	30	"/home/paperspace/cudax/cuda/include/texture_fetch_functions.h"
.file	31	"/home/paperspace/cudax/cuda/include/texture_indirect_functions.h"
.file	32	"/home/paperspace/cudax/cuda/include/surface_indirect_functions.h"
.file	33	"/home/paperspace/cudax/cuda/include/math_functions_dbl_ptx1.h"


.entry _Z4copyPfS_iii (
.param .u64 __cudaparm__Z4copyPfS_iii_odata,
.param .u64 __cudaparm__Z4copyPfS_iii_idata,
.param .s32 __cudaparm__Z4copyPfS_iii_width,
.param .s32 __cudaparm__Z4copyPfS_iii_height,
.param .s32 __cudaparm__Z4copyPfS_iii_nreps)
{
.reg .u16 %rh<4>;
.reg .u32 %r<16>;
.reg .u64 %rd<8>;
.reg .f32 %f<3>;
.reg .pred %p<4>;
.loc	14	197	0
$LDWbegin__Z4copyPfS_iii:
ld.param.s32 %r1, [__cudaparm__Z4copyPfS_iii_nreps];
mov.u32 %r2, 0;
setp.le.s32 %p1, %r1, %r2;
@%p1 bra $Lt_0_2306;
ld.param.s32 %r1, [__cudaparm__Z4copyPfS_iii_nreps];
mov.s32 %r3, %r1;
mov.u16 %rh1, %ctaid.y;
mul.wide.u16 %r4, %rh1, 16;
mov.u16 %rh2, %ctaid.x;
mul.wide.u16 %r5, %rh2, 16;
cvt.u32.u16 %r6, %tid.y;
add.u32 %r7, %r6, %r4;
ld.param.s32 %r8, [__cudaparm__Z4copyPfS_iii_width];
mul.lo.s32 %r9, %r8, %r7;
cvt.u32.u16 %r10, %tid.x;
add.u32 %r11, %r10, %r5;
add.s32 %r12, %r9, %r11;
cvt.s64.s32 %rd1, %r12;
mul.wide.s32 %rd2, %r12, 4;
ld.param.u64 %rd3, [__cudaparm__Z4copyPfS_iii_idata];
add.u64 %rd4, %rd3, %rd2;
ld.param.u64 %rd5, [__cudaparm__Z4copyPfS_iii_odata];
add.u64 %rd6, %rd5, %rd2;
mov.s32 %r13, 0;
mov.s32 %r14, %r3;
$Lt_0_2818:

	.loc	14	205	0
ld.global.f32 %f1, [%rd4+0];
st.global.f32 [%rd6+0], %f1;
add.s32 %r13, %r13, 1;
.loc	14	197	0
ld.param.s32 %r1, [__cudaparm__Z4copyPfS_iii_nreps];
.loc	14	205	0
setp.ne.s32 %p2, %r1, %r13;
@%p2 bra $Lt_0_2818;
$Lt_0_2306:
.loc	14	208	0
exit;
$LDWend__Z4copyPfS_iii:
} 

.entry _Z13copySharedMemPfS_iii (
.param .u64 __cudaparm__Z13copySharedMemPfS_iii_odata,
.param .u64 __cudaparm__Z13copySharedMemPfS_iii_idata,
.param .s32 __cudaparm__Z13copySharedMemPfS_iii_width,
.param .s32 __cudaparm__Z13copySharedMemPfS_iii_height,
.param .s32 __cudaparm__Z13copySharedMemPfS_iii_nreps)
{
.reg .u16 %rh<4>;
.reg .u32 %r<25>;
.reg .u64 %rd<23>;
.reg .f32 %f<4>;
.reg .pred %p<10>;
.shared .align 4 .b8 __cuda___cuda_local_var_48026_33_non_const_tile60[1024];
.loc	14	210	0
$LDWbegin__Z13copySharedMemPfS_iii:
ld.param.s32 %r1, [__cudaparm__Z13copySharedMemPfS_iii_nreps];
mov.u32 %r2, 0;
setp.le.s32 %p1, %r1, %r2;
@%p1 bra $Lt_1_5378;
mov.u16 %rh1, %ctaid.y;
mul.wide.u16 %r3, %rh1, 16;
mov.u16 %rh2, %ctaid.x;
mul.wide.u16 %r4, %rh2, 16;
cvt.u32.u16 %r5, %tid.y;
add.u32 %r6, %r3, %r5;
cvt.u32.u16 %r7, %tid.x;
add.u32 %r8, %r4, %r7;
ld.param.s32 %r9, [__cudaparm__Z13copySharedMemPfS_iii_width];
mul.lo.s32 %r10, %r9, %r6;
add.s32 %r11, %r10, %r8;
ld.param.s32 %r1, [__cudaparm__Z13copySharedMemPfS_iii_nreps];
mov.s32 %r12, %r1;
ld.param.s32 %r13, [__cudaparm__Z13copySharedMemPfS_iii_height];
setp.gt.s32 %p2, %r13, %r6;
setp.gt.s32 %p3, %r9, %r6;
setp.gt.s32 %p4, %r9, %r8;
setp.gt.s32 %p5, %r13, %r8;
selp.s32 %r14, 1, 0, %p2;
selp.s32 %r15, 1, 0, %p3;
selp.s32 %r16, 1, 0, %p4;
selp.s32 %r17, 1, 0, %p5;
and.b32 %r18, %r14, %r16;
and.b32 %r19, %r15, %r17;
mov.s32 %r20, 0;
mov.u64 %rd1, __cuda___cuda_local_var_48026_33_non_const_tile60;
mov.s32 %r21, %r12;
$Lt_1_5890:

	mov.u32 %r22, 0;
setp.eq.s32 %p6, %r18, %r22;
@%p6 bra $Lt_1_6146;
.loc	14	221	0
ld.param.u64 %rd2, [__cudaparm__Z13copySharedMemPfS_iii_idata];
cvt.s64.s32 %rd3, %r11;
mul.wide.s32 %rd4, %r11, 4;
add.u64 %rd5, %rd2, %rd4;
ld.global.f32 %f1, [%rd5+0];
cvt.u64.u32 %rd6, %r7;
cvt.u64.u32 %rd7, %r5;
mul.wide.u32 %rd8, %r5, 16;
add.u64 %rd9, %rd6, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
st.shared.f32 [%rd11+0], %f1;
$Lt_1_6146:
.loc	14	224	0
bar.sync 0;
mov.u32 %r23, 0;
setp.eq.s32 %p7, %r19, %r23;
@%p7 bra $Lt_1_6658;
.loc	14	228	0
cvt.u64.u32 %rd12, %r7;
cvt.u64.u32 %rd13, %r5;
mul.wide.u32 %rd14, %r5, 16;
add.u64 %rd15, %rd12, %rd14;
mul.lo.u64 %rd16, %rd15, 4;
add.u64 %rd17, %rd1, %rd16;
ld.shared.f32 %f2, [%rd17+0];
ld.param.u64 %rd18, [__cudaparm__Z13copySharedMemPfS_iii_odata];
cvt.s64.s32 %rd19, %r11;
mul.wide.s32 %rd20, %r11, 4;
add.u64 %rd21, %rd18, %rd20;
st.global.f32 [%rd21+0], %f2;
$Lt_1_6658:
add.s32 %r20, %r20, 1;
setp.ne.s32 %p8, %r1, %r20;
@%p8 bra $Lt_1_5890;
$Lt_1_5378:
.loc	14	231	0
exit;
$LDWend__Z13copySharedMemPfS_iii:
} 

.entry _Z14transposeNaivePfS_iii (
.param .u64 __cudaparm__Z14transposeNaivePfS_iii_odata,
.param .u64 __cudaparm__Z14transposeNaivePfS_iii_idata,
.param .s32 __cudaparm__Z14transposeNaivePfS_iii_width,
.param .s32 __cudaparm__Z14transposeNaivePfS_iii_height,
.param .s32 __cudaparm__Z14transposeNaivePfS_iii_nreps)
{
.reg .u16 %rh<4>;
.reg .u32 %r<19>;
.reg .u64 %rd<10>;
.reg .f32 %f<3>;
.reg .pred %p<4>;
.loc	14	238	0
$LDWbegin__Z14transposeNaivePfS_iii:
ld.param.s32 %r1, [__cudaparm__Z14transposeNaivePfS_iii_nreps];
mov.u32 %r2, 0;
setp.le.s32 %p1, %r1, %r2;
@%p1 bra $Lt_2_2306;
ld.param.s32 %r1, [__cudaparm__Z14transposeNaivePfS_iii_nreps];
mov.s32 %r3, %r1;
mov.u16 %rh1, %ctaid.y;
mul.wide.u16 %r4, %rh1, 16;
mov.u16 %rh2, %ctaid.x;
mul.wide.u16 %r5, %rh2, 16;
cvt.u32.u16 %r6, %tid.y;
add.u32 %r7, %r6, %r4;
cvt.u32.u16 %r8, %tid.x;
add.u32 %r9, %r8, %r5;
ld.param.u64 %rd1, [__cudaparm__Z14transposeNaivePfS_iii_idata];
ld.param.s32 %r10, [__cudaparm__Z14transposeNaivePfS_iii_width];
mul.lo.s32 %r11, %r10, %r7;
add.s32 %r12, %r9, %r11;
cvt.s64.s32 %rd2, %r12;
mul.wide.s32 %rd3, %r12, 4;
add.u64 %rd4, %rd1, %rd3;
ld.param.u64 %rd5, [__cudaparm__Z14transposeNaivePfS_iii_odata];
ld.param.s32 %r13, [__cudaparm__Z14transposeNaivePfS_iii_height];
mul.lo.s32 %r14, %r13, %r9;
add.s32 %r15, %r7, %r14;
cvt.s64.s32 %rd6, %r15;
mul.wide.s32 %rd7, %r15, 4;
add.u64 %rd8, %rd5, %rd7;
mov.s32 %r16, 0;
mov.s32 %r17, %r3;
$Lt_2_2818:

	.loc	14	247	0
ld.global.f32 %f1, [%rd4+0];
st.global.f32 [%rd8+0], %f1;
add.s32 %r16, %r16, 1;
.loc	14	238	0
ld.param.s32 %r1, [__cudaparm__Z14transposeNaivePfS_iii_nreps];
.loc	14	247	0
setp.ne.s32 %p2, %r1, %r16;
@%p2 bra $Lt_2_2818;
$Lt_2_2306:
.loc	14	250	0
exit;
$LDWend__Z14transposeNaivePfS_iii:
} 

.entry _Z18transposeCoalescedPfS_iii (
.param .u64 __cudaparm__Z18transposeCoalescedPfS_iii_odata,
.param .u64 __cudaparm__Z18transposeCoalescedPfS_iii_idata,
.param .s32 __cudaparm__Z18transposeCoalescedPfS_iii_width,
.param .s32 __cudaparm__Z18transposeCoalescedPfS_iii_height,
.param .s32 __cudaparm__Z18transposeCoalescedPfS_iii_nreps)
{
.reg .u16 %rh<4>;
.reg .u32 %r<21>;
.reg .u64 %rd<21>;
.reg .f32 %f<4>;
.reg .pred %p<4>;
.shared .align 4 .b8 __cuda___cuda_local_var_48070_33_non_const_tile1148[1024];
.loc	14	254	0
$LDWbegin__Z18transposeCoalescedPfS_iii:
ld.param.s32 %r1, [__cudaparm__Z18transposeCoalescedPfS_iii_nreps];
mov.u32 %r2, 0;
setp.le.s32 %p1, %r1, %r2;
@%p1 bra $Lt_3_3330;
mov.u64 %rd1, __cuda___cuda_local_var_48070_33_non_const_tile1148;
ld.param.s32 %r1, [__cudaparm__Z18transposeCoalescedPfS_iii_nreps];
mov.s32 %r3, %r1;
mov.u16 %rh1, %ctaid.y;
mul.wide.u16 %r4, %rh1, 16;
mov.u16 %rh2, %ctaid.x;
mul.wide.u16 %r5, %rh2, 16;
cvt.u32.u16 %r6, %tid.x;
cvt.u64.u32 %rd2, %r6;
cvt.u32.u16 %r7, %tid.y;
cvt.u64.u32 %rd3, %r7;
add.u32 %r8, %r4, %r7;
add.u32 %r9, %r5, %r7;
mul.wide.u32 %rd4, %r6, 16;
add.u64 %rd5, %rd3, %rd4;
mul.lo.u64 %rd6, %rd5, 4;
add.u64 %rd7, %rd1, %rd6;
mul.wide.u32 %rd8, %r7, 16;
add.u64 %rd9, %rd2, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
ld.param.u64 %rd12, [__cudaparm__Z18transposeCoalescedPfS_iii_idata];
ld.param.s32 %r10, [__cudaparm__Z18transposeCoalescedPfS_iii_width];
mul.lo.s32 %r11, %r10, %r8;
add.u32 %r12, %r5, %r6;
add.s32 %r13, %r11, %r12;
cvt.s64.s32 %rd13, %r13;
mul.wide.s32 %rd14, %r13, 4;
add.u64 %rd15, %rd12, %rd14;
ld.param.u64 %rd16, [__cudaparm__Z18transposeCoalescedPfS_iii_odata];
ld.param.s32 %r14, [__cudaparm__Z18transposeCoalescedPfS_iii_height];
mul.lo.s32 %r15, %r14, %r9;
add.u32 %r16, %r4, %r6;
add.s32 %r17, %r15, %r16;
cvt.s64.s32 %rd17, %r17;
mul.wide.s32 %rd18, %r17, 4;
add.u64 %rd19, %rd16, %rd18;
mov.s32 %r18, 0;
mov.s32 %r19, %r3;
$Lt_3_3842:

	.loc	14	268	0
ld.global.f32 %f1, [%rd15+0];
st.shared.f32 [%rd11+0], %f1;
.loc	14	271	0
bar.sync 0;
.loc	14	274	0
ld.shared.f32 %f2, [%rd7+0];
st.global.f32 [%rd19+0], %f2;
add.s32 %r18, %r18, 1;
setp.ne.s32 %p2, %r1, %r18;
@%p2 bra $Lt_3_3842;
$Lt_3_3330:
.loc	14	277	0
exit;
$LDWend__Z18transposeCoalescedPfS_iii:
} 

.entry _Z24transposeNoBankConflictsPfS_iii (
.param .u64 __cudaparm__Z24transposeNoBankConflictsPfS_iii_odata,
.param .u64 __cudaparm__Z24transposeNoBankConflictsPfS_iii_idata,
.param .s32 __cudaparm__Z24transposeNoBankConflictsPfS_iii_width,
.param .s32 __cudaparm__Z24transposeNoBankConflictsPfS_iii_height,
.param .s32 __cudaparm__Z24transposeNoBankConflictsPfS_iii_nreps)
{
.reg .u16 %rh<4>;
.reg .u32 %r<21>;
.reg .u64 %rd<21>;
.reg .f32 %f<4>;
.reg .pred %p<4>;
.shared .align 4 .b8 __cuda___cuda_local_var_48097_33_non_const_tile2204[1088];
.loc	14	281	0
$LDWbegin__Z24transposeNoBankConflictsPfS_iii:
ld.param.s32 %r1, [__cudaparm__Z24transposeNoBankConflictsPfS_iii_nreps];
mov.u32 %r2, 0;
setp.le.s32 %p1, %r1, %r2;
@%p1 bra $Lt_4_3330;
mov.u64 %rd1, __cuda___cuda_local_var_48097_33_non_const_tile2204;
ld.param.s32 %r1, [__cudaparm__Z24transposeNoBankConflictsPfS_iii_nreps];
mov.s32 %r3, %r1;
mov.u16 %rh1, %ctaid.y;
mul.wide.u16 %r4, %rh1, 16;
mov.u16 %rh2, %ctaid.x;
mul.wide.u16 %r5, %rh2, 16;
cvt.u32.u16 %r6, %tid.x;
cvt.u64.u32 %rd2, %r6;
cvt.u32.u16 %r7, %tid.y;
cvt.u64.u32 %rd3, %r7;
add.u32 %r8, %r4, %r7;
add.u32 %r9, %r5, %r7;
mul.wide.u32 %rd4, %r6, 17;
add.u64 %rd5, %rd3, %rd4;
mul.lo.u64 %rd6, %rd5, 4;
add.u64 %rd7, %rd1, %rd6;
mul.wide.u32 %rd8, %r7, 17;
add.u64 %rd9, %rd2, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
ld.param.u64 %rd12, [__cudaparm__Z24transposeNoBankConflictsPfS_iii_idata];
ld.param.s32 %r10, [__cudaparm__Z24transposeNoBankConflictsPfS_iii_width];
mul.lo.s32 %r11, %r10, %r8;
add.u32 %r12, %r5, %r6;
add.s32 %r13, %r11, %r12;
cvt.s64.s32 %rd13, %r13;
mul.wide.s32 %rd14, %r13, 4;
add.u64 %rd15, %rd12, %rd14;
ld.param.u64 %rd16, [__cudaparm__Z24transposeNoBankConflictsPfS_iii_odata];
ld.param.s32 %r14, [__cudaparm__Z24transposeNoBankConflictsPfS_iii_height];
mul.lo.s32 %r15, %r14, %r9;
add.u32 %r16, %r4, %r6;
add.s32 %r17, %r15, %r16;
cvt.s64.s32 %rd17, %r17;
mul.wide.s32 %rd18, %r17, 4;
add.u64 %rd19, %rd16, %rd18;
mov.s32 %r18, 0;
mov.s32 %r19, %r3;
$Lt_4_3842:

	.loc	14	295	0
ld.global.f32 %f1, [%rd15+0];
st.shared.f32 [%rd11+0], %f1;
.loc	14	298	0
bar.sync 0;
.loc	14	301	0
ld.shared.f32 %f2, [%rd7+0];
st.global.f32 [%rd19+0], %f2;
add.s32 %r18, %r18, 1;
setp.ne.s32 %p2, %r1, %r18;
@%p2 bra $Lt_4_3842;
$Lt_4_3330:
.loc	14	304	0
exit;
$LDWend__Z24transposeNoBankConflictsPfS_iii:
} 

.entry _Z17transposeDiagonalPfS_iii (
.param .u64 __cudaparm__Z17transposeDiagonalPfS_iii_odata,
.param .u64 __cudaparm__Z17transposeDiagonalPfS_iii_idata,
.param .s32 __cudaparm__Z17transposeDiagonalPfS_iii_width,
.param .s32 __cudaparm__Z17transposeDiagonalPfS_iii_height,
.param .s32 __cudaparm__Z17transposeDiagonalPfS_iii_nreps)
{
.reg .u32 %r<33>;
.reg .u64 %rd<21>;
.reg .f32 %f<4>;
.reg .pred %p<5>;
.shared .align 4 .b8 __cuda___cuda_local_var_48122_33_non_const_tile3324[1088];
.loc	14	317	0
$LDWbegin__Z17transposeDiagonalPfS_iii:
cvt.u32.u16 %r1, %ctaid.x;
cvt.u32.u16 %r2, %ctaid.y;
cvt.u32.u16 %r3, %nctaid.x;
ld.param.s32 %r4, [__cudaparm__Z17transposeDiagonalPfS_iii_height];
ld.param.s32 %r5, [__cudaparm__Z17transposeDiagonalPfS_iii_width];
setp.ne.s32 %p1, %r4, %r5;
@%p1 bra $Lt_5_4354;
.loc	14	325	0
cvt.s32.u16 %r6, %ctaid.x;
.loc	14	326	0
add.u32 %r7, %r1, %r2;
rem.u32 %r8, %r7, %r3;
bra.uni $Lt_5_4098;
$Lt_5_4354:
.loc	14	329	0
mul.lo.u32 %r9, %r2, %r3;
add.u32 %r10, %r9, %r1;
cvt.u32.u16 %r11, %nctaid.y;
rem.u32 %r12, %r10, %r11;
mov.s32 %r6, %r12;
.loc	14	330	0
div.u32 %r13, %r10, %r11;
add.u32 %r14, %r12, %r13;
rem.u32 %r8, %r14, %r3;
$Lt_5_4098:
ld.param.s32 %r15, [__cudaparm__Z17transposeDiagonalPfS_iii_nreps];
mov.u32 %r16, 0;
setp.le.s32 %p2, %r15, %r16;
@%p2 bra $Lt_5_4610;
mov.u64 %rd1, __cuda___cuda_local_var_48122_33_non_const_tile3324;
ld.param.s32 %r15, [__cudaparm__Z17transposeDiagonalPfS_iii_nreps];
mov.s32 %r17, %r15;
mul.lo.s32 %r18, %r6, 16;
mul.lo.s32 %r19, %r8, 16;
cvt.u32.u16 %r20, %tid.x;
cvt.u64.u32 %rd2, %r20;
cvt.u32.u16 %r21, %tid.y;
cvt.u64.u32 %rd3, %r21;
add.u32 %r22, %r18, %r21;
add.u32 %r23, %r19, %r21;
mul.wide.u32 %rd4, %r20, 17;
add.u64 %rd5, %rd3, %rd4;
mul.lo.u64 %rd6, %rd5, 4;
add.u64 %rd7, %rd1, %rd6;
mul.wide.u32 %rd8, %r21, 17;
add.u64 %rd9, %rd2, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
ld.param.u64 %rd12, [__cudaparm__Z17transposeDiagonalPfS_iii_idata];
.loc	14	317	0
ld.param.s32 %r5, [__cudaparm__Z17transposeDiagonalPfS_iii_width];
.loc	14	330	0
mul.lo.s32 %r24, %r5, %r22;
add.u32 %r25, %r19, %r20;
add.s32 %r26, %r24, %r25;
cvt.s64.s32 %rd13, %r26;
mul.wide.s32 %rd14, %r26, 4;
add.u64 %rd15, %rd12, %rd14;
ld.param.u64 %rd16, [__cudaparm__Z17transposeDiagonalPfS_iii_odata];
.loc	14	317	0
ld.param.s32 %r4, [__cudaparm__Z17transposeDiagonalPfS_iii_height];
.loc	14	330	0
mul.lo.s32 %r27, %r4, %r23;
add.u32 %r28, %r18, %r20;
add.s32 %r29, %r27, %r28;
cvt.s64.s32 %rd17, %r29;
mul.wide.s32 %rd18, %r29, 4;
add.u64 %rd19, %rd16, %rd18;
mov.s32 %r30, 0;
mov.s32 %r31, %r17;
$Lt_5_5122:

	.loc	14	346	0
ld.global.f32 %f1, [%rd15+0];
st.shared.f32 [%rd11+0], %f1;
.loc	14	349	0
bar.sync 0;
.loc	14	352	0
ld.shared.f32 %f2, [%rd7+0];
st.global.f32 [%rd19+0], %f2;
add.s32 %r30, %r30, 1;
setp.ne.s32 %p3, %r15, %r30;
@%p3 bra $Lt_5_5122;
$Lt_5_4610:
.loc	14	355	0
exit;
$LDWend__Z17transposeDiagonalPfS_iii:
} 

.entry _Z20transposeFineGrainedPfS_iii (
.param .u64 __cudaparm__Z20transposeFineGrainedPfS_iii_odata,
.param .u64 __cudaparm__Z20transposeFineGrainedPfS_iii_idata,
.param .s32 __cudaparm__Z20transposeFineGrainedPfS_iii_width,
.param .s32 __cudaparm__Z20transposeFineGrainedPfS_iii_height,
.param .s32 __cudaparm__Z20transposeFineGrainedPfS_iii_nreps)
{
.reg .u16 %rh<4>;
.reg .u32 %r<16>;
.reg .u64 %rd<19>;
.reg .f32 %f<4>;
.reg .pred %p<4>;
.shared .align 4 .b8 __cuda___cuda_local_var_48162_33_non_const_block4444[1088];
.loc	14	366	0
$LDWbegin__Z20transposeFineGrainedPfS_iii:
ld.param.s32 %r1, [__cudaparm__Z20transposeFineGrainedPfS_iii_nreps];
mov.u32 %r2, 0;
setp.le.s32 %p1, %r1, %r2;
@%p1 bra $Lt_6_3330;
mov.u64 %rd1, __cuda___cuda_local_var_48162_33_non_const_block4444;
ld.param.s32 %r1, [__cudaparm__Z20transposeFineGrainedPfS_iii_nreps];
mov.s32 %r3, %r1;
mov.u16 %rh1, %ctaid.y;
mul.wide.u16 %r4, %rh1, 16;
mov.u16 %rh2, %ctaid.x;
mul.wide.u16 %r5, %rh2, 16;
cvt.u32.u16 %r6, %tid.x;
cvt.u64.u32 %rd2, %r6;
cvt.u32.u16 %r7, %tid.y;
cvt.u64.u32 %rd3, %r7;
add.u32 %r8, %r4, %r7;
mul.wide.u32 %rd4, %r6, 17;
add.u64 %rd5, %rd3, %rd4;
mul.lo.u64 %rd6, %rd5, 4;
add.u64 %rd7, %rd1, %rd6;
mul.wide.u32 %rd8, %r7, 17;
add.u64 %rd9, %rd2, %rd8;
mul.lo.u64 %rd10, %rd9, 4;
add.u64 %rd11, %rd1, %rd10;
ld.param.s32 %r9, [__cudaparm__Z20transposeFineGrainedPfS_iii_width];
mul.lo.s32 %r10, %r9, %r8;
add.u32 %r11, %r5, %r6;
add.s32 %r12, %r10, %r11;
cvt.s64.s32 %rd12, %r12;
mul.wide.s32 %rd13, %r12, 4;
ld.param.u64 %rd14, [__cudaparm__Z20transposeFineGrainedPfS_iii_idata];
add.u64 %rd15, %rd14, %rd13;
ld.param.u64 %rd16, [__cudaparm__Z20transposeFineGrainedPfS_iii_odata];
add.u64 %rd17, %rd16, %rd13;
mov.s32 %r13, 0;
mov.s32 %r14, %r3;
$Lt_6_3842:

	.loc	14	376	0
ld.global.f32 %f1, [%rd15+0];
st.shared.f32 [%rd11+0], %f1;
.loc	14	379	0
bar.sync 0;
.loc	14	382	0
ld.shared.f32 %f2, [%rd7+0];
st.global.f32 [%rd17+0], %f2;
add.s32 %r13, %r13, 1;
setp.ne.s32 %p2, %r1, %r13;
@%p2 bra $Lt_6_3842;
$Lt_6_3330:
.loc	14	385	0
exit;
$LDWend__Z20transposeFineGrainedPfS_iii:
} 

.entry _Z22transposeCoarseGrainedPfS_iii (
.param .u64 __cudaparm__Z22transposeCoarseGrainedPfS_iii_odata,
.param .u64 __cudaparm__Z22transposeCoarseGrainedPfS_iii_idata,
.param .s32 __cudaparm__Z22transposeCoarseGrainedPfS_iii_width,
.param .s32 __cudaparm__Z22transposeCoarseGrainedPfS_iii_height,
.param .s32 __cudaparm__Z22transposeCoarseGrainedPfS_iii_nreps)
{
.reg .u16 %rh<4>;
.reg .u32 %r<21>;
.reg .u64 %rd<17>;
.reg .f32 %f<4>;
.reg .pred %p<4>;
.shared .align 4 .b8 __cuda___cuda_local_var_48184_33_non_const_block5564[1088];
.loc	14	388	0
$LDWbegin__Z22transposeCoarseGrainedPfS_iii:
ld.param.s32 %r1, [__cudaparm__Z22transposeCoarseGrainedPfS_iii_nreps];
mov.u32 %r2, 0;
setp.le.s32 %p1, %r1, %r2;
@%p1 bra $Lt_7_3330;
ld.param.s32 %r1, [__cudaparm__Z22transposeCoarseGrainedPfS_iii_nreps];
mov.s32 %r3, %r1;
mov.u16 %rh1, %ctaid.y;
mul.wide.u16 %r4, %rh1, 16;
mov.u16 %rh2, %ctaid.x;
mul.wide.u16 %r5, %rh2, 16;
cvt.u32.u16 %r6, %tid.x;
cvt.u32.u16 %r7, %tid.y;
add.u32 %r8, %r4, %r7;
add.u32 %r9, %r5, %r7;
mov.u64 %rd1, __cuda___cuda_local_var_48184_33_non_const_block5564;
cvt.u64.u32 %rd2, %r6;
cvt.u64.u32 %rd3, %r7;
mul.wide.u32 %rd4, %r7, 17;
add.u64 %rd5, %rd2, %rd4;
mul.lo.u64 %rd6, %rd5, 4;
add.u64 %rd7, %rd1, %rd6;
ld.param.u64 %rd8, [__cudaparm__Z22transposeCoarseGrainedPfS_iii_idata];
ld.param.s32 %r10, [__cudaparm__Z22transposeCoarseGrainedPfS_iii_width];
mul.lo.s32 %r11, %r10, %r8;
add.u32 %r12, %r5, %r6;
add.s32 %r13, %r11, %r12;
cvt.s64.s32 %rd9, %r13;
mul.wide.s32 %rd10, %r13, 4;
add.u64 %rd11, %rd8, %rd10;
ld.param.u64 %rd12, [__cudaparm__Z22transposeCoarseGrainedPfS_iii_odata];
ld.param.s32 %r14, [__cudaparm__Z22transposeCoarseGrainedPfS_iii_height];
mul.lo.s32 %r15, %r14, %r9;
add.u32 %r16, %r4, %r6;
add.s32 %r17, %r15, %r16;
cvt.s64.s32 %rd13, %r17;
mul.wide.s32 %rd14, %r17, 4;
add.u64 %rd15, %rd12, %rd14;
mov.s32 %r18, 0;
mov.s32 %r19, %r3;
$Lt_7_3842:

	.loc	14	402	0
ld.global.f32 %f1, [%rd11+0];
st.shared.f32 [%rd7+0], %f1;
.loc	14	405	0
bar.sync 0;
.loc	14	408	0
ld.shared.f32 %f2, [%rd7+0];
st.global.f32 [%rd15+0], %f2;
add.s32 %r18, %r18, 1;
setp.ne.s32 %p2, %r1, %r18;
@%p2 bra $Lt_7_3842;
$Lt_7_3330:
.loc	14	411	0
exit;
$LDWend__Z22transposeCoarseGrainedPfS_iii:
} 


Fatbin elf code:
================
arch = sm_20
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit
identifier = transpose.cu

Fatbin ptx code:
================
arch = sm_20
code version = [4,0]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = transpose.cu






.version 4.0
.target sm_20
.address_size 64








.visible .entry _Z4copyPfS_iii(
.param .u64 _Z4copyPfS_iii_param_0,
.param .u64 _Z4copyPfS_iii_param_1,
.param .u32 _Z4copyPfS_iii_param_2,
.param .u32 _Z4copyPfS_iii_param_3,
.param .u32 _Z4copyPfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<16>;
.reg .f32 %f<2>;
.reg .s64 %rd<8>;


ld.param.u64 %rd3, [_Z4copyPfS_iii_param_0];
ld.param.u64 %rd4, [_Z4copyPfS_iii_param_1];
ld.param.u32 %r3, [_Z4copyPfS_iii_param_2];
ld.param.u32 %r4, [_Z4copyPfS_iii_param_4];
setp.lt.s32	%p1, %r4, 1;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd5, %rd3;
cvta.to.global.u64 %rd6, %rd4;
mov.u32 %r6, %ctaid.x;
mov.u32 %r7, %tid.x;
mov.u32 %r8, %ctaid.y;
mov.u32 %r9, %tid.y;
shl.b32 %r10, %r8, 4;
add.s32 %r11, %r9, %r10;
mad.lo.s32 %r12, %r11, %r3, %r7;
shl.b32 %r13, %r6, 4;
add.s32 %r14, %r12, %r13;
mul.wide.s32 %rd7, %r14, 4;
add.s64 %rd1, %rd5, %rd7;
add.s64 %rd2, %rd6, %rd7;
mov.u32 %r15, 0;

BB0_2:
ld.global.f32 %f1, [%rd2];
st.global.f32 [%rd1], %f1;
add.s32 %r15, %r15, 1;
setp.lt.s32	%p2, %r15, %r4;
@%p2 bra BB0_2;

BB0_3:
ret;
}

.visible .entry _Z13copySharedMemPfS_iii(
.param .u64 _Z13copySharedMemPfS_iii_param_0,
.param .u64 _Z13copySharedMemPfS_iii_param_1,
.param .u32 _Z13copySharedMemPfS_iii_param_2,
.param .u32 _Z13copySharedMemPfS_iii_param_3,
.param .u32 _Z13copySharedMemPfS_iii_param_4
)
{
.reg .pred %p<9>;
.reg .s32 %r<17>;
.reg .f32 %f<3>;
.reg .s64 %rd<13>;

	.shared .align 4 .b8 _Z13copySharedMemPfS_iii$__cuda_local_var_66115_33_non_const_tile[1024];

ld.param.u64 %rd4, [_Z13copySharedMemPfS_iii_param_0];
ld.param.u64 %rd5, [_Z13copySharedMemPfS_iii_param_1];
ld.param.u32 %r3, [_Z13copySharedMemPfS_iii_param_2];
ld.param.u32 %r4, [_Z13copySharedMemPfS_iii_param_3];
ld.param.u32 %r5, [_Z13copySharedMemPfS_iii_param_4];
setp.lt.s32	%p3, %r5, 1;
@%p3 bra BB1_7;

cvta.to.global.u64 %rd6, %rd4;
cvta.to.global.u64 %rd7, %rd5;
mov.u32 %r7, %ctaid.x;
shl.b32 %r8, %r7, 4;
mov.u32 %r9, %tid.x;
add.s32 %r10, %r8, %r9;
mov.u32 %r11, %ctaid.y;
shl.b32 %r12, %r11, 4;
mov.u32 %r13, %tid.y;
add.s32 %r14, %r12, %r13;
mad.lo.s32 %r15, %r14, %r3, %r10;
setp.lt.s32	%p4, %r10, %r3;
setp.lt.s32	%p5, %r14, %r4;
and.pred %p1, %p4, %p5;
mul.wide.s32 %rd8, %r15, 4;
add.s64 %rd1, %rd7, %rd8;
mul.wide.u32 %rd9, %r13, 64;
mov.u64 %rd10, _Z13copySharedMemPfS_iii$__cuda_local_var_66115_33_non_const_tile;
add.s64 %rd11, %rd10, %rd9;
mul.wide.u32 %rd12, %r9, 4;
add.s64 %rd2, %rd11, %rd12;
setp.lt.s32	%p6, %r14, %r3;
setp.lt.s32	%p7, %r10, %r4;
and.pred %p2, %p7, %p6;
add.s64 %rd3, %rd6, %rd8;
mov.u32 %r16, 0;

BB1_2:
@!%p1 bra BB1_4;
bra.uni BB1_3;

BB1_3:
ld.global.f32 %f1, [%rd1];
st.shared.f32 [%rd2], %f1;

BB1_4:
bar.sync 0;
@!%p2 bra BB1_6;
bra.uni BB1_5;

BB1_5:
ld.shared.f32 %f2, [%rd2];
st.global.f32 [%rd3], %f2;

BB1_6:
add.s32 %r16, %r16, 1;
setp.lt.s32	%p8, %r16, %r5;
@%p8 bra BB1_2;

BB1_7:
ret;
}

.visible .entry _Z14transposeNaivePfS_iii(
.param .u64 _Z14transposeNaivePfS_iii_param_0,
.param .u64 _Z14transposeNaivePfS_iii_param_1,
.param .u32 _Z14transposeNaivePfS_iii_param_2,
.param .u32 _Z14transposeNaivePfS_iii_param_3,
.param .u32 _Z14transposeNaivePfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<20>;
.reg .f32 %f<2>;
.reg .s64 %rd<9>;


ld.param.u64 %rd3, [_Z14transposeNaivePfS_iii_param_0];
ld.param.u64 %rd4, [_Z14transposeNaivePfS_iii_param_1];
ld.param.u32 %r3, [_Z14transposeNaivePfS_iii_param_2];
ld.param.u32 %r4, [_Z14transposeNaivePfS_iii_param_3];
ld.param.u32 %r5, [_Z14transposeNaivePfS_iii_param_4];
setp.lt.s32	%p1, %r5, 1;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd5, %rd3;
cvta.to.global.u64 %rd6, %rd4;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mov.u32 %r9, %ctaid.y;
mov.u32 %r10, %tid.y;
shl.b32 %r11, %r9, 4;
add.s32 %r12, %r10, %r11;
mad.lo.s32 %r13, %r12, %r3, %r8;
shl.b32 %r14, %r7, 4;
add.s32 %r15, %r13, %r14;
add.s32 %r16, %r8, %r14;
mad.lo.s32 %r17, %r16, %r4, %r10;
add.s32 %r18, %r17, %r11;
mul.wide.s32 %rd7, %r15, 4;
add.s64 %rd1, %rd6, %rd7;
mul.wide.s32 %rd8, %r18, 4;
add.s64 %rd2, %rd5, %rd8;
mov.u32 %r19, 0;

BB2_2:
ld.global.f32 %f1, [%rd1];
st.global.f32 [%rd2], %f1;
add.s32 %r19, %r19, 1;
setp.lt.s32	%p2, %r19, %r5;
@%p2 bra BB2_2;

BB2_3:
ret;
}

.visible .entry _Z18transposeCoalescedPfS_iii(
.param .u64 _Z18transposeCoalescedPfS_iii_param_0,
.param .u64 _Z18transposeCoalescedPfS_iii_param_1,
.param .u32 _Z18transposeCoalescedPfS_iii_param_2,
.param .u32 _Z18transposeCoalescedPfS_iii_param_3,
.param .u32 _Z18transposeCoalescedPfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<20>;
.reg .f32 %f<3>;
.reg .s64 %rd<18>;

	.shared .align 4 .b8 _Z18transposeCoalescedPfS_iii$__cuda_local_var_66159_33_non_const_tile[1024];

ld.param.u64 %rd5, [_Z18transposeCoalescedPfS_iii_param_0];
ld.param.u64 %rd6, [_Z18transposeCoalescedPfS_iii_param_1];
ld.param.u32 %r3, [_Z18transposeCoalescedPfS_iii_param_2];
ld.param.u32 %r4, [_Z18transposeCoalescedPfS_iii_param_3];
ld.param.u32 %r5, [_Z18transposeCoalescedPfS_iii_param_4];
setp.lt.s32	%p1, %r5, 1;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd7, %rd5;
cvta.to.global.u64 %rd8, %rd6;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mov.u32 %r9, %ctaid.y;
mov.u32 %r10, %tid.y;
shl.b32 %r11, %r9, 4;
add.s32 %r12, %r10, %r11;
mad.lo.s32 %r13, %r12, %r3, %r8;
shl.b32 %r14, %r7, 4;
add.s32 %r15, %r13, %r14;
add.s32 %r16, %r10, %r14;
mad.lo.s32 %r17, %r16, %r4, %r8;
add.s32 %r18, %r17, %r11;
mul.wide.s32 %rd9, %r18, 4;
add.s64 %rd1, %rd7, %rd9;
mul.wide.u32 %rd10, %r8, 64;
mov.u64 %rd11, _Z18transposeCoalescedPfS_iii$__cuda_local_var_66159_33_non_const_tile;
add.s64 %rd12, %rd11, %rd10;
mul.wide.u32 %rd13, %r10, 4;
add.s64 %rd2, %rd12, %rd13;
mul.wide.s32 %rd14, %r15, 4;
add.s64 %rd3, %rd8, %rd14;
mul.wide.u32 %rd15, %r10, 64;
add.s64 %rd16, %rd11, %rd15;
mul.wide.u32 %rd17, %r8, 4;
add.s64 %rd4, %rd16, %rd17;
mov.u32 %r19, 0;

BB3_2:
ld.global.f32 %f1, [%rd3];
st.shared.f32 [%rd4], %f1;
bar.sync 0;
ld.shared.f32 %f2, [%rd2];
st.global.f32 [%rd1], %f2;
add.s32 %r19, %r19, 1;
setp.lt.s32	%p2, %r19, %r5;
@%p2 bra BB3_2;

BB3_3:
ret;
}

.visible .entry _Z24transposeNoBankConflictsPfS_iii(
.param .u64 _Z24transposeNoBankConflictsPfS_iii_param_0,
.param .u64 _Z24transposeNoBankConflictsPfS_iii_param_1,
.param .u32 _Z24transposeNoBankConflictsPfS_iii_param_2,
.param .u32 _Z24transposeNoBankConflictsPfS_iii_param_3,
.param .u32 _Z24transposeNoBankConflictsPfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<20>;
.reg .f32 %f<3>;
.reg .s64 %rd<18>;

	.shared .align 4 .b8 _Z24transposeNoBankConflictsPfS_iii$__cuda_local_var_66186_33_non_const_tile[1088];

ld.param.u64 %rd5, [_Z24transposeNoBankConflictsPfS_iii_param_0];
ld.param.u64 %rd6, [_Z24transposeNoBankConflictsPfS_iii_param_1];
ld.param.u32 %r3, [_Z24transposeNoBankConflictsPfS_iii_param_2];
ld.param.u32 %r4, [_Z24transposeNoBankConflictsPfS_iii_param_3];
ld.param.u32 %r5, [_Z24transposeNoBankConflictsPfS_iii_param_4];
setp.lt.s32	%p1, %r5, 1;
@%p1 bra BB4_3;

cvta.to.global.u64 %rd7, %rd5;
cvta.to.global.u64 %rd8, %rd6;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mov.u32 %r9, %ctaid.y;
mov.u32 %r10, %tid.y;
shl.b32 %r11, %r9, 4;
add.s32 %r12, %r10, %r11;
mad.lo.s32 %r13, %r12, %r3, %r8;
shl.b32 %r14, %r7, 4;
add.s32 %r15, %r13, %r14;
add.s32 %r16, %r10, %r14;
mad.lo.s32 %r17, %r16, %r4, %r8;
add.s32 %r18, %r17, %r11;
mul.wide.s32 %rd9, %r18, 4;
add.s64 %rd1, %rd7, %rd9;
mul.wide.u32 %rd10, %r8, 68;
mov.u64 %rd11, _Z24transposeNoBankConflictsPfS_iii$__cuda_local_var_66186_33_non_const_tile;
add.s64 %rd12, %rd11, %rd10;
mul.wide.u32 %rd13, %r10, 4;
add.s64 %rd2, %rd12, %rd13;
mul.wide.s32 %rd14, %r15, 4;
add.s64 %rd3, %rd8, %rd14;
mul.wide.u32 %rd15, %r10, 68;
add.s64 %rd16, %rd11, %rd15;
mul.wide.u32 %rd17, %r8, 4;
add.s64 %rd4, %rd16, %rd17;
mov.u32 %r19, 0;

BB4_2:
ld.global.f32 %f1, [%rd3];
st.shared.f32 [%rd4], %f1;
bar.sync 0;
ld.shared.f32 %f2, [%rd2];
st.global.f32 [%rd1], %f2;
add.s32 %r19, %r19, 1;
setp.lt.s32	%p2, %r19, %r5;
@%p2 bra BB4_2;

BB4_3:
ret;
}

.visible .entry _Z17transposeDiagonalPfS_iii(
.param .u64 _Z17transposeDiagonalPfS_iii_param_0,
.param .u64 _Z17transposeDiagonalPfS_iii_param_1,
.param .u32 _Z17transposeDiagonalPfS_iii_param_2,
.param .u32 _Z17transposeDiagonalPfS_iii_param_3,
.param .u32 _Z17transposeDiagonalPfS_iii_param_4
)
{
.reg .pred %p<4>;
.reg .s32 %r<32>;
.reg .f32 %f<3>;
.reg .s64 %rd<18>;

	.shared .align 4 .b8 _Z17transposeDiagonalPfS_iii$__cuda_local_var_66211_33_non_const_tile[1088];

ld.param.u64 %rd7, [_Z17transposeDiagonalPfS_iii_param_0];
ld.param.u64 %rd8, [_Z17transposeDiagonalPfS_iii_param_1];
ld.param.u32 %r12, [_Z17transposeDiagonalPfS_iii_param_2];
ld.param.u32 %r13, [_Z17transposeDiagonalPfS_iii_param_3];
ld.param.u32 %r14, [_Z17transposeDiagonalPfS_iii_param_4];
cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
mov.u32 %r30, %ctaid.x;
mov.u32 %r2, %ctaid.y;
mov.u32 %r3, %nctaid.x;
setp.eq.s32	%p1, %r12, %r13;
@%p1 bra BB5_2;

mad.lo.s32 %r15, %r3, %r2, %r30;
mov.u32 %r16, %nctaid.y;
rem.u32 %r30, %r15, %r16;
div.u32 %r17, %r15, %r16;
add.s32 %r29, %r17, %r30;
bra.uni BB5_3;

BB5_2:
add.s32 %r29, %r2, %r30;

BB5_3:
rem.u32 %r9, %r29, %r3;
setp.lt.s32	%p2, %r14, 1;
@%p2 bra BB5_6;

mov.u32 %r19, %tid.x;
mov.u32 %r20, %tid.y;
shl.b32 %r21, %r30, 4;
add.s32 %r22, %r20, %r21;
mad.lo.s32 %r23, %r22, %r12, %r19;
shl.b32 %r24, %r9, 4;
add.s32 %r25, %r23, %r24;
add.s32 %r26, %r20, %r24;
mad.lo.s32 %r27, %r26, %r13, %r19;
add.s32 %r28, %r27, %r21;
mul.wide.s32 %rd9, %r28, 4;
add.s64 %rd3, %rd1, %rd9;
mul.wide.u32 %rd10, %r19, 68;
mov.u64 %rd11, _Z17transposeDiagonalPfS_iii$__cuda_local_var_66211_33_non_const_tile;
add.s64 %rd12, %rd11, %rd10;
mul.wide.u32 %rd13, %r20, 4;
add.s64 %rd4, %rd12, %rd13;
mul.wide.s32 %rd14, %r25, 4;
add.s64 %rd5, %rd2, %rd14;
mul.wide.u32 %rd15, %r20, 68;
add.s64 %rd16, %rd11, %rd15;
mul.wide.u32 %rd17, %r19, 4;
add.s64 %rd6, %rd16, %rd17;
mov.u32 %r31, 0;

BB5_5:
ld.global.f32 %f1, [%rd5];
st.shared.f32 [%rd6], %f1;
bar.sync 0;
ld.shared.f32 %f2, [%rd4];
st.global.f32 [%rd3], %f2;
add.s32 %r31, %r31, 1;
setp.lt.s32	%p3, %r31, %r14;
@%p3 bra BB5_5;

BB5_6:
ret;
}

.visible .entry _Z20transposeFineGrainedPfS_iii(
.param .u64 _Z20transposeFineGrainedPfS_iii_param_0,
.param .u64 _Z20transposeFineGrainedPfS_iii_param_1,
.param .u32 _Z20transposeFineGrainedPfS_iii_param_2,
.param .u32 _Z20transposeFineGrainedPfS_iii_param_3,
.param .u32 _Z20transposeFineGrainedPfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<16>;
.reg .f32 %f<3>;
.reg .s64 %rd<17>;

	.shared .align 4 .b8 _Z20transposeFineGrainedPfS_iii$__cuda_local_var_66251_33_non_const_block[1088];

ld.param.u64 %rd5, [_Z20transposeFineGrainedPfS_iii_param_0];
ld.param.u64 %rd6, [_Z20transposeFineGrainedPfS_iii_param_1];
ld.param.u32 %r3, [_Z20transposeFineGrainedPfS_iii_param_2];
ld.param.u32 %r4, [_Z20transposeFineGrainedPfS_iii_param_4];
setp.lt.s32	%p1, %r4, 1;
@%p1 bra BB6_3;

cvta.to.global.u64 %rd7, %rd5;
cvta.to.global.u64 %rd8, %rd6;
mov.u32 %r6, %ctaid.x;
mov.u32 %r7, %tid.x;
mov.u32 %r8, %ctaid.y;
mov.u32 %r9, %tid.y;
shl.b32 %r10, %r8, 4;
add.s32 %r11, %r9, %r10;
mad.lo.s32 %r12, %r11, %r3, %r7;
shl.b32 %r13, %r6, 4;
add.s32 %r14, %r12, %r13;
mul.wide.s32 %rd9, %r14, 4;
add.s64 %rd1, %rd7, %rd9;
mul.wide.u32 %rd10, %r7, 68;
mov.u64 %rd11, _Z20transposeFineGrainedPfS_iii$__cuda_local_var_66251_33_non_const_block;
add.s64 %rd12, %rd11, %rd10;
mul.wide.u32 %rd13, %r9, 4;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd8, %rd9;
mul.wide.u32 %rd14, %r9, 68;
add.s64 %rd15, %rd11, %rd14;
mul.wide.u32 %rd16, %r7, 4;
add.s64 %rd4, %rd15, %rd16;
mov.u32 %r15, 0;

BB6_2:
ld.global.f32 %f1, [%rd3];
st.shared.f32 [%rd4], %f1;
bar.sync 0;
ld.shared.f32 %f2, [%rd2];
st.global.f32 [%rd1], %f2;
add.s32 %r15, %r15, 1;
setp.lt.s32	%p2, %r15, %r4;
@%p2 bra BB6_2;

BB6_3:
ret;
}

.visible .entry _Z22transposeCoarseGrainedPfS_iii(
.param .u64 _Z22transposeCoarseGrainedPfS_iii_param_0,
.param .u64 _Z22transposeCoarseGrainedPfS_iii_param_1,
.param .u32 _Z22transposeCoarseGrainedPfS_iii_param_2,
.param .u32 _Z22transposeCoarseGrainedPfS_iii_param_3,
.param .u32 _Z22transposeCoarseGrainedPfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<20>;
.reg .f32 %f<3>;
.reg .s64 %rd<14>;

	.shared .align 4 .b8 _Z22transposeCoarseGrainedPfS_iii$__cuda_local_var_66273_33_non_const_block[1088];

ld.param.u64 %rd4, [_Z22transposeCoarseGrainedPfS_iii_param_0];
ld.param.u64 %rd5, [_Z22transposeCoarseGrainedPfS_iii_param_1];
ld.param.u32 %r3, [_Z22transposeCoarseGrainedPfS_iii_param_2];
ld.param.u32 %r4, [_Z22transposeCoarseGrainedPfS_iii_param_3];
ld.param.u32 %r5, [_Z22transposeCoarseGrainedPfS_iii_param_4];
setp.lt.s32	%p1, %r5, 1;
@%p1 bra BB7_3;

cvta.to.global.u64 %rd6, %rd4;
cvta.to.global.u64 %rd7, %rd5;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mov.u32 %r9, %ctaid.y;
mov.u32 %r10, %tid.y;
shl.b32 %r11, %r9, 4;
add.s32 %r12, %r10, %r11;
mad.lo.s32 %r13, %r12, %r3, %r8;
shl.b32 %r14, %r7, 4;
add.s32 %r15, %r13, %r14;
add.s32 %r16, %r10, %r14;
mad.lo.s32 %r17, %r16, %r4, %r8;
add.s32 %r18, %r17, %r11;
mul.wide.s32 %rd8, %r18, 4;
add.s64 %rd1, %rd6, %rd8;
mul.wide.u32 %rd9, %r10, 68;
mov.u64 %rd10, _Z22transposeCoarseGrainedPfS_iii$__cuda_local_var_66273_33_non_const_block;
add.s64 %rd11, %rd10, %rd9;
mul.wide.u32 %rd12, %r8, 4;
add.s64 %rd2, %rd11, %rd12;
mul.wide.s32 %rd13, %r15, 4;
add.s64 %rd3, %rd7, %rd13;
mov.u32 %r19, 0;

BB7_2:
ld.global.f32 %f1, [%rd3];
st.shared.f32 [%rd2], %f1;
bar.sync 0;
ld.shared.f32 %f2, [%rd2];
st.global.f32 [%rd1], %f2;
add.s32 %r19, %r19, 1;
setp.lt.s32	%p2, %r19, %r5;
@%p2 bra BB7_2;

BB7_3:
ret;
}



Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit
identifier = transpose.cu

Fatbin ptx code:
================
arch = sm_30
code version = [4,0]
producer = cuda
host = linux
compile_size = 64bit
compressed
identifier = transpose.cu






.version 4.0
.target sm_30
.address_size 64








.visible .entry _Z4copyPfS_iii(
.param .u64 _Z4copyPfS_iii_param_0,
.param .u64 _Z4copyPfS_iii_param_1,
.param .u32 _Z4copyPfS_iii_param_2,
.param .u32 _Z4copyPfS_iii_param_3,
.param .u32 _Z4copyPfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<16>;
.reg .f32 %f<2>;
.reg .s64 %rd<8>;


ld.param.u64 %rd3, [_Z4copyPfS_iii_param_0];
ld.param.u64 %rd4, [_Z4copyPfS_iii_param_1];
ld.param.u32 %r3, [_Z4copyPfS_iii_param_2];
ld.param.u32 %r4, [_Z4copyPfS_iii_param_4];
setp.lt.s32	%p1, %r4, 1;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd5, %rd3;
cvta.to.global.u64 %rd6, %rd4;
mov.u32 %r6, %ctaid.x;
mov.u32 %r7, %tid.x;
mov.u32 %r8, %ctaid.y;
mov.u32 %r9, %tid.y;
shl.b32 %r10, %r8, 4;
add.s32 %r11, %r9, %r10;
mad.lo.s32 %r12, %r11, %r3, %r7;
shl.b32 %r13, %r6, 4;
add.s32 %r14, %r12, %r13;
mul.wide.s32 %rd7, %r14, 4;
add.s64 %rd1, %rd5, %rd7;
add.s64 %rd2, %rd6, %rd7;
mov.u32 %r15, 0;

BB0_2:
ld.global.f32 %f1, [%rd2];
st.global.f32 [%rd1], %f1;
add.s32 %r15, %r15, 1;
setp.lt.s32	%p2, %r15, %r4;
@%p2 bra BB0_2;

BB0_3:
ret;
}

.visible .entry _Z13copySharedMemPfS_iii(
.param .u64 _Z13copySharedMemPfS_iii_param_0,
.param .u64 _Z13copySharedMemPfS_iii_param_1,
.param .u32 _Z13copySharedMemPfS_iii_param_2,
.param .u32 _Z13copySharedMemPfS_iii_param_3,
.param .u32 _Z13copySharedMemPfS_iii_param_4
)
{
.reg .pred %p<9>;
.reg .s32 %r<17>;
.reg .f32 %f<3>;
.reg .s64 %rd<13>;

	.shared .align 4 .b8 _Z13copySharedMemPfS_iii$__cuda_local_var_66188_33_non_const_tile[1024];

ld.param.u64 %rd4, [_Z13copySharedMemPfS_iii_param_0];
ld.param.u64 %rd5, [_Z13copySharedMemPfS_iii_param_1];
ld.param.u32 %r3, [_Z13copySharedMemPfS_iii_param_2];
ld.param.u32 %r4, [_Z13copySharedMemPfS_iii_param_3];
ld.param.u32 %r5, [_Z13copySharedMemPfS_iii_param_4];
setp.lt.s32	%p3, %r5, 1;
@%p3 bra BB1_7;

cvta.to.global.u64 %rd6, %rd4;
cvta.to.global.u64 %rd7, %rd5;
mov.u32 %r7, %ctaid.x;
shl.b32 %r8, %r7, 4;
mov.u32 %r9, %tid.x;
add.s32 %r10, %r8, %r9;
mov.u32 %r11, %ctaid.y;
shl.b32 %r12, %r11, 4;
mov.u32 %r13, %tid.y;
add.s32 %r14, %r12, %r13;
mad.lo.s32 %r15, %r14, %r3, %r10;
setp.lt.s32	%p4, %r10, %r3;
setp.lt.s32	%p5, %r14, %r4;
and.pred %p1, %p4, %p5;
mul.wide.s32 %rd8, %r15, 4;
add.s64 %rd1, %rd7, %rd8;
mul.wide.u32 %rd9, %r13, 64;
mov.u64 %rd10, _Z13copySharedMemPfS_iii$__cuda_local_var_66188_33_non_const_tile;
add.s64 %rd11, %rd10, %rd9;
mul.wide.u32 %rd12, %r9, 4;
add.s64 %rd2, %rd11, %rd12;
setp.lt.s32	%p6, %r14, %r3;
setp.lt.s32	%p7, %r10, %r4;
and.pred %p2, %p7, %p6;
add.s64 %rd3, %rd6, %rd8;
mov.u32 %r16, 0;

BB1_2:
@!%p1 bra BB1_4;
bra.uni BB1_3;

BB1_3:
ld.global.f32 %f1, [%rd1];
st.shared.f32 [%rd2], %f1;

BB1_4:
bar.sync 0;
@!%p2 bra BB1_6;
bra.uni BB1_5;

BB1_5:
ld.shared.f32 %f2, [%rd2];
st.global.f32 [%rd3], %f2;

BB1_6:
add.s32 %r16, %r16, 1;
setp.lt.s32	%p8, %r16, %r5;
@%p8 bra BB1_2;

BB1_7:
ret;
}

.visible .entry _Z14transposeNaivePfS_iii(
.param .u64 _Z14transposeNaivePfS_iii_param_0,
.param .u64 _Z14transposeNaivePfS_iii_param_1,
.param .u32 _Z14transposeNaivePfS_iii_param_2,
.param .u32 _Z14transposeNaivePfS_iii_param_3,
.param .u32 _Z14transposeNaivePfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<20>;
.reg .f32 %f<2>;
.reg .s64 %rd<9>;


ld.param.u64 %rd3, [_Z14transposeNaivePfS_iii_param_0];
ld.param.u64 %rd4, [_Z14transposeNaivePfS_iii_param_1];
ld.param.u32 %r3, [_Z14transposeNaivePfS_iii_param_2];
ld.param.u32 %r4, [_Z14transposeNaivePfS_iii_param_3];
ld.param.u32 %r5, [_Z14transposeNaivePfS_iii_param_4];
setp.lt.s32	%p1, %r5, 1;
@%p1 bra BB2_3;

cvta.to.global.u64 %rd5, %rd3;
cvta.to.global.u64 %rd6, %rd4;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mov.u32 %r9, %ctaid.y;
mov.u32 %r10, %tid.y;
shl.b32 %r11, %r9, 4;
add.s32 %r12, %r10, %r11;
mad.lo.s32 %r13, %r12, %r3, %r8;
shl.b32 %r14, %r7, 4;
add.s32 %r15, %r13, %r14;
add.s32 %r16, %r8, %r14;
mad.lo.s32 %r17, %r16, %r4, %r10;
add.s32 %r18, %r17, %r11;
mul.wide.s32 %rd7, %r15, 4;
add.s64 %rd1, %rd6, %rd7;
mul.wide.s32 %rd8, %r18, 4;
add.s64 %rd2, %rd5, %rd8;
mov.u32 %r19, 0;

BB2_2:
ld.global.f32 %f1, [%rd1];
st.global.f32 [%rd2], %f1;
add.s32 %r19, %r19, 1;
setp.lt.s32	%p2, %r19, %r5;
@%p2 bra BB2_2;

BB2_3:
ret;
}

.visible .entry _Z18transposeCoalescedPfS_iii(
.param .u64 _Z18transposeCoalescedPfS_iii_param_0,
.param .u64 _Z18transposeCoalescedPfS_iii_param_1,
.param .u32 _Z18transposeCoalescedPfS_iii_param_2,
.param .u32 _Z18transposeCoalescedPfS_iii_param_3,
.param .u32 _Z18transposeCoalescedPfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<20>;
.reg .f32 %f<3>;
.reg .s64 %rd<18>;

	.shared .align 4 .b8 _Z18transposeCoalescedPfS_iii$__cuda_local_var_66232_33_non_const_tile[1024];

ld.param.u64 %rd5, [_Z18transposeCoalescedPfS_iii_param_0];
ld.param.u64 %rd6, [_Z18transposeCoalescedPfS_iii_param_1];
ld.param.u32 %r3, [_Z18transposeCoalescedPfS_iii_param_2];
ld.param.u32 %r4, [_Z18transposeCoalescedPfS_iii_param_3];
ld.param.u32 %r5, [_Z18transposeCoalescedPfS_iii_param_4];
setp.lt.s32	%p1, %r5, 1;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd7, %rd5;
cvta.to.global.u64 %rd8, %rd6;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mov.u32 %r9, %ctaid.y;
mov.u32 %r10, %tid.y;
shl.b32 %r11, %r9, 4;
add.s32 %r12, %r10, %r11;
mad.lo.s32 %r13, %r12, %r3, %r8;
shl.b32 %r14, %r7, 4;
add.s32 %r15, %r13, %r14;
add.s32 %r16, %r10, %r14;
mad.lo.s32 %r17, %r16, %r4, %r8;
add.s32 %r18, %r17, %r11;
mul.wide.s32 %rd9, %r18, 4;
add.s64 %rd1, %rd7, %rd9;
mul.wide.u32 %rd10, %r8, 64;
mov.u64 %rd11, _Z18transposeCoalescedPfS_iii$__cuda_local_var_66232_33_non_const_tile;
add.s64 %rd12, %rd11, %rd10;
mul.wide.u32 %rd13, %r10, 4;
add.s64 %rd2, %rd12, %rd13;
mul.wide.s32 %rd14, %r15, 4;
add.s64 %rd3, %rd8, %rd14;
mul.wide.u32 %rd15, %r10, 64;
add.s64 %rd16, %rd11, %rd15;
mul.wide.u32 %rd17, %r8, 4;
add.s64 %rd4, %rd16, %rd17;
mov.u32 %r19, 0;

BB3_2:
ld.global.f32 %f1, [%rd3];
st.shared.f32 [%rd4], %f1;
bar.sync 0;
ld.shared.f32 %f2, [%rd2];
st.global.f32 [%rd1], %f2;
add.s32 %r19, %r19, 1;
setp.lt.s32	%p2, %r19, %r5;
@%p2 bra BB3_2;

BB3_3:
ret;
}

.visible .entry _Z24transposeNoBankConflictsPfS_iii(
.param .u64 _Z24transposeNoBankConflictsPfS_iii_param_0,
.param .u64 _Z24transposeNoBankConflictsPfS_iii_param_1,
.param .u32 _Z24transposeNoBankConflictsPfS_iii_param_2,
.param .u32 _Z24transposeNoBankConflictsPfS_iii_param_3,
.param .u32 _Z24transposeNoBankConflictsPfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<20>;
.reg .f32 %f<3>;
.reg .s64 %rd<18>;

	.shared .align 4 .b8 _Z24transposeNoBankConflictsPfS_iii$__cuda_local_var_66259_33_non_const_tile[1088];

ld.param.u64 %rd5, [_Z24transposeNoBankConflictsPfS_iii_param_0];
ld.param.u64 %rd6, [_Z24transposeNoBankConflictsPfS_iii_param_1];
ld.param.u32 %r3, [_Z24transposeNoBankConflictsPfS_iii_param_2];
ld.param.u32 %r4, [_Z24transposeNoBankConflictsPfS_iii_param_3];
ld.param.u32 %r5, [_Z24transposeNoBankConflictsPfS_iii_param_4];
setp.lt.s32	%p1, %r5, 1;
@%p1 bra BB4_3;

cvta.to.global.u64 %rd7, %rd5;
cvta.to.global.u64 %rd8, %rd6;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mov.u32 %r9, %ctaid.y;
mov.u32 %r10, %tid.y;
shl.b32 %r11, %r9, 4;
add.s32 %r12, %r10, %r11;
mad.lo.s32 %r13, %r12, %r3, %r8;
shl.b32 %r14, %r7, 4;
add.s32 %r15, %r13, %r14;
add.s32 %r16, %r10, %r14;
mad.lo.s32 %r17, %r16, %r4, %r8;
add.s32 %r18, %r17, %r11;
mul.wide.s32 %rd9, %r18, 4;
add.s64 %rd1, %rd7, %rd9;
mul.wide.u32 %rd10, %r8, 68;
mov.u64 %rd11, _Z24transposeNoBankConflictsPfS_iii$__cuda_local_var_66259_33_non_const_tile;
add.s64 %rd12, %rd11, %rd10;
mul.wide.u32 %rd13, %r10, 4;
add.s64 %rd2, %rd12, %rd13;
mul.wide.s32 %rd14, %r15, 4;
add.s64 %rd3, %rd8, %rd14;
mul.wide.u32 %rd15, %r10, 68;
add.s64 %rd16, %rd11, %rd15;
mul.wide.u32 %rd17, %r8, 4;
add.s64 %rd4, %rd16, %rd17;
mov.u32 %r19, 0;

BB4_2:
ld.global.f32 %f1, [%rd3];
st.shared.f32 [%rd4], %f1;
bar.sync 0;
ld.shared.f32 %f2, [%rd2];
st.global.f32 [%rd1], %f2;
add.s32 %r19, %r19, 1;
setp.lt.s32	%p2, %r19, %r5;
@%p2 bra BB4_2;

BB4_3:
ret;
}

.visible .entry _Z17transposeDiagonalPfS_iii(
.param .u64 _Z17transposeDiagonalPfS_iii_param_0,
.param .u64 _Z17transposeDiagonalPfS_iii_param_1,
.param .u32 _Z17transposeDiagonalPfS_iii_param_2,
.param .u32 _Z17transposeDiagonalPfS_iii_param_3,
.param .u32 _Z17transposeDiagonalPfS_iii_param_4
)
{
.reg .pred %p<4>;
.reg .s32 %r<32>;
.reg .f32 %f<3>;
.reg .s64 %rd<18>;

	.shared .align 4 .b8 _Z17transposeDiagonalPfS_iii$__cuda_local_var_66284_33_non_const_tile[1088];

ld.param.u64 %rd7, [_Z17transposeDiagonalPfS_iii_param_0];
ld.param.u64 %rd8, [_Z17transposeDiagonalPfS_iii_param_1];
ld.param.u32 %r12, [_Z17transposeDiagonalPfS_iii_param_2];
ld.param.u32 %r13, [_Z17transposeDiagonalPfS_iii_param_3];
ld.param.u32 %r14, [_Z17transposeDiagonalPfS_iii_param_4];
cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd8;
mov.u32 %r30, %ctaid.x;
mov.u32 %r2, %ctaid.y;
mov.u32 %r3, %nctaid.x;
setp.eq.s32	%p1, %r12, %r13;
@%p1 bra BB5_2;

mad.lo.s32 %r15, %r3, %r2, %r30;
mov.u32 %r16, %nctaid.y;
rem.u32 %r30, %r15, %r16;
div.u32 %r17, %r15, %r16;
add.s32 %r29, %r17, %r30;
bra.uni BB5_3;

BB5_2:
add.s32 %r29, %r2, %r30;

BB5_3:
rem.u32 %r9, %r29, %r3;
setp.lt.s32	%p2, %r14, 1;
@%p2 bra BB5_6;

mov.u32 %r19, %tid.x;
mov.u32 %r20, %tid.y;
shl.b32 %r21, %r30, 4;
add.s32 %r22, %r20, %r21;
mad.lo.s32 %r23, %r22, %r12, %r19;
shl.b32 %r24, %r9, 4;
add.s32 %r25, %r23, %r24;
add.s32 %r26, %r20, %r24;
mad.lo.s32 %r27, %r26, %r13, %r19;
add.s32 %r28, %r27, %r21;
mul.wide.s32 %rd9, %r28, 4;
add.s64 %rd3, %rd1, %rd9;
mul.wide.u32 %rd10, %r19, 68;
mov.u64 %rd11, _Z17transposeDiagonalPfS_iii$__cuda_local_var_66284_33_non_const_tile;
add.s64 %rd12, %rd11, %rd10;
mul.wide.u32 %rd13, %r20, 4;
add.s64 %rd4, %rd12, %rd13;
mul.wide.s32 %rd14, %r25, 4;
add.s64 %rd5, %rd2, %rd14;
mul.wide.u32 %rd15, %r20, 68;
add.s64 %rd16, %rd11, %rd15;
mul.wide.u32 %rd17, %r19, 4;
add.s64 %rd6, %rd16, %rd17;
mov.u32 %r31, 0;

BB5_5:
ld.global.f32 %f1, [%rd5];
st.shared.f32 [%rd6], %f1;
bar.sync 0;
ld.shared.f32 %f2, [%rd4];
st.global.f32 [%rd3], %f2;
add.s32 %r31, %r31, 1;
setp.lt.s32	%p3, %r31, %r14;
@%p3 bra BB5_5;

BB5_6:
ret;
}

.visible .entry _Z20transposeFineGrainedPfS_iii(
.param .u64 _Z20transposeFineGrainedPfS_iii_param_0,
.param .u64 _Z20transposeFineGrainedPfS_iii_param_1,
.param .u32 _Z20transposeFineGrainedPfS_iii_param_2,
.param .u32 _Z20transposeFineGrainedPfS_iii_param_3,
.param .u32 _Z20transposeFineGrainedPfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<16>;
.reg .f32 %f<3>;
.reg .s64 %rd<17>;

	.shared .align 4 .b8 _Z20transposeFineGrainedPfS_iii$__cuda_local_var_66324_33_non_const_block[1088];

ld.param.u64 %rd5, [_Z20transposeFineGrainedPfS_iii_param_0];
ld.param.u64 %rd6, [_Z20transposeFineGrainedPfS_iii_param_1];
ld.param.u32 %r3, [_Z20transposeFineGrainedPfS_iii_param_2];
ld.param.u32 %r4, [_Z20transposeFineGrainedPfS_iii_param_4];
setp.lt.s32	%p1, %r4, 1;
@%p1 bra BB6_3;

cvta.to.global.u64 %rd7, %rd5;
cvta.to.global.u64 %rd8, %rd6;
mov.u32 %r6, %ctaid.x;
mov.u32 %r7, %tid.x;
mov.u32 %r8, %ctaid.y;
mov.u32 %r9, %tid.y;
shl.b32 %r10, %r8, 4;
add.s32 %r11, %r9, %r10;
mad.lo.s32 %r12, %r11, %r3, %r7;
shl.b32 %r13, %r6, 4;
add.s32 %r14, %r12, %r13;
mul.wide.s32 %rd9, %r14, 4;
add.s64 %rd1, %rd7, %rd9;
mul.wide.u32 %rd10, %r7, 68;
mov.u64 %rd11, _Z20transposeFineGrainedPfS_iii$__cuda_local_var_66324_33_non_const_block;
add.s64 %rd12, %rd11, %rd10;
mul.wide.u32 %rd13, %r9, 4;
add.s64 %rd2, %rd12, %rd13;
add.s64 %rd3, %rd8, %rd9;
mul.wide.u32 %rd14, %r9, 68;
add.s64 %rd15, %rd11, %rd14;
mul.wide.u32 %rd16, %r7, 4;
add.s64 %rd4, %rd15, %rd16;
mov.u32 %r15, 0;

BB6_2:
ld.global.f32 %f1, [%rd3];
st.shared.f32 [%rd4], %f1;
bar.sync 0;
ld.shared.f32 %f2, [%rd2];
st.global.f32 [%rd1], %f2;
add.s32 %r15, %r15, 1;
setp.lt.s32	%p2, %r15, %r4;
@%p2 bra BB6_2;

BB6_3:
ret;
}

.visible .entry _Z22transposeCoarseGrainedPfS_iii(
.param .u64 _Z22transposeCoarseGrainedPfS_iii_param_0,
.param .u64 _Z22transposeCoarseGrainedPfS_iii_param_1,
.param .u32 _Z22transposeCoarseGrainedPfS_iii_param_2,
.param .u32 _Z22transposeCoarseGrainedPfS_iii_param_3,
.param .u32 _Z22transposeCoarseGrainedPfS_iii_param_4
)
{
.reg .pred %p<3>;
.reg .s32 %r<20>;
.reg .f32 %f<3>;
.reg .s64 %rd<14>;

	.shared .align 4 .b8 _Z22transposeCoarseGrainedPfS_iii$__cuda_local_var_66346_33_non_const_block[1088];

ld.param.u64 %rd4, [_Z22transposeCoarseGrainedPfS_iii_param_0];
ld.param.u64 %rd5, [_Z22transposeCoarseGrainedPfS_iii_param_1];
ld.param.u32 %r3, [_Z22transposeCoarseGrainedPfS_iii_param_2];
ld.param.u32 %r4, [_Z22transposeCoarseGrainedPfS_iii_param_3];
ld.param.u32 %r5, [_Z22transposeCoarseGrainedPfS_iii_param_4];
setp.lt.s32	%p1, %r5, 1;
@%p1 bra BB7_3;

cvta.to.global.u64 %rd6, %rd4;
cvta.to.global.u64 %rd7, %rd5;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mov.u32 %r9, %ctaid.y;
mov.u32 %r10, %tid.y;
shl.b32 %r11, %r9, 4;
add.s32 %r12, %r10, %r11;
mad.lo.s32 %r13, %r12, %r3, %r8;
shl.b32 %r14, %r7, 4;
add.s32 %r15, %r13, %r14;
add.s32 %r16, %r10, %r14;
mad.lo.s32 %r17, %r16, %r4, %r8;
add.s32 %r18, %r17, %r11;
mul.wide.s32 %rd8, %r18, 4;
add.s64 %rd1, %rd6, %rd8;
mul.wide.u32 %rd9, %r10, 68;
mov.u64 %rd10, _Z22transposeCoarseGrainedPfS_iii$__cuda_local_var_66346_33_non_const_block;
add.s64 %rd11, %rd10, %rd9;
mul.wide.u32 %rd12, %r8, 4;
add.s64 %rd2, %rd11, %rd12;
mul.wide.s32 %rd13, %r15, 4;
add.s64 %rd3, %rd7, %rd13;
mov.u32 %r19, 0;

BB7_2:
ld.global.f32 %f1, [%rd3];
st.shared.f32 [%rd2], %f1;
bar.sync 0;
ld.shared.f32 %f2, [%rd2];
st.global.f32 [%rd1], %f2;
add.s32 %r19, %r19, 1;
setp.lt.s32	%p2, %r19, %r5;
@%p2 bra BB7_2;

BB7_3:
ret;
}


