

================================================================
== Vitis HLS Report for 'Context_layer'
================================================================
* Date:           Tue Sep  5 02:10:20 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1355|     1355|  13.550 us|  13.550 us|  1355|  1355|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44  |Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2  |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
        |grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80    |Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2    |      582|      582|  5.820 us|  5.820 us|  582|  582|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2, i24 %v68_0_0, i24 %v68_0_1, i24 %v68_0_2, i24 %v68_0_3, i24 %v68_1_0, i24 %v68_1_1, i24 %v68_1_2, i24 %v68_1_3, i24 %v68_2_0, i24 %v68_2_1, i24 %v68_2_2, i24 %v68_2_3, i24 %v68_3_0, i24 %v68_3_1, i24 %v68_3_2, i24 %v68_3_3"   --->   Operation 5 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2, i24 %v68_0_0, i24 %v68_0_1, i24 %v68_0_2, i24 %v68_0_3, i24 %v68_1_0, i24 %v68_1_1, i24 %v68_1_2, i24 %v68_1_3, i24 %v68_2_0, i24 %v68_2_1, i24 %v68_2_2, i24 %v68_2_3, i24 %v68_3_0, i24 %v68_3_1, i24 %v68_3_2, i24 %v68_3_3"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2, i24 %v68_0_0, i24 %v68_0_1, i24 %v68_0_2, i24 %v68_0_3, i24 %v68_1_0, i24 %v68_1_1, i24 %v68_1_2, i24 %v68_1_3, i24 %v68_2_0, i24 %v68_2_1, i24 %v68_2_2, i24 %v68_2_3, i24 %v68_3_0, i24 %v68_3_1, i24 %v68_3_2, i24 %v68_3_3, i24 %v66_0, i24 %v66_1, i24 %v67_0, i24 %v67_1"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2, i24 %v68_0_0, i24 %v68_0_1, i24 %v68_0_2, i24 %v68_0_3, i24 %v68_1_0, i24 %v68_1_1, i24 %v68_1_2, i24 %v68_1_3, i24 %v68_2_0, i24 %v68_2_1, i24 %v68_2_2, i24 %v68_2_3, i24 %v68_3_0, i24 %v68_3_1, i24 %v68_3_2, i24 %v68_3_3, i24 %v66_0, i24 %v66_1, i24 %v67_0, i24 %v67_1"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [kernel.cpp:167]   --->   Operation 9 'ret' 'ret_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v66_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ v66_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ v67_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ v67_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ v68_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v68_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0  (call) [ 00000]
call_ln0  (call) [ 00000]
ret_ln167 (ret ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v66_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v66_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v66_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v66_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v67_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v67_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v67_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v67_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v68_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_0_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v68_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_0_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v68_0_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_0_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v68_0_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_0_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v68_1_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_1_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v68_1_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_1_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v68_1_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_1_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v68_1_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_1_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v68_2_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_2_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v68_2_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_2_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v68_2_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_2_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v68_2_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_2_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v68_3_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_3_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v68_3_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_3_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="v68_3_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_3_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="v68_3_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v68_3_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="24" slack="0"/>
<pin id="47" dir="0" index="2" bw="24" slack="0"/>
<pin id="48" dir="0" index="3" bw="24" slack="0"/>
<pin id="49" dir="0" index="4" bw="24" slack="0"/>
<pin id="50" dir="0" index="5" bw="24" slack="0"/>
<pin id="51" dir="0" index="6" bw="24" slack="0"/>
<pin id="52" dir="0" index="7" bw="24" slack="0"/>
<pin id="53" dir="0" index="8" bw="24" slack="0"/>
<pin id="54" dir="0" index="9" bw="24" slack="0"/>
<pin id="55" dir="0" index="10" bw="24" slack="0"/>
<pin id="56" dir="0" index="11" bw="24" slack="0"/>
<pin id="57" dir="0" index="12" bw="24" slack="0"/>
<pin id="58" dir="0" index="13" bw="24" slack="0"/>
<pin id="59" dir="0" index="14" bw="24" slack="0"/>
<pin id="60" dir="0" index="15" bw="24" slack="0"/>
<pin id="61" dir="0" index="16" bw="24" slack="0"/>
<pin id="62" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="24" slack="0"/>
<pin id="83" dir="0" index="2" bw="24" slack="0"/>
<pin id="84" dir="0" index="3" bw="24" slack="0"/>
<pin id="85" dir="0" index="4" bw="24" slack="0"/>
<pin id="86" dir="0" index="5" bw="24" slack="0"/>
<pin id="87" dir="0" index="6" bw="24" slack="0"/>
<pin id="88" dir="0" index="7" bw="24" slack="0"/>
<pin id="89" dir="0" index="8" bw="24" slack="0"/>
<pin id="90" dir="0" index="9" bw="24" slack="0"/>
<pin id="91" dir="0" index="10" bw="24" slack="0"/>
<pin id="92" dir="0" index="11" bw="24" slack="0"/>
<pin id="93" dir="0" index="12" bw="24" slack="0"/>
<pin id="94" dir="0" index="13" bw="24" slack="0"/>
<pin id="95" dir="0" index="14" bw="24" slack="0"/>
<pin id="96" dir="0" index="15" bw="24" slack="0"/>
<pin id="97" dir="0" index="16" bw="24" slack="0"/>
<pin id="98" dir="0" index="17" bw="24" slack="0"/>
<pin id="99" dir="0" index="18" bw="24" slack="0"/>
<pin id="100" dir="0" index="19" bw="24" slack="0"/>
<pin id="101" dir="0" index="20" bw="24" slack="0"/>
<pin id="102" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="40" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="44" pin=5"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="44" pin=6"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="44" pin=7"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="44" pin=8"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="44" pin=9"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="44" pin=10"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="44" pin=11"/></net>

<net id="75"><net_src comp="30" pin="0"/><net_sink comp="44" pin=12"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="44" pin=13"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="44" pin=14"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="44" pin=15"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="44" pin=16"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="80" pin=8"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="80" pin=9"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="80" pin=10"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="80" pin=11"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="80" pin=12"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="80" pin=13"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="80" pin=14"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="80" pin=15"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="80" pin=16"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="80" pin=17"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="80" pin=18"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="80" pin=19"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="80" pin=20"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v68_0_0 | {1 2 3 4 }
	Port: v68_0_1 | {1 2 3 4 }
	Port: v68_0_2 | {1 2 3 4 }
	Port: v68_0_3 | {1 2 3 4 }
	Port: v68_1_0 | {1 2 3 4 }
	Port: v68_1_1 | {1 2 3 4 }
	Port: v68_1_2 | {1 2 3 4 }
	Port: v68_1_3 | {1 2 3 4 }
	Port: v68_2_0 | {1 2 3 4 }
	Port: v68_2_1 | {1 2 3 4 }
	Port: v68_2_2 | {1 2 3 4 }
	Port: v68_2_3 | {1 2 3 4 }
	Port: v68_3_0 | {1 2 3 4 }
	Port: v68_3_1 | {1 2 3 4 }
	Port: v68_3_2 | {1 2 3 4 }
	Port: v68_3_3 | {1 2 3 4 }
 - Input state : 
	Port: Context_layer : v66_0 | {3 4 }
	Port: Context_layer : v66_1 | {3 4 }
	Port: Context_layer : v67_0 | {3 4 }
	Port: Context_layer : v67_1 | {3 4 }
	Port: Context_layer : v68_0_0 | {3 4 }
	Port: Context_layer : v68_0_1 | {3 4 }
	Port: Context_layer : v68_0_2 | {3 4 }
	Port: Context_layer : v68_0_3 | {3 4 }
	Port: Context_layer : v68_1_0 | {3 4 }
	Port: Context_layer : v68_1_1 | {3 4 }
	Port: Context_layer : v68_1_2 | {3 4 }
	Port: Context_layer : v68_1_3 | {3 4 }
	Port: Context_layer : v68_2_0 | {3 4 }
	Port: Context_layer : v68_2_1 | {3 4 }
	Port: Context_layer : v68_2_2 | {3 4 }
	Port: Context_layer : v68_2_3 | {3 4 }
	Port: Context_layer : v68_3_0 | {3 4 }
	Port: Context_layer : v68_3_1 | {3 4 }
	Port: Context_layer : v68_3_2 | {3 4 }
	Port: Context_layer : v68_3_3 | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                           Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Context_layer_Pipeline_VITIS_LOOP_140_1_VITIS_LOOP_141_2_fu_44 |    0    |    0    |    21   |    72   |
|          |  grp_Context_layer_Pipeline_l_gemm_i_outer1_l_j_outer2_l_k2_fu_80  |    64   |  88.928 |   6701  |   3331  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                    |    64   |  88.928 |   6722  |   3403  |
|----------|--------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   64   |   88   |  6722  |  3403  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   64   |   88   |  6722  |  3403  |
+-----------+--------+--------+--------+--------+
