// Seed: 980552098
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    input uwire id_6,
    input supply0 id_7,
    input wire id_8,
    output wor id_9,
    input supply1 id_10,
    input tri id_11,
    input wand id_12
);
  logic id_14;
  ;
  genvar id_15;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd6
) (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wand id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wand id_7,
    output wire id_8,
    input supply0 _id_9
);
  logic id_11 = -1'h0, id_12;
  wire id_13;
  logic [id_9 : -1  +  -1] id_14;
  ;
  initial begin : LABEL_0
    id_12 = 1 == id_14;
  end
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_2,
      id_8,
      id_7,
      id_6,
      id_5,
      id_5,
      id_4,
      id_1,
      id_0,
      id_5
  );
endmodule
