# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim work.Tb_filter_IIR 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: ../testbench/Tb_filter_IIR.v(20): Module 'clk_gen' is not defined.
# ** Error: ../testbench/FILE_IO.vhd(22): Vopt Compiler exiting
# Error loading design
vcom -reportprogress 300 -work work /home/isa24/Lab_ISA/LAB1/testbench/clk_gen.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
vsim work.Tb_filter_IIR
# vsim work.Tb_filter_IIR 
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.Tb_filter_IIR(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.file_io(behavior)
# ** Fatal: (vsim-3421) Value 1836016741 for mode is out of range 0 to 2.
#    Time: 0 ns  Iteration: 0  Instance: /Tb_filter_IIR/IN_GEN_SINK_Module File: ../testbench/FILE_IO.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
vlog -work /home/isa24/Lab_ISA/LAB1/sim/work -refresh
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Skipping entity adder
# -- Skipping entity clk_gen
# -- Skipping entity counter
# -- Skipping entity ff
# -- Skipping entity file_io
# -- Skipping entity iir_filter
# -- Skipping entity multiplier
# -- Skipping entity registersigned
# -- Refreshing module Tb_filter_IIR
vcom -work /home/isa24/Lab_ISA/LAB1/sim/work -refresh
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity adder
# -- Compiling architecture behavior of adder
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# -- Compiling entity counter
# -- Compiling architecture behavior of counter
# -- Compiling entity ff
# -- Compiling architecture rtl of ff
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity file_io
# -- Compiling architecture behavior of file_io
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity multiplier
# -- Compiling architecture behavior of multiplier
# -- Compiling entity registersigned
# -- Compiling architecture rtl of registersigned
# -- Skipping module Tb_filter_IIR
vsim work.Tb_filter_IIR
# vsim work.Tb_filter_IIR 
# Loading work.Tb_filter_IIR(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.file_io(behavior)
# ** Fatal: (vsim-3421) Value 1836016741 for mode is out of range 0 to 2.
#    Time: 0 ns  Iteration: 0  Instance: /Tb_filter_IIR/IN_GEN_SINK_Module File: ../testbench/FILE_IO.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
vlog -work /home/isa24/Lab_ISA/LAB1/sim/work -refresh
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Skipping entity adder
# -- Skipping entity clk_gen
# -- Skipping entity counter
# -- Skipping entity ff
# -- Skipping entity file_io
# -- Skipping entity iir_filter
# -- Skipping entity multiplier
# -- Skipping entity registersigned
# -- Refreshing module Tb_filter_IIR
vcom -work /home/isa24/Lab_ISA/LAB1/sim/work -refresh
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity adder
# -- Compiling architecture behavior of adder
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# -- Compiling entity counter
# -- Compiling architecture behavior of counter
# -- Compiling entity ff
# -- Compiling architecture rtl of ff
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity file_io
# -- Compiling architecture behavior of file_io
# -- Compiling entity iir_filter
# -- Compiling architecture structure of iir_filter
# -- Compiling entity multiplier
# -- Compiling architecture behavior of multiplier
# -- Compiling entity registersigned
# -- Compiling architecture rtl of registersigned
# -- Skipping module Tb_filter_IIR
vlog -work ./work /home/isa24/Lab_ISA/LAB1/testbench/Tb_filter_IIR.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module Tb_filter_IIR
# 
# Top level modules:
# 	Tb_filter_IIR
vsim work.Tb_filter_IIR
# vsim work.Tb_filter_IIR 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Tb_filter_IIR(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.file_io(behavior)#1
# ** Fatal: (vsim-3363) /home/isa24/Lab_ISA/LAB1/testbench/Tb_filter_IIR.v(34): The array length (10) of VHDL port 'data_in' does not match the width (80) of its Verilog connection (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /Tb_filter_IIR/IN_GEN_SINK_Module File: ../testbench/FILE_IO.vhd Line: 16
# FATAL ERROR while loading design
# Error loading design
vlog -work ./work /home/isa24/Lab_ISA/LAB1/testbench/Tb_filter_IIR.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module Tb_filter_IIR
# 
# Top level modules:
# 	Tb_filter_IIR
vsim work.Tb_filter_IIR
# vsim work.Tb_filter_IIR 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Tb_filter_IIR(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.file_io(behavior)#1
# ** Fatal: (vsim-3363) /home/isa24/Lab_ISA/LAB1/testbench/Tb_filter_IIR.v(34): The array length (10) of VHDL port 'data_in' does not match the width (32) of its Verilog connection (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /Tb_filter_IIR/IN_GEN_SINK_Module File: ../testbench/FILE_IO.vhd Line: 16
# FATAL ERROR while loading design
# Error loading design
vlog -work ./work /home/isa24/Lab_ISA/LAB1/testbench/Tb_filter_IIR.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module Tb_filter_IIR
# 
# Top level modules:
# 	Tb_filter_IIR
vsim work.Tb_filter_IIR
# vsim work.Tb_filter_IIR 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.Tb_filter_IIR(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.file_io(behavior)#1
# Loading work.file_io(behavior)#2
# Loading work.iir_filter(structure)#1
# ** Fatal: (vsim-3363) /home/isa24/Lab_ISA/LAB1/testbench/Tb_filter_IIR.v(70): The array length (10) of VHDL port 'a0' does not match the width (32) of its Verilog connection (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /Tb_filter_IIR/DUT File: ../VHDL_source/IIR_filter.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
