//Verilog HDL for "KISTA_SOI_STDLIB", "XOR2X1" "functional"


module XOR2X1 ( );

endmodule
