A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE     1


MACRO ASSEMBLER A51 V8.01
OBJECT MODULE PLACED IN test.OBJ
ASSEMBLER INVOKED BY: C:\Keil\C51\BIN\A51.EXE test.src PR(.\test.ls1) EP DEBUG

LOC  OBJ            LINE     SOURCE

                       1     ; .\test.SRC generated from: test.c
                       2     ; COMPILER INVOKED BY:
                       3     ;        C:\Keil\C51\BIN\C51.EXE test.c BROWSE DEBUG OBJECTEXTEND SRC(.\test.SRC)
                       4     
                       5     $nomod51 
                       6     
                       7     NAME    TEST
                       8     
  0080                 9     P0      DATA    080H
  0090                10     P1      DATA    090H
  00A0                11     P2      DATA    0A0H
  00B0                12     P3      DATA    0B0H
  00B4                13     T0      BIT     0B0H.4
  00D6                14     AC      BIT     0D0H.6
  00B5                15     T1      BIT     0B0H.5
  0090                16     T2      BIT     090H.0
  00AF                17     EA      BIT     0A8H.7
  00A2                18     MainYellow      BIT     0A0H.2
  00A8                19     IE      DATA    0A8H
  00CE                20     EXF2    BIT     0C8H.6
  00B7                21     RD      BIT     0B0H.7
  00AC                22     ES      BIT     0A8H.4
  00B8                23     IP      DATA    0B8H
  0098                24     RI      BIT     098H.0
  00B2                25     INT0    BIT     0B0H.2
  00D7                26     CY      BIT     0D0H.7
  0099                27     TI      BIT     098H.1
  00B3                28     INT1    BIT     0B0H.3
  00CB                29     RCAP2H  DATA    0CBH
  00A4                30     SecondaryGreen  BIT     0A0H.4
  00BC                31     PS      BIT     0B8H.4
  0081                32     SP      DATA    081H
  00A0                33     MainRed BIT     0A0H.0
  0091                34     T2EX    BIT     090H.1
  00D2                35     OV      BIT     0D0H.2
  00CA                36     RCAP2L  DATA    0CAH
  00A6                37     dula    BIT     0A0H.6
  00C9                38     C_T2    BIT     0C8H.1
  00B6                39     WR      BIT     0B0H.6
  00A7                40     wela    BIT     0A0H.7
  00CD                41     RCLK    BIT     0C8H.5
  00A5                42     SecondaryYellow BIT     0A0H.5
  00CC                43     TCLK    BIT     0C8H.4
  0099                44     SBUF    DATA    099H
  0087                45     PCON    DATA    087H
  0098                46     SCON    DATA    098H
  0089                47     TMOD    DATA    089H
  0088                48     TCON    DATA    088H
  0089                49     IE0     BIT     088H.1
  008B                50     IE1     BIT     088H.3
  00F0                51     B       DATA    0F0H
  00C8                52     CP_RL2  BIT     0C8H.0
  00E0                53     ACC     DATA    0E0H
  00A9                54     ET0     BIT     0A8H.1
  00AB                55     ET1     BIT     0A8H.3
  008D                56     TF0     BIT     088H.5
  00A3                57     SecondaryRed    BIT     0A0H.3
  00AD                58     ET2     BIT     0A8H.5
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE     2

  008F                59     TF1     BIT     088H.7
  00CF                60     TF2     BIT     0C8H.7
  009A                61     RB8     BIT     098H.2
  008C                62     TH0     DATA    08CH
  00A8                63     EX0     BIT     0A8H.0
  0088                64     IT0     BIT     088H.0
  008D                65     TH1     DATA    08DH
  009B                66     TB8     BIT     098H.3
  00AA                67     EX1     BIT     0A8H.2
  008A                68     IT1     BIT     088H.2
  00CD                69     TH2     DATA    0CDH
  00D0                70     P       BIT     0D0H.0
  009F                71     SM0     BIT     098H.7
  008A                72     TL0     DATA    08AH
  009E                73     SM1     BIT     098H.6
  008B                74     TL1     DATA    08BH
  009D                75     SM2     BIT     098H.5
  00CC                76     TL2     DATA    0CCH
  00B9                77     PT0     BIT     0B8H.1
  00BB                78     PT1     BIT     0B8H.3
  00D3                79     RS0     BIT     0D0H.3
  00BD                80     PT2     BIT     0B8H.5
  008C                81     TR0     BIT     088H.4
  00D4                82     RS1     BIT     0D0H.4
  008E                83     TR1     BIT     088H.6
  00CA                84     TR2     BIT     0C8H.2
  00B8                85     PX0     BIT     0B8H.0
  00BA                86     PX1     BIT     0B8H.2
  0083                87     DPH     DATA    083H
  0094                88     TurnYellow1     BIT     090H.4
  0097                89     TurnYellow2     BIT     090H.7
  0082                90     DPL     DATA    082H
  00CB                91     EXEN2   BIT     0C8H.3
  009C                92     REN     BIT     098H.4
  00C8                93     T2CON   DATA    0C8H
  00B0                94     RXD     BIT     0B0H.0
  00B1                95     TXD     BIT     0B0H.1
  00D5                96     F0      BIT     0D0H.5
  00D0                97     PSW     DATA    0D0H
  00A1                98     MainGreen       BIT     0A0H.1
                      99     ?PR?main?TEST        SEGMENT CODE 
                     100     ?PR?SystemInit?TEST  SEGMENT CODE 
                     101     ?PR?TimeInit?TEST    SEGMENT CODE 
                     102     ?PR?Timer?TEST       SEGMENT CODE 
                     103     ?PR?_delay?TEST      SEGMENT CODE 
                     104     ?PR?NixieTubeDisplay?TEST                SEGMENT CODE 
                     105     ?DT?NixieTubeDisplay?TEST                SEGMENT DATA OVERLAYABLE 
                     106     ?PR?LEDfunction?TEST SEGMENT CODE 
                     107     ?PR?_YellowLedTwinkle?TEST               SEGMENT CODE 
                     108     ?C_INITSEG           SEGMENT CODE 
                     109     ?CO?TEST             SEGMENT CODE 
                     110     ?DT?TEST             SEGMENT DATA 
                     111             EXTRN   CODE (_nop)
                     112             EXTRN   CODE (?C_STARTUP)
                     113             PUBLIC  MainFigure
                     114             PUBLIC  flag2
                     115             PUBLIC  flag1
                     116             PUBLIC  SecondaryFigure
                     117             PUBLIC  num2
                     118             PUBLIC  num1
                     119             PUBLIC  table1
                     120             PUBLIC  _YellowLedTwinkle
                     121             PUBLIC  LEDfunction
                     122             PUBLIC  NixieTubeDisplay
                     123             PUBLIC  _delay
                     124             PUBLIC  Timer
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE     3

                     125             PUBLIC  TimeInit
                     126             PUBLIC  SystemInit
                     127             PUBLIC  main
                     128     
----                 129             RSEG  ?DT?NixieTubeDisplay?TEST
0000                 130     ?NixieTubeDisplay?BYTE:
0000                 131            shi1?544:   DS   2
0002                 132             ORG  2
0002                 133            bai2?545:   DS   2
                     134     
----                 135             RSEG  ?DT?TEST
0000                 136                num1:   DS   1
0001                 137                num2:   DS   1
0002                 138     SecondaryFigure:   DS   1
0003                 139               flag1:   DS   1
0004                 140               flag2:   DS   1
0005                 141          MainFigure:   DS   1
                     142     
----                 143             RSEG  ?CO?TEST
0000                 144     table1:
0000 3F              145             DB      03FH
0001 06              146             DB      006H
0002 5B              147             DB      05BH
0003 4F              148             DB      04FH
0004 66              149             DB      066H
0005 6D              150             DB      06DH
0006 7D              151             DB      07DH
0007 07              152             DB      007H
0008 7F              153             DB      07FH
0009 6F              154             DB      06FH
000A 77              155             DB      077H
                     156     
                     157     
----                 158             RSEG  ?C_INITSEG
0000 01              159             DB      001H
0001 00       F      160             DB      num1
0002 00              161             DB      000H
                     162     
0003 01              163             DB      001H
0004 00       F      164             DB      num2
0005 00              165             DB      000H
                     166     
0006 01              167             DB      001H
0007 00       F      168             DB      MainFigure
0008 2D              169             DB      02DH
                     170     
0009 01              171             DB      001H
000A 00       F      172             DB      SecondaryFigure
000B 30              173             DB      030H
                     174     
000C 01              175             DB      001H
000D 00       F      176             DB      flag1
000E 00              177             DB      000H
                     178     
000F 01              179             DB      001H
0010 00       F      180             DB      flag2
0011 00              181             DB      000H
                     182     
                     183     ; #include<reg52.h>
                     184     ; #include<intrins.h>
                     185     ; 
                     186     ; #define uchar unsigned char
                     187     ; #define uint unsigned int
                     188     ; 
                     189     ; uchar code table1[]={
                     190     ; 0x3f,0x06,0x5b,0x4f,
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE     4

                     191     ; 0x66,0x6d,0x7d,0x07,
                     192     ; 0x7f,0x6f,0x77}; //Ê×Ö0-9ºÍ³õÊ¼»¯×Ö·û
                     193     ; uchar num1=0,num2=0;//num1ÎªÖ÷¸ÉµÀ¼ÆÊÖµ£¬num2Îª´Î¸ÉµÀ¼ÆÊÖµ
                     194     ; uchar MainFigure=45;//Ö÷¸ÉµÀÊ×Ö³õÊ¼»¯(ÒÔºìµÆ¿ªÊ¼)
                     195     ; uchar SecondaryFigure=48;//´Î¸ÉµÀ³õÊ¼»¯(ÒÔÂÌµÆ¿ªÊ¼)
                     196     ; uchar flag1=0,flag2=0;//×´Ì¬1±êÖ¾Î»(Ö÷¸ÉµÀ);×´Ì¬2±êÖ¾Î»(´Î¸ÉµÀ)
                     197     ; 
                     198     ; sbit dula=P2^6;
                     199     ; sbit wela=P2^7;
                     200     ; 
                     201     ; sbit MainRed=P2^0;//Ö÷¸ÉµÀºìµÆ
                     202     ; sbit MainGreen=P2^1;//Ö÷¸ÉµÀÂÌµÆ
                     203     ; sbit MainYellow=P2^2;//Ö÷¸ÉµÀ»ÆµÆ
                     204     ; 
                     205     ; sbit SecondaryRed=P2^3;//´Î¸ÉµÀºìµÆ
                     206     ; sbit SecondaryGreen=P2^4;//´Î¸ÉµÀÂÌµÆ
                     207     ; sbit SecondaryYellow=P2^5;//´Î¸ÉµÀ»ÆµÆ
                     208     ; 
                     209     ; sbit TurnYellow1=P1^4;//Ö÷×ªÏòµÆ»ÆµÆ
                     210     ; sbit TurnYellow2=P1^7;//´Î×ªÏòµÆ»ÆµÆ
                     211     ; 
                     212     ; void SystemInit();//ºìÂÌµÆÒ¹¼äÏµÍ³Ä£Ê½
                     213     ; void delay(int z); //ÑÓÊ±º¯Ê
                     214     ; void TimeInit();//¶¨Ê±Æ÷³õÊ¼»¯
                     215     ; void NixieTubeDisplay();//ËùÓÐÊÂë¹ÜÏÔÊ¾
                     216     ; void LEDfunction();//Ö÷´Î¸ÉµÀºìÂÌµÆÏÔÊ¾
                     217     ; void YellowLedTwinkle(uint num);//3s»ÆµÆÉÁË¸
                     218     ; 
                     219     ; int main(void)
                     220     
----                 221             RSEG  ?PR?main?TEST
0000                 222     main:
                     223             USING   0
                     224                             ; SOURCE LINE # 37
                     225     ; {
                     226                             ; SOURCE LINE # 38
                     227     ;       
                     228     ;       TimeInit();
                     229                             ; SOURCE LINE # 40
0000 120000   F      230             LCALL   TimeInit
0003                 231     ?C0001:
                     232     ;       
                     233     ;       while(1)
                     234                             ; SOURCE LINE # 42
                     235     ;       {       
                     236                             ; SOURCE LINE # 43
                     237     ;                SystemInit();//ºìÂÌµÆÒ¹¼äÏµÍ³Ä£Ê½
                     238                             ; SOURCE LINE # 44
0003 120000   F      239             LCALL   SystemInit
                     240     ;               //NixieTubeDisplay();
                     241     ;               //LEDfunction();//Ö÷´Î¸ÉµÀºìÂÌµÆÏÔÊ¾
                     242     ;                       
                     243     ;       }                 
                     244                             ; SOURCE LINE # 48
0006 80FB            245             SJMP    ?C0001
                     246     ; END OF main
                     247     
                     248     ; }
                     249     ; 
                     250     ; void SystemInit()//ºìÂÌµÆÏµÍ³Ò¹¼äÄ£Ê½(ËùÓÐ»ÆµÆÉÁË¸)
                     251     
----                 252             RSEG  ?PR?SystemInit?TEST
0000                 253     SystemInit:
                     254             USING   0
                     255                             ; SOURCE LINE # 51
                     256     ; {
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE     5

                     257                             ; SOURCE LINE # 52
                     258     ;       MainYellow=SecondaryYellow=TurnYellow1=TurnYellow2=1;
                     259                             ; SOURCE LINE # 53
0000 D297            260             SETB    TurnYellow2
0002 D294            261             SETB    TurnYellow1
0004 D2A5            262             SETB    SecondaryYellow
0006 D2A2            263             SETB    MainYellow
                     264     ;       delay(500);
                     265                             ; SOURCE LINE # 54
0008 7FF4            266             MOV     R7,#0F4H
000A 7E01            267             MOV     R6,#01H
000C 120000   F      268             LCALL   _delay
                     269     ;       MainYellow=SecondaryYellow=TurnYellow1=TurnYellow2=0;
                     270                             ; SOURCE LINE # 55
000F C297            271             CLR     TurnYellow2
0011 C294            272             CLR     TurnYellow1
0013 C2A5            273             CLR     SecondaryYellow
0015 C2A2            274             CLR     MainYellow
                     275     ;       delay(500);
                     276                             ; SOURCE LINE # 56
0017 7FF4            277             MOV     R7,#0F4H
0019 7E01            278             MOV     R6,#01H
001B 020000   F      279             LJMP    _delay
                     280     ; END OF SystemInit
                     281     
                     282     ; }
                     283     ; 
                     284     ; void TimeInit()
                     285     
----                 286             RSEG  ?PR?TimeInit?TEST
0000                 287     TimeInit:
                     288                             ; SOURCE LINE # 59
                     289     ; {
                     290                             ; SOURCE LINE # 60
                     291     ;       TMOD=0x01;
                     292                             ; SOURCE LINE # 61
0000 758901          293             MOV     TMOD,#01H
                     294     ;       TH0=(65535-45872)/256;
                     295                             ; SOURCE LINE # 62
0003 758C4C          296             MOV     TH0,#04CH
                     297     ;       TL0=(65535-45872)%256;
                     298                             ; SOURCE LINE # 63
0006 758ACF          299             MOV     TL0,#0CFH
                     300     ;       EA=1;//´ò¿ª×ÜÖÐ¶Ï
                     301                             ; SOURCE LINE # 64
0009 D2AF            302             SETB    EA
                     303     ;       ET0=1;//´ò¿ª¶¨Ê±Æ÷0ÖÐ¶Ï
                     304                             ; SOURCE LINE # 65
000B D2A9            305             SETB    ET0
                     306     ;     TR0=1;//Æô¶¯¶¨Ê±Æ÷0
                     307                             ; SOURCE LINE # 66
000D D28C            308             SETB    TR0
                     309     ; }
                     310                             ; SOURCE LINE # 67
000F 22              311             RET     
                     312     ; END OF TimeInit
                     313     
----                 314     CSEG    AT      0000BH
000B 020000   F      315             LJMP    Timer
                     316     
                     317     ; 
                     318     ; void Timer() interrupt 1
                     319     
----                 320             RSEG  ?PR?Timer?TEST
                     321             USING   0
0000                 322     Timer:
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE     6

0000 C0E0            323             PUSH    ACC
0002 C0D0            324             PUSH    PSW
                     325                             ; SOURCE LINE # 69
                     326     ; {
                     327     ;       TH0=(65535-45872)/256;
                     328                             ; SOURCE LINE # 71
0004 758C4C          329             MOV     TH0,#04CH
                     330     ;       TL0=(65535-45872)%256;
                     331                             ; SOURCE LINE # 72
0007 758ACF          332             MOV     TL0,#0CFH
                     333     ;       num1++;num2++;
                     334                             ; SOURCE LINE # 73
000A 0500     F      335             INC     num1
000C 0500     F      336             INC     num2
                     337     ;       if(num1==20)//1Ãëµ½ÁË
                     338                             ; SOURCE LINE # 74
000E E500     F      339             MOV     A,num1
0010 B41425          340             CJNE    A,#014H,?C0006
                     341     ;       {
                     342                             ; SOURCE LINE # 75
                     343     ;               num1=0;
                     344                             ; SOURCE LINE # 76
0013 750000   F      345             MOV     num1,#00H
                     346     ;               MainFigure--;
                     347                             ; SOURCE LINE # 77
0016 D5001F   F      348             DJNZ    MainFigure,?C0006
                     349     ;               if(MainFigure==0)
                     350                             ; SOURCE LINE # 78
                     351     ;               {
                     352                             ; SOURCE LINE # 79
                     353     ;                       flag1++;
                     354                             ; SOURCE LINE # 80
0019 0500     F      355             INC     flag1
                     356     ;                       switch(flag1)
                     357                             ; SOURCE LINE # 81
001B E500     F      358             MOV     A,flag1
001D 24FE            359             ADD     A,#0FEH
001F 600C            360             JZ      ?C0010
0021 14              361             DEC     A
0022 600E            362             JZ      ?C0011
0024 2402            363             ADD     A,#02H
0026 7010            364             JNZ     ?C0006
                     365     ;                       {
                     366                             ; SOURCE LINE # 82
                     367     ;                               case 1:MainFigure=3;break;//(±êÖ¾Î»1)3s»ÆµÆ
                     368                             ; SOURCE LINE # 83
0028                 369     ?C0009:
0028 750003   F      370             MOV     MainFigure,#03H
002B 800B            371             SJMP    ?C0006
                     372     ;                               case 2:MainFigure=30;break;//(±êÖ¾Î»2)30sÂÌµÆ
                     373                             ; SOURCE LINE # 84
002D                 374     ?C0010:
002D 75001E   F      375             MOV     MainFigure,#01EH
0030 8006            376             SJMP    ?C0006
                     377     ;                               case 3:MainFigure=45;flag1=0;break;//(±êÖ¾Î»3)45sºìµÆ£¬»Øµ½
                             ÆðÊ¼Î»
                     378                             ; SOURCE LINE # 85
0032                 379     ?C0011:
0032 75002D   F      380             MOV     MainFigure,#02DH
0035 750000   F      381             MOV     flag1,#00H
                     382     ;                       }
                     383                             ; SOURCE LINE # 86
                     384     ;               }
                     385                             ; SOURCE LINE # 87
                     386     ;                        
                     387     ;       }  
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE     7

                     388                             ; SOURCE LINE # 89
0038                 389     ?C0006:
                     390     ;       if(num2==20)
                     391                             ; SOURCE LINE # 90
0038 E500     F      392             MOV     A,num2
003A B41425          393             CJNE    A,#014H,?C0018
                     394     ;       {
                     395                             ; SOURCE LINE # 91
                     396     ;               num2=0;
                     397                             ; SOURCE LINE # 92
003D 750000   F      398             MOV     num2,#00H
                     399     ;               SecondaryFigure--;
                     400                             ; SOURCE LINE # 93
0040 D5001F   F      401             DJNZ    SecondaryFigure,?C0018
                     402     ;               if(SecondaryFigure==0)
                     403                             ; SOURCE LINE # 94
                     404     ;               {
                     405                             ; SOURCE LINE # 95
                     406     ;                       flag2++;
                     407                             ; SOURCE LINE # 96
0043 0500     F      408             INC     flag2
                     409     ;                       switch(flag2)
                     410                             ; SOURCE LINE # 97
0045 E500     F      411             MOV     A,flag2
0047 24FE            412             ADD     A,#0FEH
0049 600C            413             JZ      ?C0016
004B 14              414             DEC     A
004C 600E            415             JZ      ?C0017
004E 2402            416             ADD     A,#02H
0050 7010            417             JNZ     ?C0018
                     418     ;                       {
                     419                             ; SOURCE LINE # 98
                     420     ;                               case 1:SecondaryFigure=27;break;//(±êÖ¾Î»1)27sºìµÆ
                     421                             ; SOURCE LINE # 99
0052                 422     ?C0015:
0052 75001B   F      423             MOV     SecondaryFigure,#01BH
0055 800B            424             SJMP    ?C0018
                     425     ;                               case 2:SecondaryFigure=3;break;//(±êÖ¾Î»2)3s»ÆµÆ
                     426                             ; SOURCE LINE # 100
0057                 427     ?C0016:
0057 750003   F      428             MOV     SecondaryFigure,#03H
005A 8006            429             SJMP    ?C0018
                     430     ;                               case 3:SecondaryFigure=48;flag2=0;break;//(±êÖ¾Î»3)48sÂÌµÆ,
                             »Øµ½ÆðÊ¼Î»
                     431                             ; SOURCE LINE # 101
005C                 432     ?C0017:
005C 750030   F      433             MOV     SecondaryFigure,#030H
005F 750000   F      434             MOV     flag2,#00H
                     435     ;                       }                          
                     436                             ; SOURCE LINE # 102
                     437     ;               } 
                     438                             ; SOURCE LINE # 103
                     439     ;       
                     440     ;       }       
                     441                             ; SOURCE LINE # 105
                     442     ; 
                     443     ; }
                     444                             ; SOURCE LINE # 107
0062                 445     ?C0018:
0062 D0D0            446             POP     PSW
0064 D0E0            447             POP     ACC
0066 32              448             RETI    
                     449     ; END OF Timer
                     450     
                     451     ; 
                     452     ; void delay(int z)
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE     8

                     453     
----                 454             RSEG  ?PR?_delay?TEST
0000                 455     L?0044:
                     456             USING   0
0000 F583            457             MOV     DPH,A
0002 E4              458             CLR     A
0003 93              459             MOVC    A,@A+DPTR
0004 F580            460             MOV     P0,A
0006 C2A6            461             CLR     dula
0008 7580FF          462             MOV     P0,#0FFH
000B 7F03            463             MOV     R7,#03H
000D 7E00            464             MOV     R6,#00H
000F                 465     _delay:
                     466             USING   0
                     467                             ; SOURCE LINE # 109
                     468     ;---- Variable 'z?440' assigned to Register 'R6/R7' ----
                     469     ; {
                     470                             ; SOURCE LINE # 110
                     471     ;       int x,y;
                     472     ;       for(x=z;x>0;x--)
                     473                             ; SOURCE LINE # 112
                     474     ;---- Variable 'x?441' assigned to Register 'R6/R7' ----
000F                 475     ?C0019:
000F D3              476             SETB    C
0010 EF              477             MOV     A,R7
0011 9400            478             SUBB    A,#00H
0013 EE              479             MOV     A,R6
0014 6480            480             XRL     A,#080H
0016 9480            481             SUBB    A,#080H
0018 4014            482             JC      ?C0025
                     483     ;       for(y=110;y>0;y--);
                     484                             ; SOURCE LINE # 113
                     485     ;---- Variable 'y?442' assigned to Register 'R4/R5' ----
001A 7D6E            486             MOV     R5,#06EH
001C 7C00            487             MOV     R4,#00H
001E                 488     ?C0022:
001E ED              489             MOV     A,R5
001F 1D              490             DEC     R5
0020 7001            491             JNZ     ?C0042
0022 1C              492             DEC     R4
0023                 493     ?C0042:
0023 ED              494             MOV     A,R5
0024 4C              495             ORL     A,R4
0025 70F7            496             JNZ     ?C0022
0027                 497     ?C0021:
0027 EF              498             MOV     A,R7
0028 1F              499             DEC     R7
0029 70E4            500             JNZ     ?C0019
002B 1E              501             DEC     R6
002C                 502     ?C0043:
002C 80E1            503             SJMP    ?C0019
                     504     ; }
                     505                             ; SOURCE LINE # 114
002E                 506     ?C0025:
002E 22              507             RET     
                     508     ; END OF _delay
                     509     
                     510     ; 
                     511     ; void NixieTubeDisplay()//ËùÓÐÊÂë¹ÜÏÔÊ¾
                     512     
----                 513             RSEG  ?PR?NixieTubeDisplay?TEST
0000                 514     NixieTubeDisplay:
                     515             USING   0
                     516                             ; SOURCE LINE # 116
                     517     ; {
                     518                             ; SOURCE LINE # 117
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE     9

                     519     ;       int bai1,shi1;
                     520     ;       int bai2,shi2;
                     521     ;       bai1=MainFigure/10;
                     522                             ; SOURCE LINE # 120
0000 E500     F      523             MOV     A,MainFigure
0002 75F00A          524             MOV     B,#0AH
0005 84              525             DIV     AB
0006 FF              526             MOV     R7,A
0007 7E00            527             MOV     R6,#00H
                     528     ;---- Variable 'bai1?543' assigned to Register 'R6/R7' ----
                     529     ;       shi1=MainFigure%10;
                     530                             ; SOURCE LINE # 121
0009 E500     F      531             MOV     A,MainFigure
000B 75F00A          532             MOV     B,#0AH
000E 84              533             DIV     AB
000F ADF0            534             MOV     R5,B
0011 750000   F      535             MOV     shi1?544,#00H
0014 8D00     F      536             MOV     shi1?544+01H,R5
                     537     ;       bai2=SecondaryFigure/10;
                     538                             ; SOURCE LINE # 122
0016 E500     F      539             MOV     A,SecondaryFigure
0018 75F00A          540             MOV     B,#0AH
001B 84              541             DIV     AB
001C 750000   F      542             MOV     bai2?545,#00H
001F F500     F      543             MOV     bai2?545+01H,A
                     544     ;       shi2=SecondaryFigure%10;//·ÖÀëÊ×Ö
                     545                             ; SOURCE LINE # 123
0021 E500     F      546             MOV     A,SecondaryFigure
0023 75F00A          547             MOV     B,#0AH
0026 84              548             DIV     AB
                     549     ;---- Variable 'shi2?546' assigned to Register 'R2/R3' ----
0027 ABF0            550             MOV     R3,B
0029 7A00            551             MOV     R2,#00H
                     552     ; 
                     553     ;       wela=1;
                     554                             ; SOURCE LINE # 125
002B D2A7            555             SETB    wela
                     556     ;       P0=0xBE;//1011 1110
                     557                             ; SOURCE LINE # 126
002D 7580BE          558             MOV     P0,#0BEH
                     559     ;       wela=0;
                     560                             ; SOURCE LINE # 127
0030 C2A7            561             CLR     wela
                     562     ;       dula=1;
                     563                             ; SOURCE LINE # 128
0032 D2A6            564             SETB    dula
                     565     ;       P0=table1[bai1];
                     566                             ; SOURCE LINE # 129
0034 7400     F      567             MOV     A,#LOW (table1)
0036 2F              568             ADD     A,R7
0037 F582            569             MOV     DPL,A
0039 EE              570             MOV     A,R6
003A 3400     F      571             ADDC    A,#HIGH (table1)
003C F583            572             MOV     DPH,A
003E E4              573             CLR     A
003F 93              574             MOVC    A,@A+DPTR
0040 F580            575             MOV     P0,A
                     576     ;       dula=0;
                     577                             ; SOURCE LINE # 130
0042 C2A6            578             CLR     dula
                     579     ;       P0=0xff;
                     580                             ; SOURCE LINE # 131
0044 7580FF          581             MOV     P0,#0FFH
                     582     ;       delay(3);
                     583                             ; SOURCE LINE # 132
0047 7F03            584             MOV     R7,#03H
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE    10

0049 120000   F      585             LCALL   _delay
                     586     ;       wela=1;
                     587                             ; SOURCE LINE # 133
004C D2A7            588             SETB    wela
                     589     ;       P0=0x7D;//0111 1101
                     590                             ; SOURCE LINE # 134
004E 75807D          591             MOV     P0,#07DH
                     592     ;       wela=0;
                     593                             ; SOURCE LINE # 135
0051 C2A7            594             CLR     wela
                     595     ;       dula=1;
                     596                             ; SOURCE LINE # 136
0053 D2A6            597             SETB    dula
                     598     ;       P0=table1[shi1];         
                     599                             ; SOURCE LINE # 137
0055 7400     F      600             MOV     A,#LOW (table1)
0057 2500     F      601             ADD     A,shi1?544+01H
0059 F582            602             MOV     DPL,A
005B 7400     F      603             MOV     A,#HIGH (table1)
005D 3500     F      604             ADDC    A,shi1?544
                     605     ;       dula=0;
                     606                             ; SOURCE LINE # 138
                     607     ;       P0=0xff;
                     608                             ; SOURCE LINE # 139
                     609     ;       delay(3);//Ö÷¸ÉµÀÊÂë¹Ü    
                     610                             ; SOURCE LINE # 140
005F 120000   F      611             LCALL   L?0044
                     612     ; 
                     613     ;       wela=1;
                     614                             ; SOURCE LINE # 142
0062 D2A7            615             SETB    wela
                     616     ;       P0=0xEB;//1110 1011
                     617                             ; SOURCE LINE # 143
0064 7580EB          618             MOV     P0,#0EBH
                     619     ;       wela=0;
                     620                             ; SOURCE LINE # 144
0067 C2A7            621             CLR     wela
                     622     ;       dula=1;
                     623                             ; SOURCE LINE # 145
0069 D2A6            624             SETB    dula
                     625     ;       P0=table1[bai2];
                     626                             ; SOURCE LINE # 146
006B 7400     F      627             MOV     A,#LOW (table1)
006D 2500     F      628             ADD     A,bai2?545+01H
006F F582            629             MOV     DPL,A
0071 7400     F      630             MOV     A,#HIGH (table1)
0073 3500     F      631             ADDC    A,bai2?545
                     632     ;       dula=0;
                     633                             ; SOURCE LINE # 147
                     634     ;       P0=0xff;
                     635                             ; SOURCE LINE # 148
                     636     ;       delay(3); 
                     637                             ; SOURCE LINE # 149
0075 120000   F      638             LCALL   L?0044
                     639     ; 
                     640     ; 
                     641     ;       wela=1;
                     642                             ; SOURCE LINE # 152
0078 D2A7            643             SETB    wela
                     644     ;       P0=0xD7;//1101 0111
                     645                             ; SOURCE LINE # 153
007A 7580D7          646             MOV     P0,#0D7H
                     647     ;       wela=0;
                     648                             ; SOURCE LINE # 154
007D C2A7            649             CLR     wela
                     650     ;       dula=1;
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE    11

                     651                             ; SOURCE LINE # 155
007F D2A6            652             SETB    dula
                     653     ;       P0=table1[shi2];         
                     654                             ; SOURCE LINE # 156
0081 7E00            655             MOV     R6,#00H
0083 AF03            656             MOV     R7,AR3
0085 7400     F      657             MOV     A,#LOW (table1)
0087 2F              658             ADD     A,R7
0088 F582            659             MOV     DPL,A
008A EE              660             MOV     A,R6
008B 3400     F      661             ADDC    A,#HIGH (table1)
008D F583            662             MOV     DPH,A
008F E4              663             CLR     A
0090 93              664             MOVC    A,@A+DPTR
0091 F580            665             MOV     P0,A
                     666     ;       dula=0;
                     667                             ; SOURCE LINE # 157
0093 C2A6            668             CLR     dula
                     669     ;       P0=0xff;
                     670                             ; SOURCE LINE # 158
0095 7580FF          671             MOV     P0,#0FFH
                     672     ;       delay(3);//´Î¸ÉµÀ 
                     673                             ; SOURCE LINE # 159
0098 7F03            674             MOV     R7,#03H
009A 020000   F      675             LJMP    _delay
                     676     ; END OF NixieTubeDisplay
                     677     
                     678     ; }
                     679     ; 
                     680     ; void LEDfunction()//Ö÷´Î¸ÉµÀºìÂÌµÆÏÔÊ¾
                     681     
----                 682             RSEG  ?PR?LEDfunction?TEST
0000                 683     LEDfunction:
                     684             USING   0
                     685                             ; SOURCE LINE # 162
                     686     ; {
                     687                             ; SOURCE LINE # 163
                     688     ;       if((flag1==0||flag1==3)&&(MainFigure>=1&&MainFigure<=45))
                     689                             ; SOURCE LINE # 164
0000 E500     F      690             MOV     A,flag1
0002 6003            691             JZ      ?C0028
0004 B40314          692             CJNE    A,#03H,?C0027
0007                 693     ?C0028:
0007 E500     F      694             MOV     A,MainFigure
0009 C3              695             CLR     C
000A 9401            696             SUBB    A,#01H
000C 400D            697             JC      ?C0027
000E E500     F      698             MOV     A,MainFigure
0010 D3              699             SETB    C
0011 942D            700             SUBB    A,#02DH
0013 5006            701             JNC     ?C0027
                     702     ;       {MainRed=0;MainYellow=1;MainGreen=1;}//Ö÷¸ÉµÀºìµÆ
                     703                             ; SOURCE LINE # 165
0015 C2A0            704             CLR     MainRed
0017 D2A2            705             SETB    MainYellow
0019 D2A1            706             SETB    MainGreen
001B                 707     ?C0027:
                     708     ;       if((flag1==1)&&(MainFigure>=1&&MainFigure<=3))
                     709                             ; SOURCE LINE # 166
001B E500     F      710             MOV     A,flag1
001D B4011B          711             CJNE    A,#01H,?C0029
0020 E500     F      712             MOV     A,MainFigure
0022 C3              713             CLR     C
0023 9401            714             SUBB    A,#01H
0025 4014            715             JC      ?C0029
0027 E500     F      716             MOV     A,MainFigure
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE    12

0029 D3              717             SETB    C
002A 9403            718             SUBB    A,#03H
002C 500D            719             JNC     ?C0029
                     720     ;       {MainRed=1;MainYellow=0;YellowLedTwinkle(1);MainGreen=1;}//Ö÷¸ÉµÀ»ÆµÆ
                     721                             ; SOURCE LINE # 167
002E D2A0            722             SETB    MainRed
0030 C2A2            723             CLR     MainYellow
0032 7F01            724             MOV     R7,#01H
0034 7E00            725             MOV     R6,#00H
0036 120000   F      726             LCALL   _YellowLedTwinkle
0039 D2A1            727             SETB    MainGreen
003B                 728     ?C0029:
                     729     ;       if((flag1==2)&&(MainFigure>=1&&MainFigure<=30))
                     730                             ; SOURCE LINE # 168
003B E500     F      731             MOV     A,flag1
003D B40214          732             CJNE    A,#02H,?C0030
0040 E500     F      733             MOV     A,MainFigure
0042 C3              734             CLR     C
0043 9401            735             SUBB    A,#01H
0045 400D            736             JC      ?C0030
0047 E500     F      737             MOV     A,MainFigure
0049 D3              738             SETB    C
004A 941E            739             SUBB    A,#01EH
004C 5006            740             JNC     ?C0030
                     741     ;       {MainRed=1;MainYellow=1;MainGreen=0;}//Ö÷¸ÉµÀÂÌµÆ        
                     742                             ; SOURCE LINE # 169
004E D2A0            743             SETB    MainRed
0050 D2A2            744             SETB    MainYellow
0052 C2A1            745             CLR     MainGreen
0054                 746     ?C0030:
                     747     ; 
                     748     ;       if((flag2==0||flag2==3)&&(SecondaryFigure>=1&&SecondaryFigure<=48))
                     749                             ; SOURCE LINE # 171
0054 E500     F      750             MOV     A,flag2
0056 6003            751             JZ      ?C0032
0058 B40314          752             CJNE    A,#03H,?C0031
005B                 753     ?C0032:
005B E500     F      754             MOV     A,SecondaryFigure
005D C3              755             CLR     C
005E 9401            756             SUBB    A,#01H
0060 400D            757             JC      ?C0031
0062 E500     F      758             MOV     A,SecondaryFigure
0064 D3              759             SETB    C
0065 9430            760             SUBB    A,#030H
0067 5006            761             JNC     ?C0031
                     762     ;       {SecondaryRed=1;SecondaryGreen=0;SecondaryYellow=1;}//´Î¸ÉµÀÂÌµÆ
                     763                             ; SOURCE LINE # 172
0069 D2A3            764             SETB    SecondaryRed
006B C2A4            765             CLR     SecondaryGreen
006D D2A5            766             SETB    SecondaryYellow
006F                 767     ?C0031:
                     768     ;       if((flag2==1)&&(SecondaryFigure>=1&&SecondaryFigure<=27))
                     769                             ; SOURCE LINE # 173
006F E500     F      770             MOV     A,flag2
0071 B40114          771             CJNE    A,#01H,?C0033
0074 E500     F      772             MOV     A,SecondaryFigure
0076 C3              773             CLR     C
0077 9401            774             SUBB    A,#01H
0079 400D            775             JC      ?C0033
007B E500     F      776             MOV     A,SecondaryFigure
007D D3              777             SETB    C
007E 941B            778             SUBB    A,#01BH
0080 5006            779             JNC     ?C0033
                     780     ;       {SecondaryRed=0;SecondaryGreen=1;SecondaryYellow=1;}//´Î¸ÉµÀºìµÆµÆ
                     781                             ; SOURCE LINE # 174
0082 C2A3            782             CLR     SecondaryRed
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE    13

0084 D2A4            783             SETB    SecondaryGreen
0086 D2A5            784             SETB    SecondaryYellow
0088                 785     ?C0033:
                     786     ;       if((flag2==2)&&(SecondaryFigure>=1&&SecondaryFigure<=3))
                     787                             ; SOURCE LINE # 175
0088 E500     F      788             MOV     A,flag2
008A B40214          789             CJNE    A,#02H,?C0035
008D E500     F      790             MOV     A,SecondaryFigure
008F C3              791             CLR     C
0090 9401            792             SUBB    A,#01H
0092 400D            793             JC      ?C0035
0094 E500     F      794             MOV     A,SecondaryFigure
0096 D3              795             SETB    C
0097 9403            796             SUBB    A,#03H
0099 5006            797             JNC     ?C0035
                     798     ;       {SecondaryRed=1;SecondaryYellow=0;SecondaryGreen=1;}//´Î¸ÉµÀ»ÆµÆ
                     799                             ; SOURCE LINE # 176
009B D2A3            800             SETB    SecondaryRed
009D C2A5            801             CLR     SecondaryYellow
009F D2A4            802             SETB    SecondaryGreen
                     803     ; }
                     804                             ; SOURCE LINE # 177
00A1                 805     ?C0035:
00A1 22              806             RET     
                     807     ; END OF LEDfunction
                     808     
                     809     ; 
                     810     ; void YellowLedTwinkle(uint num)//3s»ÆµÆÉÁË¸
                     811     
----                 812             RSEG  ?PR?_YellowLedTwinkle?TEST
0000                 813     _YellowLedTwinkle:
                     814             USING   0
                     815                             ; SOURCE LINE # 179
                     816     ;---- Variable 'num?747' assigned to Register 'R6/R7' ----
                     817     ; {
                     818                             ; SOURCE LINE # 180
                     819     ; 
                     820     ;       switch(num)
                     821                             ; SOURCE LINE # 182
0000 EE              822             MOV     A,R6
0001 701E            823             JNZ     ?C0041
0003 EF              824             MOV     A,R7
0004 24FE            825             ADD     A,#0FEH
0006 600D            826             JZ      ?C0038
0008 04              827             INC     A
0009 7016            828             JNZ     ?C0041
                     829     ;       {
                     830                             ; SOURCE LINE # 183
                     831     ;               case 1:
                     832                             ; SOURCE LINE # 184
000B                 833     ?C0037:
                     834     ;               delay(41);//Í¬²½Î¢µ÷
                     835                             ; SOURCE LINE # 185
000B 7F29            836             MOV     R7,#029H
000D 7E00            837             MOV     R6,#00H
000F 120000   F      838             LCALL   _delay
                     839     ;               _nop_;
                     840                             ; SOURCE LINE # 186
                     841     ;               MainYellow=~MainYellow;//Ö÷¸ÉµÀ»ÆµÆ
                     842                             ; SOURCE LINE # 187
0012 B2A2            843             CPL     MainYellow
                     844     ;               break;
                     845                             ; SOURCE LINE # 188
0014 22              846             RET     
                     847     ; 
                     848     ;               case 2:
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE    14

                     849                             ; SOURCE LINE # 190
0015                 850     ?C0038:
                     851     ;               delay(41);//Í¬²½Î¢µ÷
                     852                             ; SOURCE LINE # 191
0015 7F29            853             MOV     R7,#029H
0017 7E00            854             MOV     R6,#00H
0019 120000   F      855             LCALL   _delay
                     856     ;               _nop();
                     857                             ; SOURCE LINE # 192
001C 120000   F      858             LCALL   _nop
                     859     ;               SecondaryYellow=~SecondaryYellow;//´Î¸ÉµÀ»ÆµÆ
                     860                             ; SOURCE LINE # 193
001F B2A5            861             CPL     SecondaryYellow
                     862     ;               break;
                     863                             ; SOURCE LINE # 194
                     864     ; 
                     865     ; 
                     866     ;               case 3:
                     867                             ; SOURCE LINE # 197
                     868     ; 
                     869     ; 
                     870     ;               break;
                     871                             ; SOURCE LINE # 200
                     872     ; 
                     873     ;               case 4:
                     874                             ; SOURCE LINE # 202
                     875     ;               
                     876     ;               
                     877     ;               break; 
                     878                             ; SOURCE LINE # 205
                     879     ;       
                     880     ;       
                     881     ;       }
                     882                             ; SOURCE LINE # 208
                     883     ; }
                     884                             ; SOURCE LINE # 209
0021                 885     ?C0041:
0021 22              886             RET     
                     887     ; END OF _YellowLedTwinkle
                     888     
                     889             END
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE    15

SYMBOL TABLE LISTING
------ ----- -------


N A M E                     T Y P E  V A L U E   ATTRIBUTES

?C0001 . . . . . . . . . .  C ADDR   0003H   R   SEG=?PR?MAIN?TEST
?C0006 . . . . . . . . . .  C ADDR   0038H   R   SEG=?PR?TIMER?TEST
?C0009 . . . . . . . . . .  C ADDR   0028H   R   SEG=?PR?TIMER?TEST
?C0010 . . . . . . . . . .  C ADDR   002DH   R   SEG=?PR?TIMER?TEST
?C0011 . . . . . . . . . .  C ADDR   0032H   R   SEG=?PR?TIMER?TEST
?C0015 . . . . . . . . . .  C ADDR   0052H   R   SEG=?PR?TIMER?TEST
?C0016 . . . . . . . . . .  C ADDR   0057H   R   SEG=?PR?TIMER?TEST
?C0017 . . . . . . . . . .  C ADDR   005CH   R   SEG=?PR?TIMER?TEST
?C0018 . . . . . . . . . .  C ADDR   0062H   R   SEG=?PR?TIMER?TEST
?C0019 . . . . . . . . . .  C ADDR   000FH   R   SEG=?PR?_DELAY?TEST
?C0021 . . . . . . . . . .  C ADDR   0027H   R   SEG=?PR?_DELAY?TEST
?C0022 . . . . . . . . . .  C ADDR   001EH   R   SEG=?PR?_DELAY?TEST
?C0025 . . . . . . . . . .  C ADDR   002EH   R   SEG=?PR?_DELAY?TEST
?C0027 . . . . . . . . . .  C ADDR   001BH   R   SEG=?PR?LEDFUNCTION?TEST
?C0028 . . . . . . . . . .  C ADDR   0007H   R   SEG=?PR?LEDFUNCTION?TEST
?C0029 . . . . . . . . . .  C ADDR   003BH   R   SEG=?PR?LEDFUNCTION?TEST
?C0030 . . . . . . . . . .  C ADDR   0054H   R   SEG=?PR?LEDFUNCTION?TEST
?C0031 . . . . . . . . . .  C ADDR   006FH   R   SEG=?PR?LEDFUNCTION?TEST
?C0032 . . . . . . . . . .  C ADDR   005BH   R   SEG=?PR?LEDFUNCTION?TEST
?C0033 . . . . . . . . . .  C ADDR   0088H   R   SEG=?PR?LEDFUNCTION?TEST
?C0035 . . . . . . . . . .  C ADDR   00A1H   R   SEG=?PR?LEDFUNCTION?TEST
?C0037 . . . . . . . . . .  C ADDR   000BH   R   SEG=?PR?_YELLOWLEDTWINKLE?TEST
?C0038 . . . . . . . . . .  C ADDR   0015H   R   SEG=?PR?_YELLOWLEDTWINKLE?TEST
?C0041 . . . . . . . . . .  C ADDR   0021H   R   SEG=?PR?_YELLOWLEDTWINKLE?TEST
?C0042 . . . . . . . . . .  C ADDR   0023H   R   SEG=?PR?_DELAY?TEST
?C0043 . . . . . . . . . .  C ADDR   002CH   R   SEG=?PR?_DELAY?TEST
?CO?TEST . . . . . . . . .  C SEG    000BH       REL=UNIT
?C_INITSEG . . . . . . . .  C SEG    0012H       REL=UNIT
?C_STARTUP . . . . . . . .  C ADDR   -----       EXT
?DT?NIXIETUBEDISPLAY?TEST.  D SEG    0004H       REL=UNIT
?DT?TEST . . . . . . . . .  D SEG    0006H       REL=UNIT
?NIXIETUBEDISPLAY?BYTE . .  D ADDR   0000H   R   SEG=?DT?NIXIETUBEDISPLAY?TEST
?PR?LEDFUNCTION?TEST . . .  C SEG    00A2H       REL=UNIT
?PR?MAIN?TEST. . . . . . .  C SEG    0008H       REL=UNIT
?PR?NIXIETUBEDISPLAY?TEST.  C SEG    009DH       REL=UNIT
?PR?SYSTEMINIT?TEST. . . .  C SEG    001EH       REL=UNIT
?PR?TIMEINIT?TEST. . . . .  C SEG    0010H       REL=UNIT
?PR?TIMER?TEST . . . . . .  C SEG    0067H       REL=UNIT
?PR?_DELAY?TEST. . . . . .  C SEG    002FH       REL=UNIT
?PR?_YELLOWLEDTWINKLE?TEST  C SEG    0022H       REL=UNIT
AC . . . . . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . . . . . .  D ADDR   00E0H   A   
AR3. . . . . . . . . . . .  D ADDR   0003H   A   
B. . . . . . . . . . . . .  D ADDR   00F0H   A   
BAI2?545 . . . . . . . . .  D ADDR   0002H   R   SEG=?DT?NIXIETUBEDISPLAY?TEST
CP_RL2 . . . . . . . . . .  B ADDR   00C8H.0 A   
CY . . . . . . . . . . . .  B ADDR   00D0H.7 A   
C_T2 . . . . . . . . . . .  B ADDR   00C8H.1 A   
DPH. . . . . . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . . . . . .  D ADDR   0082H   A   
DULA . . . . . . . . . . .  B ADDR   00A0H.6 A   
EA . . . . . . . . . . . .  B ADDR   00A8H.7 A   
ES . . . . . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . . . . . .  B ADDR   00C8H.3 A   
EXF2 . . . . . . . . . . .  B ADDR   00C8H.6 A   
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE    16

F0 . . . . . . . . . . . .  B ADDR   00D0H.5 A   
FLAG1. . . . . . . . . . .  D ADDR   0003H   R   SEG=?DT?TEST
FLAG2. . . . . . . . . . .  D ADDR   0004H   R   SEG=?DT?TEST
IE . . . . . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . . . . . .  B ADDR   0088H.3 A   
INT0 . . . . . . . . . . .  B ADDR   00B0H.2 A   
INT1 . . . . . . . . . . .  B ADDR   00B0H.3 A   
IP . . . . . . . . . . . .  D ADDR   00B8H   A   
IT0. . . . . . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . . . . . .  B ADDR   0088H.2 A   
L?0044 . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?_DELAY?TEST
LEDFUNCTION. . . . . . . .  C ADDR   0000H   R   SEG=?PR?LEDFUNCTION?TEST
MAIN . . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?MAIN?TEST
MAINFIGURE . . . . . . . .  D ADDR   0005H   R   SEG=?DT?TEST
MAINGREEN. . . . . . . . .  B ADDR   00A0H.1 A   
MAINRED. . . . . . . . . .  B ADDR   00A0H.0 A   
MAINYELLOW . . . . . . . .  B ADDR   00A0H.2 A   
NIXIETUBEDISPLAY . . . . .  C ADDR   0000H   R   SEG=?PR?NIXIETUBEDISPLAY?TEST
NUM1 . . . . . . . . . . .  D ADDR   0000H   R   SEG=?DT?TEST
NUM2 . . . . . . . . . . .  D ADDR   0001H   R   SEG=?DT?TEST
OV . . . . . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . . . . . .  D ADDR   0080H   A   
P1 . . . . . . . . . . . .  D ADDR   0090H   A   
P2 . . . . . . . . . . . .  D ADDR   00A0H   A   
P3 . . . . . . . . . . . .  D ADDR   00B0H   A   
PCON . . . . . . . . . . .  D ADDR   0087H   A   
PS . . . . . . . . . . . .  B ADDR   00B8H.4 A   
PSW. . . . . . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . . . . . .  B ADDR   00B8H.1 A   
PT1. . . . . . . . . . . .  B ADDR   00B8H.3 A   
PT2. . . . . . . . . . . .  B ADDR   00B8H.5 A   
PX0. . . . . . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . . . . . .  B ADDR   00B8H.2 A   
RB8. . . . . . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . . . . . .  D ADDR   00CBH   A   
RCAP2L . . . . . . . . . .  D ADDR   00CAH   A   
RCLK . . . . . . . . . . .  B ADDR   00C8H.5 A   
RD . . . . . . . . . . . .  B ADDR   00B0H.7 A   
REN. . . . . . . . . . . .  B ADDR   0098H.4 A   
RI . . . . . . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . . . . . .  B ADDR   00D0H.4 A   
RXD. . . . . . . . . . . .  B ADDR   00B0H.0 A   
SBUF . . . . . . . . . . .  D ADDR   0099H   A   
SCON . . . . . . . . . . .  D ADDR   0098H   A   
SECONDARYFIGURE. . . . . .  D ADDR   0002H   R   SEG=?DT?TEST
SECONDARYGREEN . . . . . .  B ADDR   00A0H.4 A   
SECONDARYRED . . . . . . .  B ADDR   00A0H.3 A   
SECONDARYYELLOW. . . . . .  B ADDR   00A0H.5 A   
SHI1?544 . . . . . . . . .  D ADDR   0000H   R   SEG=?DT?NIXIETUBEDISPLAY?TEST
SM0. . . . . . . . . . . .  B ADDR   0098H.7 A   
SM1. . . . . . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . . . . . .  B ADDR   0098H.5 A   
SP . . . . . . . . . . . .  D ADDR   0081H   A   
SYSTEMINIT . . . . . . . .  C ADDR   0000H   R   SEG=?PR?SYSTEMINIT?TEST
T0 . . . . . . . . . . . .  B ADDR   00B0H.4 A   
T1 . . . . . . . . . . . .  B ADDR   00B0H.5 A   
T2 . . . . . . . . . . . .  B ADDR   0090H.0 A   
T2CON. . . . . . . . . . .  D ADDR   00C8H   A   
T2EX . . . . . . . . . . .  B ADDR   0090H.1 A   
TABLE1 . . . . . . . . . .  C ADDR   0000H   R   SEG=?CO?TEST
TB8. . . . . . . . . . . .  B ADDR   0098H.3 A   
TCLK . . . . . . . . . . .  B ADDR   00C8H.4 A   
TCON . . . . . . . . . . .  D ADDR   0088H   A   
A51 MACRO ASSEMBLER  TEST                                                                 05/30/2017 14:54:57 PAGE    17

TEST . . . . . . . . . . .  N NUMB   -----       
TF0. . . . . . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . . . . . .  D ADDR   00CDH   A   
TI . . . . . . . . . . . .  B ADDR   0098H.1 A   
TIMEINIT . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?TIMEINIT?TEST
TIMER. . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?TIMER?TEST
TL0. . . . . . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . . . . . .  D ADDR   00CCH   A   
TMOD . . . . . . . . . . .  D ADDR   0089H   A   
TR0. . . . . . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . . . . . .  B ADDR   00C8H.2 A   
TURNYELLOW1. . . . . . . .  B ADDR   0090H.4 A   
TURNYELLOW2. . . . . . . .  B ADDR   0090H.7 A   
TXD. . . . . . . . . . . .  B ADDR   00B0H.1 A   
WELA . . . . . . . . . . .  B ADDR   00A0H.7 A   
WR . . . . . . . . . . . .  B ADDR   00B0H.6 A   
_DELAY . . . . . . . . . .  C ADDR   000FH   R   SEG=?PR?_DELAY?TEST
_NOP . . . . . . . . . . .  C ADDR   -----       EXT
_YELLOWLEDTWINKLE. . . . .  C ADDR   0000H   R   SEG=?PR?_YELLOWLEDTWINKLE?TEST


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
