#-- Sintesis
# yosys -p 'synth_ice40 -top main -json main.json' echo.v i2s_rx.v i2s_tx.v main.v memory.v
yosys -p 'synth_ice40 -top main -json main.json' main.v i2s_rx.v i2s_tx.v echo.v memory.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2018  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+     310 (git sha1 32bd0f22, clang 9.1.0 -fPIC -Os)


-- Parsing `main.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `main.v' to AST representation.
Generating RTLIL representation for module `\main'.
Successfully finished Verilog frontend.

-- Parsing `i2s_rx.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `i2s_rx.v' to AST representation.
Generating RTLIL representation for module `\i2s_rx'.
Successfully finished Verilog frontend.

-- Parsing `i2s_tx.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend.
Parsing Verilog input from `i2s_tx.v' to AST representation.
Generating RTLIL representation for module `\i2s_tx'.
Successfully finished Verilog frontend.

-- Parsing `echo.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend.
Parsing Verilog input from `echo.v' to AST representation.
Generating RTLIL representation for module `\echo'.
Successfully finished Verilog frontend.

-- Parsing `memory.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend.
Parsing Verilog input from `memory.v' to AST representation.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top main -json main.json' --

6. Executing SYNTH_ICE40 pass.

6.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

6.2. Executing HIERARCHY pass (managing design hierarchy).

6.2.1. Analyzing design hierarchy..
Top module:  \main
Used module:     \i2s_tx
Used module:     \echo
Used module:     \i2s_rx

6.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\i2s_tx'.
Parameter \BITSIZE = 16
Generating RTLIL representation for module `$paramod\i2s_tx\BITSIZE=16'.

6.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\echo'.
Parameter \BITSIZE = 16
Generating RTLIL representation for module `$paramod\echo\BITSIZE=16'.

6.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\i2s_rx'.
Parameter \BITSIZE = 16
Generating RTLIL representation for module `$paramod\i2s_rx\BITSIZE=16'.

6.2.5. Analyzing design hierarchy..
Top module:  \main
Used module:     $paramod\i2s_tx\BITSIZE=16
Used module:     $paramod\echo\BITSIZE=16
Used module:     $paramod\i2s_rx\BITSIZE=16

6.2.6. Analyzing design hierarchy..
Top module:  \main
Used module:     $paramod\i2s_tx\BITSIZE=16
Used module:     $paramod\echo\BITSIZE=16
Used module:     $paramod\i2s_rx\BITSIZE=16
Removing unused module `\memory'.
Removing unused module `\echo'.
Removing unused module `\i2s_tx'.
Removing unused module `\i2s_rx'.
Removed 4 unused modules.

6.3. Executing PROC pass (convert processes to netlists).

6.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

6.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod\echo\BITSIZE=16.$proc$echo.v:22$76'.
  Set init value: \counter = 6'000000
Found init rule in `$paramod\echo\BITSIZE=16.$proc$echo.v:20$75'.
  Set init value: \wr_ptr = 16'0000000000001010
Found init rule in `$paramod\echo\BITSIZE=16.$proc$echo.v:19$74'.
  Set init value: \rd_ptr = 16'0000000000000000

6.3.4. Executing PROC_ARST pass (detect async resets in processes).

6.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:31$81'.
     1/2: $0\right_chan[15:0]
     2/2: $0\left_chan[15:0]
Creating decoders for process `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:24$80'.
     1/2: $0\right[15:0]
     2/2: $0\left[15:0]
Creating decoders for process `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:20$79'.
     1/1: $0\lrclk_r[0:0]
Creating decoders for process `$paramod\echo\BITSIZE=16.$proc$echo.v:22$76'.
     1/1: $1\counter[5:0]
Creating decoders for process `$paramod\echo\BITSIZE=16.$proc$echo.v:20$75'.
     1/1: $1\wr_ptr[15:0]
Creating decoders for process `$paramod\echo\BITSIZE=16.$proc$echo.v:19$74'.
     1/1: $1\rd_ptr[15:0]
Creating decoders for process `$paramod\echo\BITSIZE=16.$proc$echo.v:70$64'.
     1/7: $0\counter[5:0]
     2/7: $0\wr_ptr[15:0]
     3/7: $0\rd_ptr[15:0]
     4/7: $0\datain[15:0]
     5/7: $0\memaddr[15:0]
     6/7: $0\wren[0:0]
     7/7: $0\right_out[15:0]
Creating decoders for process `$paramod\echo\BITSIZE=16.$proc$echo.v:66$63'.
     1/1: $0\left_out[15:0]
Creating decoders for process `$paramod\i2s_tx\BITSIZE=16.$proc$i2s_tx.v:34$52'.
     1/1: $0\sdata[0:0]
Creating decoders for process `$paramod\i2s_tx\BITSIZE=16.$proc$i2s_tx.v:29$50'.
     1/2: $0\bit_cnt[5:0]
     2/2: $0\lrclk_r[0:0]
Creating decoders for process `$paramod\i2s_tx\BITSIZE=16.$proc$i2s_tx.v:23$49'.
     1/2: $0\right[15:0]
     2/2: $0\left[15:0]
Creating decoders for process `\main.$proc$main.v:73$1'.
     1/1: $0\divider[30:0]

6.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).

6.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\i2s_rx\BITSIZE=16.\left_chan' using process `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:31$81'.
  created $dff cell `$procdff$137' with positive edge clock.
Creating register for signal `$paramod\i2s_rx\BITSIZE=16.\right_chan' using process `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:31$81'.
  created $dff cell `$procdff$138' with positive edge clock.
Creating register for signal `$paramod\i2s_rx\BITSIZE=16.\left' using process `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:24$80'.
  created $dff cell `$procdff$139' with positive edge clock.
Creating register for signal `$paramod\i2s_rx\BITSIZE=16.\right' using process `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:24$80'.
  created $dff cell `$procdff$140' with positive edge clock.
Creating register for signal `$paramod\i2s_rx\BITSIZE=16.\lrclk_r' using process `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:20$79'.
  created $dff cell `$procdff$141' with positive edge clock.
Creating register for signal `$paramod\echo\BITSIZE=16.\right_out' using process `$paramod\echo\BITSIZE=16.$proc$echo.v:70$64'.
  created $dff cell `$procdff$142' with positive edge clock.
Creating register for signal `$paramod\echo\BITSIZE=16.\wren' using process `$paramod\echo\BITSIZE=16.$proc$echo.v:70$64'.
  created $dff cell `$procdff$143' with positive edge clock.
Creating register for signal `$paramod\echo\BITSIZE=16.\memaddr' using process `$paramod\echo\BITSIZE=16.$proc$echo.v:70$64'.
  created $dff cell `$procdff$144' with positive edge clock.
Creating register for signal `$paramod\echo\BITSIZE=16.\datain' using process `$paramod\echo\BITSIZE=16.$proc$echo.v:70$64'.
  created $dff cell `$procdff$145' with positive edge clock.
Creating register for signal `$paramod\echo\BITSIZE=16.\rd_ptr' using process `$paramod\echo\BITSIZE=16.$proc$echo.v:70$64'.
  created $dff cell `$procdff$146' with positive edge clock.
Creating register for signal `$paramod\echo\BITSIZE=16.\wr_ptr' using process `$paramod\echo\BITSIZE=16.$proc$echo.v:70$64'.
  created $dff cell `$procdff$147' with positive edge clock.
Creating register for signal `$paramod\echo\BITSIZE=16.\counter' using process `$paramod\echo\BITSIZE=16.$proc$echo.v:70$64'.
  created $dff cell `$procdff$148' with positive edge clock.
Creating register for signal `$paramod\echo\BITSIZE=16.\left_out' using process `$paramod\echo\BITSIZE=16.$proc$echo.v:66$63'.
  created $dff cell `$procdff$149' with positive edge clock.
Creating register for signal `$paramod\i2s_tx\BITSIZE=16.\sdata' using process `$paramod\i2s_tx\BITSIZE=16.$proc$i2s_tx.v:34$52'.
  created $dff cell `$procdff$150' with negative edge clock.
Creating register for signal `$paramod\i2s_tx\BITSIZE=16.\lrclk_r' using process `$paramod\i2s_tx\BITSIZE=16.$proc$i2s_tx.v:29$50'.
  created $dff cell `$procdff$151' with negative edge clock.
Creating register for signal `$paramod\i2s_tx\BITSIZE=16.\bit_cnt' using process `$paramod\i2s_tx\BITSIZE=16.$proc$i2s_tx.v:29$50'.
  created $dff cell `$procdff$152' with negative edge clock.
Creating register for signal `$paramod\i2s_tx\BITSIZE=16.\left' using process `$paramod\i2s_tx\BITSIZE=16.$proc$i2s_tx.v:23$49'.
  created $dff cell `$procdff$153' with positive edge clock.
Creating register for signal `$paramod\i2s_tx\BITSIZE=16.\right' using process `$paramod\i2s_tx\BITSIZE=16.$proc$i2s_tx.v:23$49'.
  created $dff cell `$procdff$154' with positive edge clock.
Creating register for signal `\main.\divider' using process `\main.$proc$main.v:73$1'.
  created $dff cell `$procdff$155' with positive edge clock.

6.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:31$81'.
Removing empty process `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:31$81'.
Found and cleaned up 1 empty switch in `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:24$80'.
Removing empty process `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:24$80'.
Removing empty process `$paramod\i2s_rx\BITSIZE=16.$proc$i2s_rx.v:20$79'.
Removing empty process `$paramod\echo\BITSIZE=16.$proc$echo.v:22$76'.
Removing empty process `$paramod\echo\BITSIZE=16.$proc$echo.v:20$75'.
Removing empty process `$paramod\echo\BITSIZE=16.$proc$echo.v:19$74'.
Found and cleaned up 3 empty switches in `$paramod\echo\BITSIZE=16.$proc$echo.v:70$64'.
Removing empty process `$paramod\echo\BITSIZE=16.$proc$echo.v:70$64'.
Removing empty process `$paramod\echo\BITSIZE=16.$proc$echo.v:66$63'.
Removing empty process `$paramod\i2s_tx\BITSIZE=16.$proc$i2s_tx.v:34$52'.
Removing empty process `$paramod\i2s_tx\BITSIZE=16.$proc$i2s_tx.v:29$50'.
Removing empty process `$paramod\i2s_tx\BITSIZE=16.$proc$i2s_tx.v:23$49'.
Removing empty process `main.$proc$main.v:73$1'.
Cleaned up 6 empty switches.

6.4. Executing FLATTEN pass (flatten design).
Mapping main.I2SRX using $paramod\i2s_rx\BITSIZE=16.
Mapping main.E1 using $paramod\echo\BITSIZE=16.
Mapping main.I2STX using $paramod\i2s_tx\BITSIZE=16.
No more expansions possible.
Deleting now unused module $paramod\i2s_rx\BITSIZE=16.
Deleting now unused module $paramod\echo\BITSIZE=16.
Deleting now unused module $paramod\i2s_tx\BITSIZE=16.

6.5. Executing TRIBUF pass.

6.6. Executing DEMINOUT pass (demote inout ports to input or output).

6.7. Executing OPT_EXPR pass (perform const folding).
Replacing modulo-by-128 cell `$techmap\E1.$mod$echo.v:82$73' in module `\main' with bitmask.
Replacing modulo-by-128 cell `$techmap\E1.$mod$echo.v:81$71' in module `\main' with bitmask.

6.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
  removing unused `$mux' cell `$techmap\I2SRX.$procmux$93'.
  removing unused `$dff' cell `$techmap\E1.$procdff$147'.
  removing unused `$dff' cell `$techmap\I2SRX.$procdff$140'.
  removing unused `$dff' cell `$techmap\I2SRX.$procdff$138'.
  removing unused `$mux' cell `$techmap\I2SRX.$procmux$85'.
  removing unused `$mux' cell `$techmap\I2SRX.$procmux$82'.
  removing unused `$dff' cell `$techmap\E1.$procdff$146'.
  removing unused `$dff' cell `$techmap\E1.$procdff$145'.
  removing unused `$dff' cell `$techmap\E1.$procdff$144'.
  removing unused `$dff' cell `$techmap\E1.$procdff$143'.
  removing unused `$mux' cell `$techmap\E1.$procmux$127'.
  removing unused `$mux' cell `$techmap\E1.$procmux$124'.
  removing unused `$mux' cell `$techmap\E1.$procmux$121'.
  removing unused `$mux' cell `$techmap\E1.$procmux$118'.
  removing unused `$mux' cell `$techmap\E1.$procmux$115'.
  removing unused `$mux' cell `$techmap\E1.$procmux$112'.
  removing unused `$mux' cell `$techmap\E1.$procmux$109'.
  removing unused `$mux' cell `$techmap\E1.$procmux$106'.
  removing unused `$mux' cell `$techmap\E1.$procmux$104'.
  removing unused `$mux' cell `$techmap\E1.$procmux$101'.
  removing unused `$mux' cell `$techmap\E1.$procmux$98'.
  removing unused `$and' cell `$techmap\E1.$mod$echo.v:82$73'.
  removing unused `$add' cell `$techmap\E1.$add$echo.v:82$72'.
  removing unused `$and' cell `$techmap\E1.$mod$echo.v:81$71'.
  removing unused `$add' cell `$techmap\E1.$add$echo.v:81$70'.
  removing unused `$memrd' cell `$techmap\E1.$memrd$\outbuff$echo.v:56$62'.
  removing unused `$eqx' cell `$techmap\E1.$eqx$echo.v:51$61'.
  removing unused `\SB_SPRAM256KA' cell `\E1.M2'.
  removing unused `$memrd' cell `$techmap\E1.$memrd$\outbuff$echo.v:43$60'.
  removing unused `$eqx' cell `$techmap\E1.$eqx$echo.v:38$59'.
  removing unused `\SB_SPRAM256KA' cell `\E1.M1'.
  removing unused non-port wire \I2STX.data.
  removing unused non-port wire \E1.right_in.
  removing unused non-port wire \E1.rd_ptr.
  removing unused non-port wire \E1.wr_ptr.
  removing unused non-port wire \E1.wren.
  removing unused non-port wire \E1.memaddr.
  removing unused non-port wire \E1.datain.
  removing unused non-port wire \E1.dataout.
  removing unused non-port wire \I2SRX.right_chan.
  removing unused non-port wire \I2SRX.right.
  removing unused non-port wire \serialdataoutput.
  removing unused non-port wire \right3.
  removing unused non-port wire \left3.
  removing unused non-port wire \right1.
  removed 77 unused temporary wires.
Removed 31 unused cells and 77 unused wires.

6.9. Executing CHECK pass (checking for obvious problems).
checking module main..
found and reported 0 problems.

6.10. Executing OPT pass (performing simple optimizations).

6.10.1. Executing OPT_EXPR pass (perform const folding).

6.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
  Cell `$techmap\I2STX.$logic_not$i2s_tx.v:21$47' is identical to cell `$techmap\I2SRX.$logic_not$i2s_rx.v:18$77'.
    Redirecting output \Y: $techmap\I2STX.$logic_not$i2s_tx.v:21$47_Y = $techmap\I2SRX.$logic_not$i2s_rx.v:18$77_Y
    Removing $logic_not cell `$techmap\I2STX.$logic_not$i2s_tx.v:21$47' from module `\main'.
Removed a total of 1 cells.

6.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\E1.$procmux$135 (pure)
    Root of a mux tree: $techmap\I2SRX.$procmux$90 (pure)
    Root of a mux tree: $techmap\I2SRX.$procmux$96 (pure)
    Root of a mux tree: $techmap\I2STX.$ternary$i2s_tx.v:35$58 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

6.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
  removed 1 unused temporary wires.
Removed 31 unused cells and 78 unused wires.

6.10.8. Executing OPT_EXPR pass (perform const folding).

6.10.9. Finished OPT passes. (There is nothing left to do.)

6.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory read port main.$techmap\E1.$memrd$\outbuff$echo.v:80$69 (E1.outbuff).
Removed top 31 bits (of 32) from port B of cell main.$add$main.v:74$2 ($add).
Removed top 1 bits (of 32) from port Y of cell main.$add$main.v:74$2 ($add).
Removed top 4 bits (of 6) from port B of cell main.$techmap\E1.$eqx$echo.v:79$68 ($eqx).
Removed top 4 bits (of 6) from port B of cell main.$techmap\E1.$eqx$echo.v:76$67 ($eqx).
Removed top 5 bits (of 6) from port B of cell main.$techmap\E1.$eqx$echo.v:72$66 ($eqx).
Removed top 31 bits (of 32) from port B of cell main.$techmap\E1.$add$echo.v:71$65 ($add).
Removed top 26 bits (of 32) from port Y of cell main.$techmap\E1.$add$echo.v:71$65 ($add).
Removed top 27 bits (of 32) from port A of cell main.$techmap\I2STX.$sub$i2s_tx.v:35$56 ($sub).
Removed top 27 bits (of 32) from port A of cell main.$techmap\I2STX.$sub$i2s_tx.v:35$54 ($sub).
Removed top 26 bits (of 32) from port B of cell main.$techmap\I2STX.$sub$i2s_tx.v:35$53 ($sub).
Removed top 31 bits (of 32) from port B of cell main.$techmap\I2STX.$add$i2s_tx.v:31$51 ($add).
Removed top 26 bits (of 32) from port Y of cell main.$techmap\I2STX.$add$i2s_tx.v:31$51 ($add).

6.12. Executing SHARE pass (SAT-based resource sharing).

6.13. Executing TECHMAP pass (map to technology primitives).

6.13.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.
No more expansions possible.

6.14. Executing OPT_EXPR pass (perform const folding).

6.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
  removed 3 unused temporary wires.
Removed 31 unused cells and 81 unused wires.

6.16. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module main:
  creating $macc model for $add$main.v:74$2 ($add).
  creating $macc model for $techmap\E1.$add$echo.v:71$65 ($add).
  creating $macc model for $techmap\I2STX.$add$i2s_tx.v:31$51 ($add).
  creating $macc model for $techmap\I2STX.$sub$i2s_tx.v:35$53 ($sub).
  creating $macc model for $techmap\I2STX.$sub$i2s_tx.v:35$54 ($sub).
  creating $macc model for $techmap\I2STX.$sub$i2s_tx.v:35$56 ($sub).
  merging $macc model for $techmap\I2STX.$sub$i2s_tx.v:35$53 into $techmap\I2STX.$sub$i2s_tx.v:35$54.
  creating $alu model for $macc $techmap\I2STX.$sub$i2s_tx.v:35$56.
  creating $alu model for $macc $techmap\I2STX.$add$i2s_tx.v:31$51.
  creating $alu model for $macc $techmap\E1.$add$echo.v:71$65.
  creating $alu model for $macc $add$main.v:74$2.
  creating $macc cell for $techmap\I2STX.$sub$i2s_tx.v:35$54: $auto$alumacc.cc:354:replace_macc$156
  creating $alu cell for $add$main.v:74$2: $auto$alumacc.cc:474:replace_alu$157
  creating $alu cell for $techmap\E1.$add$echo.v:71$65: $auto$alumacc.cc:474:replace_alu$160
  creating $alu cell for $techmap\I2STX.$add$i2s_tx.v:31$51: $auto$alumacc.cc:474:replace_alu$163
  creating $alu cell for $techmap\I2STX.$sub$i2s_tx.v:35$56: $auto$alumacc.cc:474:replace_alu$166
  created 4 $alu and 1 $macc cells.

6.17. Executing OPT pass (performing simple optimizations).

6.17.1. Executing OPT_EXPR pass (perform const folding).

6.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\E1.$procmux$135 (pure)
    Root of a mux tree: $techmap\I2SRX.$procmux$90 (pure)
    Root of a mux tree: $techmap\I2SRX.$procmux$96 (pure)
    Root of a mux tree: $techmap\I2STX.$ternary$i2s_tx.v:35$58 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

6.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.17.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
  removing unused `$sub' cell `$techmap\I2STX.$sub$i2s_tx.v:35$53'.
  removed 1 unused temporary wires.
Removed 32 unused cells and 82 unused wires.

6.17.8. Executing OPT_EXPR pass (perform const folding).

6.17.9. Rerunning OPT passes. (Maybe there is more to do..)

6.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\E1.$procmux$135 (pure)
    Root of a mux tree: $techmap\I2SRX.$procmux$90 (pure)
    Root of a mux tree: $techmap\I2SRX.$procmux$96 (pure)
    Root of a mux tree: $techmap\I2STX.$ternary$i2s_tx.v:35$58 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

6.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.17.13. Executing OPT_RMDFF pass (remove dff with constant values).

6.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 32 unused cells and 82 unused wires.

6.17.15. Executing OPT_EXPR pass (perform const folding).

6.17.16. Finished OPT passes. (There is nothing left to do.)

6.18. Executing FSM pass (extract and optimize FSM).

6.18.1. Executing FSM_DETECT pass (finding FSMs in design).

6.18.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.18.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 32 unused cells and 82 unused wires.

6.18.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.18.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.18.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.18.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.19. Executing OPT pass (performing simple optimizations).

6.19.1. Executing OPT_EXPR pass (perform const folding).

6.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

6.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 32 unused cells and 82 unused wires.

6.19.5. Finished fast OPT passes.

6.20. Executing MEMORY pass.

6.20.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\E1.$memrd$\outbuff$echo.v:80$69' in module `\main': no (compatible) $dff found.

6.20.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 32 unused cells and 82 unused wires.

6.20.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 32 unused cells and 82 unused wires.

6.20.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\E1.outbuff' in module `\main':
  $techmap\E1.$memrd$\outbuff$echo.v:80$69 ($memrd)

6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 32 unused cells and 82 unused wires.

6.22. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing main.E1.outbuff:
  Properties: ports=1 bits=16 rports=1 wports=0 dbits=16 abits=1 words=1
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=255 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=511 dwaste=0 bwaste=4088 waste=4088 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1023 dwaste=0 bwaste=4092 waste=4092 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2047 dwaste=0 bwaste=4094 waste=4094 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.

6.23. Executing TECHMAP pass (map to technology primitives).

6.23.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.
No more expansions possible.

6.24. Executing ICE40_BRAMINIT pass.

6.25. Executing OPT pass (performing simple optimizations).

6.25.1. Executing OPT_EXPR pass (perform const folding).

6.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.25.3. Executing OPT_RMDFF pass (remove dff with constant values).

6.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 32 unused cells and 82 unused wires.

6.25.5. Finished fast OPT passes.

6.26. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \E1.outbuff in module \main:
  created 1 $dff cells and 0 static cells of width 16.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 0 write mux blocks.

6.27. Executing OPT pass (performing simple optimizations).

6.27.1. Executing OPT_EXPR pass (perform const folding).
Setting undriven signal in main to undef: $memory\E1.outbuff$rdmux[0][0][0]$b$177
Replacing $mux cell `$memory\E1.outbuff$rdmux[0][0][0]$175' (0) in module `\main' with constant driver `$techmap\E1.$memrd$\outbuff$echo.v:80$69_DATA = $memory\E1.outbuff$rdmux[0][0][0]$a$176'.

6.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\E1.$procmux$135 (pure)
    Root of a mux tree: $techmap\I2SRX.$procmux$90 (pure)
    Root of a mux tree: $techmap\I2SRX.$procmux$96 (pure)
    Root of a mux tree: $techmap\I2STX.$ternary$i2s_tx.v:35$58 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

6.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.27.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\E1.outbuff[0]$173 ($dff) from module main.
Replaced 1 DFF cells.

6.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
  removing unused non-port wire \E1.outbuff[0].
  removed 5 unused temporary wires.
Removed 32 unused cells and 87 unused wires.

6.27.8. Executing OPT_EXPR pass (perform const folding).

6.27.9. Rerunning OPT passes. (Maybe there is more to do..)

6.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $techmap\E1.$procmux$135 (pure)
    Root of a mux tree: $techmap\I2SRX.$procmux$90 (pure)
    Root of a mux tree: $techmap\I2SRX.$procmux$96 (pure)
    Root of a mux tree: $techmap\I2STX.$ternary$i2s_tx.v:35$58 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

6.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \main.
Performed a total of 0 changes.

6.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.27.13. Executing OPT_RMDFF pass (remove dff with constant values).

6.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 32 unused cells and 87 unused wires.

6.27.15. Executing OPT_EXPR pass (perform const folding).

6.27.16. Finished OPT passes. (There is nothing left to do.)

6.28. Executing TECHMAP pass (map to technology primitives).

6.28.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.28.2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.
Mapping main.$procdff$155 ($dff) with simplemap.
Mapping main.$techmap\I2SRX.$procdff$141 ($dff) with simplemap.
Mapping main.$techmap\I2SRX.$procdff$139 ($dff) with simplemap.
Mapping main.$techmap\I2SRX.$procdff$137 ($dff) with simplemap.
Mapping main.$techmap\I2SRX.$procmux$96 ($mux) with simplemap.
Mapping main.$techmap\I2SRX.$procmux$90 ($mux) with simplemap.
Mapping main.$techmap\I2SRX.$procmux$87 ($mux) with simplemap.
Mapping main.$techmap\I2SRX.$and$i2s_rx.v:18$78 ($and) with simplemap.
Mapping main.$techmap\I2SRX.$logic_not$i2s_rx.v:18$77 ($logic_not) with simplemap.

6.28.3. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 5
Parameter \B_WIDTH = 6
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=6\Y_WIDTH=32'.

6.28.4. Continuing TECHMAP pass.
Mapping main.$auto$alumacc.cc:474:replace_alu$166 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=6\Y_WIDTH=32.

6.28.5. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 6
Parameter \Y_WIDTH = 6
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6'.

6.28.6. Continuing TECHMAP pass.
Mapping main.$auto$alumacc.cc:474:replace_alu$160 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6.
Mapping main.$techmap\E1.$procdff$149 ($dff) with simplemap.
Mapping main.$techmap\E1.$procdff$148 ($dff) with simplemap.
Mapping main.$techmap\E1.$procdff$142 ($dff) with simplemap.
Mapping main.$techmap\E1.$procmux$135 ($mux) with simplemap.
Mapping main.$techmap\E1.$procmux$132 ($mux) with simplemap.
Mapping main.$techmap\E1.$procmux$129 ($mux) with simplemap.
Mapping main.$techmap\E1.$eqx$echo.v:79$68 ($eqx) with simplemap.
Mapping main.$techmap\E1.$eqx$echo.v:76$67 ($eqx) with simplemap.
Mapping main.$techmap\E1.$eqx$echo.v:72$66 ($eqx) with simplemap.

6.28.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 1
Parameter \B_WIDTH = 31
Parameter \Y_WIDTH = 31
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=31\Y_WIDTH=31'.

6.28.8. Continuing TECHMAP pass.
Mapping main.$auto$alumacc.cc:474:replace_alu$157 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=31\Y_WIDTH=31.
Mapping main.$auto$alumacc.cc:474:replace_alu$163 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6.
Mapping main.$techmap\I2STX.$procdff$152 ($dff) with simplemap.
Mapping main.$techmap\I2STX.$procdff$154 ($dff) with simplemap.
Mapping main.$techmap\I2STX.$procdff$153 ($dff) with simplemap.
Mapping main.$techmap\I2STX.$procdff$151 ($dff) with simplemap.
Mapping main.$techmap\I2STX.$procdff$150 ($dff) with simplemap.
Mapping main.$techmap\I2STX.$ternary$i2s_tx.v:35$58 ($mux) with simplemap.

6.28.9. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_shiftx'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 1
Parameter \A_WIDTH = 16
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 1
Parameter \_TECHMAP_CELLTYPE_ = 56'00100100011100110110100001101001011001100111010001111000
Generating RTLIL representation for module `$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx'.

6.28.10. Executing PROC pass (convert processes to netlists).

6.28.10.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 12 empty switches in `$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$567'.
Cleaned up 12 empty switches.

6.28.10.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

6.28.10.3. Executing PROC_INIT pass (extract init attributes).

6.28.10.4. Executing PROC_ARST pass (detect async resets in processes).

6.28.10.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$567'.
     1/49: $2\buffer[47:0]
     2/49: $28\overflow[0:0]
     3/49: $27\overflow[0:0]
     4/49: $26\overflow[0:0]
     5/49: $25\overflow[0:0]
     6/49: $24\overflow[0:0]
     7/49: $23\overflow[0:0]
     8/49: $22\overflow[0:0]
     9/49: $21\overflow[0:0]
    10/49: $20\overflow[0:0]
    11/49: $19\overflow[0:0]
    12/49: $18\overflow[0:0]
    13/49: $17\overflow[0:0]
    14/49: $16\overflow[0:0]
    15/49: $15\overflow[0:0]
    16/49: $14\overflow[0:0]
    17/49: $13\overflow[0:0]
    18/49: $12\overflow[0:0]
    19/49: $11\overflow[0:0]
    20/49: $10\overflow[0:0]
    21/49: $9\overflow[0:0]
    22/49: $8\overflow[0:0]
    23/49: $7\overflow[0:0]
    24/49: $6\overflow[0:0]
    25/49: $5\overflow[0:0]
    26/49: $4\overflow[0:0]
    27/49: $3\overflow[0:0]
    28/49: $2\overflow[0:0]
    29/49: $19\buffer[47:0]
    30/49: $18\buffer[47:0]
    31/49: $17\buffer[47:0]
    32/49: $16\buffer[47:0]
    33/49: $15\buffer[47:0]
    34/49: $14\buffer[47:0]
    35/49: $13\buffer[47:0]
    36/49: $12\buffer[47:0]
    37/49: $11\buffer[47:0]
    38/49: $10\buffer[47:0]
    39/49: $9\buffer[47:0]
    40/49: $8\buffer[47:0]
    41/49: $7\buffer[47:0]
    42/49: $6\buffer[47:0]
    43/49: $5\buffer[47:0]
    44/49: $4\buffer[47:0]
    45/49: $3\buffer[47:0]
    46/49: $1\buffer[47:0]
    47/49: $1\overflow[0:0]
    48/49: $0\buffer[47:0]
    49/49: $0\overflow[0:0]

6.28.10.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx.\buffer' from process `$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$567'.
No latch inferred for signal `$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx.\overflow' from process `$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$567'.

6.28.10.7. Executing PROC_DFF pass (convert process syncs to FFs).

6.28.10.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 34 empty switches in `$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$567'.
Removing empty process `$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx.$proc$/usr/local/bin/../share/yosys/techmap.v:145$567'.
Cleaned up 34 empty switches.
Removed 0 unused cells and 96 unused wires.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx'.

6.28.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$751
    Root of a mux tree: $procmux$745
    Root of a mux tree: $procmux$736
    Root of a mux tree: $procmux$727
      Removing pure flag from root mux $procmux$595.
    Root of a mux tree: $procmux$718
      Removing pure flag from root mux $procmux$751.
    Root of a mux tree: $procmux$709 (pure)
      Removing pure flag from root mux $procmux$745.
    Root of a mux tree: $procmux$598 (pure)
    Root of a mux tree: $procmux$595 (pure)
    Root of a mux tree: $procmux$751 (rerun as non-pure)
    Root of a mux tree: $procmux$745 (rerun as non-pure)
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$748.
    dead port 2/2 on $mux $procmux$742.
    dead port 2/2 on $mux $procmux$739.
    dead port 2/2 on $mux $procmux$733.
    dead port 2/2 on $mux $procmux$730.
    dead port 2/2 on $mux $procmux$724.
    dead port 2/2 on $mux $procmux$721.
    dead port 2/2 on $mux $procmux$715.
    dead port 2/2 on $mux $procmux$712.
    dead port 2/2 on $mux $procmux$706.
    dead port 2/2 on $mux $procmux$703.
Removed 11 multiplexer ports.

6.28.12. Executing OPT_EXPR pass (perform const folding).
Replacing $mux cell `$procmux$698' (mux_bool) in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with constant driver `$3\overflow[0:0] = $ne$/usr/local/bin/../share/yosys/techmap.v:153$568_Y'.
Replacing $mux cell `$procmux$595' (mux_empty) in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with constant driver `$1\buffer[47:0] = { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $auto$techmap.cc:751:techmap_module$754 }'.
Replacing $mux cell `$procmux$694' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$690' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$686' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$682' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$678' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$674' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$670' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$666' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$662' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$658' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$654' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$650' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$646' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$642' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$638' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$634' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$630' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$626' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$622' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$618' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$614' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$610' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$606' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$602' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Replacing $mux cell `$procmux$598' in module `$paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx' with or-gate.
Removed 51 unused cells and 64 unused wires.

6.28.13. Continuing TECHMAP pass.
Mapping main.$techmap\I2STX.$shiftx$i2s_tx.v:35$57 using $paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx.
Mapping main.$techmap\I2STX.$shiftx$i2s_tx.v:35$55 using $paramod$constmap:b23e69f9359ccab1581cffa68b8a9cdf073114c2$paramod$10d1151e4552a7d0381d225130519444ddeec000\_90_shift_shiftx.
Mapping main.$techmap\I2STX.$and$i2s_tx.v:21$48 ($and) with simplemap.
Mapping main.$auto$alumacc.cc:354:replace_macc$156 ($macc) with maccmap.
  sub \I2STX.bit_cnt (6 bits, unsigned)
  add 48 (32 bits, unsigned)
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341 ($xor) with simplemap.
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340 ($mux) with simplemap.
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339 ($not) with simplemap.
Mapping main.$auto$alumacc.cc:474:replace_alu$166.B_conv ($pos) with simplemap.
Mapping main.$auto$alumacc.cc:474:replace_alu$166.A_conv ($pos) with simplemap.
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$160.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344 ($xor) with simplemap.
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$160.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343 ($mux) with simplemap.
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$160.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$342 ($not) with simplemap.
Mapping main.$auto$alumacc.cc:474:replace_alu$160.B_conv ($pos) with simplemap.
Mapping main.$auto$alumacc.cc:474:replace_alu$160.A_conv ($pos) with simplemap.
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493 ($xor) with simplemap.
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492 ($mux) with simplemap.
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$157.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$491 ($not) with simplemap.
Mapping main.$auto$alumacc.cc:474:replace_alu$157.B_conv ($pos) with simplemap.
Mapping main.$auto$alumacc.cc:474:replace_alu$157.A_conv ($pos) with simplemap.
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$163.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344 ($xor) with simplemap.
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$163.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343 ($mux) with simplemap.
Mapping main.$techmap$auto$alumacc.cc:474:replace_alu$163.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$342 ($not) with simplemap.
Mapping main.$auto$alumacc.cc:474:replace_alu$163.B_conv ($pos) with simplemap.
Mapping main.$auto$alumacc.cc:474:replace_alu$163.A_conv ($pos) with simplemap.

6.28.14. Executing AST frontend in derive mode using pre-parsed AST for module `\_80_ice40_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 32
Parameter \B_WIDTH = 32
Parameter \Y_WIDTH = 32
Generating RTLIL representation for module `$paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32'.

6.28.15. Continuing TECHMAP pass.
Mapping main.$auto$maccmap.cc:240:synth$758 using $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$procmux$751 ($mux) with simplemap.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$procmux$745 ($mux) with simplemap.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$procmux$736 ($mux) with simplemap.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$procmux$727 ($mux) with simplemap.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$procmux$718 ($mux) with simplemap.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$procmux$709 ($mux) with simplemap.
Mapping main.$auto$maccmap.cc:55:add$756 ($not) with simplemap.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$procmux$751 ($mux) with simplemap.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$procmux$745 ($mux) with simplemap.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$procmux$736 ($mux) with simplemap.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$procmux$727 ($mux) with simplemap.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$procmux$718 ($mux) with simplemap.
Mapping main.$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$procmux$709 ($mux) with simplemap.
Mapping main.$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989 ($xor) with simplemap.
Mapping main.$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988 ($mux) with simplemap.
Mapping main.$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987 ($not) with simplemap.
Mapping main.$auto$maccmap.cc:240:synth$758.B_conv ($pos) with simplemap.
Mapping main.$auto$maccmap.cc:240:synth$758.A_conv ($pos) with simplemap.
No more expansions possible.

6.29. Executing ICE40_OPT pass (performing simple optimizations).

6.29.1. Running ICE40 specific optimizations.

6.29.2. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$794' (??1) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$762' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [0] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$990' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [0] = \I2STX.right [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1006' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [16] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1038' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$5\buffer[47:0] [0] = \I2STX.right [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$998' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [8] = \I2STX.right [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1014' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [24] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1046' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [0] = \I2STX.right [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$994' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [4] = \I2STX.right [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1010' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [20] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1042' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$5\buffer[47:0] [4] = \I2STX.right [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1002' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [12] = \I2STX.right [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1018' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [28] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1050' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [4] = \I2STX.right [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$992' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [2] = \I2STX.right [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1008' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [18] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1040' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$5\buffer[47:0] [2] = \I2STX.right [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1000' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [10] = \I2STX.right [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1016' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [26] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1048' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [2] = \I2STX.right [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$996' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [6] = \I2STX.right [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1012' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [22] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1044' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$5\buffer[47:0] [6] = \I2STX.right [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1004' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [14] = \I2STX.right [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1020' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [30] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1052' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [6] = \I2STX.right [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$991' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [1] = \I2STX.right [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1007' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [17] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1039' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$5\buffer[47:0] [1] = \I2STX.right [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$999' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [9] = \I2STX.right [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1015' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [25] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1047' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [1] = \I2STX.right [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$995' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [5] = \I2STX.right [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1011' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [21] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1043' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$5\buffer[47:0] [5] = \I2STX.right [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1003' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [13] = \I2STX.right [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1019' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [29] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1051' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [5] = \I2STX.right [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$993' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [3] = \I2STX.right [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1009' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [19] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1041' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$5\buffer[47:0] [3] = \I2STX.right [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1001' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [11] = \I2STX.right [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1017' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [27] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1049' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [3] = \I2STX.right [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$997' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [7] = \I2STX.right [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1013' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [23] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1045' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$5\buffer[47:0] [7] = \I2STX.right [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1005' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [15] = \I2STX.right [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1021' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [31] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1053' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [7] = \I2STX.right [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1310' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [0] = \I2STX.left [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1326' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [16] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1358' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$5\buffer[47:0] [0] = \I2STX.left [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1318' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [8] = \I2STX.left [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1334' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [24] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1366' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [0] = \I2STX.left [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1314' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [4] = \I2STX.left [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1330' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [20] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1362' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$5\buffer[47:0] [4] = \I2STX.left [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1322' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [12] = \I2STX.left [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1338' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [28] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1370' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [4] = \I2STX.left [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1312' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [2] = \I2STX.left [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1328' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [18] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1360' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$5\buffer[47:0] [2] = \I2STX.left [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1320' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [10] = \I2STX.left [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1336' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [26] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1368' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [2] = \I2STX.left [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1316' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [6] = \I2STX.left [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1332' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [22] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1364' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$5\buffer[47:0] [6] = \I2STX.left [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1324' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [14] = \I2STX.left [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1340' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [30] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1372' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [6] = \I2STX.left [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1311' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [1] = \I2STX.left [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1327' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [17] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1359' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$5\buffer[47:0] [1] = \I2STX.left [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1319' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [9] = \I2STX.left [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1335' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [25] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1367' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [1] = \I2STX.left [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1315' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [5] = \I2STX.left [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1331' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [21] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1363' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$5\buffer[47:0] [5] = \I2STX.left [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1323' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [13] = \I2STX.left [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1339' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [29] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1371' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [5] = \I2STX.left [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1313' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [3] = \I2STX.left [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1329' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [19] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1361' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$5\buffer[47:0] [3] = \I2STX.left [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1321' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [11] = \I2STX.left [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1337' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [27] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1369' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [3] = \I2STX.left [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1317' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [7] = \I2STX.left [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1333' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [23] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1365' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$5\buffer[47:0] [7] = \I2STX.left [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1325' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [15] = \I2STX.left [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1341' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [31] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1373' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [7] = \I2STX.left [15]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$842' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$810' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$843' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$811' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$844' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$812' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$845' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$813' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$846' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$814' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$847' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$815' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$848' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$816' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$849' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$817' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$850' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$818' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$795' (??1) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$763' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [1] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$851' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$819' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$852' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$820' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$853' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$821' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$854' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$822' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$855' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$823' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$856' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$824' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$857' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$825' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [31] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$832' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$833' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$834' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$835' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$836' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$837' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$437' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$431 [4] = \E1.counter [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$438' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$431 [5] = \E1.counter [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$435' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$431 [2] = \E1.counter [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$436' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$431 [3] = \E1.counter [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$415' in module `main'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$458' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$451 [5] = \E1.counter [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$457' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$451 [4] = \E1.counter [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$453' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$451 [0] = \E1.counter [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$455' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$451 [2] = \E1.counter [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$456' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$451 [3] = \E1.counter [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$399' in module `main'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$478' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$471 [5] = \E1.counter [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$477' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$471 [4] = \E1.counter [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$474' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$471 [1] = \E1.counter [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$475' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$471 [2] = \E1.counter [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$476' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$471 [3] = \E1.counter [3]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$383' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$416' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$400' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$384' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$417' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$401' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$385' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$418' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$402' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$386' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$419' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$403' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$387' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$420' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$404' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$388' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$421' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$405' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$389' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$422' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$406' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$390' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$423' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$407' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$391' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$424' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$408' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$392' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$425' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$409' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$393' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$426' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$410' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$394' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$427' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$411' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$395' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$428' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$412' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$396' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$429' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$413' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$397' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$430' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$414' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$398' in module `main'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$839' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$807' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$838' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$841' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$809' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$840' (0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$808' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$803' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$806' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$805' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$804' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$802' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$801' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$800' (011) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$799' (??1) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$798' (??1) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$797' (??1) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$796' (??1) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$340_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$793' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [31] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$792' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [30] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$791' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [29] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$790' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [28] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$789' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [27] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$788' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [26] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$787' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [25] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$786' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [24] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$785' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [23] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$784' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [22] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$783' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [21] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$782' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [20] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$781' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [19] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$780' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [18] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$779' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [17] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$778' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [16] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$777' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [15] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$776' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [14] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$775' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [13] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$774' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [12] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$773' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [11] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$772' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [10] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$771' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [9] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$770' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [8] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$769' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [7] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$768' (01) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [6] = 1'1'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$767' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [5] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$765' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [3] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$764' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [2] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$864' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$160.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [0] = \E1.counter [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$865' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$160.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [1] = \E1.counter [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$859' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$160.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [1] = \E1.counter [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$866' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$160.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [2] = \E1.counter [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$860' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$160.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [2] = \E1.counter [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$867' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$160.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [3] = \E1.counter [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$861' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$160.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [3] = \E1.counter [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$868' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$160.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [4] = \E1.counter [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$862' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$160.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [4] = \E1.counter [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$869' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$160.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [5] = \E1.counter [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$863' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$160.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [5] = \E1.counter [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$907' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [0] = \divider [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$908' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [1] = \divider [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$877' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [1] = \divider [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$909' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [2] = \divider [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$878' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [2] = \divider [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$910' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [3] = \divider [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$879' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [3] = \divider [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$911' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [4] = \divider [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$880' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [4] = \divider [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$912' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [5] = \divider [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$881' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [5] = \divider [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$913' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [6] = \divider [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$882' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [6] = \divider [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$914' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [7] = \divider [7]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$883' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [7] = \divider [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$915' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [8] = \divider [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$884' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [8] = \divider [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$916' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [9] = \divider [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$885' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [9] = \divider [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$917' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [10] = \divider [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$886' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [10] = \divider [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$918' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [11] = \divider [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$887' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [11] = \divider [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$919' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [12] = \divider [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$888' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [12] = \divider [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$920' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [13] = \divider [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$889' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [13] = \divider [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$921' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [14] = \divider [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$890' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [14] = \divider [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$922' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [15] = \divider [15]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$891' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [15] = \divider [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$923' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [16] = \divider [16]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$892' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [16] = \divider [16]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$924' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [17] = \divider [17]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$893' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [17] = \divider [17]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$925' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [18] = \divider [18]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$894' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [18] = \divider [18]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$926' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [19] = \divider [19]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$895' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [19] = \divider [19]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$927' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [20] = \divider [20]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$896' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [20] = \divider [20]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$928' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [21] = \divider [21]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$897' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [21] = \divider [21]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$929' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [22] = \divider [22]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$898' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [22] = \divider [22]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$930' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [23] = \divider [23]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$899' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [23] = \divider [23]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$931' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [24] = \divider [24]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$900' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [24] = \divider [24]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$932' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [25] = \divider [25]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$901' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [25] = \divider [25]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$933' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [26] = \divider [26]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$902' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [26] = \divider [26]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$934' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [27] = \divider [27]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$903' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [27] = \divider [27]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$935' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [28] = \divider [28]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$904' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [28] = \divider [28]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$936' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [29] = \divider [29]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$905' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [29] = \divider [29]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$937' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$492_Y [30] = \divider [30]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$906' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$157.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$493_Y [30] = \divider [30]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$975' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$163.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [0] = \I2STX.bit_cnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$976' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$163.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [1] = \I2STX.bit_cnt [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$970' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$163.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [1] = \I2STX.bit_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$977' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$163.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [2] = \I2STX.bit_cnt [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$971' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$163.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [2] = \I2STX.bit_cnt [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$978' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$163.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [3] = \I2STX.bit_cnt [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$972' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$163.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [3] = \I2STX.bit_cnt [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$979' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$163.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [4] = \I2STX.bit_cnt [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$973' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$163.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [4] = \I2STX.bit_cnt [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$980' (??0) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$163.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$343_Y [5] = \I2STX.bit_cnt [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$974' (0?) in module `\main' with constant driver `$techmap$auto$alumacc.cc:474:replace_alu$163.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [5] = \I2STX.bit_cnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1022' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [32] = \I2STX.right [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1023' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [33] = \I2STX.right [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1024' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [34] = \I2STX.right [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1025' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [35] = \I2STX.right [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1026' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [36] = \I2STX.right [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1027' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [37] = \I2STX.right [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1028' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [38] = \I2STX.right [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1029' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [39] = \I2STX.right [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1030' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [40] = \I2STX.right [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1031' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [41] = \I2STX.right [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1032' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [42] = \I2STX.right [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1033' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [43] = \I2STX.right [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1034' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [44] = \I2STX.right [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1035' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [45] = \I2STX.right [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1036' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [46] = \I2STX.right [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1037' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$3\buffer[47:0] [47] = \I2STX.right [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1054' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [8] = \I2STX.right [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1055' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [9] = \I2STX.right [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1056' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [10] = \I2STX.right [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1057' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [11] = \I2STX.right [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1058' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [12] = \I2STX.right [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1059' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [13] = \I2STX.right [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1060' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [14] = \I2STX.right [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1061' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [15] = \I2STX.right [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1062' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [16] = \I2STX.right [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1063' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [17] = \I2STX.right [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1064' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [18] = \I2STX.right [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1065' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [19] = \I2STX.right [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1066' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [20] = \I2STX.right [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1067' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [21] = \I2STX.right [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1068' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [22] = \I2STX.right [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1069' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [23] = \I2STX.right [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1070' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [24] = \I2STX.right [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1071' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [25] = \I2STX.right [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1072' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [26] = \I2STX.right [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1073' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [27] = \I2STX.right [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1074' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [28] = \I2STX.right [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1075' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [29] = \I2STX.right [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1076' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [30] = \I2STX.right [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1077' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [31] = \I2STX.right [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1078' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [32] = \I2STX.right [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1079' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [33] = \I2STX.right [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1080' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [34] = \I2STX.right [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1081' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [35] = \I2STX.right [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1082' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [36] = \I2STX.right [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1083' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [37] = \I2STX.right [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1084' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [38] = \I2STX.right [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1085' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$10\buffer[47:0] [39] = \I2STX.right [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1126' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [36] = \I2STX.right [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1127' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [37] = \I2STX.right [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1128' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [38] = \I2STX.right [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1129' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [39] = \I2STX.right [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1130' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [40] = \I2STX.right [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1131' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [41] = \I2STX.right [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1132' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [42] = \I2STX.right [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1133' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [43] = \I2STX.right [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1178' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [44] = \I2STX.right [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1179' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [45] = \I2STX.right [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1180' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [46] = \I2STX.right [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1181' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [47] = \I2STX.right [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1228' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [46] = \I2STX.right [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1229' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [47] = \I2STX.right [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1277' (?x?) in module `\main' with constant driver `$techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [47] = \I2STX.right [15]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1284' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1285' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1286' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1287' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1288' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1289' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1290' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1291' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1292' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1293' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1294' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1295' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1296' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1297' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1298' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1299' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1300' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1301' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1302' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1303' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1304' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1305' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1306' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1307' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1308' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1309' (0) in module `\main' with constant driver `$auto$rtlil.cc:1682:Not$757 [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1342' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [32] = \I2STX.left [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1343' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [33] = \I2STX.left [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1344' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [34] = \I2STX.left [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1345' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [35] = \I2STX.left [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1346' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [36] = \I2STX.left [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1347' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [37] = \I2STX.left [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1348' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [38] = \I2STX.left [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1349' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [39] = \I2STX.left [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1350' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [40] = \I2STX.left [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1351' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [41] = \I2STX.left [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1352' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [42] = \I2STX.left [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1353' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [43] = \I2STX.left [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1354' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [44] = \I2STX.left [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1355' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [45] = \I2STX.left [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1356' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [46] = \I2STX.left [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1357' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$3\buffer[47:0] [47] = \I2STX.left [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1374' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [8] = \I2STX.left [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1375' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [9] = \I2STX.left [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1376' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [10] = \I2STX.left [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1377' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [11] = \I2STX.left [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1378' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [12] = \I2STX.left [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1379' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [13] = \I2STX.left [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1380' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [14] = \I2STX.left [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1381' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [15] = \I2STX.left [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1382' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [16] = \I2STX.left [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1383' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [17] = \I2STX.left [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1384' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [18] = \I2STX.left [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1385' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [19] = \I2STX.left [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1386' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [20] = \I2STX.left [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1387' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [21] = \I2STX.left [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1388' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [22] = \I2STX.left [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1389' (x??) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [23] = \I2STX.left [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1390' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [24] = \I2STX.left [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1391' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [25] = \I2STX.left [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1392' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [26] = \I2STX.left [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1393' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [27] = \I2STX.left [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1394' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [28] = \I2STX.left [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1395' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [29] = \I2STX.left [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1396' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [30] = \I2STX.left [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1397' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [31] = \I2STX.left [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1398' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [32] = \I2STX.left [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1399' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [33] = \I2STX.left [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1400' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [34] = \I2STX.left [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1401' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [35] = \I2STX.left [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1402' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [36] = \I2STX.left [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1403' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [37] = \I2STX.left [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1404' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [38] = \I2STX.left [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1405' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$10\buffer[47:0] [39] = \I2STX.left [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1446' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [36] = \I2STX.left [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1447' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [37] = \I2STX.left [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1448' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [38] = \I2STX.left [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1449' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [39] = \I2STX.left [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1450' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [40] = \I2STX.left [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1451' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [41] = \I2STX.left [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1452' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [42] = \I2STX.left [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1453' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [43] = \I2STX.left [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1498' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [44] = \I2STX.left [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1499' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [45] = \I2STX.left [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1500' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [46] = \I2STX.left [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1501' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [47] = \I2STX.left [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1548' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [46] = \I2STX.left [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1549' (?x?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [47] = \I2STX.left [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1597' (?x?) in module `\main' with constant driver `$techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [47] = \I2STX.left [15]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1662' (double_invert) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [0] = \I2STX.bit_cnt [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1630' (??0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [0] = $auto$rtlil.cc:1682:Not$757 [0]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1663' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1631' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1599' (?0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [1] = $auto$rtlil.cc:1682:Not$757 [1]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1664' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1632' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1600' (?0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [2] = $auto$rtlil.cc:1682:Not$757 [2]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1665' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1633' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1601' (?0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [3] = $auto$rtlil.cc:1682:Not$757 [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1666' (double_invert) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [4] = \I2STX.bit_cnt [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1634' (??0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [4] = $auto$rtlil.cc:1682:Not$757 [4]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1667' (double_invert) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [5] = \I2STX.bit_cnt [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1635' (??0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [5] = $auto$rtlil.cc:1682:Not$757 [5]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1668' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [6] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1636' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [6] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1604' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [6] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1669' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1637' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [7] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1605' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [7] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1670' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [8] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1638' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [8] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1606' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [8] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1671' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [9] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1639' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1607' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [9] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1672' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [10] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1640' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1608' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [10] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1673' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [11] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1641' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1609' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [11] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1674' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [12] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1642' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1610' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [12] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1675' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [13] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1643' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1611' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [13] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1676' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [14] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1644' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1612' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [14] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1677' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [15] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1645' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1613' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [15] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1678' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [16] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1646' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [16] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1614' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [16] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1679' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [17] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1647' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [17] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1615' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [17] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1680' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [18] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1648' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [18] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1616' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [18] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1681' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [19] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1649' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [19] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1617' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [19] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1682' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [20] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1650' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [20] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1618' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [20] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1683' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [21] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1651' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [21] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1619' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [21] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1684' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [22] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1652' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [22] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1620' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [22] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1685' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [23] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1653' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [23] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1621' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [23] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1686' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [24] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1654' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [24] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1622' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [24] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1687' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [25] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1655' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [25] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1623' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [25] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1688' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [26] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1656' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [26] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1624' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [26] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1689' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [27] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1657' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [27] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1625' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [27] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1690' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [28] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1658' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [28] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1626' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [28] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1691' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [29] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1659' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [29] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1627' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [29] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1692' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [30] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1660' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [30] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1628' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [30] = 1'1'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1693' (0) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$987_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1661' (010) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$ternary$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$988_Y [31] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1629' (10) in module `\main' with constant driver `$techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [31] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$415' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [0] = \E1.right_out [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$399' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [0] = \E1.right_out [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$383' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [0] = \E1.right_out [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$416' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [1] = \E1.right_out [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$400' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [1] = \E1.right_out [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$384' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [1] = \E1.right_out [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$417' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [2] = \E1.right_out [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$401' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [2] = \E1.right_out [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$385' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [2] = \E1.right_out [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$418' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [3] = \E1.right_out [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$402' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [3] = \E1.right_out [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$386' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [3] = \E1.right_out [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$419' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [4] = \E1.right_out [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$403' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [4] = \E1.right_out [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$387' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [4] = \E1.right_out [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$420' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [5] = \E1.right_out [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$404' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [5] = \E1.right_out [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$388' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [5] = \E1.right_out [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$421' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [6] = \E1.right_out [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$405' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [6] = \E1.right_out [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$389' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [6] = \E1.right_out [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$422' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [7] = \E1.right_out [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$406' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [7] = \E1.right_out [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$390' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [7] = \E1.right_out [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$423' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [8] = \E1.right_out [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$407' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [8] = \E1.right_out [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$391' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [8] = \E1.right_out [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$424' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [9] = \E1.right_out [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$408' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [9] = \E1.right_out [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$392' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [9] = \E1.right_out [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$425' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [10] = \E1.right_out [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$409' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [10] = \E1.right_out [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$393' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [10] = \E1.right_out [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$426' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [11] = \E1.right_out [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$410' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [11] = \E1.right_out [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$394' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [11] = \E1.right_out [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$427' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [12] = \E1.right_out [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$411' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [12] = \E1.right_out [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$395' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [12] = \E1.right_out [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$428' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [13] = \E1.right_out [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$412' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [13] = \E1.right_out [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$396' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [13] = \E1.right_out [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$429' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [14] = \E1.right_out [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$413' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [14] = \E1.right_out [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$397' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [14] = \E1.right_out [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$430' (x??) in module `\main' with constant driver `$techmap\E1.$procmux$129_Y [15] = \E1.right_out [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$414' (???) in module `\main' with constant driver `$techmap\E1.$procmux$132_Y [15] = \E1.right_out [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$398' (???) in module `\main' with constant driver `$techmap\E1.$0\right_out[15:0] [15] = \E1.right_out [15]'.

6.29.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1086' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1102'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$8\buffer[47:0] [0] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [12]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1086' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$983' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1280'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$163.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$342_Y [2] = $auto$rtlil.cc:1682:Not$757 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$983' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$982' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1279'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$163.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$342_Y [1] = $auto$rtlil.cc:1682:Not$757 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$982' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$981' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1278'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$163.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$342_Y [0] = $auto$rtlil.cc:1682:Not$757 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$981' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1423' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1407'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [13] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$8\buffer[47:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1423' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1425' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1409'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [15] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$8\buffer[47:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1425' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1427' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1411'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [17] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1427' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1429' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1413'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [19] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1429' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1433' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1417'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [23] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1433' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1435' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1419'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [25] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1435' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1437' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1421'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [27] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [11]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1437' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1439' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1407'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [29] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$8\buffer[47:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1439' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1441' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1409'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [31] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$8\buffer[47:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1441' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1443' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1411'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [33] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1443' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1445' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1413'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [35] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1445' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1422' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1406'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [12] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$8\buffer[47:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1422' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1424' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1408'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [14] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$8\buffer[47:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1424' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1426' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1410'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [16] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1426' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1428' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1412'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [18] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1428' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1432' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1416'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [22] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1432' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1434' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1418'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [24] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1434' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1436' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1420'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [26] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1436' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1438' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1406'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [28] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$8\buffer[47:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1438' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1440' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1408'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [30] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$8\buffer[47:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1440' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1442' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1410'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [32] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1442' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1444' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1412'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [34] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1444' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1471' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1455'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [17] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1471' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1473' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1457'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [19] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1473' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1481' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1465'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [27] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [11]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1481' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1483' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1467'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [29] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [13]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1483' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1485' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1469'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [31] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [15]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1485' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1486' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1454'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [32] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1486' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1480' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1464'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [26] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1480' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$831' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1283'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [5] = $auto$rtlil.cc:1682:Not$757 [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$831' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$829' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1281'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [3] = $auto$rtlil.cc:1682:Not$757 [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$829' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$828' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1280'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [2] = $auto$rtlil.cc:1682:Not$757 [2]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$828' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$827' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1279'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [1] = $auto$rtlil.cc:1682:Not$757 [1]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$827' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$826' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1278'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [0] = $auto$rtlil.cc:1682:Not$757 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$826' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1515' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1531'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [13] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [29]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1515' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1513' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1529'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [11] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [27]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1513' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1503' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1519'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [1] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [17]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1503' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1489' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1457'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [35] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1489' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1488' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1456'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [34] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1488' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1487' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1455'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [33] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1487' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$985' is identical to cell `$auto$simplemap.cc:37:simplemap_not$830'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$163.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$342_Y [4] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$985' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$986' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1283'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$163.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$342_Y [5] = $auto$rtlil.cc:1682:Not$757 [5]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$986' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1415' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1431'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [5] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [21]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1415' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1414' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1430'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [4] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$12\buffer[47:0] [20]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1414' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1535' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1519'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [33] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [17]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1535' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$473' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$858'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$471 [0] = $techmap$auto$alumacc.cc:474:replace_alu$160.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$473' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$464' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$484'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$461 [2] = $auto$simplemap.cc:127:simplemap_reduce$481 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$464' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$463' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$483'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$461 [1] = $auto$simplemap.cc:127:simplemap_reduce$481 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$463' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$444' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$484'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$441 [2] = $auto$simplemap.cc:127:simplemap_reduce$481 [2]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$444' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$443' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$483'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$441 [1] = $auto$simplemap.cc:127:simplemap_reduce$481 [1]
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$443' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$434' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$454'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$431 [1] = $auto$simplemap.cc:250:simplemap_eqne$451 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$434' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$433' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$858'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$431 [0] = $techmap$auto$alumacc.cc:474:replace_alu$160.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$344_Y [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$433' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1108' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1092'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [18] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1108' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1111' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1095'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [21] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1111' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1114' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1098'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [24] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1114' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1117' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1101'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [27] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [11]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1117' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1120' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1088'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [30] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$8\buffer[47:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1120' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1123' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1091'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [33] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1123' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1107' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1091'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [17] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1107' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1110' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1094'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [20] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1110' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1113' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1097'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [23] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1113' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1116' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1100'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [26] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1116' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1119' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1087'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [29] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$8\buffer[47:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1119' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1122' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1090'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [32] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1122' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1125' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1093'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [35] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1125' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1106' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1090'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [16] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1106' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1109' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1093'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [19] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1109' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1112' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1096'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [22] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1112' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1115' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1099'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [25] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1115' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1118' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1102'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [28] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [12]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1118' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1121' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1089'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [31] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$8\buffer[47:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1121' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1124' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1092'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [34] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1124' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1477' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1461'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [23] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [7]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1477' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1476' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1460'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [22] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1476' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1160' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1144'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [26] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1160' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$984' is identical to cell `$auto$simplemap.cc:37:simplemap_not$1281'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$163.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$342_Y [3] = $auto$rtlil.cc:1682:Not$757 [3]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$984' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1105' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1089'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [15] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$8\buffer[47:0] [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1105' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1104' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1088'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [14] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$8\buffer[47:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1104' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1103' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1087'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [13] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$8\buffer[47:0] [1]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1103' from module `\main'.
  Cell `$auto$simplemap.cc:206:simplemap_lognot$338' is identical to cell `$auto$simplemap.cc:37:simplemap_not$945'.
    Redirecting output \Y: $techmap\I2SRX.$logic_not$i2s_rx.v:18$77_Y = $techmap$auto$alumacc.cc:474:replace_alu$157.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$491_Y [7]
    Removing $_NOT_ cell `$auto$simplemap.cc:206:simplemap_lognot$338' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1282' is identical to cell `$auto$simplemap.cc:37:simplemap_not$830'.
    Redirecting output \Y: $auto$rtlil.cc:1682:Not$757 [4] = $techmap$auto$alumacc.cc:474:replace_alu$166.$not$/usr/local/bin/../share/yosys/ice40/arith_map.v:42$339_Y [4]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1282' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1153' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1169'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [19] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1153' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1152' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1168'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [18] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [34]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1152' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1470' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1454'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [16] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1470' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1472' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1456'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [18] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1472' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1474' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1458'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [20] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1474' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1459' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1475'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [5] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [21]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1459' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1479' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1463'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [25] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1479' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1478' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1462'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [24] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1478' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1482' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1466'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [28] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [12]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1482' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1484' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1468'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [30] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$11\buffer[47:0] [14]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1484' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1518' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1534'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [16] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [32]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1518' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1517' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1533'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [15] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [31]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1517' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1514' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1530'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [12] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [28]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1514' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1512' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1528'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [10] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [26]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1512' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1511' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1527'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [9] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [25]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1511' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1510' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1526'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [8] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [24]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1510' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1509' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1525'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [7] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [23]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1509' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1508' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1524'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [6] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [22]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1508' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1507' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1523'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [5] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [21]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1507' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1506' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1522'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [4] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [20]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1506' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1505' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1521'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [3] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [19]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1505' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1504' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1520'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [2] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [18]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1504' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1502' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1534'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [0] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [32]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1502' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$766' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1602'.
    Redirecting output \Y: $techmap$auto$alumacc.cc:474:replace_alu$166.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$341_Y [4] = $techmap$auto$maccmap.cc:240:synth$758.$xor$/usr/local/bin/../share/yosys/ice40/arith_map.v:68$989_Y [4]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$766' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1136' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1168'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [2] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [34]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1136' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1139' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1155'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [5] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [21]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1139' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1142' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1158'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [8] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [24]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1142' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1145' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1161'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [11] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [27]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1145' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1148' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1164'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [14] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [30]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1148' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1151' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1167'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [17] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [33]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1151' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1135' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1167'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [1] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [33]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1135' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1138' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1154'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [4] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [20]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1138' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1141' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1157'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [7] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [23]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1141' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1147' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1163'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [13] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [29]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1147' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1150' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1166'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [16] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [32]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1150' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1134' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1166'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [0] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [32]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1134' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1137' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1169'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [3] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [35]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1137' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1140' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1156'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [6] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [22]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1140' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1143' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1159'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [9] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [25]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1143' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1146' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1162'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [12] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [28]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1146' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1149' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1165'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [15] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [31]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1149' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1559' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1575'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [9] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [25]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1559' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1557' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1573'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [7] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [23]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1557' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1556' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1572'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [6] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [22]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1556' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1516' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1532'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [14] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$57.$14\buffer[47:0] [30]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1516' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1561' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1577'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [11] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [27]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1561' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1196' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1212'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [14] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [30]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1196' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1189' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1205'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [7] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [23]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1189' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1579' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1563'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [29] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [13]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1579' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1581' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1565'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [31] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [15]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1581' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1551' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1567'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [1] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [17]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1551' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1553' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1569'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [3] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [19]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1553' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1566' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1550'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [16] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1566' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1568' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1552'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [18] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1568' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1574' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1558'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [24] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [8]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1574' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1576' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1560'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [26] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1576' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1578' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1562'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [28] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [12]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1578' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1580' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1564'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [30] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [14]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1580' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1582' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1550'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [32] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [0]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1582' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1211' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1195'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [29] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [13]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1211' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1571' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1555'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [21] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1571' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1197' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1213'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [15] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [31]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1197' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1193' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1209'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [11] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [27]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1193' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1202' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1186'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [20] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1202' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1188' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1204'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [6] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [22]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1188' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1183' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1215'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [1] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [33]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1183' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1570' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1554'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [20] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1570' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1203' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1187'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [21] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [5]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1203' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1199' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1215'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [17] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [33]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1199' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1185' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1201'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [3] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [19]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1185' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1208' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1192'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [26] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [10]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1208' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1194' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1210'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [12] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [28]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1194' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1190' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1206'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [8] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [24]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1190' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1241' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1257'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [11] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [27]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1241' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1182' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1198'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [0] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [16]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1182' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1207' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1191'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [25] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1207' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1214' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1198'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [32] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [16]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1214' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1200' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1184'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [18] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1200' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1259' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1243'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [29] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [13]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1259' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1255' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1239'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [25] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [9]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1255' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1244' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1260'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [14] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [30]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1244' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1240' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1256'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [10] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [26]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1240' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1252' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1236'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [22] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [6]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1252' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1245' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1261'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [15] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [31]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1245' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1237' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1253'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [7] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [23]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1237' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1250' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1234'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [20] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [4]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1250' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1248' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1232'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [18] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [2]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1248' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1238' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1254'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [8] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [24]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1238' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1249' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1233'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [19] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [3]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1249' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1231' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1247'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [1] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [17]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1231' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1242' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1258'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [12] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [28]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1242' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1230' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1262'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [0] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [32]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1230' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1246' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1262'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [16] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [32]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1246' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1235' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1251'.
    Redirecting output \Y: $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [5] = $techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [21]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1235' from module `\main'.
Removed a total of 179 cells.

6.29.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$381 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$380 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$379 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$378 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$377 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$376 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$375 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$374 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$373 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$372 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$371 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$370 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$369 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$368 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$367 ($_DFF_P_) from module main.
Removing $auto$simplemap.cc:420:simplemap_dff$382 ($_DFF_P_) from module main.
Replaced 16 DFF cells.

6.29.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$254'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$252'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$253'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$250'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$251'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$255'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$830'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[31].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[31].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[30].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[30].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[29].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[29].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[28].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[28].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[27].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[27].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[26].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[26].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[25].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[25].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[24].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[24].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[23].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[23].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[22].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[22].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[21].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[21].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[20].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[20].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[19].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[19].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[18].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[18].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[17].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[17].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[16].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[16].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[15].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[15].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[14].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[14].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[13].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[13].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[12].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[12].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[11].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[11].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[10].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[10].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[9].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[9].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[8].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[8].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[7].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[7].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[6].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[6].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[5].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[5].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$166.slice[4].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[4].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$166.slice[3].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$160.slice[5].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$160.slice[5].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$160.slice[4].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$160.slice[4].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$160.slice[3].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$160.slice[3].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$160.slice[2].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$160.slice[2].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$160.slice[1].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$160.slice[1].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$160.slice[0].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$160.slice[0].carry'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$361'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$362'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$363'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$364'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$365'.
  removing unused `$_DFF_P_' cell `$auto$simplemap.cc:420:simplemap_dff$366'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$442'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$446'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$448'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$450'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$454'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$462'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$466'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$468'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$470'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$482'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$483'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$484'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$486'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:136:simplemap_reduce$488'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$490'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$157.slice[30].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$157.slice[30].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$157.slice[29].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$157.slice[29].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$157.slice[28].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$157.slice[28].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$157.slice[27].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$157.slice[27].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$157.slice[26].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$157.slice[26].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$157.slice[25].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$157.slice[25].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$157.slice[24].carry'.
  removing unused `$_DFF_N_' cell `$auto$simplemap.cc:420:simplemap_dff$499'.
  removing unused `$_DFF_N_' cell `$auto$simplemap.cc:420:simplemap_dff$498'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$163.slice[5].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$163.slice[5].carry'.
  removing unused `\SB_LUT4' cell `$auto$alumacc.cc:474:replace_alu$163.slice[4].adder'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$163.slice[4].carry'.
  removing unused `\SB_CARRY' cell `$auto$alumacc.cc:474:replace_alu$163.slice[3].carry'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$858'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$870'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$871'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$872'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$873'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$874'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$875'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$876'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$938'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$939'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$940'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$941'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$942'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$943'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$944'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$946'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$947'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$948'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$949'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$950'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$951'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$952'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$953'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$954'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$955'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$956'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$957'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$958'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$959'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$960'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$961'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$962'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$963'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$964'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$965'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$966'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$967'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$968'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$969'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[31].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[31].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[30].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[30].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[29].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[29].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[28].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[28].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[27].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[27].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[26].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[26].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[25].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[25].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[24].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[24].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[23].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[23].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[22].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[22].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[21].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[21].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[20].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[20].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[19].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[19].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[18].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[18].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[17].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[17].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[16].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[16].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[15].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[15].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[14].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[14].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[13].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[13].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[12].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[12].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[11].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[11].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[10].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[10].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[9].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[9].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[8].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[8].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[7].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[7].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[6].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[6].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[5].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[5].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[4].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[4].carry'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[3].carry'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1094'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1095'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1096'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1097'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1098'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1099'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1100'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1101'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1144'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1154'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1155'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1156'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1157'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1158'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1159'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1161'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1162'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1163'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1164'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1165'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1170'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1171'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1172'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1173'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1174'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1175'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1176'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1177'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1184'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1186'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1187'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1191'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1192'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1195'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1201'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1204'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1205'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1206'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1209'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1210'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1212'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1213'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1216'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1217'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1218'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1219'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1220'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1221'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1222'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1223'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1224'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1225'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1226'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1227'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1232'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1233'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1234'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1236'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1239'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1243'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1247'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1251'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1253'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1254'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1256'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1257'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1258'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1260'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1261'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1263'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1264'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1265'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1266'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1267'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1268'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1269'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1270'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1271'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1272'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1273'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1274'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1275'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1276'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$1283'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1416'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1417'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1418'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1419'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1420'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1421'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1430'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1431'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1458'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1460'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1461'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1462'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1463'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1464'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1465'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1466'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1467'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1468'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1469'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1475'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1490'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1491'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1492'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1493'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1494'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1495'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1496'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1497'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1520'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1521'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1522'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1523'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1524'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1525'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1526'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1527'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1528'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1529'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1530'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1531'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1532'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1533'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1536'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1537'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1538'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1539'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1540'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1541'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1542'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1543'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1544'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1545'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1546'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1547'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1552'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1554'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1555'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1558'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1560'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1562'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1563'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1564'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1565'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1567'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1569'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1572'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1573'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1575'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1577'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1583'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1584'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1585'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1586'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1587'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1588'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1589'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1590'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1591'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1592'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1593'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1594'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1595'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$1596'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1598'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1602'.
  removing unused `$_XOR_' cell `$auto$simplemap.cc:85:simplemap_bitop$1603'.
  removing unused non-port wire \E1.counter.
  removed 130 unused temporary wires.
Removed 434 unused cells and 194 unused wires.

6.29.6. Rerunning OPT passes. (Removed registers in this run.)

6.29.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell main.$auto$alumacc.cc:474:replace_alu$157.slice[0].carry: CO=\divider [0]
Optimized away SB_CARRY cell main.$auto$alumacc.cc:474:replace_alu$163.slice[0].carry: CO=\I2STX.bit_cnt [0]
Optimized away SB_CARRY cell main.$auto$alumacc.cc:474:replace_alu$166.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$166.BB [0]
Optimized away SB_CARRY cell main.$auto$maccmap.cc:240:synth$758.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$166.BB [0]
Mapping SB_LUT4 cell main.$auto$alumacc.cc:474:replace_alu$157.slice[1].adder back to logic.
Mapping SB_LUT4 cell main.$auto$alumacc.cc:474:replace_alu$163.slice[1].adder back to logic.
Mapping SB_LUT4 cell main.$auto$alumacc.cc:474:replace_alu$166.slice[1].adder back to logic.
Mapping SB_LUT4 cell main.$auto$maccmap.cc:240:synth$758.slice[1].adder back to logic.

6.29.8. Executing OPT_EXPR pass (perform const folding).
Setting undriven signal in main to undef: \E1.right_out [14]
Setting undriven signal in main to undef: \E1.right_out [13]
Setting undriven signal in main to undef: \E1.right_out [12]
Setting undriven signal in main to undef: \divider [25]
Setting undriven signal in main to undef: \E1.right_out [0]
Setting undriven signal in main to undef: \E1.right_out [6]
Setting undriven signal in main to undef: \divider [28]
Setting undriven signal in main to undef: \divider [26]
Setting undriven signal in main to undef: \E1.right_out [15]
Setting undriven signal in main to undef: \E1.right_out [10]
Setting undriven signal in main to undef: \E1.right_out [4]
Setting undriven signal in main to undef: \divider [30]
Setting undriven signal in main to undef: \E1.right_out [11]
Setting undriven signal in main to undef: \I2STX.bit_cnt [5]
Setting undriven signal in main to undef: \I2STX.bit_cnt [4]
Setting undriven signal in main to undef: \divider [29]
Setting undriven signal in main to undef: \E1.right_out [5]
Setting undriven signal in main to undef: \E1.right_out [2]
Setting undriven signal in main to undef: \E1.right_out [3]
Setting undriven signal in main to undef: \E1.right_out [8:7]
Setting undriven signal in main to undef: \divider [27]
Setting undriven signal in main to undef: \E1.right_out [9]
Setting undriven signal in main to undef: \E1.right_out [1]
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1758' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1751 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1759' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1751 [7] = 1'1'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1764' in module `main'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1756' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1751 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1757' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1751 [5] = 1'0'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1763' in module `main'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1767' (??0) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1765 [1] = $auto$simplemap.cc:309:simplemap_lut$1760 [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1755' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1751 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1754' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1751 [2] = 1'1'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1762' in module `main'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1752' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1751 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1753' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1751 [1] = 1'1'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1761' in module `main'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1766' (??0) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1765 [0] = $auto$simplemap.cc:309:simplemap_lut$1760 [0]'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1769' in module `main'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1739' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1732 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1740' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1732 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1745' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1741 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1737' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1732 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1738' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1732 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1744' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1741 [2] = 1'1'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1748' in module `main'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1733' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1732 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1734' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1732 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1742' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1741 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1736' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1732 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1735' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1732 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1743' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1741 [1] = 1'1'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1747' in module `main'.
Optimizing away select inverter for $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1750' in module `main'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1702' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1694 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1701' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1694 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1707' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1703 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1700' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1694 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1699' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1694 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1706' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1703 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1698' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1694 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1697' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1694 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1705' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1703 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1696' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1694 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1695' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1694 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1704' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1703 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1716' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1713 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1717' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1713 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1724' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1722 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1719' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1713 [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1718' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1713 [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1725' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1722 [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1715' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1713 [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1714' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1713 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1723' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1722 [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1728' (01?) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1727 [0] = \I2STX.bit_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1721' (100) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1713 [7] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1720' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1713 [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1726' (010) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1722 [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1709' (01?) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1708 [0] = \divider [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1763' (01?) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1760 [2] = \I2STX.bit_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1748' (01?) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1746 [1] = \I2STX.bit_cnt [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1762' (01?) in module `\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$1760 [1] = \I2STX.bit_cnt [1]'.

6.29.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$1729' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$1747'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$1727 [1] = $auto$simplemap.cc:309:simplemap_lut$1746 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$1729' from module `\main'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$1761' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$1747'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$1760 [0] = $auto$simplemap.cc:309:simplemap_lut$1746 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$1761' from module `\main'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$1764' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$1747'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$1760 [3] = $auto$simplemap.cc:309:simplemap_lut$1746 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$1764' from module `\main'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$1750' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$1731'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$1749 = $auto$simplemap.cc:309:simplemap_lut$1730
    Removing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1750' from module `\main'.
  Cell `$auto$simplemap.cc:311:simplemap_lut$1769' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$1731'.
    Redirecting output \Y: $auto$simplemap.cc:309:simplemap_lut$1768 = $auto$simplemap.cc:309:simplemap_lut$1730
    Removing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1769' from module `\main'.
  Cell `$auto$simplemap.cc:37:simplemap_not$1279' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$1747'.
    Redirecting output \Y: $auto$alumacc.cc:474:replace_alu$166.BB [1] = $auto$simplemap.cc:309:simplemap_lut$1746 [0]
    Removing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$1279' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$501' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [1] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$501' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$502' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [2] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$502' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$503' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [3] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$503' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$504' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [4] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$504' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$505' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [5] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$505' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$506' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [6] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$506' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$507' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [7] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$507' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$508' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [8] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$508' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$509' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [9] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$509' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$510' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [10] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$510' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$511' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [11] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$511' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$512' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [12] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$512' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$513' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [13] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$513' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$514' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [14] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$514' from module `\main'.
  Cell `$auto$simplemap.cc:420:simplemap_dff$515' is identical to cell `$auto$simplemap.cc:420:simplemap_dff$500'.
    Redirecting output \Q: \I2STX.right [15] = \I2STX.right [0]
    Removing $_DFF_P_ cell `$auto$simplemap.cc:420:simplemap_dff$515' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1088' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1087'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [30] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [29]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1088' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1089' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1087'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [31] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [29]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1089' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1090' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1087'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [32] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [29]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1090' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1091' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1087'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [33] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [29]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1091' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1092' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1087'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [34] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [29]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1092' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1093' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1087'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [35] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [29]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1093' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1102' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1087'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [28] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [29]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1102' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1167' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1166'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [33] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [32]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1167' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1168' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1166'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [34] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [32]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1168' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1169' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1166'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [35] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [32]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1169' from module `\main'.
  Cell `$auto$simplemap.cc:277:simplemap_mux$1215' is identical to cell `$auto$simplemap.cc:277:simplemap_mux$1198'.
    Redirecting output \Y: $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [33] = $techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [32]
    Removing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1215' from module `\main'.
Removed a total of 32 cells.

6.29.10. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$500 ($_DFF_P_) from module main.
Replaced 1 DFF cells.

6.29.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
  removing unused non-port wire \E1.right_out.
  removing unused non-port wire \I2STX.right.
  removing unused non-port wire \I2STX.right_chan.
  removing unused non-port wire \right2.
  removed 19 unused temporary wires.
Removed 434 unused cells and 213 unused wires.

6.29.12. Rerunning OPT passes. (Removed registers in this run.)

6.29.13. Running ICE40 specific optimizations.

6.29.14. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1087' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$12\buffer[47:0] [35] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1166' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$11\buffer[47:0] [35] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1198' (xx?) in module `\main' with constant driver `$techmap$techmap\I2STX.$shiftx$i2s_tx.v:35$55.$14\buffer[47:0] [33] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1262' (xx?) in module `\main' with constant driver `$techmap\I2STX.$shiftx$i2s_tx.v:35$55.buffer [32] = 1'x'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$534' (?x?) in module `\main' with constant driver `$techmap\I2STX.$0\sdata[0:0] = $techmap\I2STX.$shiftx$i2s_tx.v:35$57.buffer [32]'.

6.29.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.29.16. Executing OPT_RMDFF pass (remove dff with constant values).

6.29.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[3].adder'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[2].adder'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[2].carry'.
  removing unused `\SB_CARRY' cell `$auto$maccmap.cc:240:synth$758.slice[1].carry'.
  removing unused `\SB_LUT4' cell `$auto$maccmap.cc:240:synth$758.slice[0].adder'.
  removed 6 unused temporary wires.
Removed 439 unused cells and 219 unused wires.

6.29.18. Rerunning OPT passes. (Removed registers in this run.)

6.29.19. Running ICE40 specific optimizations.

6.29.20. Executing OPT_EXPR pass (perform const folding).

6.29.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.29.22. Executing OPT_RMDFF pass (remove dff with constant values).

6.29.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 439 unused cells and 219 unused wires.

6.29.24. Finished OPT passes. (There is nothing left to do.)

6.30. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

6.31. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module main:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$226 to $_DFFE_PP_ for $0\divider[30:0] [1] -> \divider [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$257 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [0] -> \I2SRX.left [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$258 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [1] -> \I2SRX.left [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$259 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [2] -> \I2SRX.left [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$260 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [3] -> \I2SRX.left [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$261 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [4] -> \I2SRX.left [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$262 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [5] -> \I2SRX.left [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$263 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [6] -> \I2SRX.left [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$264 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [7] -> \I2SRX.left [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$265 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [8] -> \I2SRX.left [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$266 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [9] -> \I2SRX.left [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$267 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [10] -> \I2SRX.left [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$268 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [11] -> \I2SRX.left [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$269 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [12] -> \I2SRX.left [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$270 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [13] -> \I2SRX.left [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$271 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [14] -> \I2SRX.left [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$272 to $_DFFE_PP_ for $techmap\I2SRX.$0\left[15:0] [15] -> \I2SRX.left [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$273 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [0] -> \I2SRX.left_chan [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$274 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [1] -> \I2SRX.left_chan [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$275 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [2] -> \I2SRX.left_chan [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$276 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [3] -> \I2SRX.left_chan [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$277 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [4] -> \I2SRX.left_chan [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$278 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [5] -> \I2SRX.left_chan [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$279 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [6] -> \I2SRX.left_chan [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$280 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [7] -> \I2SRX.left_chan [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$281 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [8] -> \I2SRX.left_chan [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$282 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [9] -> \I2SRX.left_chan [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$283 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [10] -> \I2SRX.left_chan [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$284 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [11] -> \I2SRX.left_chan [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$285 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [12] -> \I2SRX.left_chan [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$286 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [13] -> \I2SRX.left_chan [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$287 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [14] -> \I2SRX.left_chan [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$288 to $_DFFE_PP_ for $techmap\I2SRX.$0\left_chan[15:0] [15] -> \I2SRX.left_chan [15].

6.32. Executing TECHMAP pass (map to technology primitives).

6.32.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$231 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$232 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$233 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$234 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$235 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$226 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$279 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$268 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$274 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$280 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$267 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$273 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$272 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$271 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$277 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$269 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$281 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$239 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$275 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$270 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$276 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$278 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$240 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$241 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$242 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$236 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$237 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$238 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$282 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$283 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$284 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$247 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$286 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$248 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$249 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$228 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$285 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$287 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$288 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$264 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$265 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$266 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$229 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$230 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$227 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$243 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$225 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$246 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$257 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$244 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$245 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$256 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$258 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$259 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$260 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$261 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$262 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$263 using \$_DFFE_PP_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$351 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$345 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$350 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$346 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$349 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$347 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$348 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$352 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$353 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$354 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$355 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$356 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$357 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$358 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$359 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$360 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$494 using \$_DFF_N_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$495 using \$_DFF_N_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$496 using \$_DFF_N_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$497 using \$_DFF_N_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$516 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$517 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$518 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$519 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$520 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$521 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$522 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$523 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$524 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$525 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$526 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$527 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$528 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$529 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$530 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$531 using \$_DFF_P_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$532 using \$_DFF_N_.
Mapping main.$auto$simplemap.cc:420:simplemap_dff$533 using \$_DFF_N_.
No more expansions possible.

6.33. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$326' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [5] = \I2SRX.left [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$332' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [11] = \I2SRX.left [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$329' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [8] = \I2SRX.left [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$327' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [6] = \I2SRX.left [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$330' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [9] = \I2SRX.left [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$328' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [7] = \I2SRX.left [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$334' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [13] = \I2SRX.left [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$331' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [10] = \I2SRX.left [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$295' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [6] = \I2SRX.left [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$291' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [2] = \I2SRX.left [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$292' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [3] = \I2SRX.left [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$333' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [12] = \I2SRX.left [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$298' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [9] = \I2SRX.left [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$322' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [1] = \I2SRX.left [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$293' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [4] = \I2SRX.left [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$335' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [14] = \I2SRX.left [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$294' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [5] = \I2SRX.left [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$321' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [0] = \I2SRX.left [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$323' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [2] = \I2SRX.left [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$336' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [15] = \I2SRX.left [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$324' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [3] = \I2SRX.left [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$289' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [0] = \ADCDAT'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$325' (x??) in module `\main' with constant driver `$techmap\I2SRX.$procmux$87_Y [4] = \I2SRX.left [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$290' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [1] = \I2SRX.left [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$300' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [11] = \I2SRX.left [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$296' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [7] = \I2SRX.left [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$297' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [8] = \I2SRX.left [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$299' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [10] = \I2SRX.left [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$303' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [14] = \I2SRX.left [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$304' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [15] = \I2SRX.left [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$301' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [12] = \I2SRX.left [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$302' (?x?) in module `\main' with constant driver `$techmap\I2SRX.$0\left[15:0] [13] = \I2SRX.left [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1967' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1964 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1894' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1892 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2012' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2009 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2011' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2009 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2003' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2000 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$2002' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$2000 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1994' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1991 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1993' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1991 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1931' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1928 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1930' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1928 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1922' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1919 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1921' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1919 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1985' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1982 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1984' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1982 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1976' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1973 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1975' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1973 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1876' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1874 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1877' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1874 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1966' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1964 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1957' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1955 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1958' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1955 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1885' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1883 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1886' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1883 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1904' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1901 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1895' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1892 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1940' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1937 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1939' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1937 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1949' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1946 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1948' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1946 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1913' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1910 [1] = \I2SRX.lrclk_nedge'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1912' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1910 [0] = \RESET'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1903' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1901 [0] = \RESET'.
Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$1712' (x??) in module `\main' with constant driver `$0\divider[30:0] [1] = $auto$simplemap.cc:309:simplemap_lut$1708 [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1774' (?0) in module `\main' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1772 = \divider [0]'.

6.34. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.35. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in main.

6.36. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in main.
  Merging $auto$simplemap.cc:277:simplemap_mux$313 (A=\I2SRX.left [8], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$310 (A=\I2SRX.left [5], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$316 (A=\I2SRX.left [11], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$284 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$318 (A=\I2SRX.left [13], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$286 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$320 (A=\I2SRX.left [15], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$288 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$312 (A=\I2SRX.left [7], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$311 (A=\I2SRX.left [6], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$309 (A=\I2SRX.left [4], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$307 (A=\I2SRX.left [2], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$305 (A=\I2SRX.left [0], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$308 (A=\I2SRX.left [3], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$306 (A=\I2SRX.left [1], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$314 (A=\I2SRX.left [9], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$315 (A=\I2SRX.left [10], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$317 (A=\I2SRX.left [12], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$319 (A=\I2SRX.left [14], B=1'0, S=\RESET) into $auto$simplemap.cc:420:simplemap_dff$287 (SB_DFFE).

6.37. Executing ICE40_OPT pass (performing simple optimizations).

6.37.1. Running ICE40 specific optimizations.

6.37.2. Executing OPT_EXPR pass (perform const folding).

6.37.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1870' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1868 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1870' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1889' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1881 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1889' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1979' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1971 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1979' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1925' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1917 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1925' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1997' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1989 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1997' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1816' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1814 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1816' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1943' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1935 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1943' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1880' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1872 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1880' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1898' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1890 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1898' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1810' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1808 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1810' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1834' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1832 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1834' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1840' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1838 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1840' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1822' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1820 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1822' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1934' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1926 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1934' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1970' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1962 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1970' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1864' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1862 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1864' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1852' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1850 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1852' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1961' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1953 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1961' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1804' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1802 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1804' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1828' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1826 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1828' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2006' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1998 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2006' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$2015' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$2007 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$2015' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1780' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1778 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1780' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1907' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1899 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1907' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1792' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1790 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1792' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1988' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1980 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1988' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1786' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1784 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1786' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1858' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1856 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1858' from module `\main'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1846' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1798'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1844 = $auto$simplemap.cc:250:simplemap_eqne$1796
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1846' from module `\main'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1916' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1952'.
    Redirecting output \Y: $auto$dff2dffe.cc:158:make_patterns_logic$1908 = $auto$dff2dffe.cc:158:make_patterns_logic$1944
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1916' from module `\main'.
Removed a total of 30 cells.

6.37.4. Executing OPT_RMDFF pass (remove dff with constant values).

6.37.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$310'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$316'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$313'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$311'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$314'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$312'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$318'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$315'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$317'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$319'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$320'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$305'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$306'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$307'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$308'.
  removing unused `$_MUX_' cell `$auto$simplemap.cc:277:simplemap_mux$309'.
  removed 405 unused temporary wires.
Removed 455 unused cells and 624 unused wires.

6.37.6. Rerunning OPT passes. (Removed registers in this run.)

6.37.7. Running ICE40 specific optimizations.

6.37.8. Executing OPT_EXPR pass (perform const folding).

6.37.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\main'.
Removed a total of 0 cells.

6.37.10. Executing OPT_RMDFF pass (remove dff with constant values).

6.37.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \main..
Removed 455 unused cells and 624 unused wires.

6.37.12. Finished OPT passes. (There is nothing left to do.)

6.38. Executing TECHMAP pass (map to technology primitives).

6.38.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.
No more expansions possible.

6.39. Executing ABC pass (technology mapping using ABC).

6.39.1. Extracting gate netlist of module `\main' to `<abc-temp-dir>/input.blif'..
Extracted 26 gates and 55 wires to a netlist network with 28 inputs and 10 outputs.

6.39.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      12.
ABC: Participating nodes from both networks       =      23.
ABC: Participating nodes from the first network   =      11. (  47.83 % of nodes)
ABC: Participating nodes from the second network  =      12. (  52.17 % of nodes)
ABC: Node pairs (any polarity)                    =      11. (  47.83 % of names can be moved)
ABC: Node pairs (same polarity)                   =      11. (  47.83 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

6.39.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       44
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       10
Removing temp directory.
Removed 0 unused cells and 38 unused wires.

6.40. Executing TECHMAP pass (map to technology primitives).

6.40.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.40.2. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 1
Parameter \LUT = 2'01
Generating RTLIL representation for module `$paramod\$lut\WIDTH=1\LUT=2'01'.

6.40.3. Continuing TECHMAP pass.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2146 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2143 using $paramod\$lut\WIDTH=1\LUT=2'01.

6.40.4. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'01010011
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'01010011'.

6.40.5. Continuing TECHMAP pass.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2140 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2147 using $paramod\$lut\WIDTH=1\LUT=2'01.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2137 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2144 using $paramod\$lut\WIDTH=1\LUT=2'01.

6.40.6. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0110'.

6.40.7. Continuing TECHMAP pass.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2127 using $paramod\$lut\WIDTH=2\LUT=4'0110.

6.40.8. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1100101000000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1100101000000000'.

6.40.9. Continuing TECHMAP pass.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2134 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.

6.40.10. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 2
Parameter \LUT = 4'0100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=2\LUT=4'0100'.

6.40.11. Continuing TECHMAP pass.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2141 using $paramod\$lut\WIDTH=2\LUT=4'0100.

6.40.12. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'1010110011001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'1010110011001010'.

6.40.13. Continuing TECHMAP pass.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2131 using $paramod\$lut\WIDTH=4\LUT=16'1010110011001010.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2145 using $paramod\$lut\WIDTH=1\LUT=2'01.

6.40.14. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000110000001010
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000110000001010'.

6.40.15. Continuing TECHMAP pass.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2133 using $paramod\$lut\WIDTH=4\LUT=16'0000110000001010.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2132 using $paramod\$lut\WIDTH=4\LUT=16'1010110011001010.

6.40.16. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0011010100000000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0011010100000000'.

6.40.17. Continuing TECHMAP pass.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2130 using $paramod\$lut\WIDTH=4\LUT=16'0011010100000000.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2136 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2135 using $paramod\$lut\WIDTH=4\LUT=16'0000110000001010.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2139 using $paramod\$lut\WIDTH=3\LUT=8'01010011.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2138 using $paramod\$lut\WIDTH=4\LUT=16'1100101000000000.

6.40.18. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 3
Parameter \LUT = 8'11110100
Generating RTLIL representation for module `$paramod\$lut\WIDTH=3\LUT=8'11110100'.

6.40.19. Continuing TECHMAP pass.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2126 using $paramod\$lut\WIDTH=3\LUT=8'11110100.

6.40.20. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0000000011111110
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0000000011111110'.

6.40.21. Continuing TECHMAP pass.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2129 using $paramod\$lut\WIDTH=4\LUT=16'0000000011111110.

6.40.22. Executing AST frontend in derive mode using pre-parsed AST for module `\$lut'.
Parameter \WIDTH = 4
Parameter \LUT = 16'0001000111110000
Generating RTLIL representation for module `$paramod\$lut\WIDTH=4\LUT=16'0001000111110000'.

6.40.23. Continuing TECHMAP pass.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2128 using $paramod\$lut\WIDTH=4\LUT=16'0001000111110000.
Mapping main.$abc$2125$auto$blifparse.cc:492:parse_blif$2142 using $paramod\$lut\WIDTH=1\LUT=2'01.
No more expansions possible.
Removed 0 unused cells and 44 unused wires.

6.41. Executing HIERARCHY pass (managing design hierarchy).

6.41.1. Analyzing design hierarchy..
Top module:  \main

6.41.2. Analyzing design hierarchy..
Top module:  \main
Removed 0 unused modules.

6.42. Printing statistics.

=== main ===

   Number of wires:                 63
   Number of wire bits:            319
   Number of public wires:          35
   Number of public wire bits:     190
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                175
     SB_CARRY                       27
     SB_DFF                         57
     SB_DFFE                        17
     SB_DFFESR                      16
     SB_DFFN                         6
     SB_LUT4                        52

6.43. Executing CHECK pass (checking for obvious problems).
checking module main..
found and reported 0 problems.

6.44. Executing JSON backend.

End of script. Logfile hash: 0b5a82ab2d, CPU: user 0.77s system 0.04s
Yosys 0.8+     310 (git sha1 32bd0f22, clang 9.1.0 -fPIC -Os)
Time spent: 22% 14x read_verilog (0 sec), 13% 6x techmap (0 sec), ...
#-- Place & route
# arachne-pnr -d 1k -p pins.pcf main.blif -o main.txt
nextpnr-ice40 --up5k --package sg48  --json main.json --pcf pins.pcf --asc main.asc
#-- Generar binario final, listo para descargar en fgpa
icepack main.asc main.bin
