--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf TOP_ucf.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Push        |    0.274(R)|    0.965(R)|CLK_BUFGP         |   0.000|
Reset       |    1.609(R)|    0.411(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
AddressBus<0>|   10.579(R)|CLK_BUFGP         |   0.000|
AddressBus<1>|   11.440(R)|CLK_BUFGP         |   0.000|
AddressBus<2>|   10.696(R)|CLK_BUFGP         |   0.000|
Anodo<0>     |    9.122(R)|CLK_BUFGP         |   0.000|
Anodo<1>     |    9.423(R)|CLK_BUFGP         |   0.000|
Anodo<2>     |    8.761(R)|CLK_BUFGP         |   0.000|
Anodo<3>     |    9.275(R)|CLK_BUFGP         |   0.000|
Catodo<0>    |   12.231(R)|CLK_BUFGP         |   0.000|
Catodo<1>    |   12.001(R)|CLK_BUFGP         |   0.000|
Catodo<2>    |   12.603(R)|CLK_BUFGP         |   0.000|
Catodo<3>    |   12.171(R)|CLK_BUFGP         |   0.000|
Catodo<4>    |   12.588(R)|CLK_BUFGP         |   0.000|
Catodo<5>    |   12.818(R)|CLK_BUFGP         |   0.000|
Catodo<6>    |   11.419(R)|CLK_BUFGP         |   0.000|
DataBus<0>   |    8.072(R)|CLK_BUFGP         |   0.000|
DataBus<1>   |    8.017(R)|CLK_BUFGP         |   0.000|
DataBus<2>   |    8.011(R)|CLK_BUFGP         |   0.000|
DataBus<3>   |    8.378(R)|CLK_BUFGP         |   0.000|
DataBus<4>   |    8.025(R)|CLK_BUFGP         |   0.000|
DataBus<5>   |    8.124(R)|CLK_BUFGP         |   0.000|
DataBus<6>   |    8.448(R)|CLK_BUFGP         |   0.000|
DataBus<7>   |    8.412(R)|CLK_BUFGP         |   0.000|
SalALU<0>    |   11.667(R)|CLK_BUFGP         |   0.000|
SalALU<1>    |   12.381(R)|CLK_BUFGP         |   0.000|
SalALU<2>    |   12.570(R)|CLK_BUFGP         |   0.000|
SalALU<3>    |   12.708(R)|CLK_BUFGP         |   0.000|
SalALU<4>    |   12.455(R)|CLK_BUFGP         |   0.000|
SalALU<5>    |   12.875(R)|CLK_BUFGP         |   0.000|
SalALU<6>    |   12.504(R)|CLK_BUFGP         |   0.000|
SalALU<7>    |   13.231(R)|CLK_BUFGP         |   0.000|
SalFZ        |    8.470(R)|CLK_BUFGP         |   0.000|
SalRI<0>     |    7.932(R)|CLK_BUFGP         |   0.000|
SalRI<1>     |    8.577(R)|CLK_BUFGP         |   0.000|
SalRI<2>     |    7.805(R)|CLK_BUFGP         |   0.000|
SalRI<3>     |    7.904(R)|CLK_BUFGP         |   0.000|
SalRI<4>     |    7.933(R)|CLK_BUFGP         |   0.000|
SalRI<5>     |    8.523(R)|CLK_BUFGP         |   0.000|
SalRI<6>     |    8.054(R)|CLK_BUFGP         |   0.000|
SalRI<7>     |    8.548(R)|CLK_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.973|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jan 29 09:59:58 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 107 MB



