module i_encoder_8b10b(
   input   A,B,C,D,E,F,G,H,      
   input   illegalk, DISPARITY6,
   input SBYTECLK,
   input   ND_1S4, PD_1S4, NDOS4, PDOS4,
   input   NFO, NGO, NHO, NJO,
   input alt7, tNFO, tNGO, tNHO, tNJO,
   input 	  a,b,c,d,e,i,f,g,h,j, 
   input reset,
   // --- TB (Ten Bt Interface) input bus
   // --- Eight Bt input bus	  
   input [9:0] tbi,
   input    COMPLS6, COMPLS4,
   input   L40, L04, L13, L31, L22, AeqB, CeqD,
   input   PD_1S6, NDOS6, PDOS6, ND_1S6,
   input [7:0] ebi,
   input   NAO, NBO, NCO, NDO, NEO, NIO,
   input [9:0] tst,
   input disparity,
   // --- Control (K) input	  
   input tNAO, tNBOx, tNBOy, tNCOx, tNCOy, tNDO , tNEOx, tNEOy, tNIOw, tNIOx, tNIOy, tNIOz,
   // Figures 7 & 8 - Latched 5B/6B and 3B/4B encoder inputs 
   input K
);

assert property(@(posedge SBYTECLK) (assert property (reset |-> (disparity == 0)));assert property(@(posedge SBYTECLK) (assert property ((F & G) |-> (NDOS4 == 0)));assert property(@(posedge SBYTECLK) (assert property ((F & G & H) |-> (PDOS4 == 1)));assert property(@(posedge SBYTECLK) (assert property ((A | B | !C | !D | !E) & (!F | !G | !H | !E | !L31) |-> (illegalk == 1)));assert property(@(posedge SBYTECLK) (assert property (disparity ^ (NDOS6 | PDOS6) |-> (DISPARITY6 == 1)));assert property(@(posedge SBYTECLK) (assert property (PD_1S4 & !DISPARITY6 | ND_1S4 & DISPARITY6) |-> (COMPLS4 == 1)));assert property(@(posedge SBYTECLK) (assert property (PD_1S6 & !disparity | ND_1S6 & disparity) |-> (COMPLS6 == 1)));assert property(@(posedge SBYTECLK) (assert property (F & G & H & (K | (disparity ? (!E & D & L31) : (E & !D & L13))) |-> (alt7 == 1)));assert property(@(posedge SBYTECLK) (assert property (F & !alt7) |-> (NFO == 1)));assert property(@(posedge SBYTECLK) (assert property (G | (!F & !G & !H)) |-> (NGO == 1)));assert property(@(posedge SBYTECLK) (assert property (H) |-> (NHO == 1)));assert property(@(posedge SBYTECLK) (assert property (!H & (G ^ F) | alt7) |-> (NJO == 1)));
endmodule