#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sat Dec 07 12:29:29 2024
# Process ID: 22564
# Log file: C:/Users/Apichatpong/Downloads/vivado.log
# Journal file: C:/Users/Apichatpong/Downloads\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Apichatpong/Downloads/project_dianosour.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado proj/project_dianosour' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/game.v', nor could it be found using path 'D:/vivado proj/project_dianosour/project_dianosour.srcs/sources_1/new/game.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Apichatpong/Downloads/project_dianosour.srcs/constrs_1/new/constraint.xdc', nor could it be found using path 'D:/vivado proj/project_dianosour/project_dianosour.srcs/constrs_1/new/constraint.xdc'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse C:/Users/Apichatpong/Downloads/game.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/game.v
remove_files -fileset constrs_1 C:/Users/Apichatpong/Downloads/project_dianosour.srcs/constrs_1/new/constraint.xdc
file mkdir C:/Users/Apichatpong/Downloads/project_dianosour.srcs/constrs_1
file mkdir C:/Users/Apichatpong/Downloads/project_dianosour.srcs/constrs_1/new
close [ open C:/Users/Apichatpong/Downloads/project_dianosour.srcs/constrs_1/new/d.xdc w ]
add_files -fileset constrs_1 C:/Users/Apichatpong/Downloads/project_dianosour.srcs/constrs_1/new/d.xdc
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/game.v" into library work [C:/Users/Apichatpong/Downloads/game.v:1]
[Sat Dec 07 12:40:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/game.v" into library work [C:/Users/Apichatpong/Downloads/game.v:1]
[Sat Dec 07 12:42:10 2024] Launched synth_1...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/synth_1/runme.log
launch_runs impl_1
[Sat Dec 07 12:42:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Sat Dec 07 12:44:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Sat Dec 07 12:45:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_1/runme.log
file mkdir C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new
close [ open {C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v} w ]
add_files {{C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v} w ]
add_files {{C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v} w ]
add_files {{C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/game.v" into library work [C:/Users/Apichatpong/Downloads/game.v:1]
[Sat Dec 07 12:49:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/synth_1/runme.log
launch_runs impl_1
[Sat Dec 07 12:49:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 07 12:51:15 2024] Launched impl_1...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Sat Dec 07 12:53:44 2024] Launched impl_1...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_1/runme.log
create_run synth_2 -flow {Vivado Synthesis 2015} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tcpg236-1
current_run [get_runs synth_2]
set_property strategy Flow_PerfOptimized_High [get_runs synth_2]
set_property strategy Performance_NetDelay_high [get_runs impl_2]
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/game.v" into library work [C:/Users/Apichatpong/Downloads/game.v:1]
[Sat Dec 07 12:55:37 2024] Launched synth_2...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/synth_2/runme.log
launch_runs impl_2
[Sat Dec 07 12:56:00 2024] Launched impl_2...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_2/runme.log
create_run synth_3 -flow {Vivado Synthesis 2015} -strategy Flow_PerfOptimized_High
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tcpg236-1
current_run [get_runs synth_3]
set_property part xc7a35ticpg236-1L [current_project]
set_property strategy Performance_NetDelay_high [get_runs impl_3]
launch_runs synth_3
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/game.v" into library work [C:/Users/Apichatpong/Downloads/game.v:1]
[Sat Dec 07 12:59:17 2024] Launched synth_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/synth_3/runme.log
open_run synth_3 -name synth_3
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticpg236-1L
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/constrs_1/new/d.xdc]
Finished Parsing XDC File [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/constrs_1/new/d.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_3
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1571.352 ; gain = 0.000
[Sat Dec 07 13:00:24 2024] Launched impl_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/runme.log
close_design
set_property strategy {Vivado Implementation Defaults} [get_runs impl_3]
reset_run synth_3
launch_runs impl_3
[Sat Dec 07 13:05:32 2024] Launched synth_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/synth_3/runme.log
[Sat Dec 07 13:05:32 2024] Launched impl_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/runme.log
reset_run impl_3
launch_runs impl_3
[Sat Dec 07 13:05:53 2024] Launched impl_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/runme.log
launch_runs impl_3 -to_step write_bitstream
[Sat Dec 07 13:06:25 2024] Launched impl_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/runme.log
reset_run impl_3 -prev_step 
launch_runs impl_3 -to_step write_bitstream
[Sat Dec 07 13:07:17 2024] Launched impl_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/runme.log
launch_runs impl_3 -to_step write_bitstream
ERROR: [Common 17-69] Command failed:  Run'impl_3' is already running and cannot be relaunched.
open_run impl_3
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Apichatpong/Downloads/.Xil/Vivado-22564-Apichatpong/dcp/dino_game.xdc]
Finished Parsing XDC File [C:/Users/Apichatpong/Downloads/.Xil/Vivado-22564-Apichatpong/dcp/dino_game.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1582.023 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1582.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_3 -prev_step 
launch_runs impl_3 -to_step write_bitstream
[Sat Dec 07 13:07:39 2024] Launched impl_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/runme.log
close_design
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_3]
reset_run synth_3
launch_runs synth_3
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/game.v" into library work [C:/Users/Apichatpong/Downloads/game.v:1]
[Sat Dec 07 13:14:08 2024] Launched synth_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/synth_3/runme.log
launch_runs impl_3
[Sat Dec 07 13:14:37 2024] Launched impl_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/runme.log
launch_runs impl_3 -to_step write_bitstream
[Sat Dec 07 13:15:06 2024] Launched impl_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/runme.log
reset_run synth_3
launch_runs synth_3
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Clock Divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/Game Logic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v" into library work [C:/Users/Apichatpong/Downloads/project_dianosour.srcs/sources_1/new/VGA Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Apichatpong/Downloads/game.v" into library work [C:/Users/Apichatpong/Downloads/game.v:1]
[Sat Dec 07 13:16:36 2024] Launched synth_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/synth_3/runme.log
launch_runs impl_3
[Sat Dec 07 13:17:00 2024] Launched impl_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/runme.log
launch_runs impl_3 -to_step write_bitstream
[Sat Dec 07 13:17:31 2024] Launched impl_3...
Run output will be captured here: C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/runme.log
open_run impl_3
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Apichatpong/Downloads/.Xil/Vivado-22564-Apichatpong/dcp/dino_game.xdc]
Finished Parsing XDC File [C:/Users/Apichatpong/Downloads/.Xil/Vivado-22564-Apichatpong/dcp/dino_game.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1588.723 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1588.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.1
  **** Build date : Apr 27 2015-19:25:29
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37CE4A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/dino_game.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Apichatpong/Downloads/project_dianosour.runs/impl_3/dino_game.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
close_hw
****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Apichatpong/Downloads/project_dianosour.hw/webtalk/labtool_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1282558671 -regid "213147705_0_0_542" -xml C:/Users/Apichatpong/Downloads/project_dianosour.hw/webtalk/usage_statistics_ext..."
    (file "C:/Users/Apichatpong/Downloads/project_dianosour.hw/webtalk/labtool_webtalk.tcl" line 28)
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 07 13:20:49 2024...
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
