// --------------------------- 
// -- test clock generator (3) 
// --------------------------- 
 
`include "clock.v" 
 
module pulse1 ( signal, clock ); 
 input   clock; 
 output signal; 
 reg      signal; 
 
 always @ ( posedge clock ) 
  begin 
        signal = 1'b1; 
  #6  signal = 1'b0;
  #6  signal = 1'b1;
  #6  signal = 1'b0;            
  end 
endmodule // pulse 
 

 
module Exemplo0046; 
 
 wire  clock; 
 clock clk ( clock ); 
 
 wire  p1; 
 
 pulse1   pls1   ( p1, clock ); 

 
 initial begin
  $display("Exemplo0046 - Pedro Ballona - 427455"); 
  $dumpfile ( "Exemplo046.vcd" ); 
  $dumpvars ( 1, p1, clock ); 
 
  #480 $finish; 
 end 
 
endmodule // Exemplo0043