

================================================================
== Vitis HLS Report for 'argmax'
================================================================
* Date:           Sun Nov 10 15:47:09 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.097 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.68>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_id_V_loc = alloca i64 1"   --->   Operation 6 'alloca' 'max_id_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i10 %input_r, i64 0, i64 0" [./layer.h:185]   --->   Operation 7 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.68ns)   --->   "%max_V = load i4 %input_addr" [./layer.h:187]   --->   Operation 8 'load' 'max_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 0.68>
ST_2 : Operation 9 [1/2] (0.68ns)   --->   "%max_V = load i4 %input_addr" [./layer.h:187]   --->   Operation 9 'load' 'max_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 10 [2/2] (0.38ns)   --->   "%call_ln187 = call void @argmax_Pipeline_digit_loop, i10 %max_V, i10 %input_r, i4 %max_id_V_loc" [./layer.h:187]   --->   Operation 10 'call' 'call_ln187' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.04>
ST_4 : Operation 11 [1/2] (1.04ns)   --->   "%call_ln187 = call void @argmax_Pipeline_digit_loop, i10 %max_V, i10 %input_r, i4 %max_id_V_loc" [./layer.h:187]   --->   Operation 11 'call' 'call_ln187' <Predicate = true> <Delay = 1.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%max_id_V_loc_load = load i4 %max_id_V_loc"   --->   Operation 12 'load' 'max_id_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln196 = ret i4 %max_id_V_loc_load" [./layer.h:196]   --->   Operation 13 'ret' 'ret_ln196' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.683ns
The critical path consists of the following:
	'getelementptr' operation ('input_addr', ./layer.h:185) [3]  (0 ns)
	'load' operation ('max.V', ./layer.h:187) on array 'input_r' [4]  (0.683 ns)

 <State 2>: 0.683ns
The critical path consists of the following:
	'load' operation ('max.V', ./layer.h:187) on array 'input_r' [4]  (0.683 ns)

 <State 3>: 0.387ns
The critical path consists of the following:
	'call' operation ('call_ln187', ./layer.h:187) to 'argmax_Pipeline_digit_loop' [5]  (0.387 ns)

 <State 4>: 1.04ns
The critical path consists of the following:
	'call' operation ('call_ln187', ./layer.h:187) to 'argmax_Pipeline_digit_loop' [5]  (1.04 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
