Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  7 01:05:33 2020
| Host         : DESKTOP-E6CPFKC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/FSM/video_dodge_on_reg/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: display/FSM/video_home_on_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: display/dodge_screen/bullet_unit_1/collision_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: display/dodge_screen/bullet_unit_2/collision_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/dodge_screen/flame_monster_unit/change_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/dodge_screen/flame_monster_unit/change_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/dodge_screen/flame_monster_unit/change_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/dodge_screen/flame_monster_unit/change_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/dodge_screen/flame_monster_unit/change_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/dodge_screen/flame_monster_unit/change_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/dodge_screen/flame_monster_unit/change_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/dodge_screen/flame_monster_unit/change_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/dodge_screen/flame_monster_unit/sel/DOADO[0] (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: display/home_screen/sel/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/home_screen/sel__0/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/home_screen/sel__0/DOBDO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/home_screen/sel__1/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/home_screen/sel__1/DOBDO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/home_screen/sel__2/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/home_screen/sel__2/DOBDO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/home_screen/sel__3/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/home_screen/sel__3/DOBDO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/home_screen/sel__4/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/home_screen/sel__5/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/home_screen/sel__6/DOADO[0] (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[0]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[1]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[2]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 119 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 330 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 11 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.410     -732.026                     97                  817        0.164        0.000                      0                  817        4.500        0.000                       0                   398  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.410     -732.026                     97                  817        0.164        0.000                      0                  817        4.500        0.000                       0                   398  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           97  Failing Endpoints,  Worst Slack      -10.410ns,  Total Violation     -732.026ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.410ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.299ns  (logic 11.076ns (54.564%)  route 9.223ns (45.436%))
  Logic Levels:           33  (CARRY4=23 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.638     5.159    display/FSM/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  display/FSM/state_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  display/FSM/state_divider_reg[0]/Q
                         net (fo=13, routed)          0.635     6.313    display/FSM/state_divider[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.908    display/FSM/state_divider3_carry_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  display/FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    display/FSM/state_divider3_carry__0_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.465 f  display/FSM/state_divider3_carry__2/O[1]
                         net (fo=10, routed)          0.490     7.954    display/FSM/p_1_in[14]
    SLICE_X9Y7           LUT1 (Prop_lut1_I0_O)        0.306     8.260 r  display/FSM/i__carry__2_i_17/O
                         net (fo=1, routed)           0.000     8.260    display/FSM/i__carry__2_i_17_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.810 r  display/FSM/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.810    display/FSM/i__carry__2_i_9_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  display/FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.924    display/FSM/i__carry__3_i_9_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.146 r  display/FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.549     9.695    display/FSM/state_divider4[21]
    SLICE_X11Y10         LUT3 (Prop_lut3_I0_O)        0.299     9.994 r  display/FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.719    10.713    display/FSM/state_divider3[21]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.837 r  display/FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.079    11.916    display/FSM/i__carry__5_i_3_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  display/FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.040    display/FSM/i__carry__5_i_7_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.573 r  display/FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.573    display/FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.690 r  display/FSM/state_divider2_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.690    display/FSM/state_divider2_inferred__0/i__carry__6_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.909 r  display/FSM/state_divider2_inferred__0/i__carry__7/O[0]
                         net (fo=3, routed)           0.641    13.550    display/FSM/state_divider2_inferred__0/i__carry__7_n_7
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.295    13.845 r  display/FSM/i___171_carry__6_i_3/O
                         net (fo=1, routed)           0.606    14.450    display/FSM/i___171_carry__6_i_3_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.957 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.957    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.291 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=12, routed)          0.720    16.011    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.303    16.314 r  display/FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.568    16.882    display/FSM/i___257_carry__0_i_3_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.389 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.389    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.723 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.571    18.294    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.303    18.597 r  display/FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.597    display/FSM/i___332_carry__0_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.995 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.995    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.720    20.050    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X2Y8           LUT4 (Prop_lut4_I3_O)        0.303    20.353 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.353    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.729 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.729    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.052 r  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.527    21.579    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.763    22.342 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.893    23.235    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.329    23.564 r  display/FSM/state_divider[8]_i_5/O
                         net (fo=1, routed)           0.000    23.564    display/FSM/state_divider[8]_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.097 r  display/FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.097    display/FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.214 r  display/FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.214    display/FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.331 r  display/FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.331    display/FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.646 r  display/FSM/state_divider_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.505    25.152    display/FSM/state_divider1[20]
    SLICE_X11Y3          LUT5 (Prop_lut5_I0_O)        0.307    25.459 r  display/FSM/state_divider[20]_i_1/O
                         net (fo=1, routed)           0.000    25.459    display/FSM/p_0_in[20]
    SLICE_X11Y3          FDRE                                         r  display/FSM/state_divider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.451    14.792    display/FSM/clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  display/FSM/state_divider_reg[20]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.032    15.049    display/FSM/state_divider_reg[20]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -25.459    
  -------------------------------------------------------------------
                         slack                                -10.410    

Slack (VIOLATED) :        -10.347ns  (required time - arrival time)
  Source:                 display/dodge_screen/heart_unit/move_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/dodge_screen/heart_unit/move_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.298ns  (logic 10.221ns (50.354%)  route 10.077ns (49.646%))
  Logic Levels:           30  (CARRY4=21 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.564     5.085    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  display/dodge_screen/heart_unit/move_reg[3]/Q
                         net (fo=2, routed)           0.634     6.138    display/dodge_screen/heart_unit/move[3]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     6.817 r  display/dodge_screen/heart_unit/move_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.817    display/dodge_screen/heart_unit/move_reg[0]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.036 f  display/dodge_screen/heart_unit/move_reg[11]_i_12/O[0]
                         net (fo=8, routed)           0.522     7.558    display/dodge_screen/heart_unit/move_reg[8]_0[0]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.295     7.853 r  display/dodge_screen/heart_unit/move[11]_i_18/O
                         net (fo=1, routed)           0.000     7.853    display/dodge_screen/heart_unit/move[11]_i_18_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.385 r  display/dodge_screen/heart_unit/move_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.385    display/dodge_screen/heart_unit/move_reg[11]_i_11_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.499 r  display/dodge_screen/heart_unit/move_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.499    display/dodge_screen/heart_unit/move_reg[15]_i_11_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.721 r  display/dodge_screen/heart_unit/move_reg[19]_i_11/O[0]
                         net (fo=7, routed)           0.874     9.595    display/dodge_screen/heart_unit/move[19]_i_17_0[0]
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  display/dodge_screen/heart_unit/move[11]_i_116/O
                         net (fo=8, routed)           0.713    10.607    display/dodge_screen/heart_unit/move3[13]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.731 r  display/dodge_screen/heart_unit/move[11]_i_152/O
                         net (fo=4, routed)           0.905    11.635    display/dodge_screen/heart_unit/move[11]_i_152_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.031 r  display/dodge_screen/heart_unit/move_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.031    display/dodge_screen/heart_unit/move_reg[11]_i_114_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.250 r  display/dodge_screen/heart_unit/move_reg[11]_i_63/O[0]
                         net (fo=3, routed)           0.867    13.117    display/dodge_screen/heart_unit/move_reg[11]_i_63_n_7
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.295    13.412 r  display/dodge_screen/heart_unit/move[11]_i_56/O
                         net (fo=1, routed)           0.726    14.139    display/dodge_screen/heart_unit/move[11]_i_56_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.537 r  display/dodge_screen/heart_unit/move_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.537    display/dodge_screen/heart_unit/move_reg[11]_i_35_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.651 r  display/dodge_screen/heart_unit/move_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.651    display/dodge_screen/heart_unit/move_reg[11]_i_19_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.765 r  display/dodge_screen/heart_unit/move_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.765    display/dodge_screen/heart_unit/move_reg[11]_i_13_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.078 r  display/dodge_screen/heart_unit/move_reg[7]_i_11/O[3]
                         net (fo=19, routed)          0.996    16.074    display_n_185
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.306    16.380 r  move[19]_i_32/O
                         net (fo=1, routed)           0.780    17.160    display/dodge_screen/heart_unit/move_reg[15]_i_13[3]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.545 r  display/dodge_screen/heart_unit/move_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.545    display/dodge_screen/heart_unit/move_reg[19]_i_19_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  display/dodge_screen/heart_unit/move_reg[19]_i_18/O[0]
                         net (fo=2, routed)           0.493    18.259    display_n_254
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.299    18.558 r  move[19]_i_22/O
                         net (fo=1, routed)           0.000    18.558    move[19]_i_22_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.198 r  move_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.816    20.014    move_reg[19]_i_13_n_4
    SLICE_X8Y18          LUT4 (Prop_lut4_I3_O)        0.306    20.320 r  move[19]_i_9/O
                         net (fo=1, routed)           0.000    20.320    display/dodge_screen/heart_unit/move_reg[19]_0[1]
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.898 r  display/dodge_screen/heart_unit/move_reg[19]_i_2/O[2]
                         net (fo=3, routed)           0.600    21.498    display_n_219
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    22.349 r  move_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.349    move_reg[20]_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.506 r  move_reg[21]_i_2/CO[1]
                         net (fo=34, routed)          0.864    23.370    move_reg[21]_i_2_n_2
    SLICE_X12Y15         LUT3 (Prop_lut3_I1_O)        0.329    23.699 r  move[8]_i_6/O
                         net (fo=1, routed)           0.000    23.699    move[8]_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.232 r  move_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.232    move_reg[8]_i_2_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.349 r  move_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.349    move_reg[12]_i_2_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.466 r  move_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.466    move_reg[16]_i_2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.789 r  move_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.288    25.078    display/dodge_screen/heart_unit/move1[17]
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.306    25.384 r  display/dodge_screen/heart_unit/move[18]_i_1/O
                         net (fo=1, routed)           0.000    25.384    display/dodge_screen/heart_unit/move[18]_i_1_n_0
    SLICE_X15Y18         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.440    14.781    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[18]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X15Y18         FDRE (Setup_fdre_C_D)        0.031    15.037    display/dodge_screen/heart_unit/move_reg[18]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -25.384    
  -------------------------------------------------------------------
                         slack                                -10.347    

Slack (VIOLATED) :        -10.343ns  (required time - arrival time)
  Source:                 display/dodge_screen/heart_unit/move_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/dodge_screen/heart_unit/move_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.293ns  (logic 10.214ns (50.333%)  route 10.079ns (49.667%))
  Logic Levels:           30  (CARRY4=21 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.564     5.085    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  display/dodge_screen/heart_unit/move_reg[3]/Q
                         net (fo=2, routed)           0.634     6.138    display/dodge_screen/heart_unit/move[3]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     6.817 r  display/dodge_screen/heart_unit/move_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.817    display/dodge_screen/heart_unit/move_reg[0]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.036 f  display/dodge_screen/heart_unit/move_reg[11]_i_12/O[0]
                         net (fo=8, routed)           0.522     7.558    display/dodge_screen/heart_unit/move_reg[8]_0[0]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.295     7.853 r  display/dodge_screen/heart_unit/move[11]_i_18/O
                         net (fo=1, routed)           0.000     7.853    display/dodge_screen/heart_unit/move[11]_i_18_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.385 r  display/dodge_screen/heart_unit/move_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.385    display/dodge_screen/heart_unit/move_reg[11]_i_11_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.499 r  display/dodge_screen/heart_unit/move_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.499    display/dodge_screen/heart_unit/move_reg[15]_i_11_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.721 r  display/dodge_screen/heart_unit/move_reg[19]_i_11/O[0]
                         net (fo=7, routed)           0.874     9.595    display/dodge_screen/heart_unit/move[19]_i_17_0[0]
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  display/dodge_screen/heart_unit/move[11]_i_116/O
                         net (fo=8, routed)           0.713    10.607    display/dodge_screen/heart_unit/move3[13]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.731 r  display/dodge_screen/heart_unit/move[11]_i_152/O
                         net (fo=4, routed)           0.905    11.635    display/dodge_screen/heart_unit/move[11]_i_152_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.031 r  display/dodge_screen/heart_unit/move_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.031    display/dodge_screen/heart_unit/move_reg[11]_i_114_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.250 r  display/dodge_screen/heart_unit/move_reg[11]_i_63/O[0]
                         net (fo=3, routed)           0.867    13.117    display/dodge_screen/heart_unit/move_reg[11]_i_63_n_7
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.295    13.412 r  display/dodge_screen/heart_unit/move[11]_i_56/O
                         net (fo=1, routed)           0.726    14.139    display/dodge_screen/heart_unit/move[11]_i_56_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.537 r  display/dodge_screen/heart_unit/move_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.537    display/dodge_screen/heart_unit/move_reg[11]_i_35_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.651 r  display/dodge_screen/heart_unit/move_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.651    display/dodge_screen/heart_unit/move_reg[11]_i_19_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.765 r  display/dodge_screen/heart_unit/move_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.765    display/dodge_screen/heart_unit/move_reg[11]_i_13_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.078 r  display/dodge_screen/heart_unit/move_reg[7]_i_11/O[3]
                         net (fo=19, routed)          0.996    16.074    display_n_185
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.306    16.380 r  move[19]_i_32/O
                         net (fo=1, routed)           0.780    17.160    display/dodge_screen/heart_unit/move_reg[15]_i_13[3]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.545 r  display/dodge_screen/heart_unit/move_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.545    display/dodge_screen/heart_unit/move_reg[19]_i_19_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  display/dodge_screen/heart_unit/move_reg[19]_i_18/O[0]
                         net (fo=2, routed)           0.493    18.259    display_n_254
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.299    18.558 r  move[19]_i_22/O
                         net (fo=1, routed)           0.000    18.558    move[19]_i_22_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.198 r  move_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.816    20.014    move_reg[19]_i_13_n_4
    SLICE_X8Y18          LUT4 (Prop_lut4_I3_O)        0.306    20.320 r  move[19]_i_9/O
                         net (fo=1, routed)           0.000    20.320    display/dodge_screen/heart_unit/move_reg[19]_0[1]
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.898 r  display/dodge_screen/heart_unit/move_reg[19]_i_2/O[2]
                         net (fo=3, routed)           0.600    21.498    display_n_219
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    22.349 r  move_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.349    move_reg[20]_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.506 r  move_reg[21]_i_2/CO[1]
                         net (fo=34, routed)          0.864    23.370    move_reg[21]_i_2_n_2
    SLICE_X12Y15         LUT3 (Prop_lut3_I1_O)        0.329    23.699 r  move[8]_i_6/O
                         net (fo=1, routed)           0.000    23.699    move[8]_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.232 r  move_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.232    move_reg[8]_i_2_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.349 r  move_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.349    move_reg[12]_i_2_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.466 r  move_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.466    move_reg[16]_i_2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    24.781 r  move_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.290    25.071    display/dodge_screen/heart_unit/move1[19]
    SLICE_X15Y18         LUT5 (Prop_lut5_I0_O)        0.307    25.378 r  display/dodge_screen/heart_unit/move[20]_i_1/O
                         net (fo=1, routed)           0.000    25.378    display/dodge_screen/heart_unit/move[20]_i_1_n_0
    SLICE_X15Y18         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.440    14.781    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[20]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X15Y18         FDRE (Setup_fdre_C_D)        0.029    15.035    display/dodge_screen/heart_unit/move_reg[20]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -25.378    
  -------------------------------------------------------------------
                         slack                                -10.343    

Slack (VIOLATED) :        -10.325ns  (required time - arrival time)
  Source:                 display/dodge_screen/heart_unit/move_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/dodge_screen/heart_unit/move_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.322ns  (logic 10.223ns (50.306%)  route 10.099ns (49.694%))
  Logic Levels:           31  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.564     5.085    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  display/dodge_screen/heart_unit/move_reg[3]/Q
                         net (fo=2, routed)           0.634     6.138    display/dodge_screen/heart_unit/move[3]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     6.817 r  display/dodge_screen/heart_unit/move_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.817    display/dodge_screen/heart_unit/move_reg[0]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.036 f  display/dodge_screen/heart_unit/move_reg[11]_i_12/O[0]
                         net (fo=8, routed)           0.522     7.558    display/dodge_screen/heart_unit/move_reg[8]_0[0]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.295     7.853 r  display/dodge_screen/heart_unit/move[11]_i_18/O
                         net (fo=1, routed)           0.000     7.853    display/dodge_screen/heart_unit/move[11]_i_18_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.385 r  display/dodge_screen/heart_unit/move_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.385    display/dodge_screen/heart_unit/move_reg[11]_i_11_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.499 r  display/dodge_screen/heart_unit/move_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.499    display/dodge_screen/heart_unit/move_reg[15]_i_11_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.721 r  display/dodge_screen/heart_unit/move_reg[19]_i_11/O[0]
                         net (fo=7, routed)           0.874     9.595    display/dodge_screen/heart_unit/move[19]_i_17_0[0]
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  display/dodge_screen/heart_unit/move[11]_i_116/O
                         net (fo=8, routed)           0.713    10.607    display/dodge_screen/heart_unit/move3[13]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.731 r  display/dodge_screen/heart_unit/move[11]_i_152/O
                         net (fo=4, routed)           0.905    11.635    display/dodge_screen/heart_unit/move[11]_i_152_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.031 r  display/dodge_screen/heart_unit/move_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.031    display/dodge_screen/heart_unit/move_reg[11]_i_114_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.250 r  display/dodge_screen/heart_unit/move_reg[11]_i_63/O[0]
                         net (fo=3, routed)           0.867    13.117    display/dodge_screen/heart_unit/move_reg[11]_i_63_n_7
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.295    13.412 r  display/dodge_screen/heart_unit/move[11]_i_56/O
                         net (fo=1, routed)           0.726    14.139    display/dodge_screen/heart_unit/move[11]_i_56_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.537 r  display/dodge_screen/heart_unit/move_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.537    display/dodge_screen/heart_unit/move_reg[11]_i_35_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.651 r  display/dodge_screen/heart_unit/move_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.651    display/dodge_screen/heart_unit/move_reg[11]_i_19_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.765 r  display/dodge_screen/heart_unit/move_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.765    display/dodge_screen/heart_unit/move_reg[11]_i_13_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.078 r  display/dodge_screen/heart_unit/move_reg[7]_i_11/O[3]
                         net (fo=19, routed)          0.996    16.074    display_n_185
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.306    16.380 r  move[19]_i_32/O
                         net (fo=1, routed)           0.780    17.160    display/dodge_screen/heart_unit/move_reg[15]_i_13[3]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.545 r  display/dodge_screen/heart_unit/move_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.545    display/dodge_screen/heart_unit/move_reg[19]_i_19_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  display/dodge_screen/heart_unit/move_reg[19]_i_18/O[0]
                         net (fo=2, routed)           0.493    18.259    display_n_254
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.299    18.558 r  move[19]_i_22/O
                         net (fo=1, routed)           0.000    18.558    move[19]_i_22_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.198 r  move_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.816    20.014    move_reg[19]_i_13_n_4
    SLICE_X8Y18          LUT4 (Prop_lut4_I3_O)        0.306    20.320 r  move[19]_i_9/O
                         net (fo=1, routed)           0.000    20.320    display/dodge_screen/heart_unit/move_reg[19]_0[1]
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.898 r  display/dodge_screen/heart_unit/move_reg[19]_i_2/O[2]
                         net (fo=3, routed)           0.600    21.498    display_n_219
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    22.349 r  move_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.349    move_reg[20]_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.506 r  move_reg[21]_i_2/CO[1]
                         net (fo=34, routed)          0.864    23.370    move_reg[21]_i_2_n_2
    SLICE_X12Y15         LUT3 (Prop_lut3_I1_O)        0.329    23.699 r  move[8]_i_6/O
                         net (fo=1, routed)           0.000    23.699    move[8]_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.232 r  move_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.232    move_reg[8]_i_2_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.349 r  move_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.349    move_reg[12]_i_2_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.466 r  move_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.466    move_reg[16]_i_2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.583 r  move_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.583    move_reg[20]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.802 r  move_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.310    25.112    display/dodge_screen/heart_unit/move1[20]
    SLICE_X12Y20         LUT5 (Prop_lut5_I0_O)        0.295    25.407 r  display/dodge_screen/heart_unit/move[21]_i_1/O
                         net (fo=1, routed)           0.000    25.407    display/dodge_screen/heart_unit/move[21]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.439    14.780    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[21]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.077    15.082    display/dodge_screen/heart_unit/move_reg[21]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -25.407    
  -------------------------------------------------------------------
                         slack                                -10.325    

Slack (VIOLATED) :        -10.325ns  (required time - arrival time)
  Source:                 display/dodge_screen/heart_unit/move_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/dodge_screen/heart_unit/move_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.275ns  (logic 10.198ns (50.298%)  route 10.077ns (49.702%))
  Logic Levels:           31  (CARRY4=22 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.564     5.085    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  display/dodge_screen/heart_unit/move_reg[3]/Q
                         net (fo=2, routed)           0.634     6.138    display/dodge_screen/heart_unit/move[3]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     6.817 r  display/dodge_screen/heart_unit/move_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.817    display/dodge_screen/heart_unit/move_reg[0]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.036 f  display/dodge_screen/heart_unit/move_reg[11]_i_12/O[0]
                         net (fo=8, routed)           0.522     7.558    display/dodge_screen/heart_unit/move_reg[8]_0[0]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.295     7.853 r  display/dodge_screen/heart_unit/move[11]_i_18/O
                         net (fo=1, routed)           0.000     7.853    display/dodge_screen/heart_unit/move[11]_i_18_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.385 r  display/dodge_screen/heart_unit/move_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.385    display/dodge_screen/heart_unit/move_reg[11]_i_11_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.499 r  display/dodge_screen/heart_unit/move_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.499    display/dodge_screen/heart_unit/move_reg[15]_i_11_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.721 r  display/dodge_screen/heart_unit/move_reg[19]_i_11/O[0]
                         net (fo=7, routed)           0.874     9.595    display/dodge_screen/heart_unit/move[19]_i_17_0[0]
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  display/dodge_screen/heart_unit/move[11]_i_116/O
                         net (fo=8, routed)           0.713    10.607    display/dodge_screen/heart_unit/move3[13]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.731 r  display/dodge_screen/heart_unit/move[11]_i_152/O
                         net (fo=4, routed)           0.905    11.635    display/dodge_screen/heart_unit/move[11]_i_152_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.031 r  display/dodge_screen/heart_unit/move_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.031    display/dodge_screen/heart_unit/move_reg[11]_i_114_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.250 r  display/dodge_screen/heart_unit/move_reg[11]_i_63/O[0]
                         net (fo=3, routed)           0.867    13.117    display/dodge_screen/heart_unit/move_reg[11]_i_63_n_7
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.295    13.412 r  display/dodge_screen/heart_unit/move[11]_i_56/O
                         net (fo=1, routed)           0.726    14.139    display/dodge_screen/heart_unit/move[11]_i_56_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.537 r  display/dodge_screen/heart_unit/move_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.537    display/dodge_screen/heart_unit/move_reg[11]_i_35_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.651 r  display/dodge_screen/heart_unit/move_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.651    display/dodge_screen/heart_unit/move_reg[11]_i_19_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.765 r  display/dodge_screen/heart_unit/move_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.765    display/dodge_screen/heart_unit/move_reg[11]_i_13_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.078 r  display/dodge_screen/heart_unit/move_reg[7]_i_11/O[3]
                         net (fo=19, routed)          0.996    16.074    display_n_185
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.306    16.380 r  move[19]_i_32/O
                         net (fo=1, routed)           0.780    17.160    display/dodge_screen/heart_unit/move_reg[15]_i_13[3]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.545 r  display/dodge_screen/heart_unit/move_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.545    display/dodge_screen/heart_unit/move_reg[19]_i_19_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  display/dodge_screen/heart_unit/move_reg[19]_i_18/O[0]
                         net (fo=2, routed)           0.493    18.259    display_n_254
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.299    18.558 r  move[19]_i_22/O
                         net (fo=1, routed)           0.000    18.558    move[19]_i_22_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.198 r  move_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.816    20.014    move_reg[19]_i_13_n_4
    SLICE_X8Y18          LUT4 (Prop_lut4_I3_O)        0.306    20.320 r  move[19]_i_9/O
                         net (fo=1, routed)           0.000    20.320    display/dodge_screen/heart_unit/move_reg[19]_0[1]
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.898 r  display/dodge_screen/heart_unit/move_reg[19]_i_2/O[2]
                         net (fo=3, routed)           0.600    21.498    display_n_219
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    22.349 r  move_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.349    move_reg[20]_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.506 r  move_reg[21]_i_2/CO[1]
                         net (fo=34, routed)          0.864    23.370    move_reg[21]_i_2_n_2
    SLICE_X12Y15         LUT3 (Prop_lut3_I1_O)        0.329    23.699 r  move[8]_i_6/O
                         net (fo=1, routed)           0.000    23.699    move[8]_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.232 r  move_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.232    move_reg[8]_i_2_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.349 r  move_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.349    move_reg[12]_i_2_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.466 r  move_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.466    move_reg[16]_i_2_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.583 r  move_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.583    move_reg[20]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.740 f  move_reg[23]_i_3/CO[1]
                         net (fo=1, routed)           0.288    25.029    display/dodge_screen/heart_unit/move_reg[23]_2[0]
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.332    25.361 r  display/dodge_screen/heart_unit/move[23]_i_1/O
                         net (fo=1, routed)           0.000    25.361    display/dodge_screen/heart_unit/move[23]_i_1_n_0
    SLICE_X15Y19         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.439    14.780    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[23]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X15Y19         FDRE (Setup_fdre_C_D)        0.031    15.036    display/dodge_screen/heart_unit/move_reg[23]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -25.361    
  -------------------------------------------------------------------
                         slack                                -10.325    

Slack (VIOLATED) :        -10.319ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.252ns  (logic 11.083ns (54.725%)  route 9.169ns (45.275%))
  Logic Levels:           33  (CARRY4=23 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.638     5.159    display/FSM/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  display/FSM/state_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  display/FSM/state_divider_reg[0]/Q
                         net (fo=13, routed)          0.635     6.313    display/FSM/state_divider[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.908    display/FSM/state_divider3_carry_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  display/FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    display/FSM/state_divider3_carry__0_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.465 f  display/FSM/state_divider3_carry__2/O[1]
                         net (fo=10, routed)          0.490     7.954    display/FSM/p_1_in[14]
    SLICE_X9Y7           LUT1 (Prop_lut1_I0_O)        0.306     8.260 r  display/FSM/i__carry__2_i_17/O
                         net (fo=1, routed)           0.000     8.260    display/FSM/i__carry__2_i_17_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.810 r  display/FSM/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.810    display/FSM/i__carry__2_i_9_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  display/FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.924    display/FSM/i__carry__3_i_9_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.146 r  display/FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.549     9.695    display/FSM/state_divider4[21]
    SLICE_X11Y10         LUT3 (Prop_lut3_I0_O)        0.299     9.994 r  display/FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.719    10.713    display/FSM/state_divider3[21]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.837 r  display/FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.079    11.916    display/FSM/i__carry__5_i_3_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  display/FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.040    display/FSM/i__carry__5_i_7_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.573 r  display/FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.573    display/FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.690 r  display/FSM/state_divider2_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.690    display/FSM/state_divider2_inferred__0/i__carry__6_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.909 r  display/FSM/state_divider2_inferred__0/i__carry__7/O[0]
                         net (fo=3, routed)           0.641    13.550    display/FSM/state_divider2_inferred__0/i__carry__7_n_7
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.295    13.845 r  display/FSM/i___171_carry__6_i_3/O
                         net (fo=1, routed)           0.606    14.450    display/FSM/i___171_carry__6_i_3_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.957 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.957    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.291 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=12, routed)          0.720    16.011    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.303    16.314 r  display/FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.568    16.882    display/FSM/i___257_carry__0_i_3_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.389 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.389    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.723 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.571    18.294    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.303    18.597 r  display/FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.597    display/FSM/i___332_carry__0_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.995 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.995    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.720    20.050    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X2Y8           LUT4 (Prop_lut4_I3_O)        0.303    20.353 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.353    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.729 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.729    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.052 r  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.527    21.579    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.763    22.342 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.893    23.235    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.329    23.564 r  display/FSM/state_divider[8]_i_5/O
                         net (fo=1, routed)           0.000    23.564    display/FSM/state_divider[8]_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.097 r  display/FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.097    display/FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.214 r  display/FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.214    display/FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.331 r  display/FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.331    display/FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.654 r  display/FSM/state_divider_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.451    25.105    display/FSM/state_divider1[18]
    SLICE_X10Y10         LUT5 (Prop_lut5_I0_O)        0.306    25.411 r  display/FSM/state_divider[18]_i_1/O
                         net (fo=1, routed)           0.000    25.411    display/FSM/p_0_in[18]
    SLICE_X10Y10         FDRE                                         r  display/FSM/state_divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.449    14.790    display/FSM/clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  display/FSM/state_divider_reg[18]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.077    15.092    display/FSM/state_divider_reg[18]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -25.411    
  -------------------------------------------------------------------
                         slack                                -10.319    

Slack (VIOLATED) :        -10.304ns  (required time - arrival time)
  Source:                 display/dodge_screen/bullet_unit_1/move_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/dodge_screen/bullet_unit_1/move_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.277ns  (logic 11.351ns (55.979%)  route 8.926ns (44.021%))
  Logic Levels:           33  (CARRY4=23 LUT1=2 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.635     5.156    display/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  display/dodge_screen/bullet_unit_1/move_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  display/dodge_screen/bullet_unit_1/move_reg[5]/Q
                         net (fo=2, routed)           0.466     6.042    display/dodge_screen/bullet_unit_1/move[5]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     6.870 r  display/dodge_screen/bullet_unit_1/i___0_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.870    display/dodge_screen/bullet_unit_1/i___0_carry__0_i_11_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.183 f  display/dodge_screen/bullet_unit_1/i___0_carry__1_i_11/O[3]
                         net (fo=8, routed)           0.705     7.888    dodge_screen/p_1_in[12]
    SLICE_X5Y40          LUT1 (Prop_lut1_I0_O)        0.306     8.194 r  i___0_carry__1_i_15/O
                         net (fo=1, routed)           0.000     8.194    display/dodge_screen/bullet_unit_1/i___0_carry__0_i_14_0[3]
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.595 r  display/dodge_screen/bullet_unit_1/i___0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.595    display/dodge_screen/bullet_unit_1/i___0_carry__1_i_10_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.709 r  display/dodge_screen/bullet_unit_1/i___0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.709    display/dodge_screen/bullet_unit_1/i___0_carry__2_i_10_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.043 r  display/dodge_screen/bullet_unit_1/i___0_carry__3_i_10/O[1]
                         net (fo=7, routed)           0.685     9.728    display/dodge_screen/bullet_unit_1/move4[18]
    SLICE_X9Y41          LUT3 (Prop_lut3_I0_O)        0.303    10.031 r  display/dodge_screen/bullet_unit_1/i___0_carry__3_i_13/O
                         net (fo=13, routed)          0.704    10.735    display/dodge_screen/bullet_unit_1/move3[18]
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.124    10.859 r  display/dodge_screen/bullet_unit_1/i___0_carry__3_i_3/O
                         net (fo=1, routed)           0.575    11.433    display/dodge_screen/bullet_unit_1/i___0_carry__3_i_3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.953 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.953    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.070 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.070    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.393 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5/O[1]
                         net (fo=3, routed)           0.565    12.959    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5_n_6
    SLICE_X10Y44         LUT6 (Prop_lut6_I1_O)        0.306    13.265 r  display/dodge_screen/bullet_unit_1/i___104_carry__4_i_12/O
                         net (fo=2, routed)           0.326    13.591    display/dodge_screen/bullet_unit_1/i___104_carry__4_i_12_n_0
    SLICE_X9Y43          LUT5 (Prop_lut5_I4_O)        0.124    13.715 r  display/dodge_screen/bullet_unit_1/i___104_carry__5_i_4/O
                         net (fo=2, routed)           0.843    14.558    display/dodge_screen/bullet_unit_1/i___104_carry__5_i_4_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.084 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.084    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__5_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.418 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6/O[1]
                         net (fo=17, routed)          1.002    16.420    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6_n_6
    SLICE_X1Y44          LUT4 (Prop_lut4_I1_O)        0.303    16.723 r  display/dodge_screen/bullet_unit_1/i___186_carry_i_6/O
                         net (fo=1, routed)           0.000    16.723    display/dodge_screen/bullet_unit_1/i___186_carry_i_6_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.273 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry/CO[3]
                         net (fo=1, routed)           0.000    17.273    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.607 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0/O[1]
                         net (fo=2, routed)           0.784    18.391    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0_n_6
    SLICE_X0Y45          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.577    18.968 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry/CO[3]
                         net (fo=1, routed)           0.000    18.968    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.302 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__0/O[1]
                         net (fo=1, routed)           0.573    19.875    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__0_n_6
    SLICE_X2Y44          LUT4 (Prop_lut4_I3_O)        0.303    20.178 r  display/dodge_screen/bullet_unit_1/i___294_carry__3_i_8/O
                         net (fo=1, routed)           0.000    20.178    display/dodge_screen/bullet_unit_1/i___294_carry__3_i_8_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.691 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.691    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__3_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.014 f  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4/O[1]
                         net (fo=3, routed)           0.581    21.594    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4_n_6
    SLICE_X1Y42          LUT1 (Prop_lut1_I0_O)        0.306    21.900 r  display/dodge_screen/bullet_unit_1/i___358_carry__2_i_1/O
                         net (fo=1, routed)           0.000    21.900    display/dodge_screen/bullet_unit_1/i___358_carry__2_i_1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.301 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.301    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__2_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.458 r  display/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.707    23.165    display/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.329    23.494 r  display/dodge_screen/bullet_unit_1/move[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.494    display/dodge_screen/bullet_unit_1/move[8]_i_5__0_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.044 r  display/dodge_screen/bullet_unit_1/move_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.044    display/dodge_screen/bullet_unit_1/move_reg[8]_i_2__0_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.158 r  display/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.158    display/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.272 r  display/dodge_screen/bullet_unit_1/move_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.272    display/dodge_screen/bullet_unit_1/move_reg[16]_i_2__0_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.386 r  display/dodge_screen/bullet_unit_1/move_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.386    display/dodge_screen/bullet_unit_1/move_reg[20]_i_2__0_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.720 r  display/dodge_screen/bullet_unit_1/move_reg[23]_i_3__0/O[1]
                         net (fo=1, routed)           0.410    25.131    display/dodge_screen/bullet_unit_1/move1_2[22]
    SLICE_X3Y46          LUT5 (Prop_lut5_I0_O)        0.303    25.434 r  display/dodge_screen/bullet_unit_1/move[22]_i_1/O
                         net (fo=1, routed)           0.000    25.434    display/dodge_screen/bullet_unit_1/move[22]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  display/dodge_screen/bullet_unit_1/move_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.519    14.860    display/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  display/dodge_screen/bullet_unit_1/move_reg[22]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.031    15.130    display/dodge_screen/bullet_unit_1/move_reg[22]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -25.434    
  -------------------------------------------------------------------
                         slack                                -10.304    

Slack (VIOLATED) :        -10.294ns  (required time - arrival time)
  Source:                 display/dodge_screen/heart_unit/move_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/dodge_screen/heart_unit/move_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.266ns  (logic 9.872ns (48.712%)  route 10.394ns (51.288%))
  Logic Levels:           28  (CARRY4=19 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.564     5.085    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  display/dodge_screen/heart_unit/move_reg[3]/Q
                         net (fo=2, routed)           0.634     6.138    display/dodge_screen/heart_unit/move[3]
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     6.817 r  display/dodge_screen/heart_unit/move_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.817    display/dodge_screen/heart_unit/move_reg[0]_i_10_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.036 f  display/dodge_screen/heart_unit/move_reg[11]_i_12/O[0]
                         net (fo=8, routed)           0.522     7.558    display/dodge_screen/heart_unit/move_reg[8]_0[0]
    SLICE_X9Y15          LUT1 (Prop_lut1_I0_O)        0.295     7.853 r  display/dodge_screen/heart_unit/move[11]_i_18/O
                         net (fo=1, routed)           0.000     7.853    display/dodge_screen/heart_unit/move[11]_i_18_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.385 r  display/dodge_screen/heart_unit/move_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.385    display/dodge_screen/heart_unit/move_reg[11]_i_11_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.499 r  display/dodge_screen/heart_unit/move_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.499    display/dodge_screen/heart_unit/move_reg[15]_i_11_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.721 r  display/dodge_screen/heart_unit/move_reg[19]_i_11/O[0]
                         net (fo=7, routed)           0.874     9.595    display/dodge_screen/heart_unit/move[19]_i_17_0[0]
    SLICE_X4Y16          LUT3 (Prop_lut3_I0_O)        0.299     9.894 r  display/dodge_screen/heart_unit/move[11]_i_116/O
                         net (fo=8, routed)           0.713    10.607    display/dodge_screen/heart_unit/move3[13]
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124    10.731 r  display/dodge_screen/heart_unit/move[11]_i_152/O
                         net (fo=4, routed)           0.905    11.635    display/dodge_screen/heart_unit/move[11]_i_152_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.031 r  display/dodge_screen/heart_unit/move_reg[11]_i_114/CO[3]
                         net (fo=1, routed)           0.000    12.031    display/dodge_screen/heart_unit/move_reg[11]_i_114_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.250 r  display/dodge_screen/heart_unit/move_reg[11]_i_63/O[0]
                         net (fo=3, routed)           0.867    13.117    display/dodge_screen/heart_unit/move_reg[11]_i_63_n_7
    SLICE_X6Y24          LUT5 (Prop_lut5_I0_O)        0.295    13.412 r  display/dodge_screen/heart_unit/move[11]_i_56/O
                         net (fo=1, routed)           0.726    14.139    display/dodge_screen/heart_unit/move[11]_i_56_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.537 r  display/dodge_screen/heart_unit/move_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    14.537    display/dodge_screen/heart_unit/move_reg[11]_i_35_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.651 r  display/dodge_screen/heart_unit/move_reg[11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.651    display/dodge_screen/heart_unit/move_reg[11]_i_19_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.765 r  display/dodge_screen/heart_unit/move_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.765    display/dodge_screen/heart_unit/move_reg[11]_i_13_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.078 r  display/dodge_screen/heart_unit/move_reg[7]_i_11/O[3]
                         net (fo=19, routed)          0.996    16.074    display_n_185
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.306    16.380 r  move[19]_i_32/O
                         net (fo=1, routed)           0.780    17.160    display/dodge_screen/heart_unit/move_reg[15]_i_13[3]
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.545 r  display/dodge_screen/heart_unit/move_reg[19]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.545    display/dodge_screen/heart_unit/move_reg[19]_i_19_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.767 r  display/dodge_screen/heart_unit/move_reg[19]_i_18/O[0]
                         net (fo=2, routed)           0.493    18.259    display_n_254
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.299    18.558 r  move[19]_i_22/O
                         net (fo=1, routed)           0.000    18.558    move[19]_i_22_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.198 r  move_reg[19]_i_13/O[3]
                         net (fo=1, routed)           0.816    20.014    move_reg[19]_i_13_n_4
    SLICE_X8Y18          LUT4 (Prop_lut4_I3_O)        0.306    20.320 r  move[19]_i_9/O
                         net (fo=1, routed)           0.000    20.320    display/dodge_screen/heart_unit/move_reg[19]_0[1]
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    20.898 r  display/dodge_screen/heart_unit/move_reg[19]_i_2/O[2]
                         net (fo=3, routed)           0.600    21.498    display_n_219
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.851    22.349 r  move_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    22.349    move_reg[20]_i_3_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.506 r  move_reg[21]_i_2/CO[1]
                         net (fo=34, routed)          0.864    23.370    move_reg[21]_i_2_n_2
    SLICE_X12Y15         LUT3 (Prop_lut3_I1_O)        0.329    23.699 r  move[8]_i_6/O
                         net (fo=1, routed)           0.000    23.699    move[8]_i_6_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.232 r  move_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.232    move_reg[8]_i_2_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.451 r  move_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.605    25.056    display/dodge_screen/heart_unit/move1[8]
    SLICE_X11Y12         LUT5 (Prop_lut5_I0_O)        0.295    25.351 r  display/dodge_screen/heart_unit/move[9]_i_1/O
                         net (fo=1, routed)           0.000    25.351    display/dodge_screen/heart_unit/move[9]_i_1_n_0
    SLICE_X11Y12         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.447    14.788    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  display/dodge_screen/heart_unit/move_reg[9]/C
                         clock pessimism              0.273    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X11Y12         FDRE (Setup_fdre_C_D)        0.031    15.057    display/dodge_screen/heart_unit/move_reg[9]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -25.351    
  -------------------------------------------------------------------
                         slack                                -10.294    

Slack (VIOLATED) :        -10.290ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.226ns  (logic 11.060ns (54.682%)  route 9.166ns (45.318%))
  Logic Levels:           34  (CARRY4=24 LUT1=1 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.638     5.159    display/FSM/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  display/FSM/state_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  display/FSM/state_divider_reg[0]/Q
                         net (fo=13, routed)          0.635     6.313    display/FSM/state_divider[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.908    display/FSM/state_divider3_carry_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  display/FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    display/FSM/state_divider3_carry__0_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.465 f  display/FSM/state_divider3_carry__2/O[1]
                         net (fo=10, routed)          0.490     7.954    display/FSM/p_1_in[14]
    SLICE_X9Y7           LUT1 (Prop_lut1_I0_O)        0.306     8.260 r  display/FSM/i__carry__2_i_17/O
                         net (fo=1, routed)           0.000     8.260    display/FSM/i__carry__2_i_17_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.810 r  display/FSM/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.810    display/FSM/i__carry__2_i_9_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  display/FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.924    display/FSM/i__carry__3_i_9_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.146 r  display/FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.549     9.695    display/FSM/state_divider4[21]
    SLICE_X11Y10         LUT3 (Prop_lut3_I0_O)        0.299     9.994 r  display/FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.719    10.713    display/FSM/state_divider3[21]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.837 r  display/FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.079    11.916    display/FSM/i__carry__5_i_3_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  display/FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.040    display/FSM/i__carry__5_i_7_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.573 r  display/FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.573    display/FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.690 r  display/FSM/state_divider2_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.690    display/FSM/state_divider2_inferred__0/i__carry__6_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.909 r  display/FSM/state_divider2_inferred__0/i__carry__7/O[0]
                         net (fo=3, routed)           0.641    13.550    display/FSM/state_divider2_inferred__0/i__carry__7_n_7
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.295    13.845 r  display/FSM/i___171_carry__6_i_3/O
                         net (fo=1, routed)           0.606    14.450    display/FSM/i___171_carry__6_i_3_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.957 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.957    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.291 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=12, routed)          0.720    16.011    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.303    16.314 r  display/FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.568    16.882    display/FSM/i___257_carry__0_i_3_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.389 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.389    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.723 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.571    18.294    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.303    18.597 r  display/FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.597    display/FSM/i___332_carry__0_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.995 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.995    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.720    20.050    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X2Y8           LUT4 (Prop_lut4_I3_O)        0.303    20.353 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.353    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.729 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.729    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.052 r  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.527    21.579    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.763    22.342 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.893    23.235    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.329    23.564 r  display/FSM/state_divider[8]_i_5/O
                         net (fo=1, routed)           0.000    23.564    display/FSM/state_divider[8]_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.097 r  display/FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.097    display/FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.214 r  display/FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.214    display/FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.331 r  display/FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.331    display/FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.448 r  display/FSM/state_divider_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.448    display/FSM/state_divider_reg[20]_i_2_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.605 f  display/FSM/state_divider_reg[31]_i_2/CO[1]
                         net (fo=1, routed)           0.448    25.053    display/FSM/state_divider_reg[31]_i_2_n_2
    SLICE_X10Y11         LUT2 (Prop_lut2_I1_O)        0.332    25.385 r  display/FSM/state_divider[31]_i_1/O
                         net (fo=1, routed)           0.000    25.385    display/FSM/p_0_in[31]
    SLICE_X10Y11         FDRE                                         r  display/FSM/state_divider_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.448    14.789    display/FSM/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  display/FSM/state_divider_reg[31]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.081    15.095    display/FSM/state_divider_reg[31]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -25.385    
  -------------------------------------------------------------------
                         slack                                -10.290    

Slack (VIOLATED) :        -10.287ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.173ns  (logic 10.968ns (54.370%)  route 9.205ns (45.630%))
  Logic Levels:           33  (CARRY4=23 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.638     5.159    display/FSM/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  display/FSM/state_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  display/FSM/state_divider_reg[0]/Q
                         net (fo=13, routed)          0.635     6.313    display/FSM/state_divider[0]
    SLICE_X8Y3           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.908 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.908    display/FSM/state_divider3_carry_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.025 r  display/FSM/state_divider3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    display/FSM/state_divider3_carry__0_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  display/FSM/state_divider3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.142    display/FSM/state_divider3_carry__1_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.465 f  display/FSM/state_divider3_carry__2/O[1]
                         net (fo=10, routed)          0.490     7.954    display/FSM/p_1_in[14]
    SLICE_X9Y7           LUT1 (Prop_lut1_I0_O)        0.306     8.260 r  display/FSM/i__carry__2_i_17/O
                         net (fo=1, routed)           0.000     8.260    display/FSM/i__carry__2_i_17_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.810 r  display/FSM/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.810    display/FSM/i__carry__2_i_9_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  display/FSM/i__carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.924    display/FSM/i__carry__3_i_9_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.146 r  display/FSM/i__carry__4_i_10/O[0]
                         net (fo=7, routed)           0.549     9.695    display/FSM/state_divider4[21]
    SLICE_X11Y10         LUT3 (Prop_lut3_I0_O)        0.299     9.994 r  display/FSM/i__carry__4_i_9/O
                         net (fo=8, routed)           0.719    10.713    display/FSM/state_divider3[21]
    SLICE_X11Y10         LUT6 (Prop_lut6_I3_O)        0.124    10.837 r  display/FSM/i__carry__5_i_3/O
                         net (fo=4, routed)           1.079    11.916    display/FSM/i__carry__5_i_3_n_0
    SLICE_X6Y9           LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  display/FSM/i__carry__5_i_7/O
                         net (fo=1, routed)           0.000    12.040    display/FSM/i__carry__5_i_7_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.573 r  display/FSM/state_divider2_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.573    display/FSM/state_divider2_inferred__0/i__carry__5_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.690 r  display/FSM/state_divider2_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.690    display/FSM/state_divider2_inferred__0/i__carry__6_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.909 r  display/FSM/state_divider2_inferred__0/i__carry__7/O[0]
                         net (fo=3, routed)           0.641    13.550    display/FSM/state_divider2_inferred__0/i__carry__7_n_7
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.295    13.845 r  display/FSM/i___171_carry__6_i_3/O
                         net (fo=1, routed)           0.606    14.450    display/FSM/i___171_carry__6_i_3_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.957 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.957    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.291 r  display/FSM/state_divider2_inferred__0/i___171_carry__7/O[1]
                         net (fo=12, routed)          0.720    16.011    display/FSM/state_divider2_inferred__0/i___171_carry__7_n_6
    SLICE_X2Y12          LUT3 (Prop_lut3_I0_O)        0.303    16.314 r  display/FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.568    16.882    display/FSM/i___257_carry__0_i_3_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.389 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.389    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.723 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/O[1]
                         net (fo=2, routed)           0.571    18.294    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_6
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.303    18.597 r  display/FSM/i___332_carry__0_i_2/O
                         net (fo=1, routed)           0.000    18.597    display/FSM/i___332_carry__0_i_2_n_0
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.995 r  display/FSM/state_divider2_inferred__0/i___332_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.995    display/FSM/state_divider2_inferred__0/i___332_carry__0_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.329 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[1]
                         net (fo=1, routed)           0.720    20.050    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_6
    SLICE_X2Y8           LUT4 (Prop_lut4_I3_O)        0.303    20.353 r  display/FSM/i___368_carry__3_i_5/O
                         net (fo=1, routed)           0.000    20.353    display/FSM/i___368_carry__3_i_5_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.729 r  display/FSM/state_divider2_inferred__0/i___368_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.729    display/FSM/state_divider2_inferred__0/i___368_carry__3_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.052 r  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[1]
                         net (fo=3, routed)           0.527    21.579    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_6
    SLICE_X5Y8           CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.763    22.342 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.893    23.235    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.329    23.564 r  display/FSM/state_divider[8]_i_5/O
                         net (fo=1, routed)           0.000    23.564    display/FSM/state_divider[8]_i_5_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.097 r  display/FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.097    display/FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.214 r  display/FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.214    display/FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.331 r  display/FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.331    display/FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.550 r  display/FSM/state_divider_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.487    25.037    display/FSM/state_divider1[17]
    SLICE_X11Y8          LUT5 (Prop_lut5_I0_O)        0.295    25.332 r  display/FSM/state_divider[17]_i_1/O
                         net (fo=1, routed)           0.000    25.332    display/FSM/p_0_in[17]
    SLICE_X11Y8          FDRE                                         r  display/FSM/state_divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.450    14.791    display/FSM/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  display/FSM/state_divider_reg[17]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y8          FDRE (Setup_fdre_C_D)        0.029    15.045    display/FSM/state_divider_reg[17]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -25.332    
  -------------------------------------------------------------------
                         slack                                -10.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/home_screen/game_title_unit/game_title/col_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.683%)  route 0.335ns (64.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.561     1.444    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  display/vsync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/vsync_unit/h_count_reg_reg[2]/Q
                         net (fo=70, routed)          0.335     1.920    display/vsync_unit/Q[2]
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.965 r  display/vsync_unit/col_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.965    display/home_screen/game_title_unit/game_title/col_reg_reg[5]_0
    SLICE_X40Y41         FDRE                                         r  display/home_screen/game_title_unit/game_title/col_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.832     1.959    display/home_screen/game_title_unit/game_title/clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  display/home_screen/game_title_unit/game_title/col_reg_reg[5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.091     1.801    display/home_screen/game_title_unit/game_title/col_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/home_screen/game_title_unit/game_title/col_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.746%)  route 0.334ns (64.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.561     1.444    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  display/vsync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/vsync_unit/h_count_reg_reg[2]/Q
                         net (fo=70, routed)          0.334     1.919    display/vsync_unit/Q[2]
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.045     1.964 r  display/vsync_unit/h_count_reg[3]_i_1/O
                         net (fo=2, routed)           0.000     1.964    display/home_screen/game_title_unit/game_title/col_reg_reg[4]_0[1]
    SLICE_X39Y39         FDRE                                         r  display/home_screen/game_title_unit/game_title/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.830     1.957    display/home_screen/game_title_unit/game_title/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  display/home_screen/game_title_unit/game_title/col_reg_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091     1.799    display/home_screen/game_title_unit/game_title/col_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 display/vsync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.623%)  route 0.367ns (66.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.560     1.443    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  display/vsync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  display/vsync_unit/v_count_reg_reg[2]/Q
                         net (fo=75, routed)          0.367     1.951    display/vsync_unit/v_count_reg_reg[9]_0[2]
    SLICE_X35Y36         LUT6 (Prop_lut6_I5_O)        0.045     1.996 r  display/vsync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.996    display/vsync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X35Y36         FDRE                                         r  display/vsync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.826     1.953    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X35Y36         FDRE                                         r  display/vsync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X35Y36         FDRE (Hold_fdre_C_D)         0.091     1.795    display/vsync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.662%)  route 0.401ns (68.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.559     1.442    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  display/vsync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  display/vsync_unit/h_count_reg_reg[5]/Q
                         net (fo=57, routed)          0.401     1.985    display/vsync_unit/Q[5]
    SLICE_X30Y37         LUT4 (Prop_lut4_I1_O)        0.045     2.030 r  display/vsync_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.030    display/vsync_unit/h_count_reg[6]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  display/vsync_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.828     1.955    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  display/vsync_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.120     1.826    display/vsync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 display/vsync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.021%)  route 0.124ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.559     1.442    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  display/vsync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  display/vsync_unit/v_count_reg_reg[3]/Q
                         net (fo=63, routed)          0.124     1.707    display/vsync_unit/v_count_reg_reg[9]_0[3]
    SLICE_X37Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.752 r  display/vsync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.752    display/vsync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X37Y35         FDRE                                         r  display/vsync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.827     1.954    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  display/vsync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.092     1.547    display/vsync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vsync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.448%)  route 0.405ns (68.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.559     1.442    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  display/vsync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  display/vsync_unit/h_count_reg_reg[5]/Q
                         net (fo=57, routed)          0.405     1.989    display/vsync_unit/Q[5]
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.045     2.034 r  display/vsync_unit/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.034    display/vsync_unit/h_count_reg[7]_i_1_n_0
    SLICE_X30Y37         FDRE                                         r  display/vsync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.828     1.955    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  display/vsync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.121     1.827    display/vsync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart_receiver/receive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.180%)  route 0.154ns (44.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.595     1.478    uart_receiver/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  uart_receiver/receive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_receiver/receive_reg/Q
                         net (fo=3, routed)           0.154     1.773    uart_receiver/rx_receive
    SLICE_X1Y5           LUT3 (Prop_lut3_I2_O)        0.048     1.821 r  uart_receiver/tx_transmit_i_1/O
                         net (fo=1, routed)           0.000     1.821    uart_receiver_n_15
    SLICE_X1Y5           FDRE                                         r  tx_transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  tx_transmit_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105     1.599    tx_transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 display/dodge_screen/bullet_unit_2/top_left_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/dodge_screen/bullet_unit_2/top_left_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.551     1.434    display/dodge_screen/bullet_unit_2/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  display/dodge_screen/bullet_unit_2/top_left_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  display/dodge_screen/bullet_unit_2/top_left_y_reg[2]/Q
                         net (fo=24, routed)          0.131     1.706    display/dodge_screen/bullet_unit_2/top_left_y_reg[9]_0[2]
    SLICE_X29Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.751 r  display/dodge_screen/bullet_unit_2/top_left_y[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    display/dodge_screen/bullet_unit_2/p_0_in__0[2]
    SLICE_X29Y26         FDRE                                         r  display/dodge_screen/bullet_unit_2/top_left_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.818     1.945    display/dodge_screen/bullet_unit_2/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  display/dodge_screen/bullet_unit_2/top_left_y_reg[2]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.092     1.526    display/dodge_screen/bullet_unit_2/top_left_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 display/dodge_screen/heart_unit/top_left_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/dodge_screen/heart_unit/heart_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.075%)  route 0.376ns (66.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.550     1.433    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  display/dodge_screen/heart_unit/top_left_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  display/dodge_screen/heart_unit/top_left_y_reg[4]/Q
                         net (fo=12, routed)          0.152     1.726    display/dodge_screen/heart_unit/Q[4]
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  display/dodge_screen/heart_unit/top_left_y[4]_i_1/O
                         net (fo=2, routed)           0.224     1.995    display/dodge_screen/heart_unit/top_left_y[4]_i_1_n_0
    SLICE_X33Y28         FDRE                                         r  display/dodge_screen/heart_unit/heart_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.820     1.947    display/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  display/dodge_screen/heart_unit/heart_y_reg[4]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.070     1.768    display/dodge_screen/heart_unit/heart_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_receiver/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.753%)  route 0.163ns (46.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.596     1.479    uart_receiver/clk_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  uart_receiver/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_receiver/data_reg[4]/Q
                         net (fo=15, routed)          0.163     1.783    uart_receiver/Q[4]
    SLICE_X1Y4           LUT3 (Prop_lut3_I2_O)        0.048     1.831 r  uart_receiver/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    uart_receiver_n_18
    SLICE_X1Y4           FDRE                                         r  tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  tx_data_reg[4]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.107     1.601    tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  display/home_screen/sel_rep_0__0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   display/home_screen/sel_rep_0__5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15  display/home_screen/sel_rep_1__1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   display/home_screen/sel_rep_1__6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  display/home_screen/sel_rep_2__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  display/home_screen/sel_rep_2__7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   display/home_screen/sel_rep_3__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3   display/home_screen/sel_rep_4__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1   display/home_screen/sel_rep_5__2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y17  display/home_screen/sel_rep_0__1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y41  display/home_screen/game_title_unit/game_title/col_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y41  display/home_screen/game_title_unit/game_title/row_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11  display/FSM/state_divider_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y11  display/FSM/state_divider_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y13  display/FSM/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y13  display/FSM/state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y13  display/FSM/state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y14   display/dodge_screen/heart_unit/move_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y14  display/dodge_screen/heart_unit/move_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y14  display/dodge_screen/heart_unit/move_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y27  display/home_screen/enter_unit/game_title/col_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2    uart_receiver/count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y3    uart_receiver/data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y5    uart_receiver/data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y4    uart_receiver/data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y2    uart_receiver/data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y2    uart_receiver/data_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y1    uart_receiver/data_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y1    uart_receiver/data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y3    uart_receiver/receive_reg/C



