--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf
-ucf RC5.ucf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2975 paths analyzed, 201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.688ns.
--------------------------------------------------------------------------------

Paths for end point IDecodePort/Reg_array_3_0 (SLICE_X4Y86.AX), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1_1 (FF)
  Destination:          IDecodePort/Reg_array_3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 5)
  Clock Path Skew:      -0.026ns (0.108 - 0.134)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1_1 to IDecodePort/Reg_array_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y87.AMUX     Tshcko                0.431   ControlUnitPort/NextPCSignal<0>
                                                       ControlUnitPort/NextPCSignal_1_1
    SLICE_X4Y85.B1       net (fanout=1)        0.689   ControlUnitPort/NextPCSignal_1_1
    SLICE_X4Y85.B        Tilo                  0.097   Mmux_SSEG_CA4
                                                       IDecodePort/Mmux_read_data1_821
    SLICE_X3Y85.AX       net (fanout=2)        0.242   IDecodePort/Mmux_read_data1_4
    SLICE_X3Y85.DMUX     Taxd                  0.591   ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
                                                       ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
    SLICE_X4Y83.D2       net (fanout=5)        0.756   ALUPort/A_input[31]_B_input[31]_add_5_OUT<3>
    SLICE_X4Y83.D        Tilo                  0.097   Val<2>
                                                       ALUPort/Mmux_ALU_output264
    SLICE_X6Y85.B4       net (fanout=2)        0.521   ALUResult<3>
    SLICE_X6Y85.B        Tilo                  0.097   IDecodePort/Reg_array_1<0>
                                                       Mmux_Write_data12_SW0_SW0_SW0_SW0_SW0
    SLICE_X6Y85.A1       net (fanout=1)        0.648   N98
    SLICE_X6Y85.A        Tilo                  0.097   IDecodePort/Reg_array_1<0>
                                                       Mmux_Write_data12
    SLICE_X4Y86.AX       net (fanout=1)        0.322   Write_data<0>
    SLICE_X4Y86.CLK      Tdick                 0.039   IDecodePort/Reg_array_3<31>
                                                       IDecodePort/Reg_array_3_0
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (1.449ns logic, 3.178ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_2 (FF)
  Destination:          IDecodePort/Reg_array_3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.523ns (Levels of Logic = 4)
  Clock Path Skew:      -0.026ns (0.108 - 0.134)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_2 to IDecodePort/Reg_array_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.DQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<2>
                                                       ControlUnitPort/NextPCSignal_2
    SLICE_X3Y85.B1       net (fanout=56)       0.894   ControlUnitPort/NextPCSignal<2>
    SLICE_X3Y85.DMUX     Topbd                 0.711   ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
                                                       ALUPort/Mmux_B_input1211
                                                       ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
    SLICE_X4Y83.D2       net (fanout=5)        0.756   ALUPort/A_input[31]_B_input[31]_add_5_OUT<3>
    SLICE_X4Y83.D        Tilo                  0.097   Val<2>
                                                       ALUPort/Mmux_ALU_output264
    SLICE_X6Y85.B4       net (fanout=2)        0.521   ALUResult<3>
    SLICE_X6Y85.B        Tilo                  0.097   IDecodePort/Reg_array_1<0>
                                                       Mmux_Write_data12_SW0_SW0_SW0_SW0_SW0
    SLICE_X6Y85.A1       net (fanout=1)        0.648   N98
    SLICE_X6Y85.A        Tilo                  0.097   IDecodePort/Reg_array_1<0>
                                                       Mmux_Write_data12
    SLICE_X4Y86.AX       net (fanout=1)        0.322   Write_data<0>
    SLICE_X4Y86.CLK      Tdick                 0.039   IDecodePort/Reg_array_3<31>
                                                       IDecodePort/Reg_array_3_0
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (1.382ns logic, 3.141ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDecodePort/Reg_array_1_0 (FF)
  Destination:          IDecodePort/Reg_array_3_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.108 - 0.131)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDecodePort/Reg_array_1_0 to IDecodePort/Reg_array_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y85.AQ       Tcko                  0.393   IDecodePort/Reg_array_1<0>
                                                       IDecodePort/Reg_array_1_0
    SLICE_X4Y85.B2       net (fanout=6)        0.619   IDecodePort/Reg_array_1<0>
    SLICE_X4Y85.B        Tilo                  0.097   Mmux_SSEG_CA4
                                                       IDecodePort/Mmux_read_data1_821
    SLICE_X3Y85.AX       net (fanout=2)        0.242   IDecodePort/Mmux_read_data1_4
    SLICE_X3Y85.DMUX     Taxd                  0.591   ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
                                                       ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
    SLICE_X4Y83.D2       net (fanout=5)        0.756   ALUPort/A_input[31]_B_input[31]_add_5_OUT<3>
    SLICE_X4Y83.D        Tilo                  0.097   Val<2>
                                                       ALUPort/Mmux_ALU_output264
    SLICE_X6Y85.B4       net (fanout=2)        0.521   ALUResult<3>
    SLICE_X6Y85.B        Tilo                  0.097   IDecodePort/Reg_array_1<0>
                                                       Mmux_Write_data12_SW0_SW0_SW0_SW0_SW0
    SLICE_X6Y85.A1       net (fanout=1)        0.648   N98
    SLICE_X6Y85.A        Tilo                  0.097   IDecodePort/Reg_array_1<0>
                                                       Mmux_Write_data12
    SLICE_X4Y86.AX       net (fanout=1)        0.322   Write_data<0>
    SLICE_X4Y86.CLK      Tdick                 0.039   IDecodePort/Reg_array_3<31>
                                                       IDecodePort/Reg_array_3_0
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (1.411ns logic, 3.108ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point IDecodePort/Reg_array_2_1 (SLICE_X2Y87.DX), 136 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1_1 (FF)
  Destination:          IDecodePort/Reg_array_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.641 - 0.681)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1_1 to IDecodePort/Reg_array_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y87.AMUX     Tshcko                0.431   ControlUnitPort/NextPCSignal<0>
                                                       ControlUnitPort/NextPCSignal_1_1
    SLICE_X4Y85.B1       net (fanout=1)        0.689   ControlUnitPort/NextPCSignal_1_1
    SLICE_X4Y85.B        Tilo                  0.097   Mmux_SSEG_CA4
                                                       IDecodePort/Mmux_read_data1_821
    SLICE_X3Y85.AX       net (fanout=2)        0.242   IDecodePort/Mmux_read_data1_4
    SLICE_X3Y85.DMUX     Taxd                  0.591   ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
                                                       ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
    SLICE_X4Y83.D2       net (fanout=5)        0.756   ALUPort/A_input[31]_B_input[31]_add_5_OUT<3>
    SLICE_X4Y83.D        Tilo                  0.097   Val<2>
                                                       ALUPort/Mmux_ALU_output264
    SLICE_X4Y86.A1       net (fanout=2)        0.711   ALUResult<3>
    SLICE_X4Y86.A        Tilo                  0.097   IDecodePort/Reg_array_3<31>
                                                       Mmux_Write_data121_SW0_SW01
    SLICE_X4Y86.B5       net (fanout=1)        0.188   N64
    SLICE_X4Y86.B        Tilo                  0.097   IDecodePort/Reg_array_3<31>
                                                       Mmux_Write_data121
    SLICE_X2Y87.DX       net (fanout=1)        0.402   Write_data<1>
    SLICE_X2Y87.CLK      Tdick                 0.007   IDecodePort/Reg_array_2<1>
                                                       IDecodePort/Reg_array_2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (1.417ns logic, 2.988ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_1_1 (FF)
  Destination:          IDecodePort/Reg_array_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.308ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.641 - 0.681)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_1_1 to IDecodePort/Reg_array_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y87.AMUX     Tshcko                0.431   ControlUnitPort/NextPCSignal<0>
                                                       ControlUnitPort/NextPCSignal_1_1
    SLICE_X4Y85.B1       net (fanout=1)        0.689   ControlUnitPort/NextPCSignal_1_1
    SLICE_X4Y85.B        Tilo                  0.097   Mmux_SSEG_CA4
                                                       IDecodePort/Mmux_read_data1_821
    SLICE_X3Y85.AX       net (fanout=2)        0.242   IDecodePort/Mmux_read_data1_4
    SLICE_X3Y85.BMUX     Taxb                  0.431   ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
                                                       ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
    SLICE_X2Y84.A5       net (fanout=1)        0.292   ALUPort/A_input[31]_B_input[31]_add_5_OUT<1>
    SLICE_X2Y84.A        Tilo                  0.097   clr
                                                       ALUPort/Mmux_ALU_output1211
    SLICE_X3Y83.A2       net (fanout=5)        0.616   ALUPort/Mmux_ALU_output121
    SLICE_X3Y83.A        Tilo                  0.097   Mmux_SW[6]_datamemory[127][31]_wide_mux_3_OUT<1>_124
                                                       ALUPort/Mmux_ALU_output123
    SLICE_X4Y86.B4       net (fanout=1)        0.810   ALUResult<1>
    SLICE_X4Y86.B        Tilo                  0.097   IDecodePort/Reg_array_3<31>
                                                       Mmux_Write_data121
    SLICE_X2Y87.DX       net (fanout=1)        0.402   Write_data<1>
    SLICE_X2Y87.CLK      Tdick                 0.007   IDecodePort/Reg_array_2<1>
                                                       IDecodePort/Reg_array_2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (1.257ns logic, 3.051ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_2 (FF)
  Destination:          IDecodePort/Reg_array_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 4)
  Clock Path Skew:      -0.040ns (0.641 - 0.681)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_2 to IDecodePort/Reg_array_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.DQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<2>
                                                       ControlUnitPort/NextPCSignal_2
    SLICE_X3Y85.B1       net (fanout=56)       0.894   ControlUnitPort/NextPCSignal<2>
    SLICE_X3Y85.DMUX     Topbd                 0.711   ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
                                                       ALUPort/Mmux_B_input1211
                                                       ALUPort/Madd_A_input[31]_B_input[31]_add_5_OUT_cy<3>
    SLICE_X4Y83.D2       net (fanout=5)        0.756   ALUPort/A_input[31]_B_input[31]_add_5_OUT<3>
    SLICE_X4Y83.D        Tilo                  0.097   Val<2>
                                                       ALUPort/Mmux_ALU_output264
    SLICE_X4Y86.A1       net (fanout=2)        0.711   ALUResult<3>
    SLICE_X4Y86.A        Tilo                  0.097   IDecodePort/Reg_array_3<31>
                                                       Mmux_Write_data121_SW0_SW01
    SLICE_X4Y86.B5       net (fanout=1)        0.188   N64
    SLICE_X4Y86.B        Tilo                  0.097   IDecodePort/Reg_array_3<31>
                                                       Mmux_Write_data121
    SLICE_X2Y87.DX       net (fanout=1)        0.402   Write_data<1>
    SLICE_X2Y87.CLK      Tdick                 0.007   IDecodePort/Reg_array_2<1>
                                                       IDecodePort/Reg_array_2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (1.350ns logic, 2.951ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point ControlUnitPort/NextPCSignal_0_1 (SLICE_X3Y86.DX), 160 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_2 (FF)
  Destination:          ControlUnitPort/NextPCSignal_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.203ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.640 - 0.681)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_2 to ControlUnitPort/NextPCSignal_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.DQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<2>
                                                       ControlUnitPort/NextPCSignal_2
    SLICE_X2Y83.B3       net (fanout=56)       0.998   ControlUnitPort/NextPCSignal<2>
    SLICE_X2Y83.B        Tilo                  0.097   start
                                                       IDecodePort/Mmux_read_data2_8351
    SLICE_X1Y85.A3       net (fanout=3)        0.562   IDecodePort/Mmux_read_data2_411
    SLICE_X1Y85.COUT     Topcya                0.492   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<3>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_lut<0>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<3>
    SLICE_X1Y86.CIN      net (fanout=1)        0.000   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<3>
    SLICE_X1Y86.COUT     Tbyp                  0.089   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<7>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<7>
    SLICE_X1Y87.CIN      net (fanout=1)        0.000   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<7>
    SLICE_X1Y87.COUT     Tbyp                  0.089   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<11>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<11>
    SLICE_X1Y88.CIN      net (fanout=1)        0.000   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<11>
    SLICE_X1Y88.DMUX     Tcind                 0.319   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<15>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<15>
    SLICE_X5Y87.B2       net (fanout=1)        0.693   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<15>
    SLICE_X5Y87.B        Tilo                  0.097   ControlUnitPort/NextPCSignal<0>
                                                       ControlUnitPort/Mmux_NextPCSignal[31]_GND_46_o_mux_39_OUT11
    SLICE_X3Y86.DX       net (fanout=1)        0.396   ControlUnitPort/NextPCSignal[31]_GND_46_o_mux_39_OUT<0>
    SLICE_X3Y86.CLK      Tdick                 0.030   ControlUnitPort/NextPCSignal_0_1
                                                       ControlUnitPort/NextPCSignal_0_1
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (1.554ns logic, 2.649ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_0 (FF)
  Destination:          ControlUnitPort/NextPCSignal_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.181ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.640 - 0.681)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_0 to ControlUnitPort/NextPCSignal_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y87.BQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<0>
                                                       ControlUnitPort/NextPCSignal_0
    SLICE_X2Y83.B2       net (fanout=54)       0.976   ControlUnitPort/NextPCSignal<0>
    SLICE_X2Y83.B        Tilo                  0.097   start
                                                       IDecodePort/Mmux_read_data2_8351
    SLICE_X1Y85.A3       net (fanout=3)        0.562   IDecodePort/Mmux_read_data2_411
    SLICE_X1Y85.COUT     Topcya                0.492   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<3>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_lut<0>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<3>
    SLICE_X1Y86.CIN      net (fanout=1)        0.000   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<3>
    SLICE_X1Y86.COUT     Tbyp                  0.089   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<7>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<7>
    SLICE_X1Y87.CIN      net (fanout=1)        0.000   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<7>
    SLICE_X1Y87.COUT     Tbyp                  0.089   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<11>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<11>
    SLICE_X1Y88.CIN      net (fanout=1)        0.000   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<11>
    SLICE_X1Y88.DMUX     Tcind                 0.319   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<15>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<15>
    SLICE_X5Y87.B2       net (fanout=1)        0.693   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<15>
    SLICE_X5Y87.B        Tilo                  0.097   ControlUnitPort/NextPCSignal<0>
                                                       ControlUnitPort/Mmux_NextPCSignal[31]_GND_46_o_mux_39_OUT11
    SLICE_X3Y86.DX       net (fanout=1)        0.396   ControlUnitPort/NextPCSignal[31]_GND_46_o_mux_39_OUT<0>
    SLICE_X3Y86.CLK      Tdick                 0.030   ControlUnitPort/NextPCSignal_0_1
                                                       ControlUnitPort/NextPCSignal_0_1
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (1.554ns logic, 2.627ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ControlUnitPort/NextPCSignal_2 (FF)
  Destination:          ControlUnitPort/NextPCSignal_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 6)
  Clock Path Skew:      -0.041ns (0.640 - 0.681)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ControlUnitPort/NextPCSignal_2 to ControlUnitPort/NextPCSignal_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.DQ       Tcko                  0.341   ControlUnitPort/NextPCSignal<2>
                                                       ControlUnitPort/NextPCSignal_2
    SLICE_X2Y83.B3       net (fanout=56)       0.998   ControlUnitPort/NextPCSignal<2>
    SLICE_X2Y83.B        Tilo                  0.097   start
                                                       IDecodePort/Mmux_read_data2_8351
    SLICE_X1Y85.A3       net (fanout=3)        0.562   IDecodePort/Mmux_read_data2_411
    SLICE_X1Y85.COUT     Topcya                0.469   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<3>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_lutdi
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<3>
    SLICE_X1Y86.CIN      net (fanout=1)        0.000   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<3>
    SLICE_X1Y86.COUT     Tbyp                  0.089   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<7>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<7>
    SLICE_X1Y87.CIN      net (fanout=1)        0.000   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<7>
    SLICE_X1Y87.COUT     Tbyp                  0.089   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<11>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<11>
    SLICE_X1Y88.CIN      net (fanout=1)        0.000   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<11>
    SLICE_X1Y88.DMUX     Tcind                 0.319   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<15>
                                                       ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<15>
    SLICE_X5Y87.B2       net (fanout=1)        0.693   ControlUnitPort/Mcompar_A[31]_B[31]_LessThan_32_o_cy<15>
    SLICE_X5Y87.B        Tilo                  0.097   ControlUnitPort/NextPCSignal<0>
                                                       ControlUnitPort/Mmux_NextPCSignal[31]_GND_46_o_mux_39_OUT11
    SLICE_X3Y86.DX       net (fanout=1)        0.396   ControlUnitPort/NextPCSignal[31]_GND_46_o_mux_39_OUT<0>
    SLICE_X3Y86.CLK      Tdick                 0.030   ControlUnitPort/NextPCSignal_0_1
                                                       ControlUnitPort/NextPCSignal_0_1
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (1.531ns logic, 2.649ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DMemoryPort/DMem_2_1 (SLICE_X5Y84.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DMemoryPort/DMem_2_1 (FF)
  Destination:          DMemoryPort/DMem_2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DMemoryPort/DMem_2_1 to DMemoryPort/DMem_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y84.DQ       Tcko                  0.141   DMemoryPort/DMem_2<1>
                                                       DMemoryPort/DMem_2_1
    SLICE_X5Y84.D3       net (fanout=4)        0.180   DMemoryPort/DMem_2<1>
    SLICE_X5Y84.CLK      Tah         (-Th)     0.047   DMemoryPort/DMem_2<1>
                                                       DMemoryPort/DMem_2_1_dpot
                                                       DMemoryPort/DMem_2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.094ns logic, 0.180ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point Val_2 (SLICE_X4Y83.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Val_1 (FF)
  Destination:          Val_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Val_1 to Val_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y83.BQ       Tcko                  0.141   Val<2>
                                                       Val_1
    SLICE_X4Y83.C5       net (fanout=17)       0.218   Val<1>
    SLICE_X4Y83.CLK      Tah         (-Th)     0.047   Val<2>
                                                       Mcount_Val_xor<2>11
                                                       Val_2
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.094ns logic, 0.218ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point Cntr_3 (SLICE_X0Y82.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Cntr_3 (FF)
  Destination:          Cntr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Cntr_3 to Cntr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.DQ       Tcko                  0.141   Cntr<3>
                                                       Cntr_3
    SLICE_X0Y82.D3       net (fanout=2)        0.170   Cntr<3>
    SLICE_X0Y82.CLK      Tah         (-Th)    -0.003   Cntr<3>
                                                       Cntr<3>_rt
                                                       Mcount_Cntr_cy<3>
                                                       Cntr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.144ns logic, 0.170ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Cntr<3>/CLK
  Logical resource: Cntr_0/CK
  Location pin: SLICE_X0Y82.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.688|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2975 paths, 0 nets, and 459 connections

Design statistics:
   Minimum period:   4.688ns{1}   (Maximum frequency: 213.311MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 12 23:50:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 619 MB



