0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.sim/sim_1/synth/func/xsim/mult_64bit_tb_func_synth.v,1700051062,verilog,,C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.srcs/sim_1/new/mult_64bit_tb.v,,glbl;rca_16bit,,,,,,,,
C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.srcs/sim_1/new/mult_16bit_tb.v,1699870086,verilog,,,,mult_16bit_tb,,,,,,,,
C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.srcs/sim_1/new/mult_4bit_tb.v,1699889353,verilog,,,,mult_4bit_tb,,,,,,,,
C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.srcs/sim_1/new/mult_64bit_tb.v,1700051049,verilog,,,,mult_64bit_tb,,,,,,,,
C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.srcs/sim_1/new/mult_8bit_tb.v,1699869618,verilog,,,,mult_8bit_tb,,,,,,,,
C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.srcs/sim_1/new/rca_16bit_tb.v,1699968794,verilog,,,,rca_16bit_tb,,,,,,,,
C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.srcs/sim_1/new/rca_64bit_tb.v,1700050110,verilog,,,,rca_64bit_tb,,,,,,,,
C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.srcs/sources_1/new/full_adder.v,1699887902,verilog,,C:/Users/saubu/Documents/vivado project/mult_64bit_vedic/mult_64bit_vedic.srcs/sources_1/new/rca_16bit.v,,full_Adder,,,,,,,,
