FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2003-2006 Simtec Electronics
 *	Ben Dooks <ben@simtec.co.uk>
 *
 * Samsung S3C24XX DMA support
 */

#ifndef __ASM_ARCH_DMA_H
/* bench 13951.1.0 b96a21c686da */
/* bench 13951.1.1 86aa14fc5c74 */
/* bench 13951.1.2 d7473c746fe5 */
/* bench 13951.1.3 5afe274d444e */
/* bench 13951.1.4 2a5a59170881 */
/* bench 13951.1.5 111c13c893dd */
/* bench 13951.1.6 5a4d889738fe */
/* bench 13951.1.7 3c7085d10941 */
/* bench 13951.1.8 272087222c4a */
#define __ASM_ARCH_DMA_H __FILE__

#include <linux/device.h>

/* We use `virtual` dma channels to hide the fact we have only a limited
 * number of DMA channels, and not of all of them (dependent on the device)
 * can be attached to any DMA source. We therefore let the DMA core handle
/* bench 9097.0.0 58bdc5049444 */
/* bench 9097.0.1 36f41207d5ce */
/* bench 9097.0.2 c444d58f0c83 */
/* bench 9097.0.3 c71cc0a99d5c */

enum dma_ch {
	DMACH_XD0 = 0,
	DMACH_XD1,
	DMACH_SDI,
	DMACH_SPI0,
	DMACH_SPI1,
/* bench 23420.2.0 c87f1825c6d3 */
/* bench 23420.2.1 7c0637f70cdc */
/* bench 23420.2.2 e6a19a764204 */
/* bench 23420.2.3 a57dcd3ce26e */
/* bench 23420.2.4 f839099a384d */
/* bench 23420.2.5 41dc6ec786df */
/* bench 23420.2.6 ee1a20bf6e57 */
/* bench 23420.2.7 7869a6ad6f2b */
	DMACH_UART1,
	DMACH_UART2,
	DMACH_TIMER,
	DMACH_I2S_IN,
	DMACH_I2S_OUT,
	DMACH_PCM_IN,
	DMACH_PCM_OUT,
	DMACH_MIC_IN,
	DMACH_USB_EP1,
	DMACH_USB_EP2,
	DMACH_USB_EP3,
	DMACH_USB_EP4,
	DMACH_UART0_SRC2,	/* s3c2412 second uart sources */
	DMACH_UART1_SRC2,
	DMACH_UART2_SRC2,
	DMACH_UART3,		/* s3c2443 has extra uart */
	DMACH_UART3_SRC2,
	DMACH_SPI0_TX,		/* s3c2443/2416/2450 hsspi0 */
	DMACH_SPI0_RX,		/* s3c2443/2416/2450 hsspi0 */
	DMACH_SPI1_TX,		/* s3c2443/2450 hsspi1 */
	DMACH_SPI1_RX,		/* s3c2443/2450 hsspi1 */
	DMACH_MAX,		/* the end entry */
};

#endif /* __ASM_ARCH_DMA_H */
