
VGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002620  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000948  080027a8  080027a8  000037a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080030f0  080030f0  00005044  2**0
                  CONTENTS
  4 .ARM          00000008  080030f0  080030f0  000040f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080030f8  080030f8  00005044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080030f8  080030f8  000040f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080030fc  080030fc  000040fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000044  20000000  08003100  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00013d10  20000044  08003144  00005044  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20013d54  08003144  00005d54  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005044  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000691f  00000000  00000000  00005074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000111e  00000000  00000000  0000b993  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  0000cab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005bf  00000000  00000000  0000d258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000de7f  00000000  00000000  0000d817  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006293  00000000  00000000  0001b696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00047d0b  00000000  00000000  00021929  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00069634  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021fc  00000000  00000000  00069678  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0006b874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000044 	.word	0x20000044
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002790 	.word	0x08002790

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000048 	.word	0x20000048
 80001c4:	08002790 	.word	0x08002790

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <log_commando>:

static int aantal_kleur = sizeof(kleuren) / sizeof(kleuren[0]);
static int aantal_fontnaam = sizeof(fontnamen) / sizeof(fontnamen[0]);
static int aantal_stijl = sizeof(stijlen) / sizeof(stijlen[0]);

static void log_commando(Commando c) {
 80001dc:	b084      	sub	sp, #16
 80001de:	b580      	push	{r7, lr}
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	f107 0c08 	add.w	ip, r7, #8
 80001e6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    geschiedenis[geschiedenis_index] = c;
 80001ea:	4b16      	ldr	r3, [pc, #88]	@ (8000244 <log_commando+0x68>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4a16      	ldr	r2, [pc, #88]	@ (8000248 <log_commando+0x6c>)
 80001f0:	21cc      	movs	r1, #204	@ 0xcc
 80001f2:	fb01 f303 	mul.w	r3, r1, r3
 80001f6:	4413      	add	r3, r2
 80001f8:	4618      	mov	r0, r3
 80001fa:	f107 0308 	add.w	r3, r7, #8
 80001fe:	22cc      	movs	r2, #204	@ 0xcc
 8000200:	4619      	mov	r1, r3
 8000202:	f002 fab7 	bl	8002774 <memcpy>
    geschiedenis_index = (geschiedenis_index + 1) % 20;
 8000206:	4b0f      	ldr	r3, [pc, #60]	@ (8000244 <log_commando+0x68>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	1c59      	adds	r1, r3, #1
 800020c:	4b0f      	ldr	r3, [pc, #60]	@ (800024c <log_commando+0x70>)
 800020e:	fb83 2301 	smull	r2, r3, r3, r1
 8000212:	10da      	asrs	r2, r3, #3
 8000214:	17cb      	asrs	r3, r1, #31
 8000216:	1ad2      	subs	r2, r2, r3
 8000218:	4613      	mov	r3, r2
 800021a:	009b      	lsls	r3, r3, #2
 800021c:	4413      	add	r3, r2
 800021e:	009b      	lsls	r3, r3, #2
 8000220:	1aca      	subs	r2, r1, r3
 8000222:	4b08      	ldr	r3, [pc, #32]	@ (8000244 <log_commando+0x68>)
 8000224:	601a      	str	r2, [r3, #0]
    if (totaal_opgeslagen < 20) totaal_opgeslagen++;
 8000226:	4b0a      	ldr	r3, [pc, #40]	@ (8000250 <log_commando+0x74>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	2b13      	cmp	r3, #19
 800022c:	dc04      	bgt.n	8000238 <log_commando+0x5c>
 800022e:	4b08      	ldr	r3, [pc, #32]	@ (8000250 <log_commando+0x74>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	3301      	adds	r3, #1
 8000234:	4a06      	ldr	r2, [pc, #24]	@ (8000250 <log_commando+0x74>)
 8000236:	6013      	str	r3, [r2, #0]
}
 8000238:	bf00      	nop
 800023a:	46bd      	mov	sp, r7
 800023c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000240:	b004      	add	sp, #16
 8000242:	4770      	bx	lr
 8000244:	20001050 	.word	0x20001050
 8000248:	20000060 	.word	0x20000060
 800024c:	66666667 	.word	0x66666667
 8000250:	20001054 	.word	0x20001054

08000254 <contains>:

static int contains(const char *items[], const int aantal, const char *item) {
 8000254:	b580      	push	{r7, lr}
 8000256:	b086      	sub	sp, #24
 8000258:	af00      	add	r7, sp, #0
 800025a:	60f8      	str	r0, [r7, #12]
 800025c:	60b9      	str	r1, [r7, #8]
 800025e:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < aantal; i++) {
 8000260:	2300      	movs	r3, #0
 8000262:	617b      	str	r3, [r7, #20]
 8000264:	e010      	b.n	8000288 <contains+0x34>
		if (strcmp(item, items[i]) == 0) {
 8000266:	697b      	ldr	r3, [r7, #20]
 8000268:	009b      	lsls	r3, r3, #2
 800026a:	68fa      	ldr	r2, [r7, #12]
 800026c:	4413      	add	r3, r2
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4619      	mov	r1, r3
 8000272:	6878      	ldr	r0, [r7, #4]
 8000274:	f7ff ffa8 	bl	80001c8 <strcmp>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d101      	bne.n	8000282 <contains+0x2e>
			return 1;  // gevonden
 800027e:	2301      	movs	r3, #1
 8000280:	e007      	b.n	8000292 <contains+0x3e>
	for (int i = 0; i < aantal; i++) {
 8000282:	697b      	ldr	r3, [r7, #20]
 8000284:	3301      	adds	r3, #1
 8000286:	617b      	str	r3, [r7, #20]
 8000288:	697a      	ldr	r2, [r7, #20]
 800028a:	68bb      	ldr	r3, [r7, #8]
 800028c:	429a      	cmp	r2, r3
 800028e:	dbea      	blt.n	8000266 <contains+0x12>
		}
	}
	return 0;  // niet gevonden
 8000290:	2300      	movs	r3, #0
}
 8000292:	4618      	mov	r0, r3
 8000294:	3718      	adds	r7, #24
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
	...

0800029c <validColor>:

int validColor(const char *kleur) {
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
	return contains(kleuren, aantal_kleur, kleur);
 80002a4:	4b05      	ldr	r3, [pc, #20]	@ (80002bc <validColor+0x20>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	687a      	ldr	r2, [r7, #4]
 80002aa:	4619      	mov	r1, r3
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <validColor+0x24>)
 80002ae:	f7ff ffd1 	bl	8000254 <contains>
 80002b2:	4603      	mov	r3, r0
}
 80002b4:	4618      	mov	r0, r3
 80002b6:	3708      	adds	r7, #8
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	2000003c 	.word	0x2000003c
 80002c0:	20000000 	.word	0x20000000

080002c4 <kleurToCode>:

int validFontstijl(const char *stijl) {
	return contains(stijlen, aantal_stijl, stijl);
}

uint8_t kleurToCode(const char *kleur[]) {
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b084      	sub	sp, #16
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
	uint8_t code;

	if (strcmp(kleur, "zwart") == 0) code = VGA_COL_BLACK;
 80002cc:	494c      	ldr	r1, [pc, #304]	@ (8000400 <kleurToCode+0x13c>)
 80002ce:	6878      	ldr	r0, [r7, #4]
 80002d0:	f7ff ff7a 	bl	80001c8 <strcmp>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d102      	bne.n	80002e0 <kleurToCode+0x1c>
 80002da:	2300      	movs	r3, #0
 80002dc:	73fb      	strb	r3, [r7, #15]
 80002de:	e08a      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "blauw") == 0) code = VGA_COL_BLUE;
 80002e0:	4948      	ldr	r1, [pc, #288]	@ (8000404 <kleurToCode+0x140>)
 80002e2:	6878      	ldr	r0, [r7, #4]
 80002e4:	f7ff ff70 	bl	80001c8 <strcmp>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d102      	bne.n	80002f4 <kleurToCode+0x30>
 80002ee:	2303      	movs	r3, #3
 80002f0:	73fb      	strb	r3, [r7, #15]
 80002f2:	e080      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtblauw") == 0) code = VGA_COL_LIGHT_BLUE;
 80002f4:	4944      	ldr	r1, [pc, #272]	@ (8000408 <kleurToCode+0x144>)
 80002f6:	6878      	ldr	r0, [r7, #4]
 80002f8:	f7ff ff66 	bl	80001c8 <strcmp>
 80002fc:	4603      	mov	r3, r0
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d102      	bne.n	8000308 <kleurToCode+0x44>
 8000302:	235f      	movs	r3, #95	@ 0x5f
 8000304:	73fb      	strb	r3, [r7, #15]
 8000306:	e076      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "groen") == 0) code = VGA_COL_GREEN;
 8000308:	4940      	ldr	r1, [pc, #256]	@ (800040c <kleurToCode+0x148>)
 800030a:	6878      	ldr	r0, [r7, #4]
 800030c:	f7ff ff5c 	bl	80001c8 <strcmp>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d102      	bne.n	800031c <kleurToCode+0x58>
 8000316:	231c      	movs	r3, #28
 8000318:	73fb      	strb	r3, [r7, #15]
 800031a:	e06c      	b.n	80003f6 <kleurToCode+0x132>
 	else if (strcmp(kleur, "lichtgroen") == 0) code = VGA_COL_LIGHT_GREEN;
 800031c:	493c      	ldr	r1, [pc, #240]	@ (8000410 <kleurToCode+0x14c>)
 800031e:	6878      	ldr	r0, [r7, #4]
 8000320:	f7ff ff52 	bl	80001c8 <strcmp>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d102      	bne.n	8000330 <kleurToCode+0x6c>
 800032a:	239e      	movs	r3, #158	@ 0x9e
 800032c:	73fb      	strb	r3, [r7, #15]
 800032e:	e062      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "cyaan") == 0) code = VGA_COL_CYAN;
 8000330:	4938      	ldr	r1, [pc, #224]	@ (8000414 <kleurToCode+0x150>)
 8000332:	6878      	ldr	r0, [r7, #4]
 8000334:	f7ff ff48 	bl	80001c8 <strcmp>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d102      	bne.n	8000344 <kleurToCode+0x80>
 800033e:	231f      	movs	r3, #31
 8000340:	73fb      	strb	r3, [r7, #15]
 8000342:	e058      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtcyaan") == 0) code = VGA_COL_LIGHT_CYAN;
 8000344:	4934      	ldr	r1, [pc, #208]	@ (8000418 <kleurToCode+0x154>)
 8000346:	6878      	ldr	r0, [r7, #4]
 8000348:	f7ff ff3e 	bl	80001c8 <strcmp>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d102      	bne.n	8000358 <kleurToCode+0x94>
 8000352:	23df      	movs	r3, #223	@ 0xdf
 8000354:	73fb      	strb	r3, [r7, #15]
 8000356:	e04e      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "rood") == 0) code = VGA_COL_RED;
 8000358:	4930      	ldr	r1, [pc, #192]	@ (800041c <kleurToCode+0x158>)
 800035a:	6878      	ldr	r0, [r7, #4]
 800035c:	f7ff ff34 	bl	80001c8 <strcmp>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d102      	bne.n	800036c <kleurToCode+0xa8>
 8000366:	23e0      	movs	r3, #224	@ 0xe0
 8000368:	73fb      	strb	r3, [r7, #15]
 800036a:	e044      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtrood") == 0) code = VGA_COL_LIGHT_RED;
 800036c:	492c      	ldr	r1, [pc, #176]	@ (8000420 <kleurToCode+0x15c>)
 800036e:	6878      	ldr	r0, [r7, #4]
 8000370:	f7ff ff2a 	bl	80001c8 <strcmp>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d102      	bne.n	8000380 <kleurToCode+0xbc>
 800037a:	23f2      	movs	r3, #242	@ 0xf2
 800037c:	73fb      	strb	r3, [r7, #15]
 800037e:	e03a      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "magenta") == 0) code = VGA_COL_MAGENTA;
 8000380:	4928      	ldr	r1, [pc, #160]	@ (8000424 <kleurToCode+0x160>)
 8000382:	6878      	ldr	r0, [r7, #4]
 8000384:	f7ff ff20 	bl	80001c8 <strcmp>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d102      	bne.n	8000394 <kleurToCode+0xd0>
 800038e:	23e3      	movs	r3, #227	@ 0xe3
 8000390:	73fb      	strb	r3, [r7, #15]
 8000392:	e030      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "lichtmagenta") == 0) code = VGA_COL_LIGHT_MAGENTA;
 8000394:	4924      	ldr	r1, [pc, #144]	@ (8000428 <kleurToCode+0x164>)
 8000396:	6878      	ldr	r0, [r7, #4]
 8000398:	f7ff ff16 	bl	80001c8 <strcmp>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d102      	bne.n	80003a8 <kleurToCode+0xe4>
 80003a2:	23f7      	movs	r3, #247	@ 0xf7
 80003a4:	73fb      	strb	r3, [r7, #15]
 80003a6:	e026      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "bruin") == 0) code = VGA_COL_BROWN;
 80003a8:	4920      	ldr	r1, [pc, #128]	@ (800042c <kleurToCode+0x168>)
 80003aa:	6878      	ldr	r0, [r7, #4]
 80003ac:	f7ff ff0c 	bl	80001c8 <strcmp>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d102      	bne.n	80003bc <kleurToCode+0xf8>
 80003b6:	2388      	movs	r3, #136	@ 0x88
 80003b8:	73fb      	strb	r3, [r7, #15]
 80003ba:	e01c      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "geel") == 0) code = VGA_COL_YELLOW;
 80003bc:	491c      	ldr	r1, [pc, #112]	@ (8000430 <kleurToCode+0x16c>)
 80003be:	6878      	ldr	r0, [r7, #4]
 80003c0:	f7ff ff02 	bl	80001c8 <strcmp>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d102      	bne.n	80003d0 <kleurToCode+0x10c>
 80003ca:	23fc      	movs	r3, #252	@ 0xfc
 80003cc:	73fb      	strb	r3, [r7, #15]
 80003ce:	e012      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "grijs") == 0) code = VGA_COL_GREY;
 80003d0:	4918      	ldr	r1, [pc, #96]	@ (8000434 <kleurToCode+0x170>)
 80003d2:	6878      	ldr	r0, [r7, #4]
 80003d4:	f7ff fef8 	bl	80001c8 <strcmp>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d102      	bne.n	80003e4 <kleurToCode+0x120>
 80003de:	2392      	movs	r3, #146	@ 0x92
 80003e0:	73fb      	strb	r3, [r7, #15]
 80003e2:	e008      	b.n	80003f6 <kleurToCode+0x132>
	else if (strcmp(kleur, "wit") == 0) code = VGA_COL_WHITE;
 80003e4:	4914      	ldr	r1, [pc, #80]	@ (8000438 <kleurToCode+0x174>)
 80003e6:	6878      	ldr	r0, [r7, #4]
 80003e8:	f7ff feee 	bl	80001c8 <strcmp>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d101      	bne.n	80003f6 <kleurToCode+0x132>
 80003f2:	23ff      	movs	r3, #255	@ 0xff
 80003f4:	73fb      	strb	r3, [r7, #15]
	return code;
 80003f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80003f8:	4618      	mov	r0, r3
 80003fa:	3710      	adds	r7, #16
 80003fc:	46bd      	mov	sp, r7
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	080027a8 	.word	0x080027a8
 8000404:	080027b0 	.word	0x080027b0
 8000408:	080027b8 	.word	0x080027b8
 800040c:	080027c4 	.word	0x080027c4
 8000410:	080027cc 	.word	0x080027cc
 8000414:	080027d8 	.word	0x080027d8
 8000418:	080027e0 	.word	0x080027e0
 800041c:	080027ec 	.word	0x080027ec
 8000420:	080027f4 	.word	0x080027f4
 8000424:	08002800 	.word	0x08002800
 8000428:	08002808 	.word	0x08002808
 800042c:	08002818 	.word	0x08002818
 8000430:	08002820 	.word	0x08002820
 8000434:	08002828 	.word	0x08002828
 8000438:	08002830 	.word	0x08002830

0800043c <clearscherm>:

    return OK;
}

// Wis het scherm
Resultaat clearscherm(const char *kleur) {
 800043c:	b580      	push	{r7, lr}
 800043e:	b0e6      	sub	sp, #408	@ 0x198
 8000440:	af30      	add	r7, sp, #192	@ 0xc0
 8000442:	6078      	str	r0, [r7, #4]
    if (!validColor(kleur))
 8000444:	6878      	ldr	r0, [r7, #4]
 8000446:	f7ff ff29 	bl	800029c <validColor>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d101      	bne.n	8000454 <clearscherm+0x18>
        return ERROR_INVALID_COLOR;
 8000450:	2365      	movs	r3, #101	@ 0x65
 8000452:	e031      	b.n	80004b8 <clearscherm+0x7c>

    //stuur naar VGA scherm
    int status = UB_VGA_FillScreen(kleurToCode(kleur));
 8000454:	6878      	ldr	r0, [r7, #4]
 8000456:	f7ff ff35 	bl	80002c4 <kleurToCode>
 800045a:	4603      	mov	r3, r0
 800045c:	4618      	mov	r0, r3
 800045e:	f000 fd33 	bl	8000ec8 <UB_VGA_FillScreen>
 8000462:	4603      	mov	r3, r0
 8000464:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    if (status != 0) {
 8000468:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800046c:	2b00      	cmp	r3, #0
 800046e:	d005      	beq.n	800047c <clearscherm+0x40>
        return vgaStatusToResultaat(status);
 8000470:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 8000474:	f000 fb9c 	bl	8000bb0 <vgaStatusToResultaat>
 8000478:	4603      	mov	r3, r0
 800047a:	e01d      	b.n	80004b8 <clearscherm+0x7c>
    }

    Commando c;
        memset(&c, 0, sizeof(Commando));
 800047c:	f107 0308 	add.w	r3, r7, #8
 8000480:	22cc      	movs	r2, #204	@ 0xcc
 8000482:	2100      	movs	r1, #0
 8000484:	4618      	mov	r0, r3
 8000486:	f002 f936 	bl	80026f6 <memset>
        c.type = CMD_CLEAR;
 800048a:	2305      	movs	r3, #5
 800048c:	723b      	strb	r3, [r7, #8]
        strncpy(c.kleur, kleur, 19);
 800048e:	f107 0308 	add.w	r3, r7, #8
 8000492:	332c      	adds	r3, #44	@ 0x2c
 8000494:	2213      	movs	r2, #19
 8000496:	6879      	ldr	r1, [r7, #4]
 8000498:	4618      	mov	r0, r3
 800049a:	f002 f934 	bl	8002706 <strncpy>
        log_commando(c);
 800049e:	4668      	mov	r0, sp
 80004a0:	f107 0318 	add.w	r3, r7, #24
 80004a4:	22bc      	movs	r2, #188	@ 0xbc
 80004a6:	4619      	mov	r1, r3
 80004a8:	f002 f964 	bl	8002774 <memcpy>
 80004ac:	f107 0308 	add.w	r3, r7, #8
 80004b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80004b2:	f7ff fe93 	bl	80001dc <log_commando>
    return OK;
 80004b6:	2364      	movs	r3, #100	@ 0x64
}
 80004b8:	4618      	mov	r0, r3
 80004ba:	37d8      	adds	r7, #216	@ 0xd8
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}

080004c0 <wacht>:

Resultaat wacht(int msecs) {
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b0e6      	sub	sp, #408	@ 0x198
 80004c4:	af30      	add	r7, sp, #192	@ 0xc0
 80004c6:	6078      	str	r0, [r7, #4]
    if (msecs < 0) return ERROR_INVALID_PARAM;
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	da01      	bge.n	80004d2 <wacht+0x12>
 80004ce:	236c      	movs	r3, #108	@ 0x6c
 80004d0:	e01a      	b.n	8000508 <wacht+0x48>

    // Gebruik de CPU frequentie om te berekenen hoeveel loops we nodig hebben
    // Voor een F407 op 168MHz is dit ongeveer:
    //uint32_t count = msecs * (SystemCoreClock / 10000);

    wachten(msecs);
 80004d2:	6878      	ldr	r0, [r7, #4]
 80004d4:	f000 f81c 	bl	8000510 <wachten>
    //for (/*volatile*/ uint32_t i = 0; i < count; i++) {
   //     //__NOP(); // Doe niets
   // }

    Commando c;
        memset(&c, 0, sizeof(Commando));
 80004d8:	f107 030c 	add.w	r3, r7, #12
 80004dc:	22cc      	movs	r2, #204	@ 0xcc
 80004de:	2100      	movs	r1, #0
 80004e0:	4618      	mov	r0, r3
 80004e2:	f002 f908 	bl	80026f6 <memset>
        c.type = CMD_WAIT; c.p1 = msecs;
 80004e6:	2306      	movs	r3, #6
 80004e8:	733b      	strb	r3, [r7, #12]
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	613b      	str	r3, [r7, #16]
        log_commando(c);
 80004ee:	4668      	mov	r0, sp
 80004f0:	f107 031c 	add.w	r3, r7, #28
 80004f4:	22bc      	movs	r2, #188	@ 0xbc
 80004f6:	4619      	mov	r1, r3
 80004f8:	f002 f93c 	bl	8002774 <memcpy>
 80004fc:	f107 030c 	add.w	r3, r7, #12
 8000500:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000502:	f7ff fe6b 	bl	80001dc <log_commando>

    return OK;
 8000506:	2364      	movs	r3, #100	@ 0x64
}
 8000508:	4618      	mov	r0, r3
 800050a:	37d8      	adds	r7, #216	@ 0xd8
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}

08000510 <wachten>:

int wachten(msecs){
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
	uint32_t count = msecs * (SystemCoreClock / 10000);
 8000518:	4b0d      	ldr	r3, [pc, #52]	@ (8000550 <wachten+0x40>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a0d      	ldr	r2, [pc, #52]	@ (8000554 <wachten+0x44>)
 800051e:	fba2 2303 	umull	r2, r3, r2, r3
 8000522:	0b5b      	lsrs	r3, r3, #13
 8000524:	687a      	ldr	r2, [r7, #4]
 8000526:	fb02 f303 	mul.w	r3, r2, r3
 800052a:	60fb      	str	r3, [r7, #12]
	for (volatile uint32_t i = 0; i < count; i++);
 800052c:	2300      	movs	r3, #0
 800052e:	60bb      	str	r3, [r7, #8]
 8000530:	e002      	b.n	8000538 <wachten+0x28>
 8000532:	68bb      	ldr	r3, [r7, #8]
 8000534:	3301      	adds	r3, #1
 8000536:	60bb      	str	r3, [r7, #8]
 8000538:	68bb      	ldr	r3, [r7, #8]
 800053a:	68fa      	ldr	r2, [r7, #12]
 800053c:	429a      	cmp	r2, r3
 800053e:	d8f8      	bhi.n	8000532 <wachten+0x22>
}
 8000540:	bf00      	nop
 8000542:	4618      	mov	r0, r3
 8000544:	3714      	adds	r7, #20
 8000546:	46bd      	mov	sp, r7
 8000548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	20000040 	.word	0x20000040
 8000554:	d1b71759 	.word	0xd1b71759

08000558 <figuur>:
        log_commando(c);

    return OK;
}

Resultaat figuur(int x1, int y1, int x2, int y2, int x3, int y3, int x4, int y4, int x5, int y5, const char *kleur) {
 8000558:	b590      	push	{r4, r7, lr}
 800055a:	b0f5      	sub	sp, #468	@ 0x1d4
 800055c:	af30      	add	r7, sp, #192	@ 0xc0
 800055e:	f507 7488 	add.w	r4, r7, #272	@ 0x110
 8000562:	f5a4 7482 	sub.w	r4, r4, #260	@ 0x104
 8000566:	6020      	str	r0, [r4, #0]
 8000568:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 800056c:	f5a0 7084 	sub.w	r0, r0, #264	@ 0x108
 8000570:	6001      	str	r1, [r0, #0]
 8000572:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8000576:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 800057a:	600a      	str	r2, [r1, #0]
 800057c:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000580:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8000584:	6013      	str	r3, [r2, #0]
    // Punten in arrays zetten voor makkelijke verwerking
    int x[] = {x1, x2, x3, x4, x5};
 8000586:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800058a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8000594:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000598:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80005a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80005a6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80005aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80005ae:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80005b2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80005b6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    int y[] = {y1, y2, y3, y4, y5};
 80005ba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80005c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80005cc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80005d6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80005da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80005de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80005e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80005e6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80005ea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    int aantal_punten = 5;
 80005ee:	2305      	movs	r3, #5
 80005f0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    Resultaat res;

    //Validatie: Kleur controleren
    if (!validColor(kleur)) {
 80005f4:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 80005f8:	f7ff fe50 	bl	800029c <validColor>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d101      	bne.n	8000606 <figuur+0xae>
        return ERROR_INVALID_COLOR;
 8000602:	2365      	movs	r3, #101	@ 0x65
 8000604:	e13d      	b.n	8000882 <figuur+0x32a>
    }

    //Validatie: Alle punten controleren op schermgrenzen
    for (int i = 0; i < aantal_punten; i++) {
 8000606:	2300      	movs	r3, #0
 8000608:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800060c:	e02f      	b.n	800066e <figuur+0x116>
        if (x[i] < 0 || x[i] >= SCHERM_BREEDTE || y[i] < 0 || y[i] >= SCHERM_HOOGTE) {
 800060e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000612:	009b      	lsls	r3, r3, #2
 8000614:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8000618:	443b      	add	r3, r7
 800061a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800061e:	2b00      	cmp	r3, #0
 8000620:	db1e      	blt.n	8000660 <figuur+0x108>
 8000622:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000626:	009b      	lsls	r3, r3, #2
 8000628:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 800062c:	443b      	add	r3, r7
 800062e:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8000632:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000636:	da13      	bge.n	8000660 <figuur+0x108>
 8000638:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8000642:	443b      	add	r3, r7
 8000644:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8000648:	2b00      	cmp	r3, #0
 800064a:	db09      	blt.n	8000660 <figuur+0x108>
 800064c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000650:	009b      	lsls	r3, r3, #2
 8000652:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8000656:	443b      	add	r3, r7
 8000658:	f853 3c34 	ldr.w	r3, [r3, #-52]
 800065c:	2bef      	cmp	r3, #239	@ 0xef
 800065e:	dd01      	ble.n	8000664 <figuur+0x10c>
            return ERROR_OUT_OF_BOUNDS;
 8000660:	236d      	movs	r3, #109	@ 0x6d
 8000662:	e10e      	b.n	8000882 <figuur+0x32a>
    for (int i = 0; i < aantal_punten; i++) {
 8000664:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000668:	3301      	adds	r3, #1
 800066a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800066e:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8000672:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000676:	429a      	cmp	r2, r3
 8000678:	dbc9      	blt.n	800060e <figuur+0xb6>
        }
    }

    if (!validColor(kleur)) return ERROR_INVALID_COLOR;
 800067a:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 800067e:	f7ff fe0d 	bl	800029c <validColor>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d101      	bne.n	800068c <figuur+0x134>
 8000688:	2365      	movs	r3, #101	@ 0x65
 800068a:	e0fa      	b.n	8000882 <figuur+0x32a>

        //Teken de lijnen direct via de VGA driver (niet via lijn())
        uint8_t c_code = kleurToCode(kleur);
 800068c:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8000690:	f7ff fe18 	bl	80002c4 <kleurToCode>
 8000694:	4603      	mov	r3, r0
 8000696:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
        UB_VGA_DrawLine(x1, y1, x2, y2, c_code, 1);
 800069a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800069e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	b298      	uxth	r0, r3
 80006a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80006aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	b299      	uxth	r1, r3
 80006b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80006b6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	b29a      	uxth	r2, r3
 80006be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80006c2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	b29c      	uxth	r4, r3
 80006ca:	2301      	movs	r3, #1
 80006cc:	9301      	str	r3, [sp, #4]
 80006ce:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 80006d2:	9300      	str	r3, [sp, #0]
 80006d4:	4623      	mov	r3, r4
 80006d6:	f000 fe61 	bl	800139c <UB_VGA_DrawLine>
        UB_VGA_DrawLine(x2, y2, x3, y3, c_code, 1);
 80006da:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80006de:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	b298      	uxth	r0, r3
 80006e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80006ea:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	b299      	uxth	r1, r3
 80006f2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80006f6:	b29a      	uxth	r2, r3
 80006f8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80006fc:	b29c      	uxth	r4, r3
 80006fe:	2301      	movs	r3, #1
 8000700:	9301      	str	r3, [sp, #4]
 8000702:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8000706:	9300      	str	r3, [sp, #0]
 8000708:	4623      	mov	r3, r4
 800070a:	f000 fe47 	bl	800139c <UB_VGA_DrawLine>
        UB_VGA_DrawLine(x3, y3, x4, y4, c_code, 1);
 800070e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000712:	b298      	uxth	r0, r3
 8000714:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000718:	b299      	uxth	r1, r3
 800071a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800071e:	b29a      	uxth	r2, r3
 8000720:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000724:	b29c      	uxth	r4, r3
 8000726:	2301      	movs	r3, #1
 8000728:	9301      	str	r3, [sp, #4]
 800072a:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800072e:	9300      	str	r3, [sp, #0]
 8000730:	4623      	mov	r3, r4
 8000732:	f000 fe33 	bl	800139c <UB_VGA_DrawLine>
        UB_VGA_DrawLine(x4, y4, x5, y5, c_code, 1);
 8000736:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800073a:	b298      	uxth	r0, r3
 800073c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8000740:	b299      	uxth	r1, r3
 8000742:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000746:	b29a      	uxth	r2, r3
 8000748:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800074c:	b29c      	uxth	r4, r3
 800074e:	2301      	movs	r3, #1
 8000750:	9301      	str	r3, [sp, #4]
 8000752:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	4623      	mov	r3, r4
 800075a:	f000 fe1f 	bl	800139c <UB_VGA_DrawLine>
        UB_VGA_DrawLine(x5, y5, x1, y1, c_code, 1);
 800075e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8000762:	b298      	uxth	r0, r3
 8000764:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8000768:	b299      	uxth	r1, r3
 800076a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800076e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	b29a      	uxth	r2, r3
 8000776:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800077a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	b29c      	uxth	r4, r3
 8000782:	2301      	movs	r3, #1
 8000784:	9301      	str	r3, [sp, #4]
 8000786:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800078a:	9300      	str	r3, [sp, #0]
 800078c:	4623      	mov	r3, r4
 800078e:	f000 fe05 	bl	800139c <UB_VGA_DrawLine>

        //Sla alles op als één commando
        Commando c;
        memset(&c, 0, sizeof(Commando));
 8000792:	f107 0310 	add.w	r3, r7, #16
 8000796:	22cc      	movs	r2, #204	@ 0xcc
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f001 ffab 	bl	80026f6 <memset>
        c.type = CMD_FIGUUR;
 80007a0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80007a8:	2207      	movs	r2, #7
 80007aa:	701a      	strb	r2, [r3, #0]
        c.p1 = x1; c.p2 = y1; c.p3 = x2; c.p4 = y2; c.p5 = x3;
 80007ac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007b0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80007b4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80007b8:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80007bc:	6812      	ldr	r2, [r2, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007c4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80007c8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80007cc:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 80007d0:	6812      	ldr	r2, [r2, #0]
 80007d2:	609a      	str	r2, [r3, #8]
 80007d4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007d8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80007dc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80007e0:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80007e4:	6812      	ldr	r2, [r2, #0]
 80007e6:	60da      	str	r2, [r3, #12]
 80007e8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80007ec:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80007f0:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80007f4:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 80007f8:	6812      	ldr	r2, [r2, #0]
 80007fa:	611a      	str	r2, [r3, #16]
 80007fc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000800:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000804:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8000808:	615a      	str	r2, [r3, #20]
        c.p6 = y3; c.p7 = x4; c.p8 = y4; c.p9 = x5; c.p10 = y5;
 800080a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800080e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000812:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000816:	619a      	str	r2, [r3, #24]
 8000818:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800081c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000820:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8000824:	61da      	str	r2, [r3, #28]
 8000826:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800082a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800082e:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8000832:	621a      	str	r2, [r3, #32]
 8000834:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000838:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800083c:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8000840:	625a      	str	r2, [r3, #36]	@ 0x24
 8000842:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000846:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800084a:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 800084e:	629a      	str	r2, [r3, #40]	@ 0x28
        strncpy(c.kleur, kleur, 19);
 8000850:	f107 0310 	add.w	r3, r7, #16
 8000854:	332c      	adds	r3, #44	@ 0x2c
 8000856:	2213      	movs	r2, #19
 8000858:	f8d7 1138 	ldr.w	r1, [r7, #312]	@ 0x138
 800085c:	4618      	mov	r0, r3
 800085e:	f001 ff52 	bl	8002706 <strncpy>
        log_commando(c);
 8000862:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000866:	f5a3 7480 	sub.w	r4, r3, #256	@ 0x100
 800086a:	4668      	mov	r0, sp
 800086c:	f104 0310 	add.w	r3, r4, #16
 8000870:	22bc      	movs	r2, #188	@ 0xbc
 8000872:	4619      	mov	r1, r3
 8000874:	f001 ff7e 	bl	8002774 <memcpy>
 8000878:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800087c:	f7ff fcae 	bl	80001dc <log_commando>

    return OK;
 8000880:	2364      	movs	r3, #100	@ 0x64
}
 8000882:	4618      	mov	r0, r3
 8000884:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8000888:	46bd      	mov	sp, r7
 800088a:	bd90      	pop	{r4, r7, pc}

0800088c <herhaal>:
// onderste code met chat gescheven
Resultaat herhaal(int aantal, int hoevaak) {
 800088c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000890:	b08a      	sub	sp, #40	@ 0x28
 8000892:	af04      	add	r7, sp, #16
 8000894:	6078      	str	r0, [r7, #4]
 8000896:	6039      	str	r1, [r7, #0]
	if (aantal <= 0 || aantal > totaal_opgeslagen || hoevaak <= 0) {
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2b00      	cmp	r3, #0
 800089c:	dd07      	ble.n	80008ae <herhaal+0x22>
 800089e:	4b63      	ldr	r3, [pc, #396]	@ (8000a2c <herhaal+0x1a0>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	dc02      	bgt.n	80008ae <herhaal+0x22>
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	dc01      	bgt.n	80008b2 <herhaal+0x26>
	        return ERROR_INVALID_PARAM; //
 80008ae:	236c      	movs	r3, #108	@ 0x6c
 80008b0:	e176      	b.n	8000ba0 <herhaal+0x314>
	}

    for (int h = 0; h < hoevaak; h++) {
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]
 80008b6:	e16d      	b.n	8000b94 <herhaal+0x308>
        int idx = (geschiedenis_index - aantal + 20) % 20;
 80008b8:	4b5d      	ldr	r3, [pc, #372]	@ (8000a30 <herhaal+0x1a4>)
 80008ba:	681a      	ldr	r2, [r3, #0]
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	1ad3      	subs	r3, r2, r3
 80008c0:	f103 0214 	add.w	r2, r3, #20
 80008c4:	4b5b      	ldr	r3, [pc, #364]	@ (8000a34 <herhaal+0x1a8>)
 80008c6:	fb83 1302 	smull	r1, r3, r3, r2
 80008ca:	10d9      	asrs	r1, r3, #3
 80008cc:	17d3      	asrs	r3, r2, #31
 80008ce:	1ac9      	subs	r1, r1, r3
 80008d0:	460b      	mov	r3, r1
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	440b      	add	r3, r1
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	1ad3      	subs	r3, r2, r3
 80008da:	613b      	str	r3, [r7, #16]
        for (int i = 0; i < aantal; i++) {
 80008dc:	2300      	movs	r3, #0
 80008de:	60fb      	str	r3, [r7, #12]
 80008e0:	e150      	b.n	8000b84 <herhaal+0x2f8>
            Commando *c = &geschiedenis[idx];
 80008e2:	693b      	ldr	r3, [r7, #16]
 80008e4:	22cc      	movs	r2, #204	@ 0xcc
 80008e6:	fb02 f303 	mul.w	r3, r2, r3
 80008ea:	4a53      	ldr	r2, [pc, #332]	@ (8000a38 <herhaal+0x1ac>)
 80008ec:	4413      	add	r3, r2
 80008ee:	60bb      	str	r3, [r7, #8]
            switch (c->type) {
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b07      	cmp	r3, #7
 80008f6:	f200 8133 	bhi.w	8000b60 <herhaal+0x2d4>
 80008fa:	a201      	add	r2, pc, #4	@ (adr r2, 8000900 <herhaal+0x74>)
 80008fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000900:	08000921 	.word	0x08000921
 8000904:	08000961 	.word	0x08000961
 8000908:	080009cb 	.word	0x080009cb
 800090c:	08000b61 	.word	0x08000b61
 8000910:	080009a1 	.word	0x080009a1
 8000914:	08000a0d 	.word	0x08000a0d
 8000918:	08000a21 	.word	0x08000a21
 800091c:	08000a3d 	.word	0x08000a3d
                case CMD_LIJN:      UB_VGA_DrawLine(c->p1, c->p2, c->p3, c->p4, kleurToCode(c->kleur), c->p5); break;
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	b29c      	uxth	r4, r3
 8000926:	68bb      	ldr	r3, [r7, #8]
 8000928:	689b      	ldr	r3, [r3, #8]
 800092a:	b29d      	uxth	r5, r3
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	68db      	ldr	r3, [r3, #12]
 8000930:	b29e      	uxth	r6, r3
 8000932:	68bb      	ldr	r3, [r7, #8]
 8000934:	691b      	ldr	r3, [r3, #16]
 8000936:	fa1f f883 	uxth.w	r8, r3
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	332c      	adds	r3, #44	@ 0x2c
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff fcc0 	bl	80002c4 <kleurToCode>
 8000944:	4603      	mov	r3, r0
 8000946:	461a      	mov	r2, r3
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	695b      	ldr	r3, [r3, #20]
 800094c:	b2db      	uxtb	r3, r3
 800094e:	9301      	str	r3, [sp, #4]
 8000950:	9200      	str	r2, [sp, #0]
 8000952:	4643      	mov	r3, r8
 8000954:	4632      	mov	r2, r6
 8000956:	4629      	mov	r1, r5
 8000958:	4620      	mov	r0, r4
 800095a:	f000 fd1f 	bl	800139c <UB_VGA_DrawLine>
 800095e:	e100      	b.n	8000b62 <herhaal+0x2d6>
                case CMD_RECHTHOEK: UB_VGA_DrawRectangle(c->p1, c->p2, c->p3, c->p4, kleurToCode(c->kleur), c->p5); break;
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	b29c      	uxth	r4, r3
 8000966:	68bb      	ldr	r3, [r7, #8]
 8000968:	689b      	ldr	r3, [r3, #8]
 800096a:	b29d      	uxth	r5, r3
 800096c:	68bb      	ldr	r3, [r7, #8]
 800096e:	68db      	ldr	r3, [r3, #12]
 8000970:	b29e      	uxth	r6, r3
 8000972:	68bb      	ldr	r3, [r7, #8]
 8000974:	691b      	ldr	r3, [r3, #16]
 8000976:	fa1f f883 	uxth.w	r8, r3
 800097a:	68bb      	ldr	r3, [r7, #8]
 800097c:	332c      	adds	r3, #44	@ 0x2c
 800097e:	4618      	mov	r0, r3
 8000980:	f7ff fca0 	bl	80002c4 <kleurToCode>
 8000984:	4603      	mov	r3, r0
 8000986:	461a      	mov	r2, r3
 8000988:	68bb      	ldr	r3, [r7, #8]
 800098a:	695b      	ldr	r3, [r3, #20]
 800098c:	b2db      	uxtb	r3, r3
 800098e:	9301      	str	r3, [sp, #4]
 8000990:	9200      	str	r2, [sp, #0]
 8000992:	4643      	mov	r3, r8
 8000994:	4632      	mov	r2, r6
 8000996:	4629      	mov	r1, r5
 8000998:	4620      	mov	r0, r4
 800099a:	f000 fd70 	bl	800147e <UB_VGA_DrawRectangle>
 800099e:	e0e0      	b.n	8000b62 <herhaal+0x2d6>
                case CMD_CIRKEL:    UB_VGA_DrawCircle(c->p1, c->p2, c->p3, kleurToCode(c->kleur)); break;
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	b29c      	uxth	r4, r3
 80009a6:	68bb      	ldr	r3, [r7, #8]
 80009a8:	689b      	ldr	r3, [r3, #8]
 80009aa:	b29d      	uxth	r5, r3
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	68db      	ldr	r3, [r3, #12]
 80009b0:	b29e      	uxth	r6, r3
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	332c      	adds	r3, #44	@ 0x2c
 80009b6:	4618      	mov	r0, r3
 80009b8:	f7ff fc84 	bl	80002c4 <kleurToCode>
 80009bc:	4603      	mov	r3, r0
 80009be:	4632      	mov	r2, r6
 80009c0:	4629      	mov	r1, r5
 80009c2:	4620      	mov	r0, r4
 80009c4:	f000 fddc 	bl	8001580 <UB_VGA_DrawCircle>
 80009c8:	e0cb      	b.n	8000b62 <herhaal+0x2d6>
                case CMD_TEKST:     UB_VGA_DrawText(c->p1, c->p2, kleurToCode(c->kleur), c->tekst_inhoud, c->fontnaam, c->p3, c->fontstijl); break;
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	b29c      	uxth	r4, r3
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	689b      	ldr	r3, [r3, #8]
 80009d4:	b29d      	uxth	r5, r3
 80009d6:	68bb      	ldr	r3, [r7, #8]
 80009d8:	332c      	adds	r3, #44	@ 0x2c
 80009da:	4618      	mov	r0, r3
 80009dc:	f7ff fc72 	bl	80002c4 <kleurToCode>
 80009e0:	4603      	mov	r3, r0
 80009e2:	461e      	mov	r6, r3
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	33a4      	adds	r3, #164	@ 0xa4
 80009ee:	68ba      	ldr	r2, [r7, #8]
 80009f0:	68d2      	ldr	r2, [r2, #12]
 80009f2:	b2d2      	uxtb	r2, r2
 80009f4:	68b9      	ldr	r1, [r7, #8]
 80009f6:	31b8      	adds	r1, #184	@ 0xb8
 80009f8:	9102      	str	r1, [sp, #8]
 80009fa:	9201      	str	r2, [sp, #4]
 80009fc:	9300      	str	r3, [sp, #0]
 80009fe:	4603      	mov	r3, r0
 8000a00:	4632      	mov	r2, r6
 8000a02:	4629      	mov	r1, r5
 8000a04:	4620      	mov	r0, r4
 8000a06:	f000 fe65 	bl	80016d4 <UB_VGA_DrawText>
 8000a0a:	e0aa      	b.n	8000b62 <herhaal+0x2d6>
                //case CMD_BITMAP:    UB_VGA_DrawBitmap(c->p1, c->p2, c->p3); break;
                case CMD_CLEAR:     UB_VGA_FillScreen(kleurToCode(c->kleur)); break;
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	332c      	adds	r3, #44	@ 0x2c
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff fc57 	bl	80002c4 <kleurToCode>
 8000a16:	4603      	mov	r3, r0
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f000 fa55 	bl	8000ec8 <UB_VGA_FillScreen>
 8000a1e:	e0a0      	b.n	8000b62 <herhaal+0x2d6>
                case CMD_WAIT:      wachten(c->p1); break;
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff fd73 	bl	8000510 <wachten>
 8000a2a:	e09a      	b.n	8000b62 <herhaal+0x2d6>
 8000a2c:	20001054 	.word	0x20001054
 8000a30:	20001050 	.word	0x20001050
 8000a34:	66666667 	.word	0x66666667
 8000a38:	20000060 	.word	0x20000060
                case CMD_FIGUUR:
                    // Teken alle 5 de lijnen opnieuw vanuit de opgeslagen parameters p1 t/m p10
                    UB_VGA_DrawLine(c->p1, c->p2, c->p3, c->p4, kleurToCode(c->kleur), 1);
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	b29c      	uxth	r4, r3
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	689b      	ldr	r3, [r3, #8]
 8000a46:	b29d      	uxth	r5, r3
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	b29e      	uxth	r6, r3
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	691b      	ldr	r3, [r3, #16]
 8000a52:	fa1f f883 	uxth.w	r8, r3
 8000a56:	68bb      	ldr	r3, [r7, #8]
 8000a58:	332c      	adds	r3, #44	@ 0x2c
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff fc32 	bl	80002c4 <kleurToCode>
 8000a60:	4603      	mov	r3, r0
 8000a62:	461a      	mov	r2, r3
 8000a64:	2301      	movs	r3, #1
 8000a66:	9301      	str	r3, [sp, #4]
 8000a68:	9200      	str	r2, [sp, #0]
 8000a6a:	4643      	mov	r3, r8
 8000a6c:	4632      	mov	r2, r6
 8000a6e:	4629      	mov	r1, r5
 8000a70:	4620      	mov	r0, r4
 8000a72:	f000 fc93 	bl	800139c <UB_VGA_DrawLine>
                    UB_VGA_DrawLine(c->p3, c->p4, c->p5, c->p6, kleurToCode(c->kleur), 1);
 8000a76:	68bb      	ldr	r3, [r7, #8]
 8000a78:	68db      	ldr	r3, [r3, #12]
 8000a7a:	b29c      	uxth	r4, r3
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	691b      	ldr	r3, [r3, #16]
 8000a80:	b29d      	uxth	r5, r3
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	695b      	ldr	r3, [r3, #20]
 8000a86:	b29e      	uxth	r6, r3
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	fa1f f883 	uxth.w	r8, r3
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	332c      	adds	r3, #44	@ 0x2c
 8000a94:	4618      	mov	r0, r3
 8000a96:	f7ff fc15 	bl	80002c4 <kleurToCode>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	9301      	str	r3, [sp, #4]
 8000aa2:	9200      	str	r2, [sp, #0]
 8000aa4:	4643      	mov	r3, r8
 8000aa6:	4632      	mov	r2, r6
 8000aa8:	4629      	mov	r1, r5
 8000aaa:	4620      	mov	r0, r4
 8000aac:	f000 fc76 	bl	800139c <UB_VGA_DrawLine>
                    UB_VGA_DrawLine(c->p5, c->p6, c->p7, c->p8, kleurToCode(c->kleur), 1);
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	695b      	ldr	r3, [r3, #20]
 8000ab4:	b29c      	uxth	r4, r3
 8000ab6:	68bb      	ldr	r3, [r7, #8]
 8000ab8:	699b      	ldr	r3, [r3, #24]
 8000aba:	b29d      	uxth	r5, r3
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	69db      	ldr	r3, [r3, #28]
 8000ac0:	b29e      	uxth	r6, r3
 8000ac2:	68bb      	ldr	r3, [r7, #8]
 8000ac4:	6a1b      	ldr	r3, [r3, #32]
 8000ac6:	fa1f f883 	uxth.w	r8, r3
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	332c      	adds	r3, #44	@ 0x2c
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff fbf8 	bl	80002c4 <kleurToCode>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	461a      	mov	r2, r3
 8000ad8:	2301      	movs	r3, #1
 8000ada:	9301      	str	r3, [sp, #4]
 8000adc:	9200      	str	r2, [sp, #0]
 8000ade:	4643      	mov	r3, r8
 8000ae0:	4632      	mov	r2, r6
 8000ae2:	4629      	mov	r1, r5
 8000ae4:	4620      	mov	r0, r4
 8000ae6:	f000 fc59 	bl	800139c <UB_VGA_DrawLine>
                    UB_VGA_DrawLine(c->p7, c->p8, c->p9, c->p10, kleurToCode(c->kleur), 1);
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	69db      	ldr	r3, [r3, #28]
 8000aee:	b29c      	uxth	r4, r3
 8000af0:	68bb      	ldr	r3, [r7, #8]
 8000af2:	6a1b      	ldr	r3, [r3, #32]
 8000af4:	b29d      	uxth	r5, r3
 8000af6:	68bb      	ldr	r3, [r7, #8]
 8000af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000afa:	b29e      	uxth	r6, r3
 8000afc:	68bb      	ldr	r3, [r7, #8]
 8000afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b00:	fa1f f883 	uxth.w	r8, r3
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	332c      	adds	r3, #44	@ 0x2c
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f7ff fbdb 	bl	80002c4 <kleurToCode>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	461a      	mov	r2, r3
 8000b12:	2301      	movs	r3, #1
 8000b14:	9301      	str	r3, [sp, #4]
 8000b16:	9200      	str	r2, [sp, #0]
 8000b18:	4643      	mov	r3, r8
 8000b1a:	4632      	mov	r2, r6
 8000b1c:	4629      	mov	r1, r5
 8000b1e:	4620      	mov	r0, r4
 8000b20:	f000 fc3c 	bl	800139c <UB_VGA_DrawLine>
                    UB_VGA_DrawLine(c->p9, c->p10, c->p1, c->p2, kleurToCode(c->kleur), 1);
 8000b24:	68bb      	ldr	r3, [r7, #8]
 8000b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b28:	b29c      	uxth	r4, r3
 8000b2a:	68bb      	ldr	r3, [r7, #8]
 8000b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b2e:	b29d      	uxth	r5, r3
 8000b30:	68bb      	ldr	r3, [r7, #8]
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	b29e      	uxth	r6, r3
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	fa1f f883 	uxth.w	r8, r3
 8000b3e:	68bb      	ldr	r3, [r7, #8]
 8000b40:	332c      	adds	r3, #44	@ 0x2c
 8000b42:	4618      	mov	r0, r3
 8000b44:	f7ff fbbe 	bl	80002c4 <kleurToCode>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	9301      	str	r3, [sp, #4]
 8000b50:	9200      	str	r2, [sp, #0]
 8000b52:	4643      	mov	r3, r8
 8000b54:	4632      	mov	r2, r6
 8000b56:	4629      	mov	r1, r5
 8000b58:	4620      	mov	r0, r4
 8000b5a:	f000 fc1f 	bl	800139c <UB_VGA_DrawLine>
                    break;
 8000b5e:	e000      	b.n	8000b62 <herhaal+0x2d6>
                default:
                    break;
 8000b60:	bf00      	nop
            }
            idx = (idx + 1) % 20;
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	1c5a      	adds	r2, r3, #1
 8000b66:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <herhaal+0x320>)
 8000b68:	fb83 1302 	smull	r1, r3, r3, r2
 8000b6c:	10d9      	asrs	r1, r3, #3
 8000b6e:	17d3      	asrs	r3, r2, #31
 8000b70:	1ac9      	subs	r1, r1, r3
 8000b72:	460b      	mov	r3, r1
 8000b74:	009b      	lsls	r3, r3, #2
 8000b76:	440b      	add	r3, r1
 8000b78:	009b      	lsls	r3, r3, #2
 8000b7a:	1ad3      	subs	r3, r2, r3
 8000b7c:	613b      	str	r3, [r7, #16]
        for (int i = 0; i < aantal; i++) {
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	3301      	adds	r3, #1
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	68fa      	ldr	r2, [r7, #12]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	f6ff aeaa 	blt.w	80008e2 <herhaal+0x56>
    for (int h = 0; h < hoevaak; h++) {
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	3301      	adds	r3, #1
 8000b92:	617b      	str	r3, [r7, #20]
 8000b94:	697a      	ldr	r2, [r7, #20]
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	f6ff ae8d 	blt.w	80008b8 <herhaal+0x2c>
        }
    }
    return OK;
 8000b9e:	2364      	movs	r3, #100	@ 0x64
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	3718      	adds	r7, #24
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000baa:	bf00      	nop
 8000bac:	66666667 	.word	0x66666667

08000bb0 <vgaStatusToResultaat>:

Resultaat vgaStatusToResultaat(int status) {
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
    switch (status) {
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2b02      	cmp	r3, #2
 8000bbc:	d00d      	beq.n	8000bda <vgaStatusToResultaat+0x2a>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	dc0c      	bgt.n	8000bde <vgaStatusToResultaat+0x2e>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d003      	beq.n	8000bd2 <vgaStatusToResultaat+0x22>
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d002      	beq.n	8000bd6 <vgaStatusToResultaat+0x26>
 8000bd0:	e005      	b.n	8000bde <vgaStatusToResultaat+0x2e>
        case 0:
            return OK;  // Alles OK
 8000bd2:	2364      	movs	r3, #100	@ 0x64
 8000bd4:	e004      	b.n	8000be0 <vgaStatusToResultaat+0x30>
        case 1:
            return ERROR_VGA_INVALID_COORDINATE;
 8000bd6:	23ca      	movs	r3, #202	@ 0xca
 8000bd8:	e002      	b.n	8000be0 <vgaStatusToResultaat+0x30>
        case 2:
            return ERROR_VGA_INVALID_PARAMETER;
 8000bda:	23cb      	movs	r3, #203	@ 0xcb
 8000bdc:	e000      	b.n	8000be0 <vgaStatusToResultaat+0x30>
        default:
            return ERROR_VGA;
 8000bde:	23c9      	movs	r3, #201	@ 0xc9
    }
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <LED_Init>:

#define RCC_AHB1ENR (*(volatile uint32_t*)(RCC_BASE + 0x30))
#define GPIOD_MODER (*(volatile uint32_t*)(GPIOD_BASE + 0x00))
#define GPIOD_ODR   (*(volatile uint32_t*)(GPIOD_BASE + 0x14))

void LED_Init(void) {
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
    // 1️⃣ Clock enable voor GPIOD
    RCC_AHB1ENR |= (1 << 3); // GPIODEN = 1
 8000bf2:	4b16      	ldr	r3, [pc, #88]	@ (8000c4c <LED_Init+0x60>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a15      	ldr	r2, [pc, #84]	@ (8000c4c <LED_Init+0x60>)
 8000bf8:	f043 0308 	orr.w	r3, r3, #8
 8000bfc:	6013      	str	r3, [r2, #0]

    // 2️⃣ PD12–PD15 als output
    for (int i = 12; i <= 15; i++) {
 8000bfe:	230c      	movs	r3, #12
 8000c00:	607b      	str	r3, [r7, #4]
 8000c02:	e019      	b.n	8000c38 <LED_Init+0x4c>
        GPIOD_MODER &= ~(3 << (i*2)); // clear MODER
 8000c04:	4b12      	ldr	r3, [pc, #72]	@ (8000c50 <LED_Init+0x64>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	0052      	lsls	r2, r2, #1
 8000c0c:	2103      	movs	r1, #3
 8000c0e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c12:	43d2      	mvns	r2, r2
 8000c14:	4611      	mov	r1, r2
 8000c16:	4a0e      	ldr	r2, [pc, #56]	@ (8000c50 <LED_Init+0x64>)
 8000c18:	400b      	ands	r3, r1
 8000c1a:	6013      	str	r3, [r2, #0]
        GPIOD_MODER |=  (1 << (i*2)); // output mode
 8000c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c50 <LED_Init+0x64>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	687a      	ldr	r2, [r7, #4]
 8000c22:	0052      	lsls	r2, r2, #1
 8000c24:	2101      	movs	r1, #1
 8000c26:	fa01 f202 	lsl.w	r2, r1, r2
 8000c2a:	4611      	mov	r1, r2
 8000c2c:	4a08      	ldr	r2, [pc, #32]	@ (8000c50 <LED_Init+0x64>)
 8000c2e:	430b      	orrs	r3, r1
 8000c30:	6013      	str	r3, [r2, #0]
    for (int i = 12; i <= 15; i++) {
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	3301      	adds	r3, #1
 8000c36:	607b      	str	r3, [r7, #4]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2b0f      	cmp	r3, #15
 8000c3c:	dde2      	ble.n	8000c04 <LED_Init+0x18>
    }
}
 8000c3e:	bf00      	nop
 8000c40:	bf00      	nop
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	40023830 	.word	0x40023830
 8000c50:	40020c00 	.word	0x40020c00

08000c54 <LED_On>:

void LED_On(int led) {
 8000c54:	b480      	push	{r7}
 8000c56:	b083      	sub	sp, #12
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
    // LED 0 = PD12, 1 = PD13, 2 = PD14, 3 = PD15
    if (led < 0 || led > 3) return;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	db14      	blt.n	8000c8c <LED_On+0x38>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2b03      	cmp	r3, #3
 8000c66:	dc11      	bgt.n	8000c8c <LED_On+0x38>

    // Eerst alle LEDjes uit
    GPIOD_ODR &= ~((1 << 12) | (1 << 13) | (1 << 14) | (1 << 15));
 8000c68:	4b0b      	ldr	r3, [pc, #44]	@ (8000c98 <LED_On+0x44>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c98 <LED_On+0x44>)
 8000c6e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000c72:	6013      	str	r3, [r2, #0]

    // Dan het juiste LEDje aan
    GPIOD_ODR |= (1 << (12 + led));
 8000c74:	4b08      	ldr	r3, [pc, #32]	@ (8000c98 <LED_On+0x44>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	687a      	ldr	r2, [r7, #4]
 8000c7a:	320c      	adds	r2, #12
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000c82:	4611      	mov	r1, r2
 8000c84:	4a04      	ldr	r2, [pc, #16]	@ (8000c98 <LED_On+0x44>)
 8000c86:	430b      	orrs	r3, r1
 8000c88:	6013      	str	r3, [r2, #0]
 8000c8a:	e000      	b.n	8000c8e <LED_On+0x3a>
    if (led < 0 || led > 3) return;
 8000c8c:	bf00      	nop
}
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	40020c14 	.word	0x40020c14

08000c9c <main>:

int main(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b088      	sub	sp, #32
 8000ca0:	af08      	add	r7, sp, #32
	SystemInit(); // System speed to 168MHz
 8000ca2:	f001 fc55 	bl	8002550 <SystemInit>
	UB_VGA_Screen_Init(); // Init VGA-Screen
 8000ca6:	f000 f8cf 	bl	8000e48 <UB_VGA_Screen_Init>
	LED_Init();   // LED configureren
 8000caa:	f7ff ff9f 	bl	8000bec <LED_Init>

	//clearscherm function
	if (clearscherm("wit")==100) {
 8000cae:	4832      	ldr	r0, [pc, #200]	@ (8000d78 <main+0xdc>)
 8000cb0:	f7ff fbc4 	bl	800043c <clearscherm>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b64      	cmp	r3, #100	@ 0x64
 8000cb8:	d103      	bne.n	8000cc2 <main+0x26>
		LED_On(0);
 8000cba:	2000      	movs	r0, #0
 8000cbc:	f7ff ffca 	bl	8000c54 <LED_On>
 8000cc0:	e002      	b.n	8000cc8 <main+0x2c>
	} else {
		LED_On(1);
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	f7ff ffc6 	bl	8000c54 <LED_On>
	}

	if (wacht(1000)==100) {
 8000cc8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ccc:	f7ff fbf8 	bl	80004c0 <wacht>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b64      	cmp	r3, #100	@ 0x64
 8000cd4:	d103      	bne.n	8000cde <main+0x42>
			LED_On(0);
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	f7ff ffbc 	bl	8000c54 <LED_On>
 8000cdc:	e002      	b.n	8000ce4 <main+0x48>
		} else {
			LED_On(1);
 8000cde:	2001      	movs	r0, #1
 8000ce0:	f7ff ffb8 	bl	8000c54 <LED_On>
		LED_On(0);
	} else {
		LED_On(1);
	}*/

	if (figuur(160, 20, 250, 100, 210, 200, 110, 200, 70, 100, "rood") == OK) {
 8000ce4:	4b25      	ldr	r3, [pc, #148]	@ (8000d7c <main+0xe0>)
 8000ce6:	9306      	str	r3, [sp, #24]
 8000ce8:	2364      	movs	r3, #100	@ 0x64
 8000cea:	9305      	str	r3, [sp, #20]
 8000cec:	2346      	movs	r3, #70	@ 0x46
 8000cee:	9304      	str	r3, [sp, #16]
 8000cf0:	23c8      	movs	r3, #200	@ 0xc8
 8000cf2:	9303      	str	r3, [sp, #12]
 8000cf4:	236e      	movs	r3, #110	@ 0x6e
 8000cf6:	9302      	str	r3, [sp, #8]
 8000cf8:	23c8      	movs	r3, #200	@ 0xc8
 8000cfa:	9301      	str	r3, [sp, #4]
 8000cfc:	23d2      	movs	r3, #210	@ 0xd2
 8000cfe:	9300      	str	r3, [sp, #0]
 8000d00:	2364      	movs	r3, #100	@ 0x64
 8000d02:	22fa      	movs	r2, #250	@ 0xfa
 8000d04:	2114      	movs	r1, #20
 8000d06:	20a0      	movs	r0, #160	@ 0xa0
 8000d08:	f7ff fc26 	bl	8000558 <figuur>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b64      	cmp	r3, #100	@ 0x64
 8000d10:	d103      	bne.n	8000d1a <main+0x7e>
	    LED_On(0);
 8000d12:	2000      	movs	r0, #0
 8000d14:	f7ff ff9e 	bl	8000c54 <LED_On>
 8000d18:	e002      	b.n	8000d20 <main+0x84>
	} else {
	    LED_On(1);
 8000d1a:	2001      	movs	r0, #1
 8000d1c:	f7ff ff9a 	bl	8000c54 <LED_On>
		LED_On(0);
	} else {
		LED_On(1);
	}*/

	if (wacht(1000)==100) {
 8000d20:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d24:	f7ff fbcc 	bl	80004c0 <wacht>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b64      	cmp	r3, #100	@ 0x64
 8000d2c:	d103      	bne.n	8000d36 <main+0x9a>
		LED_On(0);
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f7ff ff90 	bl	8000c54 <LED_On>
 8000d34:	e002      	b.n	8000d3c <main+0xa0>
	} else {
		LED_On(1);
 8000d36:	2001      	movs	r0, #1
 8000d38:	f7ff ff8c 	bl	8000c54 <LED_On>
			LED_On(0);
		} else {
			LED_On(1);
		}*/

	if (herhaal(4, 3) == OK) {
 8000d3c:	2103      	movs	r1, #3
 8000d3e:	2004      	movs	r0, #4
 8000d40:	f7ff fda4 	bl	800088c <herhaal>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b64      	cmp	r3, #100	@ 0x64
 8000d48:	d103      	bne.n	8000d52 <main+0xb6>
	        LED_On(0); // Groen licht als het herhalen is gelukt
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	f7ff ff82 	bl	8000c54 <LED_On>
 8000d50:	e002      	b.n	8000d58 <main+0xbc>
	    } else {
	        LED_On(1); // Rood licht bij een fout
 8000d52:	2001      	movs	r0, #1
 8000d54:	f7ff ff7e 	bl	8000c54 <LED_On>
		LED_On(0);
	} else {
		LED_On(1);
	}*/

	if (clearscherm("groen")==100) {
 8000d58:	4809      	ldr	r0, [pc, #36]	@ (8000d80 <main+0xe4>)
 8000d5a:	f7ff fb6f 	bl	800043c <clearscherm>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b64      	cmp	r3, #100	@ 0x64
 8000d62:	d103      	bne.n	8000d6c <main+0xd0>
			LED_On(0);
 8000d64:	2000      	movs	r0, #0
 8000d66:	f7ff ff75 	bl	8000c54 <LED_On>
 8000d6a:	e003      	b.n	8000d74 <main+0xd8>
		} else {
			LED_On(1);
 8000d6c:	2001      	movs	r0, #1
 8000d6e:	f7ff ff71 	bl	8000c54 <LED_On>
		}

  while(1)
 8000d72:	bf00      	nop
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <main+0xd8>
 8000d78:	0800285c 	.word	0x0800285c
 8000d7c:	08002860 	.word	0x08002860
 8000d80:	08002868 	.word	0x08002868

08000d84 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	73fb      	strb	r3, [r7, #15]
 8000d90:	2300      	movs	r3, #0
 8000d92:	73bb      	strb	r3, [r7, #14]
 8000d94:	230f      	movs	r3, #15
 8000d96:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	78db      	ldrb	r3, [r3, #3]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d039      	beq.n	8000e14 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000da0:	4b27      	ldr	r3, [pc, #156]	@ (8000e40 <NVIC_Init+0xbc>)
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	43db      	mvns	r3, r3
 8000da6:	0a1b      	lsrs	r3, r3, #8
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	f003 0307 	and.w	r3, r3, #7
 8000dae:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
 8000db2:	f1c3 0304 	rsb	r3, r3, #4
 8000db6:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000db8:	7b7a      	ldrb	r2, [r7, #13]
 8000dba:	7bfb      	ldrb	r3, [r7, #15]
 8000dbc:	fa42 f303 	asr.w	r3, r2, r3
 8000dc0:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	785b      	ldrb	r3, [r3, #1]
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	7bbb      	ldrb	r3, [r7, #14]
 8000dca:	fa02 f303 	lsl.w	r3, r2, r3
 8000dce:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	789a      	ldrb	r2, [r3, #2]
 8000dd4:	7b7b      	ldrb	r3, [r7, #13]
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	b2da      	uxtb	r2, r3
 8000dda:	7bfb      	ldrb	r3, [r7, #15]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000de0:	7bfb      	ldrb	r3, [r7, #15]
 8000de2:	011b      	lsls	r3, r3, #4
 8000de4:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000de6:	4a17      	ldr	r2, [pc, #92]	@ (8000e44 <NVIC_Init+0xc0>)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	4413      	add	r3, r2
 8000dee:	7bfa      	ldrb	r2, [r7, #15]
 8000df0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000dfc:	4911      	ldr	r1, [pc, #68]	@ (8000e44 <NVIC_Init+0xc0>)
 8000dfe:	687a      	ldr	r2, [r7, #4]
 8000e00:	7812      	ldrb	r2, [r2, #0]
 8000e02:	0952      	lsrs	r2, r2, #5
 8000e04:	b2d2      	uxtb	r2, r2
 8000e06:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e08:	2201      	movs	r2, #1
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e0e:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000e12:	e00f      	b.n	8000e34 <NVIC_Init+0xb0>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e1c:	4909      	ldr	r1, [pc, #36]	@ (8000e44 <NVIC_Init+0xc0>)
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	7812      	ldrb	r2, [r2, #0]
 8000e22:	0952      	lsrs	r2, r2, #5
 8000e24:	b2d2      	uxtb	r2, r2
 8000e26:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000e2c:	f100 0320 	add.w	r3, r0, #32
 8000e30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e34:	bf00      	nop
 8000e36:	3714      	adds	r7, #20
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	e000ed00 	.word	0xe000ed00
 8000e44:	e000e100 	.word	0xe000e100

08000e48 <UB_VGA_Screen_Init>:

//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
  uint16_t xp,yp;

  VGA.hsync_cnt=0;
 8000e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000ebc <UB_VGA_Screen_Init+0x74>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	801a      	strh	r2, [r3, #0]
  VGA.start_adr=0;
 8000e54:	4b19      	ldr	r3, [pc, #100]	@ (8000ebc <UB_VGA_Screen_Init+0x74>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg=0;
 8000e5a:	4b18      	ldr	r3, [pc, #96]	@ (8000ebc <UB_VGA_Screen_Init+0x74>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	609a      	str	r2, [r3, #8]

  // RAM init total black
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000e60:	2300      	movs	r3, #0
 8000e62:	80bb      	strh	r3, [r7, #4]
 8000e64:	e017      	b.n	8000e96 <UB_VGA_Screen_Init+0x4e>
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8000e66:	2300      	movs	r3, #0
 8000e68:	80fb      	strh	r3, [r7, #6]
 8000e6a:	e00d      	b.n	8000e88 <UB_VGA_Screen_Init+0x40>
      VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=0;
 8000e6c:	88ba      	ldrh	r2, [r7, #4]
 8000e6e:	4613      	mov	r3, r2
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	4413      	add	r3, r2
 8000e74:	019b      	lsls	r3, r3, #6
 8000e76:	441a      	add	r2, r3
 8000e78:	88fb      	ldrh	r3, [r7, #6]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	4a10      	ldr	r2, [pc, #64]	@ (8000ec0 <UB_VGA_Screen_Init+0x78>)
 8000e7e:	2100      	movs	r1, #0
 8000e80:	54d1      	strb	r1, [r2, r3]
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8000e82:	88fb      	ldrh	r3, [r7, #6]
 8000e84:	3301      	adds	r3, #1
 8000e86:	80fb      	strh	r3, [r7, #6]
 8000e88:	88fb      	ldrh	r3, [r7, #6]
 8000e8a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000e8e:	d9ed      	bls.n	8000e6c <UB_VGA_Screen_Init+0x24>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000e90:	88bb      	ldrh	r3, [r7, #4]
 8000e92:	3301      	adds	r3, #1
 8000e94:	80bb      	strh	r3, [r7, #4]
 8000e96:	88bb      	ldrh	r3, [r7, #4]
 8000e98:	2bef      	cmp	r3, #239	@ 0xef
 8000e9a:	d9e4      	bls.n	8000e66 <UB_VGA_Screen_Init+0x1e>
    }
  }

  // init IO-Pins
  P_VGA_InitIO();
 8000e9c:	f000 f860 	bl	8000f60 <P_VGA_InitIO>
  // init Timer
  P_VGA_InitTIM();
 8000ea0:	f000 f8b2 	bl	8001008 <P_VGA_InitTIM>
  // init DMA
  P_VGA_InitDMA();
 8000ea4:	f000 f940 	bl	8001128 <P_VGA_InitDMA>
  // init Interrupts
  P_VGA_InitINT();
 8000ea8:	f000 f912 	bl	80010d0 <P_VGA_InitINT>

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg=DMA2_Stream5->CR;
 8000eac:	4b05      	ldr	r3, [pc, #20]	@ (8000ec4 <UB_VGA_Screen_Init+0x7c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a02      	ldr	r2, [pc, #8]	@ (8000ebc <UB_VGA_Screen_Init+0x74>)
 8000eb2:	6093      	str	r3, [r2, #8]
}
 8000eb4:	bf00      	nop
 8000eb6:	3708      	adds	r7, #8
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20001058 	.word	0x20001058
 8000ec0:	20001064 	.word	0x20001064
 8000ec4:	40026488 	.word	0x40026488

08000ec8 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
VGA_Status UB_VGA_FillScreen(uint8_t color)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	81bb      	strh	r3, [r7, #12]
 8000ed6:	e012      	b.n	8000efe <UB_VGA_FillScreen+0x36>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8000ed8:	2300      	movs	r3, #0
 8000eda:	81fb      	strh	r3, [r7, #14]
 8000edc:	e008      	b.n	8000ef0 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp,yp,color);
 8000ede:	79fa      	ldrb	r2, [r7, #7]
 8000ee0:	89b9      	ldrh	r1, [r7, #12]
 8000ee2:	89fb      	ldrh	r3, [r7, #14]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f000 f813 	bl	8000f10 <UB_VGA_SetPixel>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 8000eea:	89fb      	ldrh	r3, [r7, #14]
 8000eec:	3301      	adds	r3, #1
 8000eee:	81fb      	strh	r3, [r7, #14]
 8000ef0:	89fb      	ldrh	r3, [r7, #14]
 8000ef2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000ef6:	d3f2      	bcc.n	8000ede <UB_VGA_FillScreen+0x16>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000ef8:	89bb      	ldrh	r3, [r7, #12]
 8000efa:	3301      	adds	r3, #1
 8000efc:	81bb      	strh	r3, [r7, #12]
 8000efe:	89bb      	ldrh	r3, [r7, #12]
 8000f00:	2bef      	cmp	r3, #239	@ 0xef
 8000f02:	d9e9      	bls.n	8000ed8 <UB_VGA_FillScreen+0x10>
    }
  }
  return VGA_SUCCESS;
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
	...

08000f10 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
VGA_Status UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	80fb      	strh	r3, [r7, #6]
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	80bb      	strh	r3, [r7, #4]
 8000f1e:	4613      	mov	r3, r2
 8000f20:	70fb      	strb	r3, [r7, #3]
  if(xp>=VGA_DISPLAY_X) return VGA_ERROR_INVALID_COORDINATE;
 8000f22:	88fb      	ldrh	r3, [r7, #6]
 8000f24:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000f28:	d301      	bcc.n	8000f2e <UB_VGA_SetPixel+0x1e>
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e010      	b.n	8000f50 <UB_VGA_SetPixel+0x40>
  if(yp>=VGA_DISPLAY_Y) return VGA_ERROR_INVALID_COORDINATE;
 8000f2e:	88bb      	ldrh	r3, [r7, #4]
 8000f30:	2bef      	cmp	r3, #239	@ 0xef
 8000f32:	d901      	bls.n	8000f38 <UB_VGA_SetPixel+0x28>
 8000f34:	2301      	movs	r3, #1
 8000f36:	e00b      	b.n	8000f50 <UB_VGA_SetPixel+0x40>

  // Write pixel to ram
  VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=color;
 8000f38:	88ba      	ldrh	r2, [r7, #4]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	4413      	add	r3, r2
 8000f40:	019b      	lsls	r3, r3, #6
 8000f42:	441a      	add	r2, r3
 8000f44:	88fb      	ldrh	r3, [r7, #6]
 8000f46:	4413      	add	r3, r2
 8000f48:	4904      	ldr	r1, [pc, #16]	@ (8000f5c <UB_VGA_SetPixel+0x4c>)
 8000f4a:	78fa      	ldrb	r2, [r7, #3]
 8000f4c:	54ca      	strb	r2, [r1, r3]

  return VGA_SUCCESS;
 8000f4e:	2300      	movs	r3, #0
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	20001064 	.word	0x20001064

08000f60 <P_VGA_InitIO>:
//--------------------------------------------------------------
// interne Funktionen
// init aller IO-Pins
//--------------------------------------------------------------
void P_VGA_InitIO(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
  // init RGB-Pins (PE8 - PE15)
  // as normal GPIOs
  //---------------------------------------------
 
  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8000f66:	2101      	movs	r1, #1
 8000f68:	2010      	movs	r0, #16
 8000f6a:	f001 f863 	bl	8002034 <RCC_AHB1PeriphClockCmd>

  // Config as Digital output
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |
 8000f6e:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000f72:	603b      	str	r3, [r7, #0]
        GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000f74:	2301      	movs	r3, #1
 8000f76:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000f80:	2303      	movs	r3, #3
 8000f82:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOE, &GPIO_InitStructure);
 8000f84:	463b      	mov	r3, r7
 8000f86:	4619      	mov	r1, r3
 8000f88:	481d      	ldr	r0, [pc, #116]	@ (8001000 <P_VGA_InitIO+0xa0>)
 8000f8a:	f000 ff7b 	bl	8001e84 <GPIO_Init>

  GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 8000f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001000 <P_VGA_InitIO+0xa0>)
 8000f90:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8000f94:	835a      	strh	r2, [r3, #26]
  // init of the H-Sync Pin (PB11)
  // using Timer2 and CH4
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000f96:	2101      	movs	r1, #1
 8000f98:	2002      	movs	r0, #2
 8000f9a:	f001 f84b 	bl	8002034 <RCC_AHB1PeriphClockCmd>

  // Config Pins as Digital-out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8000f9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000fa2:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000fac:	2300      	movs	r3, #0
 8000fae:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000fb4:	463b      	mov	r3, r7
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	4812      	ldr	r0, [pc, #72]	@ (8001004 <P_VGA_InitIO+0xa4>)
 8000fba:	f000 ff63 	bl	8001e84 <GPIO_Init>

  // alternative function connect with IO
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	210b      	movs	r1, #11
 8000fc2:	4810      	ldr	r0, [pc, #64]	@ (8001004 <P_VGA_InitIO+0xa4>)
 8000fc4:	f000 ffed 	bl	8001fa2 <GPIO_PinAFConfig>
  // init of V-Sync Pin (PB12)
  // using GPIO
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000fc8:	2101      	movs	r1, #1
 8000fca:	2002      	movs	r0, #2
 8000fcc:	f001 f832 	bl	8002034 <RCC_AHB1PeriphClockCmd>

  // Config of the Pins as Digital out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8000fd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fd4:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000fe2:	2303      	movs	r3, #3
 8000fe4:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4806      	ldr	r0, [pc, #24]	@ (8001004 <P_VGA_InitIO+0xa4>)
 8000fec:	f000 ff4a 	bl	8001e84 <GPIO_Init>

  GPIOB->BSRRL = GPIO_Pin_12;
 8000ff0:	4b04      	ldr	r3, [pc, #16]	@ (8001004 <P_VGA_InitIO+0xa4>)
 8000ff2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ff6:	831a      	strh	r2, [r3, #24]
}
 8000ff8:	bf00      	nop
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40021000 	.word	0x40021000
 8001004:	40020400 	.word	0x40020400

08001008 <P_VGA_InitTIM>:
//--------------------------------------------------------------
// internal Function
// init Timer
//--------------------------------------------------------------
void P_VGA_InitTIM(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af00      	add	r7, sp, #0
  // init of Timer1 for
  // Pixeldata via DMA
  //---------------------------------------------

  // Clock enable
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800100e:	2101      	movs	r1, #1
 8001010:	2001      	movs	r0, #1
 8001012:	f001 f84f 	bl	80020b4 <RCC_APB2PeriphClockCmd>

  // Timer1 init
  TIM_TimeBaseStructure.TIM_Period =  VGA_TIM1_PERIODE;
 8001016:	2309      	movs	r3, #9
 8001018:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM1_PRESCALE;
 800101a:	2300      	movs	r3, #0
 800101c:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800101e:	2300      	movs	r3, #0
 8001020:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001022:	2300      	movs	r3, #0
 8001024:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8001026:	f107 0314 	add.w	r3, r7, #20
 800102a:	4619      	mov	r1, r3
 800102c:	4827      	ldr	r0, [pc, #156]	@ (80010cc <P_VGA_InitTIM+0xc4>)
 800102e:	f001 f861 	bl	80020f4 <TIM_TimeBaseInit>
  // CH4 for HSYNC-Signal
  // CH3 for DMA Trigger start
  //---------------------------------------------

  // Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001032:	2101      	movs	r1, #1
 8001034:	2001      	movs	r0, #1
 8001036:	f001 f81d 	bl	8002074 <RCC_APB1PeriphClockCmd>

  // Timer2 init
  TIM_TimeBaseStructure.TIM_Period = VGA_TIM2_HSYNC_PERIODE;
 800103a:	f240 73d1 	movw	r3, #2001	@ 0x7d1
 800103e:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8001040:	2300      	movs	r3, #0
 8001042:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8001044:	2300      	movs	r3, #0
 8001046:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001048:	2300      	movs	r3, #0
 800104a:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800104c:	f107 0314 	add.w	r3, r7, #20
 8001050:	4619      	mov	r1, r3
 8001052:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001056:	f001 f84d 	bl	80020f4 <TIM_TimeBaseInit>

  // Timer2 Channel 3 ( for DMA Trigger start)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800105a:	2360      	movs	r3, #96	@ 0x60
 800105c:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800105e:	2301      	movs	r3, #1
 8001060:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HTRIGGER_START-VGA_TIM2_DMA_DELAY;
 8001062:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8001066:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8001068:	2302      	movs	r3, #2
 800106a:	81bb      	strh	r3, [r7, #12]
  TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 800106c:	463b      	mov	r3, r7
 800106e:	4619      	mov	r1, r3
 8001070:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001074:	f001 f8ea 	bl	800224c <TIM_OC3Init>
  TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8001078:	2108      	movs	r1, #8
 800107a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800107e:	f001 f9d3 	bl	8002428 <TIM_OC3PreloadConfig>

  // Timer2 Channel 4 (for HSYNC)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8001082:	2360      	movs	r3, #96	@ 0x60
 8001084:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8001086:	2301      	movs	r3, #1
 8001088:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HSYNC_IMP;
 800108a:	23f0      	movs	r3, #240	@ 0xf0
 800108c:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 800108e:	2302      	movs	r3, #2
 8001090:	81bb      	strh	r3, [r7, #12]
  TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8001092:	463b      	mov	r3, r7
 8001094:	4619      	mov	r1, r3
 8001096:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800109a:	f001 f95d 	bl	8002358 <TIM_OC4Init>
  TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 800109e:	2108      	movs	r1, #8
 80010a0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80010a4:	f001 f9dc 	bl	8002460 <TIM_OC4PreloadConfig>
  //---------------------------------------------
  // enable all Timers
  //---------------------------------------------

  // Timer1 enable
  TIM_ARRPreloadConfig(TIM1, ENABLE);
 80010a8:	2101      	movs	r1, #1
 80010aa:	4808      	ldr	r0, [pc, #32]	@ (80010cc <P_VGA_InitTIM+0xc4>)
 80010ac:	f001 f88e 	bl	80021cc <TIM_ARRPreloadConfig>

  // Timer2 enable
  TIM_ARRPreloadConfig(TIM2, ENABLE);
 80010b0:	2101      	movs	r1, #1
 80010b2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80010b6:	f001 f889 	bl	80021cc <TIM_ARRPreloadConfig>
  TIM_Cmd(TIM2, ENABLE);
 80010ba:	2101      	movs	r1, #1
 80010bc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80010c0:	f001 f8a4 	bl	800220c <TIM_Cmd>

}
 80010c4:	bf00      	nop
 80010c6:	3720      	adds	r7, #32
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40010000 	.word	0x40010000

080010d0 <P_VGA_InitINT>:
//--------------------------------------------------------------
// internal Function
// init Interrupts
//--------------------------------------------------------------
void P_VGA_InitINT(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
  // init from DMA Interrupt
  // for TransferComplete Interrupt
  // DMA2, Stream5, Channel6
  //---------------------------------------------

  DMA_ITConfig(DMA2_Stream5, DMA_IT_TC, ENABLE);
 80010d6:	2201      	movs	r2, #1
 80010d8:	2110      	movs	r1, #16
 80010da:	4812      	ldr	r0, [pc, #72]	@ (8001124 <P_VGA_InitINT+0x54>)
 80010dc:	f000 fe12 	bl	8001d04 <DMA_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = DMA2_Stream5_IRQn;
 80010e0:	2344      	movs	r3, #68	@ 0x44
 80010e2:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80010ec:	2301      	movs	r3, #1
 80010ee:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 80010f0:	1d3b      	adds	r3, r7, #4
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff fe46 	bl	8000d84 <NVIC_Init>
  // init of Timer2 Interrupt
  // for HSync-Counter using Update
  // for DMA Trigger START using CH3
  //---------------------------------------------

  TIM_ITConfig(TIM2,TIM_IT_CC3,ENABLE);
 80010f8:	2201      	movs	r2, #1
 80010fa:	2108      	movs	r1, #8
 80010fc:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001100:	f001 f9cc 	bl	800249c <TIM_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8001104:	231c      	movs	r3, #28
 8001106:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001110:	2301      	movs	r3, #1
 8001112:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff fe34 	bl	8000d84 <NVIC_Init>
}
 800111c:	bf00      	nop
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	40026488 	.word	0x40026488

08001128 <P_VGA_InitDMA>:
//--------------------------------------------------------------
// internal Function
// init DMA
//--------------------------------------------------------------
void P_VGA_InitDMA(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b090      	sub	sp, #64	@ 0x40
 800112c:	af00      	add	r7, sp, #0
  // (look at page 217 of the Ref Manual)
  // DMA=2, Channel=6, Stream=5
  //---------------------------------------------

  // Clock Enable (DMA)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 800112e:	2101      	movs	r1, #1
 8001130:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8001134:	f000 ff7e 	bl	8002034 <RCC_AHB1PeriphClockCmd>

  // DMA init (DMA2, Channel6, Stream5)
  DMA_Cmd(DMA2_Stream5, DISABLE);
 8001138:	2100      	movs	r1, #0
 800113a:	481b      	ldr	r0, [pc, #108]	@ (80011a8 <P_VGA_InitDMA+0x80>)
 800113c:	f000 fdc6 	bl	8001ccc <DMA_Cmd>
  DMA_DeInit(DMA2_Stream5);
 8001140:	4819      	ldr	r0, [pc, #100]	@ (80011a8 <P_VGA_InitDMA+0x80>)
 8001142:	f000 fc97 	bl	8001a74 <DMA_DeInit>
  DMA_InitStructure.DMA_Channel = DMA_Channel_6;
 8001146:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 800114a:	607b      	str	r3, [r7, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)VGA_GPIOE_ODR_ADDRESS;
 800114c:	4b17      	ldr	r3, [pc, #92]	@ (80011ac <P_VGA_InitDMA+0x84>)
 800114e:	60bb      	str	r3, [r7, #8]
  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&VGA_RAM1;
 8001150:	4b17      	ldr	r3, [pc, #92]	@ (80011b0 <P_VGA_InitDMA+0x88>)
 8001152:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8001154:	2340      	movs	r3, #64	@ 0x40
 8001156:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_BufferSize = VGA_DISPLAY_X+1;
 8001158:	f240 1341 	movw	r3, #321	@ 0x141
 800115c:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800115e:	2300      	movs	r3, #0
 8001160:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001162:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001166:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001168:	2300      	movs	r3, #0
 800116a:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800116c:	2300      	movs	r3, #0
 800116e:	627b      	str	r3, [r7, #36]	@ 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8001170:	2300      	movs	r3, #0
 8001172:	62bb      	str	r3, [r7, #40]	@ 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8001174:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001178:	62fb      	str	r3, [r7, #44]	@ 0x2c
  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 800117a:	2300      	movs	r3, #0
 800117c:	633b      	str	r3, [r7, #48]	@ 0x30
  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 800117e:	2301      	movs	r3, #1
 8001180:	637b      	str	r3, [r7, #52]	@ 0x34
  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001182:	2300      	movs	r3, #0
 8001184:	63bb      	str	r3, [r7, #56]	@ 0x38
  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8001186:	2300      	movs	r3, #0
 8001188:	63fb      	str	r3, [r7, #60]	@ 0x3c
  DMA_Init(DMA2_Stream5, &DMA_InitStructure);
 800118a:	1d3b      	adds	r3, r7, #4
 800118c:	4619      	mov	r1, r3
 800118e:	4806      	ldr	r0, [pc, #24]	@ (80011a8 <P_VGA_InitDMA+0x80>)
 8001190:	f000 fd44 	bl	8001c1c <DMA_Init>

  // DMA-Timer1 enable
  TIM_DMACmd(TIM1,TIM_DMA_Update,ENABLE);
 8001194:	2201      	movs	r2, #1
 8001196:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800119a:	4806      	ldr	r0, [pc, #24]	@ (80011b4 <P_VGA_InitDMA+0x8c>)
 800119c:	f001 f9b3 	bl	8002506 <TIM_DMACmd>
}
 80011a0:	bf00      	nop
 80011a2:	3740      	adds	r7, #64	@ 0x40
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40026488 	.word	0x40026488
 80011ac:	40021015 	.word	0x40021015
 80011b0:	20001064 	.word	0x20001064
 80011b4:	40010000 	.word	0x40010000

080011b8 <TIM2_IRQHandler>:
//
//   CC3-Interrupt    -> starts from DMA
// Watch it.. higher troughput when interrupt flag is left alone
//--------------------------------------------------------------
void TIM2_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0

  // Interrupt of Timer2 CH3 occurred (for Trigger start)
  TIM_ClearITPendingBit(TIM2, TIM_IT_CC3);
 80011bc:	2108      	movs	r1, #8
 80011be:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80011c2:	f001 f98f 	bl	80024e4 <TIM_ClearITPendingBit>
//  NVIC->ISPR[0] = 0x10000000;
//  NVIC->ICPR[0] = 0x10000000;
//  TIM2->SR = (uint16_t)~((uint16_t)0x0008);


  VGA.hsync_cnt++;
 80011c6:	4b26      	ldr	r3, [pc, #152]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 80011c8:	881b      	ldrh	r3, [r3, #0]
 80011ca:	3301      	adds	r3, #1
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	4b24      	ldr	r3, [pc, #144]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 80011d0:	801a      	strh	r2, [r3, #0]
  if(VGA.hsync_cnt>=VGA_VSYNC_PERIODE) {
 80011d2:	4b23      	ldr	r3, [pc, #140]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 80011d4:	881b      	ldrh	r3, [r3, #0]
 80011d6:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 80011da:	d905      	bls.n	80011e8 <TIM2_IRQHandler+0x30>
    // -----------
    VGA.hsync_cnt=0;
 80011dc:	4b20      	ldr	r3, [pc, #128]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 80011de:	2200      	movs	r2, #0
 80011e0:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr=(uint32_t)(&VGA_RAM1[0]);
 80011e2:	4a20      	ldr	r2, [pc, #128]	@ (8001264 <TIM2_IRQHandler+0xac>)
 80011e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 80011e6:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  if(VGA.hsync_cnt<VGA_VSYNC_IMP) {
 80011e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 80011ea:	881b      	ldrh	r3, [r3, #0]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d804      	bhi.n	80011fa <TIM2_IRQHandler+0x42>
    // HSync low
    GPIOB->BSRRH = GPIO_Pin_12;
 80011f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001268 <TIM2_IRQHandler+0xb0>)
 80011f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011f6:	835a      	strh	r2, [r3, #26]
 80011f8:	e003      	b.n	8001202 <TIM2_IRQHandler+0x4a>
  }
  else {
    // HSync High
    GPIOB->BSRRL = GPIO_Pin_12;
 80011fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001268 <TIM2_IRQHandler+0xb0>)
 80011fc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001200:	831a      	strh	r2, [r3, #24]
  }

  // Test for DMA start
  if((VGA.hsync_cnt>=VGA_VSYNC_BILD_START) && (VGA.hsync_cnt<=VGA_VSYNC_BILD_STOP)) {
 8001202:	4b17      	ldr	r3, [pc, #92]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 8001204:	881b      	ldrh	r3, [r3, #0]
 8001206:	2b23      	cmp	r3, #35	@ 0x23
 8001208:	d927      	bls.n	800125a <TIM2_IRQHandler+0xa2>
 800120a:	4b15      	ldr	r3, [pc, #84]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 800120c:	881b      	ldrh	r3, [r3, #0]
 800120e:	f240 2202 	movw	r2, #514	@ 0x202
 8001212:	4293      	cmp	r3, r2
 8001214:	d821      	bhi.n	800125a <TIM2_IRQHandler+0xa2>
    // DMA2 init
	DMA2_Stream5->CR=VGA.dma2_cr_reg;
 8001216:	4a15      	ldr	r2, [pc, #84]	@ (800126c <TIM2_IRQHandler+0xb4>)
 8001218:	4b11      	ldr	r3, [pc, #68]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	6013      	str	r3, [r2, #0]
    // set address
    DMA2_Stream5->M0AR=VGA.start_adr;
 800121e:	4a13      	ldr	r2, [pc, #76]	@ (800126c <TIM2_IRQHandler+0xb4>)
 8001220:	4b0f      	ldr	r3, [pc, #60]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1|=TIM_CR1_CEN;
 8001226:	4b12      	ldr	r3, [pc, #72]	@ (8001270 <TIM2_IRQHandler+0xb8>)
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	b29b      	uxth	r3, r3
 800122c:	4a10      	ldr	r2, [pc, #64]	@ (8001270 <TIM2_IRQHandler+0xb8>)
 800122e:	f043 0301 	orr.w	r3, r3, #1
 8001232:	b29b      	uxth	r3, r3
 8001234:	8013      	strh	r3, [r2, #0]
    // DMA2 enable
    DMA2_Stream5->CR|=DMA_SxCR_EN;
 8001236:	4b0d      	ldr	r3, [pc, #52]	@ (800126c <TIM2_IRQHandler+0xb4>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a0c      	ldr	r2, [pc, #48]	@ (800126c <TIM2_IRQHandler+0xb4>)
 800123c:	f043 0301 	orr.w	r3, r3, #1
 8001240:	6013      	str	r3, [r2, #0]

    // Test Adrespointer for high
    if((VGA.hsync_cnt & 0x01)!=0) {
 8001242:	4b07      	ldr	r3, [pc, #28]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 8001244:	881b      	ldrh	r3, [r3, #0]
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	2b00      	cmp	r3, #0
 800124c:	d005      	beq.n	800125a <TIM2_IRQHandler+0xa2>
      // inc after Hsync
      VGA.start_adr+=(VGA_DISPLAY_X+1);
 800124e:	4b04      	ldr	r3, [pc, #16]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f203 1341 	addw	r3, r3, #321	@ 0x141
 8001256:	4a02      	ldr	r2, [pc, #8]	@ (8001260 <TIM2_IRQHandler+0xa8>)
 8001258:	6053      	str	r3, [r2, #4]
    }
  }

}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20001058 	.word	0x20001058
 8001264:	20001064 	.word	0x20001064
 8001268:	40020400 	.word	0x40020400
 800126c:	40026488 	.word	0x40026488
 8001270:	40010000 	.word	0x40010000

08001274 <DMA2_Stream5_IRQHandler>:
//   after TransferCompleteInterrupt -> stop DMA
//
// still a bit buggy
//--------------------------------------------------------------
void DMA2_Stream5_IRQHandler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  if(DMA_GetITStatus(DMA2_Stream5, DMA_IT_TCIF5))
 8001278:	490d      	ldr	r1, [pc, #52]	@ (80012b0 <DMA2_Stream5_IRQHandler+0x3c>)
 800127a:	480e      	ldr	r0, [pc, #56]	@ (80012b4 <DMA2_Stream5_IRQHandler+0x40>)
 800127c:	f000 fd7c 	bl	8001d78 <DMA_GetITStatus>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d012      	beq.n	80012ac <DMA2_Stream5_IRQHandler+0x38>
  {
    // TransferInterruptComplete Interrupt from DMA2
    DMA_ClearITPendingBit(DMA2_Stream5, DMA_IT_TCIF5);
 8001286:	490a      	ldr	r1, [pc, #40]	@ (80012b0 <DMA2_Stream5_IRQHandler+0x3c>)
 8001288:	480a      	ldr	r0, [pc, #40]	@ (80012b4 <DMA2_Stream5_IRQHandler+0x40>)
 800128a:	f000 fdcd 	bl	8001e28 <DMA_ClearITPendingBit>
//    DMA2->HISR = 0x440;
//    DMA2->HISR = (uint32_t)(((uint32_t)0x20008800) & (uint32_t)0x0F7D0F7D );
    // stop after all pixels => DMA Transfer stop

    // Timer1 stop
    TIM1->CR1&=~TIM_CR1_CEN;
 800128e:	4b0a      	ldr	r3, [pc, #40]	@ (80012b8 <DMA2_Stream5_IRQHandler+0x44>)
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	b29b      	uxth	r3, r3
 8001294:	4a08      	ldr	r2, [pc, #32]	@ (80012b8 <DMA2_Stream5_IRQHandler+0x44>)
 8001296:	f023 0301 	bic.w	r3, r3, #1
 800129a:	b29b      	uxth	r3, r3
 800129c:	8013      	strh	r3, [r2, #0]
    // DMA2 disable
    DMA2_Stream5->CR=0;
 800129e:	4b05      	ldr	r3, [pc, #20]	@ (80012b4 <DMA2_Stream5_IRQHandler+0x40>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
    // switch on black
    GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 80012a4:	4b05      	ldr	r3, [pc, #20]	@ (80012bc <DMA2_Stream5_IRQHandler+0x48>)
 80012a6:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 80012aa:	835a      	strh	r2, [r3, #26]
  }
}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20008800 	.word	0x20008800
 80012b4:	40026488 	.word	0x40026488
 80012b8:	40010000 	.word	0x40010000
 80012bc:	40021000 	.word	0x40021000

080012c0 <P_VGA_DrawSinglePixelLine>:
    return VGA_SUCCESS;
}

// Internal helper function to draw a 1-pixel thick line
static void P_VGA_DrawSinglePixelLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint8_t color)
{
 80012c0:	b590      	push	{r4, r7, lr}
 80012c2:	b087      	sub	sp, #28
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4604      	mov	r4, r0
 80012c8:	4608      	mov	r0, r1
 80012ca:	4611      	mov	r1, r2
 80012cc:	461a      	mov	r2, r3
 80012ce:	4623      	mov	r3, r4
 80012d0:	80fb      	strh	r3, [r7, #6]
 80012d2:	4603      	mov	r3, r0
 80012d4:	80bb      	strh	r3, [r7, #4]
 80012d6:	460b      	mov	r3, r1
 80012d8:	807b      	strh	r3, [r7, #2]
 80012da:	4613      	mov	r3, r2
 80012dc:	803b      	strh	r3, [r7, #0]
    int16_t dx = abs(x2 - x1);
 80012de:	887a      	ldrh	r2, [r7, #2]
 80012e0:	88fb      	ldrh	r3, [r7, #6]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	bfb8      	it	lt
 80012e8:	425b      	neglt	r3, r3
 80012ea:	82bb      	strh	r3, [r7, #20]
    int16_t sx = x1 < x2 ? 1 : -1;
 80012ec:	88fa      	ldrh	r2, [r7, #6]
 80012ee:	887b      	ldrh	r3, [r7, #2]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d201      	bcs.n	80012f8 <P_VGA_DrawSinglePixelLine+0x38>
 80012f4:	2301      	movs	r3, #1
 80012f6:	e001      	b.n	80012fc <P_VGA_DrawSinglePixelLine+0x3c>
 80012f8:	f04f 33ff 	mov.w	r3, #4294967295
 80012fc:	827b      	strh	r3, [r7, #18]
    int16_t dy = -abs(y2 - y1);
 80012fe:	883a      	ldrh	r2, [r7, #0]
 8001300:	88bb      	ldrh	r3, [r7, #4]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b00      	cmp	r3, #0
 8001306:	bfb8      	it	lt
 8001308:	425b      	neglt	r3, r3
 800130a:	b29b      	uxth	r3, r3
 800130c:	425b      	negs	r3, r3
 800130e:	b29b      	uxth	r3, r3
 8001310:	823b      	strh	r3, [r7, #16]
    int16_t sy = y1 < y2 ? 1 : -1;
 8001312:	88ba      	ldrh	r2, [r7, #4]
 8001314:	883b      	ldrh	r3, [r7, #0]
 8001316:	429a      	cmp	r2, r3
 8001318:	d201      	bcs.n	800131e <P_VGA_DrawSinglePixelLine+0x5e>
 800131a:	2301      	movs	r3, #1
 800131c:	e001      	b.n	8001322 <P_VGA_DrawSinglePixelLine+0x62>
 800131e:	f04f 33ff 	mov.w	r3, #4294967295
 8001322:	81fb      	strh	r3, [r7, #14]
    int16_t err = dx + dy;
 8001324:	8aba      	ldrh	r2, [r7, #20]
 8001326:	8a3b      	ldrh	r3, [r7, #16]
 8001328:	4413      	add	r3, r2
 800132a:	b29b      	uxth	r3, r3
 800132c:	82fb      	strh	r3, [r7, #22]
    int16_t e2;

    for (;;) {
        UB_VGA_SetPixel(x1, y1, color);
 800132e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001332:	88b9      	ldrh	r1, [r7, #4]
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fdea 	bl	8000f10 <UB_VGA_SetPixel>
        if (x1 == x2 && y1 == y2) break;
 800133c:	88fa      	ldrh	r2, [r7, #6]
 800133e:	887b      	ldrh	r3, [r7, #2]
 8001340:	429a      	cmp	r2, r3
 8001342:	d103      	bne.n	800134c <P_VGA_DrawSinglePixelLine+0x8c>
 8001344:	88ba      	ldrh	r2, [r7, #4]
 8001346:	883b      	ldrh	r3, [r7, #0]
 8001348:	429a      	cmp	r2, r3
 800134a:	d022      	beq.n	8001392 <P_VGA_DrawSinglePixelLine+0xd2>
        e2 = 2 * err;
 800134c:	8afb      	ldrh	r3, [r7, #22]
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	b29b      	uxth	r3, r3
 8001352:	81bb      	strh	r3, [r7, #12]
        if (e2 >= dy) {
 8001354:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001358:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800135c:	429a      	cmp	r2, r3
 800135e:	db08      	blt.n	8001372 <P_VGA_DrawSinglePixelLine+0xb2>
            err += dy;
 8001360:	8afa      	ldrh	r2, [r7, #22]
 8001362:	8a3b      	ldrh	r3, [r7, #16]
 8001364:	4413      	add	r3, r2
 8001366:	b29b      	uxth	r3, r3
 8001368:	82fb      	strh	r3, [r7, #22]
            x1 += sx;
 800136a:	8a7a      	ldrh	r2, [r7, #18]
 800136c:	88fb      	ldrh	r3, [r7, #6]
 800136e:	4413      	add	r3, r2
 8001370:	80fb      	strh	r3, [r7, #6]
        }
        if (e2 <= dx) {
 8001372:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001376:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800137a:	429a      	cmp	r2, r3
 800137c:	dcd7      	bgt.n	800132e <P_VGA_DrawSinglePixelLine+0x6e>
            err += dx;
 800137e:	8afa      	ldrh	r2, [r7, #22]
 8001380:	8abb      	ldrh	r3, [r7, #20]
 8001382:	4413      	add	r3, r2
 8001384:	b29b      	uxth	r3, r3
 8001386:	82fb      	strh	r3, [r7, #22]
            y1 += sy;
 8001388:	89fa      	ldrh	r2, [r7, #14]
 800138a:	88bb      	ldrh	r3, [r7, #4]
 800138c:	4413      	add	r3, r2
 800138e:	80bb      	strh	r3, [r7, #4]
        UB_VGA_SetPixel(x1, y1, color);
 8001390:	e7cd      	b.n	800132e <P_VGA_DrawSinglePixelLine+0x6e>
        if (x1 == x2 && y1 == y2) break;
 8001392:	bf00      	nop
        }
    }
}
 8001394:	bf00      	nop
 8001396:	371c      	adds	r7, #28
 8001398:	46bd      	mov	sp, r7
 800139a:	bd90      	pop	{r4, r7, pc}

0800139c <UB_VGA_DrawLine>:

VGA_Status UB_VGA_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint8_t color, uint8_t thickness)
{
 800139c:	b590      	push	{r4, r7, lr}
 800139e:	b089      	sub	sp, #36	@ 0x24
 80013a0:	af02      	add	r7, sp, #8
 80013a2:	4604      	mov	r4, r0
 80013a4:	4608      	mov	r0, r1
 80013a6:	4611      	mov	r1, r2
 80013a8:	461a      	mov	r2, r3
 80013aa:	4623      	mov	r3, r4
 80013ac:	80fb      	strh	r3, [r7, #6]
 80013ae:	4603      	mov	r3, r0
 80013b0:	80bb      	strh	r3, [r7, #4]
 80013b2:	460b      	mov	r3, r1
 80013b4:	807b      	strh	r3, [r7, #2]
 80013b6:	4613      	mov	r3, r2
 80013b8:	803b      	strh	r3, [r7, #0]
    if (thickness == 0) return VGA_ERROR_INVALID_PARAMETER;
 80013ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d101      	bne.n	80013c6 <UB_VGA_DrawLine+0x2a>
 80013c2:	2302      	movs	r3, #2
 80013c4:	e057      	b.n	8001476 <UB_VGA_DrawLine+0xda>

    // Calculate absolute difference for determining line steepness
    int16_t dx_abs = abs(x2 - x1);
 80013c6:	887a      	ldrh	r2, [r7, #2]
 80013c8:	88fb      	ldrh	r3, [r7, #6]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	bfb8      	it	lt
 80013d0:	425b      	neglt	r3, r3
 80013d2:	827b      	strh	r3, [r7, #18]
    int16_t dy_abs = abs(y2 - y1);
 80013d4:	883a      	ldrh	r2, [r7, #0]
 80013d6:	88bb      	ldrh	r3, [r7, #4]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b00      	cmp	r3, #0
 80013dc:	bfb8      	it	lt
 80013de:	425b      	neglt	r3, r3
 80013e0:	823b      	strh	r3, [r7, #16]

    // Initial offset for centering the thick line
    int16_t offset_start = -(thickness / 2);
 80013e2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80013e6:	085b      	lsrs	r3, r3, #1
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	425b      	negs	r3, r3
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	81fb      	strh	r3, [r7, #14]

    // Draw multiple parallel lines
    for (int i = 0; i < thickness; i++) {
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
 80013f4:	e039      	b.n	800146a <UB_VGA_DrawLine+0xce>
        if (dx_abs > dy_abs) { // Mostly horizontal line, offset vertically
 80013f6:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80013fa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80013fe:	429a      	cmp	r2, r3
 8001400:	dd18      	ble.n	8001434 <UB_VGA_DrawLine+0x98>
            P_VGA_DrawSinglePixelLine(x1, y1 + offset_start + i, x2, y2 + offset_start + i, color);
 8001402:	89fa      	ldrh	r2, [r7, #14]
 8001404:	88bb      	ldrh	r3, [r7, #4]
 8001406:	4413      	add	r3, r2
 8001408:	b29a      	uxth	r2, r3
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	b29b      	uxth	r3, r3
 800140e:	4413      	add	r3, r2
 8001410:	b299      	uxth	r1, r3
 8001412:	89fa      	ldrh	r2, [r7, #14]
 8001414:	883b      	ldrh	r3, [r7, #0]
 8001416:	4413      	add	r3, r2
 8001418:	b29a      	uxth	r2, r3
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	b29b      	uxth	r3, r3
 800141e:	4413      	add	r3, r2
 8001420:	b29c      	uxth	r4, r3
 8001422:	887a      	ldrh	r2, [r7, #2]
 8001424:	88f8      	ldrh	r0, [r7, #6]
 8001426:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800142a:	9300      	str	r3, [sp, #0]
 800142c:	4623      	mov	r3, r4
 800142e:	f7ff ff47 	bl	80012c0 <P_VGA_DrawSinglePixelLine>
 8001432:	e017      	b.n	8001464 <UB_VGA_DrawLine+0xc8>
        } else { // Mostly vertical line, offset horizontally
            P_VGA_DrawSinglePixelLine(x1 + offset_start + i, y1, x2 + offset_start + i, y2, color);
 8001434:	89fa      	ldrh	r2, [r7, #14]
 8001436:	88fb      	ldrh	r3, [r7, #6]
 8001438:	4413      	add	r3, r2
 800143a:	b29a      	uxth	r2, r3
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	b29b      	uxth	r3, r3
 8001440:	4413      	add	r3, r2
 8001442:	b298      	uxth	r0, r3
 8001444:	89fa      	ldrh	r2, [r7, #14]
 8001446:	887b      	ldrh	r3, [r7, #2]
 8001448:	4413      	add	r3, r2
 800144a:	b29a      	uxth	r2, r3
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	b29b      	uxth	r3, r3
 8001450:	4413      	add	r3, r2
 8001452:	b29a      	uxth	r2, r3
 8001454:	883c      	ldrh	r4, [r7, #0]
 8001456:	88b9      	ldrh	r1, [r7, #4]
 8001458:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800145c:	9300      	str	r3, [sp, #0]
 800145e:	4623      	mov	r3, r4
 8001460:	f7ff ff2e 	bl	80012c0 <P_VGA_DrawSinglePixelLine>
    for (int i = 0; i < thickness; i++) {
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	3301      	adds	r3, #1
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	429a      	cmp	r2, r3
 8001472:	dbc0      	blt.n	80013f6 <UB_VGA_DrawLine+0x5a>
        }
    }
    return VGA_SUCCESS;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	371c      	adds	r7, #28
 800147a:	46bd      	mov	sp, r7
 800147c:	bd90      	pop	{r4, r7, pc}

0800147e <UB_VGA_DrawRectangle>:

VGA_Status UB_VGA_DrawRectangle(uint16_t x_lup, uint16_t y_lup, uint16_t width, uint16_t height, uint8_t color, uint8_t filled)
{
 800147e:	b590      	push	{r4, r7, lr}
 8001480:	b087      	sub	sp, #28
 8001482:	af02      	add	r7, sp, #8
 8001484:	4604      	mov	r4, r0
 8001486:	4608      	mov	r0, r1
 8001488:	4611      	mov	r1, r2
 800148a:	461a      	mov	r2, r3
 800148c:	4623      	mov	r3, r4
 800148e:	80fb      	strh	r3, [r7, #6]
 8001490:	4603      	mov	r3, r0
 8001492:	80bb      	strh	r3, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	807b      	strh	r3, [r7, #2]
 8001498:	4613      	mov	r3, r2
 800149a:	803b      	strh	r3, [r7, #0]
    if (width == 0 || height == 0) return VGA_ERROR_INVALID_PARAMETER;
 800149c:	887b      	ldrh	r3, [r7, #2]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d002      	beq.n	80014a8 <UB_VGA_DrawRectangle+0x2a>
 80014a2:	883b      	ldrh	r3, [r7, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d101      	bne.n	80014ac <UB_VGA_DrawRectangle+0x2e>
 80014a8:	2302      	movs	r3, #2
 80014aa:	e065      	b.n	8001578 <UB_VGA_DrawRectangle+0xfa>

    uint16_t x2 = x_lup + width - 1;
 80014ac:	88fa      	ldrh	r2, [r7, #6]
 80014ae:	887b      	ldrh	r3, [r7, #2]
 80014b0:	4413      	add	r3, r2
 80014b2:	b29b      	uxth	r3, r3
 80014b4:	3b01      	subs	r3, #1
 80014b6:	817b      	strh	r3, [r7, #10]
    uint16_t y2 = y_lup + height - 1;
 80014b8:	88ba      	ldrh	r2, [r7, #4]
 80014ba:	883b      	ldrh	r3, [r7, #0]
 80014bc:	4413      	add	r3, r2
 80014be:	b29b      	uxth	r3, r3
 80014c0:	3b01      	subs	r3, #1
 80014c2:	813b      	strh	r3, [r7, #8]

    if (x2 >= VGA_DISPLAY_X || y2 >= VGA_DISPLAY_Y) return VGA_ERROR_INVALID_COORDINATE;
 80014c4:	897b      	ldrh	r3, [r7, #10]
 80014c6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80014ca:	d202      	bcs.n	80014d2 <UB_VGA_DrawRectangle+0x54>
 80014cc:	893b      	ldrh	r3, [r7, #8]
 80014ce:	2bef      	cmp	r3, #239	@ 0xef
 80014d0:	d901      	bls.n	80014d6 <UB_VGA_DrawRectangle+0x58>
 80014d2:	2301      	movs	r3, #1
 80014d4:	e050      	b.n	8001578 <UB_VGA_DrawRectangle+0xfa>

    if (filled) {
 80014d6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d01b      	beq.n	8001516 <UB_VGA_DrawRectangle+0x98>
        uint16_t x, y;
        for (y = y_lup; y <= y2; y++) {
 80014de:	88bb      	ldrh	r3, [r7, #4]
 80014e0:	81bb      	strh	r3, [r7, #12]
 80014e2:	e013      	b.n	800150c <UB_VGA_DrawRectangle+0x8e>
            for (x = x_lup; x <= x2; x++) {
 80014e4:	88fb      	ldrh	r3, [r7, #6]
 80014e6:	81fb      	strh	r3, [r7, #14]
 80014e8:	e009      	b.n	80014fe <UB_VGA_DrawRectangle+0x80>
                UB_VGA_SetPixel(x, y, color);
 80014ea:	f897 2020 	ldrb.w	r2, [r7, #32]
 80014ee:	89b9      	ldrh	r1, [r7, #12]
 80014f0:	89fb      	ldrh	r3, [r7, #14]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fd0c 	bl	8000f10 <UB_VGA_SetPixel>
            for (x = x_lup; x <= x2; x++) {
 80014f8:	89fb      	ldrh	r3, [r7, #14]
 80014fa:	3301      	adds	r3, #1
 80014fc:	81fb      	strh	r3, [r7, #14]
 80014fe:	89fa      	ldrh	r2, [r7, #14]
 8001500:	897b      	ldrh	r3, [r7, #10]
 8001502:	429a      	cmp	r2, r3
 8001504:	d9f1      	bls.n	80014ea <UB_VGA_DrawRectangle+0x6c>
        for (y = y_lup; y <= y2; y++) {
 8001506:	89bb      	ldrh	r3, [r7, #12]
 8001508:	3301      	adds	r3, #1
 800150a:	81bb      	strh	r3, [r7, #12]
 800150c:	89ba      	ldrh	r2, [r7, #12]
 800150e:	893b      	ldrh	r3, [r7, #8]
 8001510:	429a      	cmp	r2, r3
 8001512:	d9e7      	bls.n	80014e4 <UB_VGA_DrawRectangle+0x66>
 8001514:	e02f      	b.n	8001576 <UB_VGA_DrawRectangle+0xf8>
            }
        }
    } else {
        // Draw 4 lines. The 'thickness' parameter is passed as 1.
        UB_VGA_DrawLine(x_lup, y_lup, x2, y_lup, color, 1); // Top
 8001516:	88bc      	ldrh	r4, [r7, #4]
 8001518:	897a      	ldrh	r2, [r7, #10]
 800151a:	88b9      	ldrh	r1, [r7, #4]
 800151c:	88f8      	ldrh	r0, [r7, #6]
 800151e:	2301      	movs	r3, #1
 8001520:	9301      	str	r3, [sp, #4]
 8001522:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	4623      	mov	r3, r4
 800152a:	f7ff ff37 	bl	800139c <UB_VGA_DrawLine>
        UB_VGA_DrawLine(x_lup, y2, x2, y2, color, 1);       // Bottom
 800152e:	893c      	ldrh	r4, [r7, #8]
 8001530:	897a      	ldrh	r2, [r7, #10]
 8001532:	8939      	ldrh	r1, [r7, #8]
 8001534:	88f8      	ldrh	r0, [r7, #6]
 8001536:	2301      	movs	r3, #1
 8001538:	9301      	str	r3, [sp, #4]
 800153a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	4623      	mov	r3, r4
 8001542:	f7ff ff2b 	bl	800139c <UB_VGA_DrawLine>
        UB_VGA_DrawLine(x_lup, y_lup, x_lup, y2, color, 1); // Left
 8001546:	893c      	ldrh	r4, [r7, #8]
 8001548:	88fa      	ldrh	r2, [r7, #6]
 800154a:	88b9      	ldrh	r1, [r7, #4]
 800154c:	88f8      	ldrh	r0, [r7, #6]
 800154e:	2301      	movs	r3, #1
 8001550:	9301      	str	r3, [sp, #4]
 8001552:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	4623      	mov	r3, r4
 800155a:	f7ff ff1f 	bl	800139c <UB_VGA_DrawLine>
        UB_VGA_DrawLine(x2, y_lup, x2, y2, color, 1);       // Right
 800155e:	893c      	ldrh	r4, [r7, #8]
 8001560:	897a      	ldrh	r2, [r7, #10]
 8001562:	88b9      	ldrh	r1, [r7, #4]
 8001564:	8978      	ldrh	r0, [r7, #10]
 8001566:	2301      	movs	r3, #1
 8001568:	9301      	str	r3, [sp, #4]
 800156a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	4623      	mov	r3, r4
 8001572:	f7ff ff13 	bl	800139c <UB_VGA_DrawLine>
    }
    return VGA_SUCCESS;
 8001576:	2300      	movs	r3, #0
}
 8001578:	4618      	mov	r0, r3
 800157a:	3714      	adds	r7, #20
 800157c:	46bd      	mov	sp, r7
 800157e:	bd90      	pop	{r4, r7, pc}

08001580 <UB_VGA_DrawCircle>:

VGA_Status UB_VGA_DrawCircle(uint16_t center_x, uint16_t center_y, uint16_t radius, uint8_t color)
{
 8001580:	b590      	push	{r4, r7, lr}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	4604      	mov	r4, r0
 8001588:	4608      	mov	r0, r1
 800158a:	4611      	mov	r1, r2
 800158c:	461a      	mov	r2, r3
 800158e:	4623      	mov	r3, r4
 8001590:	80fb      	strh	r3, [r7, #6]
 8001592:	4603      	mov	r3, r0
 8001594:	80bb      	strh	r3, [r7, #4]
 8001596:	460b      	mov	r3, r1
 8001598:	807b      	strh	r3, [r7, #2]
 800159a:	4613      	mov	r3, r2
 800159c:	707b      	strb	r3, [r7, #1]
    if (radius == 0) return VGA_ERROR_INVALID_PARAMETER;
 800159e:	887b      	ldrh	r3, [r7, #2]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d101      	bne.n	80015a8 <UB_VGA_DrawCircle+0x28>
 80015a4:	2302      	movs	r3, #2
 80015a6:	e090      	b.n	80016ca <UB_VGA_DrawCircle+0x14a>

    int16_t x = radius;
 80015a8:	887b      	ldrh	r3, [r7, #2]
 80015aa:	81fb      	strh	r3, [r7, #14]
    int16_t y = 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	81bb      	strh	r3, [r7, #12]
    int16_t err = 0;
 80015b0:	2300      	movs	r3, #0
 80015b2:	817b      	strh	r3, [r7, #10]

    while (x >= y)
 80015b4:	e081      	b.n	80016ba <UB_VGA_DrawCircle+0x13a>
    {
        UB_VGA_SetPixel(center_x + x, center_y + y, color);
 80015b6:	89fa      	ldrh	r2, [r7, #14]
 80015b8:	88fb      	ldrh	r3, [r7, #6]
 80015ba:	4413      	add	r3, r2
 80015bc:	b298      	uxth	r0, r3
 80015be:	89ba      	ldrh	r2, [r7, #12]
 80015c0:	88bb      	ldrh	r3, [r7, #4]
 80015c2:	4413      	add	r3, r2
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	787a      	ldrb	r2, [r7, #1]
 80015c8:	4619      	mov	r1, r3
 80015ca:	f7ff fca1 	bl	8000f10 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x + y, center_y + x, color);
 80015ce:	89ba      	ldrh	r2, [r7, #12]
 80015d0:	88fb      	ldrh	r3, [r7, #6]
 80015d2:	4413      	add	r3, r2
 80015d4:	b298      	uxth	r0, r3
 80015d6:	89fa      	ldrh	r2, [r7, #14]
 80015d8:	88bb      	ldrh	r3, [r7, #4]
 80015da:	4413      	add	r3, r2
 80015dc:	b29b      	uxth	r3, r3
 80015de:	787a      	ldrb	r2, [r7, #1]
 80015e0:	4619      	mov	r1, r3
 80015e2:	f7ff fc95 	bl	8000f10 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x - y, center_y + x, color);
 80015e6:	89bb      	ldrh	r3, [r7, #12]
 80015e8:	88fa      	ldrh	r2, [r7, #6]
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	b298      	uxth	r0, r3
 80015ee:	89fa      	ldrh	r2, [r7, #14]
 80015f0:	88bb      	ldrh	r3, [r7, #4]
 80015f2:	4413      	add	r3, r2
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	787a      	ldrb	r2, [r7, #1]
 80015f8:	4619      	mov	r1, r3
 80015fa:	f7ff fc89 	bl	8000f10 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x - x, center_y + y, color);
 80015fe:	89fb      	ldrh	r3, [r7, #14]
 8001600:	88fa      	ldrh	r2, [r7, #6]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	b298      	uxth	r0, r3
 8001606:	89ba      	ldrh	r2, [r7, #12]
 8001608:	88bb      	ldrh	r3, [r7, #4]
 800160a:	4413      	add	r3, r2
 800160c:	b29b      	uxth	r3, r3
 800160e:	787a      	ldrb	r2, [r7, #1]
 8001610:	4619      	mov	r1, r3
 8001612:	f7ff fc7d 	bl	8000f10 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x - x, center_y - y, color);
 8001616:	89fb      	ldrh	r3, [r7, #14]
 8001618:	88fa      	ldrh	r2, [r7, #6]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	b298      	uxth	r0, r3
 800161e:	89bb      	ldrh	r3, [r7, #12]
 8001620:	88ba      	ldrh	r2, [r7, #4]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	b29b      	uxth	r3, r3
 8001626:	787a      	ldrb	r2, [r7, #1]
 8001628:	4619      	mov	r1, r3
 800162a:	f7ff fc71 	bl	8000f10 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x - y, center_y - x, color);
 800162e:	89bb      	ldrh	r3, [r7, #12]
 8001630:	88fa      	ldrh	r2, [r7, #6]
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	b298      	uxth	r0, r3
 8001636:	89fb      	ldrh	r3, [r7, #14]
 8001638:	88ba      	ldrh	r2, [r7, #4]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	b29b      	uxth	r3, r3
 800163e:	787a      	ldrb	r2, [r7, #1]
 8001640:	4619      	mov	r1, r3
 8001642:	f7ff fc65 	bl	8000f10 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x + y, center_y - x, color);
 8001646:	89ba      	ldrh	r2, [r7, #12]
 8001648:	88fb      	ldrh	r3, [r7, #6]
 800164a:	4413      	add	r3, r2
 800164c:	b298      	uxth	r0, r3
 800164e:	89fb      	ldrh	r3, [r7, #14]
 8001650:	88ba      	ldrh	r2, [r7, #4]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	b29b      	uxth	r3, r3
 8001656:	787a      	ldrb	r2, [r7, #1]
 8001658:	4619      	mov	r1, r3
 800165a:	f7ff fc59 	bl	8000f10 <UB_VGA_SetPixel>
        UB_VGA_SetPixel(center_x + x, center_y - y, color);
 800165e:	89fa      	ldrh	r2, [r7, #14]
 8001660:	88fb      	ldrh	r3, [r7, #6]
 8001662:	4413      	add	r3, r2
 8001664:	b298      	uxth	r0, r3
 8001666:	89bb      	ldrh	r3, [r7, #12]
 8001668:	88ba      	ldrh	r2, [r7, #4]
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	b29b      	uxth	r3, r3
 800166e:	787a      	ldrb	r2, [r7, #1]
 8001670:	4619      	mov	r1, r3
 8001672:	f7ff fc4d 	bl	8000f10 <UB_VGA_SetPixel>

        if (err <= 0)
 8001676:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800167a:	2b00      	cmp	r3, #0
 800167c:	dc0c      	bgt.n	8001698 <UB_VGA_DrawCircle+0x118>
        {
            y += 1;
 800167e:	89bb      	ldrh	r3, [r7, #12]
 8001680:	3301      	adds	r3, #1
 8001682:	b29b      	uxth	r3, r3
 8001684:	81bb      	strh	r3, [r7, #12]
            err += 2*y + 1;
 8001686:	89bb      	ldrh	r3, [r7, #12]
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	b29a      	uxth	r2, r3
 800168c:	897b      	ldrh	r3, [r7, #10]
 800168e:	4413      	add	r3, r2
 8001690:	b29b      	uxth	r3, r3
 8001692:	3301      	adds	r3, #1
 8001694:	b29b      	uxth	r3, r3
 8001696:	817b      	strh	r3, [r7, #10]
        }
        if (err > 0)
 8001698:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800169c:	2b00      	cmp	r3, #0
 800169e:	dd0c      	ble.n	80016ba <UB_VGA_DrawCircle+0x13a>
        {
            x -= 1;
 80016a0:	89fb      	ldrh	r3, [r7, #14]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	81fb      	strh	r3, [r7, #14]
            err -= 2*x + 1;
 80016a8:	897a      	ldrh	r2, [r7, #10]
 80016aa:	89fb      	ldrh	r3, [r7, #14]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	b29b      	uxth	r3, r3
 80016b4:	3b01      	subs	r3, #1
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	817b      	strh	r3, [r7, #10]
    while (x >= y)
 80016ba:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80016be:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	f6bf af77 	bge.w	80015b6 <UB_VGA_DrawCircle+0x36>
        }
    }
    return VGA_SUCCESS;
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3714      	adds	r7, #20
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd90      	pop	{r4, r7, pc}
	...

080016d4 <UB_VGA_DrawText>:

VGA_Status UB_VGA_DrawText(uint16_t x, uint16_t y, uint8_t color, const char* text, const char* font_name, uint8_t size, const char* style)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08e      	sub	sp, #56	@ 0x38
 80016d8:	af00      	add	r7, sp, #0
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	4603      	mov	r3, r0
 80016de:	81fb      	strh	r3, [r7, #14]
 80016e0:	460b      	mov	r3, r1
 80016e2:	81bb      	strh	r3, [r7, #12]
 80016e4:	4613      	mov	r3, r2
 80016e6:	72fb      	strb	r3, [r7, #11]
    // --- 1. Font Selection (Simplified logic) ---
    const FontDef_t* font_def = NULL; // Default
 80016e8:	2300      	movs	r3, #0
 80016ea:	637b      	str	r3, [r7, #52]	@ 0x34
	bool font_found = false;
 80016ec:	2300      	movs	r3, #0
 80016ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (font_name != NULL && *font_name != '\0') {
 80016f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d02a      	beq.n	800174e <UB_VGA_DrawText+0x7a>
 80016f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d026      	beq.n	800174e <UB_VGA_DrawText+0x7a>
        for (uint8_t i = 0; i < NUM_AVAILABLE_FONTS; i++) {
 8001700:	2300      	movs	r3, #0
 8001702:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001706:	e01c      	b.n	8001742 <UB_VGA_DrawText+0x6e>
            if (strcmp(font_name, available_fonts[i].name) == 0) {
 8001708:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800170c:	4a9d      	ldr	r2, [pc, #628]	@ (8001984 <UB_VGA_DrawText+0x2b0>)
 800170e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001712:	4619      	mov	r1, r3
 8001714:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001716:	f7fe fd57 	bl	80001c8 <strcmp>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d10b      	bne.n	8001738 <UB_VGA_DrawText+0x64>
                font_def = available_fonts[i].font_def;
 8001720:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001724:	4a97      	ldr	r2, [pc, #604]	@ (8001984 <UB_VGA_DrawText+0x2b0>)
 8001726:	00db      	lsls	r3, r3, #3
 8001728:	4413      	add	r3, r2
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	637b      	str	r3, [r7, #52]	@ 0x34
				font_found = true;
 800172e:	2301      	movs	r3, #1
 8001730:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                break;
 8001734:	bf00      	nop
        for (uint8_t i = 0; i < NUM_AVAILABLE_FONTS; i++) {
 8001736:	e00f      	b.n	8001758 <UB_VGA_DrawText+0x84>
 8001738:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800173c:	3301      	adds	r3, #1
 800173e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001742:	2204      	movs	r2, #4
 8001744:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001748:	4293      	cmp	r3, r2
 800174a:	d3dd      	bcc.n	8001708 <UB_VGA_DrawText+0x34>
 800174c:	e004      	b.n	8001758 <UB_VGA_DrawText+0x84>
            }
        }
    }
	else
	{
		font_def = available_fonts[0].font_def;
 800174e:	4b8e      	ldr	r3, [pc, #568]	@ (8001988 <UB_VGA_DrawText+0x2b4>)
 8001750:	637b      	str	r3, [r7, #52]	@ 0x34
		font_found = true;
 8001752:	2301      	movs	r3, #1
 8001754:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	}

	if(!font_found) return VGA_ERROR_INVALID_PARAMETER;
 8001758:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800175c:	f083 0301 	eor.w	r3, r3, #1
 8001760:	b2db      	uxtb	r3, r3
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <UB_VGA_DrawText+0x96>
 8001766:	2302      	movs	r3, #2
 8001768:	e180      	b.n	8001a6c <UB_VGA_DrawText+0x398>

    // --- 2. Style Parameters ---
    bool is_vet = (style != NULL && strcmp(style, "vet") == 0);
 800176a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800176c:	2b00      	cmp	r3, #0
 800176e:	d008      	beq.n	8001782 <UB_VGA_DrawText+0xae>
 8001770:	4986      	ldr	r1, [pc, #536]	@ (800198c <UB_VGA_DrawText+0x2b8>)
 8001772:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001774:	f7fe fd28 	bl	80001c8 <strcmp>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d101      	bne.n	8001782 <UB_VGA_DrawText+0xae>
 800177e:	2301      	movs	r3, #1
 8001780:	e000      	b.n	8001784 <UB_VGA_DrawText+0xb0>
 8001782:	2300      	movs	r3, #0
 8001784:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001788:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    bool is_italic = (style != NULL && strcmp(style, "cursief") == 0);
 8001794:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001796:	2b00      	cmp	r3, #0
 8001798:	d008      	beq.n	80017ac <UB_VGA_DrawText+0xd8>
 800179a:	497d      	ldr	r1, [pc, #500]	@ (8001990 <UB_VGA_DrawText+0x2bc>)
 800179c:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800179e:	f7fe fd13 	bl	80001c8 <strcmp>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d101      	bne.n	80017ac <UB_VGA_DrawText+0xd8>
 80017a8:	2301      	movs	r3, #1
 80017aa:	e000      	b.n	80017ae <UB_VGA_DrawText+0xda>
 80017ac:	2300      	movs	r3, #0
 80017ae:	f887 3020 	strb.w	r3, [r7, #32]
 80017b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	f887 3020 	strb.w	r3, [r7, #32]
    if (size == 0) size = 1;
 80017be:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d102      	bne.n	80017cc <UB_VGA_DrawText+0xf8>
 80017c6:	2301      	movs	r3, #1
 80017c8:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

    uint16_t current_x = x;
 80017cc:	89fb      	ldrh	r3, [r7, #14]
 80017ce:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint16_t current_y = y;
 80017d0:	89bb      	ldrh	r3, [r7, #12]
 80017d2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    // --- 3. Draw Loop ---
    while (*text) {
 80017d4:	e144      	b.n	8001a60 <UB_VGA_DrawText+0x38c>
        char character = *text++;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	1c5a      	adds	r2, r3, #1
 80017da:	607a      	str	r2, [r7, #4]
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

        // Handle Control Characters
        if (character == '\n') {
 80017e2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80017e6:	2b0a      	cmp	r3, #10
 80017e8:	d110      	bne.n	800180c <UB_VGA_DrawText+0x138>
            current_y += (font_def->height * size) + 2;
 80017ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	461a      	mov	r2, r3
 80017f0:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	fb12 f303 	smulbb	r3, r2, r3
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80017fe:	4413      	add	r3, r2
 8001800:	b29b      	uxth	r3, r3
 8001802:	3302      	adds	r3, #2
 8001804:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            current_x = x;
 8001806:	89fb      	ldrh	r3, [r7, #14]
 8001808:	863b      	strh	r3, [r7, #48]	@ 0x30
            continue;
 800180a:	e129      	b.n	8001a60 <UB_VGA_DrawText+0x38c>
        }
        if (character == '\r') continue; // Often usually ignored or resets X
 800180c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001810:	2b0d      	cmp	r3, #13
 8001812:	f000 8124 	beq.w	8001a5e <UB_VGA_DrawText+0x38a>

        // Safe casting/mapping
        if ((unsigned char)character >= 128) character = '?';
 8001816:	f997 302d 	ldrsb.w	r3, [r7, #45]	@ 0x2d
 800181a:	2b00      	cmp	r3, #0
 800181c:	da02      	bge.n	8001824 <UB_VGA_DrawText+0x150>
 800181e:	233f      	movs	r3, #63	@ 0x3f
 8001820:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

        // --- 4. Retrieve Font Data ---
        uint8_t char_width = 0;
 8001824:	2300      	movs	r3, #0
 8001826:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
        const uint8_t* font_char_data = NULL;
 800182a:	2300      	movs	r3, #0
 800182c:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (font_def->chars == NULL) {
 800182e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d10b      	bne.n	800184e <UB_VGA_DrawText+0x17a>
            // Fixed width assumption (Check if your array needs index * 5 here!)
            char_width = 5;
 8001836:	2305      	movs	r3, #5
 8001838:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            font_char_data = font_consolas_data[(uint8_t)character];
 800183c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001840:	4613      	mov	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	4413      	add	r3, r2
 8001846:	4a53      	ldr	r2, [pc, #332]	@ (8001994 <UB_VGA_DrawText+0x2c0>)
 8001848:	4413      	add	r3, r2
 800184a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800184c:	e00d      	b.n	800186a <UB_VGA_DrawText+0x196>
        } else {
            // Proportional
            const FontChar_t* font_char = &font_def->chars[(uint8_t)character];
 800184e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001850:	685a      	ldr	r2, [r3, #4]
 8001852:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	4413      	add	r3, r2
 800185a:	61fb      	str	r3, [r7, #28]
            char_width = font_char->width;
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
            font_char_data = font_char->data;
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	62bb      	str	r3, [r7, #40]	@ 0x28
        }

        // Fallback for missing char
        if (font_char_data == NULL) {
 800186a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800186c:	2b00      	cmp	r3, #0
 800186e:	d112      	bne.n	8001896 <UB_VGA_DrawText+0x1c2>
             current_x += (char_width > 0 ? char_width : 5) * size;
 8001870:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001874:	2b00      	cmp	r3, #0
 8001876:	d003      	beq.n	8001880 <UB_VGA_DrawText+0x1ac>
 8001878:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800187c:	b29b      	uxth	r3, r3
 800187e:	e000      	b.n	8001882 <UB_VGA_DrawText+0x1ae>
 8001880:	2305      	movs	r3, #5
 8001882:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 8001886:	b292      	uxth	r2, r2
 8001888:	fb13 f302 	smulbb	r3, r3, r2
 800188c:	b29a      	uxth	r2, r3
 800188e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001890:	4413      	add	r3, r2
 8001892:	863b      	strh	r3, [r7, #48]	@ 0x30
             continue;
 8001894:	e0e4      	b.n	8001a60 <UB_VGA_DrawText+0x38c>
        }

        // --- 5. Rendering ---
        // Pre-calculate spacing parameters outside the inner loops
        uint8_t block_width = is_vet ? (size + 1) : size;
 8001896:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800189a:	2b00      	cmp	r3, #0
 800189c:	d004      	beq.n	80018a8 <UB_VGA_DrawText+0x1d4>
 800189e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80018a2:	3301      	adds	r3, #1
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	e001      	b.n	80018ac <UB_VGA_DrawText+0x1d8>
 80018a8:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80018ac:	76fb      	strb	r3, [r7, #27]

        for (uint8_t col = 0; col < char_width; col++) {
 80018ae:	2300      	movs	r3, #0
 80018b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80018b4:	e096      	b.n	80019e4 <UB_VGA_DrawText+0x310>
            uint8_t col_data = font_char_data[col];
 80018b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018bc:	4413      	add	r3, r2
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	767b      	strb	r3, [r7, #25]

            for (uint8_t row = 0; row < font_def->height; row++) {
 80018c2:	2300      	movs	r3, #0
 80018c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80018c8:	e080      	b.n	80019cc <UB_VGA_DrawText+0x2f8>
                // Check if pixel is set (assuming LSB = top row)
                if ((col_data >> row) & 0x01) {
 80018ca:	7e7a      	ldrb	r2, [r7, #25]
 80018cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018d0:	fa42 f303 	asr.w	r3, r2, r3
 80018d4:	f003 0301 	and.w	r3, r3, #1
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d072      	beq.n	80019c2 <UB_VGA_DrawText+0x2ee>

                    // Italic Math
                    int16_t x_offset = 0;
 80018dc:	2300      	movs	r3, #0
 80018de:	84bb      	strh	r3, [r7, #36]	@ 0x24
                    if (is_italic) {
 80018e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d00c      	beq.n	8001902 <UB_VGA_DrawText+0x22e>
                        x_offset = (font_def->height - row) / 2 - 1;
 80018e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	461a      	mov	r2, r3
 80018ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	0fda      	lsrs	r2, r3, #31
 80018f6:	4413      	add	r3, r2
 80018f8:	105b      	asrs	r3, r3, #1
 80018fa:	b29b      	uxth	r3, r3
 80018fc:	3b01      	subs	r3, #1
 80018fe:	b29b      	uxth	r3, r3
 8001900:	84bb      	strh	r3, [r7, #36]	@ 0x24
                    }

                    // Calculate absolute positions
                    int16_t draw_x = current_x + (col * size) + x_offset;
 8001902:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001906:	b29a      	uxth	r2, r3
 8001908:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800190c:	b29b      	uxth	r3, r3
 800190e:	fb12 f303 	smulbb	r3, r2, r3
 8001912:	b29a      	uxth	r2, r3
 8001914:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001916:	4413      	add	r3, r2
 8001918:	b29a      	uxth	r2, r3
 800191a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800191c:	4413      	add	r3, r2
 800191e:	b29b      	uxth	r3, r3
 8001920:	82fb      	strh	r3, [r7, #22]
                    int16_t draw_y = current_y + (row * size);
 8001922:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001926:	b29a      	uxth	r2, r3
 8001928:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800192c:	b29b      	uxth	r3, r3
 800192e:	fb12 f303 	smulbb	r3, r2, r3
 8001932:	b29a      	uxth	r2, r3
 8001934:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001936:	4413      	add	r3, r2
 8001938:	b29b      	uxth	r3, r3
 800193a:	82bb      	strh	r3, [r7, #20]
                    // OPTIMALISATIE TIP:
                    // Als je een functie UB_VGA_FillRect hebt, gebruik die hier!
                    // UB_VGA_FillRect(draw_x, draw_y, block_width, size, color);

                    // Anders, gebruik loops (met bounds check voor draw_x < 0):
                    for(uint8_t bw = 0; bw < block_width; bw++) {
 800193c:	2300      	movs	r3, #0
 800193e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001942:	e039      	b.n	80019b8 <UB_VGA_DrawText+0x2e4>
                        for(uint8_t bs = 0; bs < size; bs++) {
 8001944:	2300      	movs	r3, #0
 8001946:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800194a:	e02a      	b.n	80019a2 <UB_VGA_DrawText+0x2ce>
                            if(draw_x + bw >= 0) { // Simple safety check
 800194c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001950:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001954:	4413      	add	r3, r2
 8001956:	2b00      	cmp	r3, #0
 8001958:	db1e      	blt.n	8001998 <UB_VGA_DrawText+0x2c4>
                                if(UB_VGA_SetPixel(draw_x + bw, draw_y + bs, color) != VGA_SUCCESS) return VGA_ERROR_INVALID_COORDINATE;
 800195a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800195e:	b29a      	uxth	r2, r3
 8001960:	8afb      	ldrh	r3, [r7, #22]
 8001962:	4413      	add	r3, r2
 8001964:	b298      	uxth	r0, r3
 8001966:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800196a:	b29a      	uxth	r2, r3
 800196c:	8abb      	ldrh	r3, [r7, #20]
 800196e:	4413      	add	r3, r2
 8001970:	b29b      	uxth	r3, r3
 8001972:	7afa      	ldrb	r2, [r7, #11]
 8001974:	4619      	mov	r1, r3
 8001976:	f7ff facb 	bl	8000f10 <UB_VGA_SetPixel>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d00b      	beq.n	8001998 <UB_VGA_DrawText+0x2c4>
 8001980:	2301      	movs	r3, #1
 8001982:	e073      	b.n	8001a6c <UB_VGA_DrawText+0x398>
 8001984:	080030d0 	.word	0x080030d0
 8001988:	08002b24 	.word	0x08002b24
 800198c:	08002898 	.word	0x08002898
 8001990:	0800289c 	.word	0x0800289c
 8001994:	080028a4 	.word	0x080028a4
                        for(uint8_t bs = 0; bs < size; bs++) {
 8001998:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800199c:	3301      	adds	r3, #1
 800199e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80019a2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80019a6:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d3ce      	bcc.n	800194c <UB_VGA_DrawText+0x278>
                    for(uint8_t bw = 0; bw < block_width; bw++) {
 80019ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80019b2:	3301      	adds	r3, #1
 80019b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80019b8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80019bc:	7efb      	ldrb	r3, [r7, #27]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d3c0      	bcc.n	8001944 <UB_VGA_DrawText+0x270>
            for (uint8_t row = 0; row < font_def->height; row++) {
 80019c2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80019c6:	3301      	adds	r3, #1
 80019c8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80019cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80019d4:	429a      	cmp	r2, r3
 80019d6:	f4ff af78 	bcc.w	80018ca <UB_VGA_DrawText+0x1f6>
        for (uint8_t col = 0; col < char_width; col++) {
 80019da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80019de:	3301      	adds	r3, #1
 80019e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80019e4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80019e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019ec:	429a      	cmp	r2, r3
 80019ee:	f4ff af62 	bcc.w	80018b6 <UB_VGA_DrawText+0x1e2>
                }
            }
        }

        // --- 6. Advance Cursor ---
        uint8_t visual_width = char_width;
 80019f2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80019f6:	76bb      	strb	r3, [r7, #26]
        // Bij italic wordt de letter visueel breder, maar de cursor moet niet
        // per se even ver opschuiven, anders krijg je gaten.
        // Ik heb de '+2' hier weggehaald tenzij je echt brede spacing wilt.
        // Wel +1 pixel spacing standaard.

        current_x += (visual_width * size) + size; // breedte + 1px spacing (geschaald)
 80019f8:	7ebb      	ldrb	r3, [r7, #26]
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	3301      	adds	r3, #1
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	fb12 f303 	smulbb	r3, r2, r3
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001a0e:	4413      	add	r3, r2
 8001a10:	863b      	strh	r3, [r7, #48]	@ 0x30
        
        if (is_vet) current_x += size; // Extra ruimte voor vet
 8001a12:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d005      	beq.n	8001a26 <UB_VGA_DrawText+0x352>
 8001a1a:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001a1e:	b29a      	uxth	r2, r3
 8001a20:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001a22:	4413      	add	r3, r2
 8001a24:	863b      	strh	r3, [r7, #48]	@ 0x30

        // Wrap check
        if (current_x > VGA_DISPLAY_X - (char_width * size)) {
 8001a26:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001a28:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a2c:	f897 1044 	ldrb.w	r1, [r7, #68]	@ 0x44
 8001a30:	fb01 f303 	mul.w	r3, r1, r3
 8001a34:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	dd11      	ble.n	8001a60 <UB_VGA_DrawText+0x38c>
            current_y += (font_def->height * size) + 2;
 8001a3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	461a      	mov	r2, r3
 8001a42:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	fb12 f303 	smulbb	r3, r2, r3
 8001a4c:	b29a      	uxth	r2, r3
 8001a4e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001a50:	4413      	add	r3, r2
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	3302      	adds	r3, #2
 8001a56:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            current_x = x;
 8001a58:	89fb      	ldrh	r3, [r7, #14]
 8001a5a:	863b      	strh	r3, [r7, #48]	@ 0x30
 8001a5c:	e000      	b.n	8001a60 <UB_VGA_DrawText+0x38c>
        if (character == '\r') continue; // Often usually ignored or resets X
 8001a5e:	bf00      	nop
    while (*text) {
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	f47f aeb6 	bne.w	80017d6 <UB_VGA_DrawText+0x102>
        }
    }
	return VGA_SUCCESS;
 8001a6a:	2300      	movs	r3, #0
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3738      	adds	r7, #56	@ 0x38
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f023 0201 	bic.w	r2, r3, #1
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2221      	movs	r2, #33	@ 0x21
 8001aaa:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a46      	ldr	r2, [pc, #280]	@ (8001bc8 <DMA_DeInit+0x154>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d103      	bne.n	8001abc <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 8001ab4:	4b45      	ldr	r3, [pc, #276]	@ (8001bcc <DMA_DeInit+0x158>)
 8001ab6:	223d      	movs	r2, #61	@ 0x3d
 8001ab8:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 8001aba:	e07e      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	4a44      	ldr	r2, [pc, #272]	@ (8001bd0 <DMA_DeInit+0x15c>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d104      	bne.n	8001ace <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8001ac4:	4b41      	ldr	r3, [pc, #260]	@ (8001bcc <DMA_DeInit+0x158>)
 8001ac6:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8001aca:	609a      	str	r2, [r3, #8]
}
 8001acc:	e075      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a40      	ldr	r2, [pc, #256]	@ (8001bd4 <DMA_DeInit+0x160>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d104      	bne.n	8001ae0 <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8001ad6:	4b3d      	ldr	r3, [pc, #244]	@ (8001bcc <DMA_DeInit+0x158>)
 8001ad8:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8001adc:	609a      	str	r2, [r3, #8]
}
 8001ade:	e06c      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4a3d      	ldr	r2, [pc, #244]	@ (8001bd8 <DMA_DeInit+0x164>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d104      	bne.n	8001af2 <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8001ae8:	4b38      	ldr	r3, [pc, #224]	@ (8001bcc <DMA_DeInit+0x158>)
 8001aea:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8001aee:	609a      	str	r2, [r3, #8]
}
 8001af0:	e063      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a39      	ldr	r2, [pc, #228]	@ (8001bdc <DMA_DeInit+0x168>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d103      	bne.n	8001b02 <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8001afa:	4b34      	ldr	r3, [pc, #208]	@ (8001bcc <DMA_DeInit+0x158>)
 8001afc:	4a38      	ldr	r2, [pc, #224]	@ (8001be0 <DMA_DeInit+0x16c>)
 8001afe:	60da      	str	r2, [r3, #12]
}
 8001b00:	e05b      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a37      	ldr	r2, [pc, #220]	@ (8001be4 <DMA_DeInit+0x170>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d103      	bne.n	8001b12 <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8001b0a:	4b30      	ldr	r3, [pc, #192]	@ (8001bcc <DMA_DeInit+0x158>)
 8001b0c:	4a36      	ldr	r2, [pc, #216]	@ (8001be8 <DMA_DeInit+0x174>)
 8001b0e:	60da      	str	r2, [r3, #12]
}
 8001b10:	e053      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a35      	ldr	r2, [pc, #212]	@ (8001bec <DMA_DeInit+0x178>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d103      	bne.n	8001b22 <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8001b1a:	4b2c      	ldr	r3, [pc, #176]	@ (8001bcc <DMA_DeInit+0x158>)
 8001b1c:	4a34      	ldr	r2, [pc, #208]	@ (8001bf0 <DMA_DeInit+0x17c>)
 8001b1e:	60da      	str	r2, [r3, #12]
}
 8001b20:	e04b      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a33      	ldr	r2, [pc, #204]	@ (8001bf4 <DMA_DeInit+0x180>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d104      	bne.n	8001b34 <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8001b2a:	4b28      	ldr	r3, [pc, #160]	@ (8001bcc <DMA_DeInit+0x158>)
 8001b2c:	f04f 523d 	mov.w	r2, #792723456	@ 0x2f400000
 8001b30:	60da      	str	r2, [r3, #12]
}
 8001b32:	e042      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	4a30      	ldr	r2, [pc, #192]	@ (8001bf8 <DMA_DeInit+0x184>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d103      	bne.n	8001b44 <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8001b3c:	4b2f      	ldr	r3, [pc, #188]	@ (8001bfc <DMA_DeInit+0x188>)
 8001b3e:	223d      	movs	r2, #61	@ 0x3d
 8001b40:	609a      	str	r2, [r3, #8]
}
 8001b42:	e03a      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4a2e      	ldr	r2, [pc, #184]	@ (8001c00 <DMA_DeInit+0x18c>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d104      	bne.n	8001b56 <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8001b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001bfc <DMA_DeInit+0x188>)
 8001b4e:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8001b52:	609a      	str	r2, [r3, #8]
}
 8001b54:	e031      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a2a      	ldr	r2, [pc, #168]	@ (8001c04 <DMA_DeInit+0x190>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d104      	bne.n	8001b68 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8001b5e:	4b27      	ldr	r3, [pc, #156]	@ (8001bfc <DMA_DeInit+0x188>)
 8001b60:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8001b64:	609a      	str	r2, [r3, #8]
}
 8001b66:	e028      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a27      	ldr	r2, [pc, #156]	@ (8001c08 <DMA_DeInit+0x194>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d104      	bne.n	8001b7a <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8001b70:	4b22      	ldr	r3, [pc, #136]	@ (8001bfc <DMA_DeInit+0x188>)
 8001b72:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8001b76:	609a      	str	r2, [r3, #8]
}
 8001b78:	e01f      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a23      	ldr	r2, [pc, #140]	@ (8001c0c <DMA_DeInit+0x198>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d103      	bne.n	8001b8a <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8001b82:	4b1e      	ldr	r3, [pc, #120]	@ (8001bfc <DMA_DeInit+0x188>)
 8001b84:	4a16      	ldr	r2, [pc, #88]	@ (8001be0 <DMA_DeInit+0x16c>)
 8001b86:	60da      	str	r2, [r3, #12]
}
 8001b88:	e017      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a20      	ldr	r2, [pc, #128]	@ (8001c10 <DMA_DeInit+0x19c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d103      	bne.n	8001b9a <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8001b92:	4b1a      	ldr	r3, [pc, #104]	@ (8001bfc <DMA_DeInit+0x188>)
 8001b94:	4a14      	ldr	r2, [pc, #80]	@ (8001be8 <DMA_DeInit+0x174>)
 8001b96:	60da      	str	r2, [r3, #12]
}
 8001b98:	e00f      	b.n	8001bba <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a1d      	ldr	r2, [pc, #116]	@ (8001c14 <DMA_DeInit+0x1a0>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d103      	bne.n	8001baa <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8001ba2:	4b16      	ldr	r3, [pc, #88]	@ (8001bfc <DMA_DeInit+0x188>)
 8001ba4:	4a12      	ldr	r2, [pc, #72]	@ (8001bf0 <DMA_DeInit+0x17c>)
 8001ba6:	60da      	str	r2, [r3, #12]
}
 8001ba8:	e007      	b.n	8001bba <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a1a      	ldr	r2, [pc, #104]	@ (8001c18 <DMA_DeInit+0x1a4>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d103      	bne.n	8001bba <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8001bb2:	4b12      	ldr	r3, [pc, #72]	@ (8001bfc <DMA_DeInit+0x188>)
 8001bb4:	f04f 523d 	mov.w	r2, #792723456	@ 0x2f400000
 8001bb8:	60da      	str	r2, [r3, #12]
}
 8001bba:	bf00      	nop
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	40026010 	.word	0x40026010
 8001bcc:	40026000 	.word	0x40026000
 8001bd0:	40026028 	.word	0x40026028
 8001bd4:	40026040 	.word	0x40026040
 8001bd8:	40026058 	.word	0x40026058
 8001bdc:	40026070 	.word	0x40026070
 8001be0:	2000003d 	.word	0x2000003d
 8001be4:	40026088 	.word	0x40026088
 8001be8:	20000f40 	.word	0x20000f40
 8001bec:	400260a0 	.word	0x400260a0
 8001bf0:	203d0000 	.word	0x203d0000
 8001bf4:	400260b8 	.word	0x400260b8
 8001bf8:	40026410 	.word	0x40026410
 8001bfc:	40026400 	.word	0x40026400
 8001c00:	40026428 	.word	0x40026428
 8001c04:	40026440 	.word	0x40026440
 8001c08:	40026458 	.word	0x40026458
 8001c0c:	40026470 	.word	0x40026470
 8001c10:	40026488 	.word	0x40026488
 8001c14:	400264a0 	.word	0x400264a0
 8001c18:	400264b8 	.word	0x400264b8

08001c1c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b085      	sub	sp, #20
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8001c26:	2300      	movs	r3, #0
 8001c28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	4b25      	ldr	r3, [pc, #148]	@ (8001cc8 <DMA_Init+0xac>)
 8001c34:	4013      	ands	r3, r2
 8001c36:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	68db      	ldr	r3, [r3, #12]
 8001c40:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001c46:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	699b      	ldr	r3, [r3, #24]
 8001c4c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001c52:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	6a1b      	ldr	r3, [r3, #32]
 8001c58:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001c5e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c64:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001c6a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c70:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	695b      	ldr	r3, [r3, #20]
 8001c82:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f023 0307 	bic.w	r3, r3, #7
 8001c8a:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c94:	4313      	orrs	r3, r2
 8001c96:	68fa      	ldr	r2, [r7, #12]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	691a      	ldr	r2, [r3, #16]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	689a      	ldr	r2, [r3, #8]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	60da      	str	r2, [r3, #12]
}
 8001cba:	bf00      	nop
 8001cbc:	3714      	adds	r7, #20
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	f01c803f 	.word	0xf01c803f

08001ccc <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001cd8:	78fb      	ldrb	r3, [r7, #3]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d006      	beq.n	8001cec <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f043 0201 	orr.w	r2, r3, #1
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8001cea:	e005      	b.n	8001cf8 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f023 0201 	bic.w	r2, r3, #1
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	601a      	str	r2, [r3, #0]
}
 8001cf8:	bf00      	nop
 8001cfa:	370c      	adds	r7, #12
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d00f      	beq.n	8001d3c <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8001d1c:	79fb      	ldrb	r3, [r7, #7]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d006      	beq.n	8001d30 <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	615a      	str	r2, [r3, #20]
 8001d2e:	e005      	b.n	8001d3c <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	695b      	ldr	r3, [r3, #20]
 8001d34:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	2b80      	cmp	r3, #128	@ 0x80
 8001d40:	d014      	beq.n	8001d6c <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d008      	beq.n	8001d5a <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	f003 031e 	and.w	r3, r3, #30
 8001d52:	431a      	orrs	r2, r3
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 8001d58:	e008      	b.n	8001d6c <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	f003 031e 	and.w	r3, r3, #30
 8001d64:	43db      	mvns	r3, r3
 8001d66:	401a      	ands	r2, r3
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	601a      	str	r2, [r3, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b087      	sub	sp, #28
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8001d82:	2300      	movs	r3, #0
 8001d84:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	60fb      	str	r3, [r7, #12]
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a22      	ldr	r2, [pc, #136]	@ (8001e1c <DMA_GetITStatus+0xa4>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d802      	bhi.n	8001d9c <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001d96:	4b22      	ldr	r3, [pc, #136]	@ (8001e20 <DMA_GetITStatus+0xa8>)
 8001d98:	613b      	str	r3, [r7, #16]
 8001d9a:	e001      	b.n	8001da0 <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001d9c:	4b21      	ldr	r3, [pc, #132]	@ (8001e24 <DMA_GetITStatus+0xac>)
 8001d9e:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 8001da6:	f023 13c3 	bic.w	r3, r3, #12779715	@ 0xc300c3
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d00a      	beq.n	8001dc4 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	0adb      	lsrs	r3, r3, #11
 8001db2:	f003 031e 	and.w	r3, r3, #30
 8001db6:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	60bb      	str	r3, [r7, #8]
 8001dc2:	e004      	b.n	8001dce <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	695b      	ldr	r3, [r3, #20]
 8001dc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dcc:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d003      	beq.n	8001de0 <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	60fb      	str	r3, [r7, #12]
 8001dde:	e002      	b.n	8001de6 <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8001de0:	693b      	ldr	r3, [r7, #16]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 8001dec:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 8001df0:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8001df2:	68fa      	ldr	r2, [r7, #12]
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	4013      	ands	r3, r2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d005      	beq.n	8001e08 <DMA_GetITStatus+0x90>
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d002      	beq.n	8001e08 <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8001e02:	2301      	movs	r3, #1
 8001e04:	75fb      	strb	r3, [r7, #23]
 8001e06:	e001      	b.n	8001e0c <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8001e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	371c      	adds	r7, #28
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	4002640f 	.word	0x4002640f
 8001e20:	40026000 	.word	0x40026000
 8001e24:	40026400 	.word	0x40026400

08001e28 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a10      	ldr	r2, [pc, #64]	@ (8001e78 <DMA_ClearITPendingBit+0x50>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d802      	bhi.n	8001e40 <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001e3a:	4b10      	ldr	r3, [pc, #64]	@ (8001e7c <DMA_ClearITPendingBit+0x54>)
 8001e3c:	60fb      	str	r3, [r7, #12]
 8001e3e:	e001      	b.n	8001e44 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001e40:	4b0f      	ldr	r3, [pc, #60]	@ (8001e80 <DMA_ClearITPendingBit+0x58>)
 8001e42:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d007      	beq.n	8001e5e <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 8001e54:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 8001e58:	68fa      	ldr	r2, [r7, #12]
 8001e5a:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 8001e5c:	e006      	b.n	8001e6c <DMA_ClearITPendingBit+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 8001e64:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 8001e68:	68fa      	ldr	r2, [r7, #12]
 8001e6a:	6093      	str	r3, [r2, #8]
}
 8001e6c:	bf00      	nop
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	4002640f 	.word	0x4002640f
 8001e7c:	40026000 	.word	0x40026000
 8001e80:	40026400 	.word	0x40026400

08001e84 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b087      	sub	sp, #28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	617b      	str	r3, [r7, #20]
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	617b      	str	r3, [r7, #20]
 8001e9e:	e076      	b.n	8001f8e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001eb4:	68fa      	ldr	r2, [r7, #12]
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d165      	bne.n	8001f88 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	005b      	lsls	r3, r3, #1
 8001ec4:	2103      	movs	r1, #3
 8001ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	401a      	ands	r2, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	791b      	ldrb	r3, [r3, #4]
 8001eda:	4619      	mov	r1, r3
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	005b      	lsls	r3, r3, #1
 8001ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee4:	431a      	orrs	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	791b      	ldrb	r3, [r3, #4]
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d003      	beq.n	8001efa <GPIO_Init+0x76>
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	791b      	ldrb	r3, [r3, #4]
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d12e      	bne.n	8001f58 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	689a      	ldr	r2, [r3, #8]
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	2103      	movs	r1, #3
 8001f04:	fa01 f303 	lsl.w	r3, r1, r3
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	401a      	ands	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	795b      	ldrb	r3, [r3, #5]
 8001f18:	4619      	mov	r1, r3
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f22:	431a      	orrs	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685a      	ldr	r2, [r3, #4]
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	4619      	mov	r1, r3
 8001f32:	2301      	movs	r3, #1
 8001f34:	408b      	lsls	r3, r1
 8001f36:	43db      	mvns	r3, r3
 8001f38:	401a      	ands	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	7992      	ldrb	r2, [r2, #6]
 8001f46:	4611      	mov	r1, r2
 8001f48:	697a      	ldr	r2, [r7, #20]
 8001f4a:	b292      	uxth	r2, r2
 8001f4c:	fa01 f202 	lsl.w	r2, r1, r2
 8001f50:	b292      	uxth	r2, r2
 8001f52:	431a      	orrs	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	68da      	ldr	r2, [r3, #12]
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	005b      	lsls	r3, r3, #1
 8001f62:	2103      	movs	r1, #3
 8001f64:	fa01 f303 	lsl.w	r3, r1, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	401a      	ands	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	68da      	ldr	r2, [r3, #12]
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	79db      	ldrb	r3, [r3, #7]
 8001f78:	4619      	mov	r1, r3
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f82:	431a      	orrs	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	617b      	str	r3, [r7, #20]
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	2b0f      	cmp	r3, #15
 8001f92:	d985      	bls.n	8001ea0 <GPIO_Init+0x1c>
    }
  }
}
 8001f94:	bf00      	nop
 8001f96:	bf00      	nop
 8001f98:	371c      	adds	r7, #28
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b085      	sub	sp, #20
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	460b      	mov	r3, r1
 8001fac:	807b      	strh	r3, [r7, #2]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001fba:	787a      	ldrb	r2, [r7, #1]
 8001fbc:	887b      	ldrh	r3, [r7, #2]
 8001fbe:	f003 0307 	and.w	r3, r3, #7
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001fca:	887b      	ldrh	r3, [r7, #2]
 8001fcc:	08db      	lsrs	r3, r3, #3
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	461a      	mov	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	3208      	adds	r2, #8
 8001fd6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001fda:	887b      	ldrh	r3, [r7, #2]
 8001fdc:	f003 0307 	and.w	r3, r3, #7
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	210f      	movs	r1, #15
 8001fe4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	8879      	ldrh	r1, [r7, #2]
 8001fec:	08c9      	lsrs	r1, r1, #3
 8001fee:	b289      	uxth	r1, r1
 8001ff0:	4608      	mov	r0, r1
 8001ff2:	ea02 0103 	and.w	r1, r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f100 0208 	add.w	r2, r0, #8
 8001ffc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002000:	887b      	ldrh	r3, [r7, #2]
 8002002:	08db      	lsrs	r3, r3, #3
 8002004:	b29b      	uxth	r3, r3
 8002006:	461a      	mov	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	3208      	adds	r2, #8
 800200c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	4313      	orrs	r3, r2
 8002014:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8002016:	887b      	ldrh	r3, [r7, #2]
 8002018:	08db      	lsrs	r3, r3, #3
 800201a:	b29b      	uxth	r3, r3
 800201c:	461a      	mov	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	3208      	adds	r2, #8
 8002022:	68b9      	ldr	r1, [r7, #8]
 8002024:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8002028:	bf00      	nop
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	460b      	mov	r3, r1
 800203e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002040:	78fb      	ldrb	r3, [r7, #3]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d006      	beq.n	8002054 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8002046:	4b0a      	ldr	r3, [pc, #40]	@ (8002070 <RCC_AHB1PeriphClockCmd+0x3c>)
 8002048:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800204a:	4909      	ldr	r1, [pc, #36]	@ (8002070 <RCC_AHB1PeriphClockCmd+0x3c>)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4313      	orrs	r3, r2
 8002050:	630b      	str	r3, [r1, #48]	@ 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8002052:	e006      	b.n	8002062 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8002054:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <RCC_AHB1PeriphClockCmd+0x3c>)
 8002056:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	43db      	mvns	r3, r3
 800205c:	4904      	ldr	r1, [pc, #16]	@ (8002070 <RCC_AHB1PeriphClockCmd+0x3c>)
 800205e:	4013      	ands	r3, r2
 8002060:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	40023800 	.word	0x40023800

08002074 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d006      	beq.n	8002094 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8002086:	4b0a      	ldr	r3, [pc, #40]	@ (80020b0 <RCC_APB1PeriphClockCmd+0x3c>)
 8002088:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800208a:	4909      	ldr	r1, [pc, #36]	@ (80020b0 <RCC_APB1PeriphClockCmd+0x3c>)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4313      	orrs	r3, r2
 8002090:	640b      	str	r3, [r1, #64]	@ 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8002092:	e006      	b.n	80020a2 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8002094:	4b06      	ldr	r3, [pc, #24]	@ (80020b0 <RCC_APB1PeriphClockCmd+0x3c>)
 8002096:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	43db      	mvns	r3, r3
 800209c:	4904      	ldr	r1, [pc, #16]	@ (80020b0 <RCC_APB1PeriphClockCmd+0x3c>)
 800209e:	4013      	ands	r3, r2
 80020a0:	640b      	str	r3, [r1, #64]	@ 0x40
}
 80020a2:	bf00      	nop
 80020a4:	370c      	adds	r7, #12
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40023800 	.word	0x40023800

080020b4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	460b      	mov	r3, r1
 80020be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d006      	beq.n	80020d4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80020c6:	4b0a      	ldr	r3, [pc, #40]	@ (80020f0 <RCC_APB2PeriphClockCmd+0x3c>)
 80020c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80020ca:	4909      	ldr	r1, [pc, #36]	@ (80020f0 <RCC_APB2PeriphClockCmd+0x3c>)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	644b      	str	r3, [r1, #68]	@ 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80020d2:	e006      	b.n	80020e2 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80020d4:	4b06      	ldr	r3, [pc, #24]	@ (80020f0 <RCC_APB2PeriphClockCmd+0x3c>)
 80020d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	43db      	mvns	r3, r3
 80020dc:	4904      	ldr	r1, [pc, #16]	@ (80020f0 <RCC_APB2PeriphClockCmd+0x3c>)
 80020de:	4013      	ands	r3, r2
 80020e0:	644b      	str	r3, [r1, #68]	@ 0x44
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	40023800 	.word	0x40023800

080020f4 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80020fe:	2300      	movs	r3, #0
 8002100:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	881b      	ldrh	r3, [r3, #0]
 8002106:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a29      	ldr	r2, [pc, #164]	@ (80021b0 <TIM_TimeBaseInit+0xbc>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d013      	beq.n	8002138 <TIM_TimeBaseInit+0x44>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a28      	ldr	r2, [pc, #160]	@ (80021b4 <TIM_TimeBaseInit+0xc0>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d00f      	beq.n	8002138 <TIM_TimeBaseInit+0x44>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800211e:	d00b      	beq.n	8002138 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4a25      	ldr	r2, [pc, #148]	@ (80021b8 <TIM_TimeBaseInit+0xc4>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d007      	beq.n	8002138 <TIM_TimeBaseInit+0x44>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a24      	ldr	r2, [pc, #144]	@ (80021bc <TIM_TimeBaseInit+0xc8>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d003      	beq.n	8002138 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	4a23      	ldr	r2, [pc, #140]	@ (80021c0 <TIM_TimeBaseInit+0xcc>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d108      	bne.n	800214a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8002138:	89fb      	ldrh	r3, [r7, #14]
 800213a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800213e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	885a      	ldrh	r2, [r3, #2]
 8002144:	89fb      	ldrh	r3, [r7, #14]
 8002146:	4313      	orrs	r3, r2
 8002148:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a1d      	ldr	r2, [pc, #116]	@ (80021c4 <TIM_TimeBaseInit+0xd0>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d00c      	beq.n	800216c <TIM_TimeBaseInit+0x78>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a1c      	ldr	r2, [pc, #112]	@ (80021c8 <TIM_TimeBaseInit+0xd4>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d008      	beq.n	800216c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800215a:	89fb      	ldrh	r3, [r7, #14]
 800215c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002160:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	891a      	ldrh	r2, [r3, #8]
 8002166:	89fb      	ldrh	r3, [r7, #14]
 8002168:	4313      	orrs	r3, r2
 800216a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	89fa      	ldrh	r2, [r7, #14]
 8002170:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685a      	ldr	r2, [r3, #4]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	62da      	str	r2, [r3, #44]	@ 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	881a      	ldrh	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	851a      	strh	r2, [r3, #40]	@ 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a0a      	ldr	r2, [pc, #40]	@ (80021b0 <TIM_TimeBaseInit+0xbc>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d003      	beq.n	8002192 <TIM_TimeBaseInit+0x9e>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a09      	ldr	r2, [pc, #36]	@ (80021b4 <TIM_TimeBaseInit+0xc0>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d104      	bne.n	800219c <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	7a9b      	ldrb	r3, [r3, #10]
 8002196:	461a      	mov	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	829a      	strh	r2, [r3, #20]
}
 80021a2:	bf00      	nop
 80021a4:	3714      	adds	r7, #20
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	40010000 	.word	0x40010000
 80021b4:	40010400 	.word	0x40010400
 80021b8:	40000400 	.word	0x40000400
 80021bc:	40000800 	.word	0x40000800
 80021c0:	40000c00 	.word	0x40000c00
 80021c4:	40001000 	.word	0x40001000
 80021c8:	40001400 	.word	0x40001400

080021cc <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	460b      	mov	r3, r1
 80021d6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80021d8:	78fb      	ldrb	r3, [r7, #3]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d008      	beq.n	80021f0 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	881b      	ldrh	r3, [r3, #0]
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 80021ee:	e007      	b.n	8002200 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	881b      	ldrh	r3, [r3, #0]
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80021fa:	b29a      	uxth	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	801a      	strh	r2, [r3, #0]
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	460b      	mov	r3, r1
 8002216:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002218:	78fb      	ldrb	r3, [r7, #3]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d008      	beq.n	8002230 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	881b      	ldrh	r3, [r3, #0]
 8002222:	b29b      	uxth	r3, r3
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	b29a      	uxth	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800222e:	e007      	b.n	8002240 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	881b      	ldrh	r3, [r3, #0]
 8002234:	b29b      	uxth	r3, r3
 8002236:	f023 0301 	bic.w	r3, r3, #1
 800223a:	b29a      	uxth	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	801a      	strh	r2, [r3, #0]
}
 8002240:	bf00      	nop
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002256:	2300      	movs	r3, #0
 8002258:	817b      	strh	r3, [r7, #10]
 800225a:	2300      	movs	r3, #0
 800225c:	81fb      	strh	r3, [r7, #14]
 800225e:	2300      	movs	r3, #0
 8002260:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	8c1b      	ldrh	r3, [r3, #32]
 8002266:	b29b      	uxth	r3, r3
 8002268:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800226c:	b29a      	uxth	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	8c1b      	ldrh	r3, [r3, #32]
 8002276:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	889b      	ldrh	r3, [r3, #4]
 800227c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	8b9b      	ldrh	r3, [r3, #28]
 8002282:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8002284:	897b      	ldrh	r3, [r7, #10]
 8002286:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800228a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 800228c:	897b      	ldrh	r3, [r7, #10]
 800228e:	f023 0303 	bic.w	r3, r3, #3
 8002292:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	881a      	ldrh	r2, [r3, #0]
 8002298:	897b      	ldrh	r3, [r7, #10]
 800229a:	4313      	orrs	r3, r2
 800229c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800229e:	89fb      	ldrh	r3, [r7, #14]
 80022a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80022a4:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	899b      	ldrh	r3, [r3, #12]
 80022aa:	021b      	lsls	r3, r3, #8
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	89fb      	ldrh	r3, [r7, #14]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	885b      	ldrh	r3, [r3, #2]
 80022b8:	021b      	lsls	r3, r3, #8
 80022ba:	b29a      	uxth	r2, r3
 80022bc:	89fb      	ldrh	r3, [r7, #14]
 80022be:	4313      	orrs	r3, r2
 80022c0:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a22      	ldr	r2, [pc, #136]	@ (8002350 <TIM_OC3Init+0x104>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d003      	beq.n	80022d2 <TIM_OC3Init+0x86>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a21      	ldr	r2, [pc, #132]	@ (8002354 <TIM_OC3Init+0x108>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d12b      	bne.n	800232a <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80022d2:	89fb      	ldrh	r3, [r7, #14]
 80022d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80022d8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	89db      	ldrh	r3, [r3, #14]
 80022de:	021b      	lsls	r3, r3, #8
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	89fb      	ldrh	r3, [r7, #14]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80022e8:	89fb      	ldrh	r3, [r7, #14]
 80022ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80022ee:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	889b      	ldrh	r3, [r3, #4]
 80022f4:	021b      	lsls	r3, r3, #8
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	89fb      	ldrh	r3, [r7, #14]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 80022fe:	89bb      	ldrh	r3, [r7, #12]
 8002300:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002304:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8002306:	89bb      	ldrh	r3, [r7, #12]
 8002308:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800230c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	8a1b      	ldrh	r3, [r3, #16]
 8002312:	011b      	lsls	r3, r3, #4
 8002314:	b29a      	uxth	r2, r3
 8002316:	89bb      	ldrh	r3, [r7, #12]
 8002318:	4313      	orrs	r3, r2
 800231a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	8a5b      	ldrh	r3, [r3, #18]
 8002320:	011b      	lsls	r3, r3, #4
 8002322:	b29a      	uxth	r2, r3
 8002324:	89bb      	ldrh	r3, [r7, #12]
 8002326:	4313      	orrs	r3, r2
 8002328:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	89ba      	ldrh	r2, [r7, #12]
 800232e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	897a      	ldrh	r2, [r7, #10]
 8002334:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	689a      	ldr	r2, [r3, #8]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	89fa      	ldrh	r2, [r7, #14]
 8002342:	841a      	strh	r2, [r3, #32]
}
 8002344:	bf00      	nop
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	40010000 	.word	0x40010000
 8002354:	40010400 	.word	0x40010400

08002358 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8002362:	2300      	movs	r3, #0
 8002364:	81bb      	strh	r3, [r7, #12]
 8002366:	2300      	movs	r3, #0
 8002368:	817b      	strh	r3, [r7, #10]
 800236a:	2300      	movs	r3, #0
 800236c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	8c1b      	ldrh	r3, [r3, #32]
 8002372:	b29b      	uxth	r3, r3
 8002374:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002378:	b29a      	uxth	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	8c1b      	ldrh	r3, [r3, #32]
 8002382:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	889b      	ldrh	r3, [r3, #4]
 8002388:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	8b9b      	ldrh	r3, [r3, #28]
 800238e:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8002390:	89bb      	ldrh	r3, [r7, #12]
 8002392:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002396:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8002398:	89bb      	ldrh	r3, [r7, #12]
 800239a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800239e:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	881b      	ldrh	r3, [r3, #0]
 80023a4:	021b      	lsls	r3, r3, #8
 80023a6:	b29a      	uxth	r2, r3
 80023a8:	89bb      	ldrh	r3, [r7, #12]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80023ae:	897b      	ldrh	r3, [r7, #10]
 80023b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80023b4:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	899b      	ldrh	r3, [r3, #12]
 80023ba:	031b      	lsls	r3, r3, #12
 80023bc:	b29a      	uxth	r2, r3
 80023be:	897b      	ldrh	r3, [r7, #10]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	885b      	ldrh	r3, [r3, #2]
 80023c8:	031b      	lsls	r3, r3, #12
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	897b      	ldrh	r3, [r7, #10]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a12      	ldr	r2, [pc, #72]	@ (8002420 <TIM_OC4Init+0xc8>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d003      	beq.n	80023e2 <TIM_OC4Init+0x8a>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a11      	ldr	r2, [pc, #68]	@ (8002424 <TIM_OC4Init+0xcc>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d10a      	bne.n	80023f8 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 80023e2:	89fb      	ldrh	r3, [r7, #14]
 80023e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80023e8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	8a1b      	ldrh	r3, [r3, #16]
 80023ee:	019b      	lsls	r3, r3, #6
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	89fb      	ldrh	r3, [r7, #14]
 80023f4:	4313      	orrs	r3, r2
 80023f6:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	89fa      	ldrh	r2, [r7, #14]
 80023fc:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	89ba      	ldrh	r2, [r7, #12]
 8002402:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	897a      	ldrh	r2, [r7, #10]
 8002410:	841a      	strh	r2, [r3, #32]
}
 8002412:	bf00      	nop
 8002414:	3714      	adds	r7, #20
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr
 800241e:	bf00      	nop
 8002420:	40010000 	.word	0x40010000
 8002424:	40010400 	.word	0x40010400

08002428 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	460b      	mov	r3, r1
 8002432:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002434:	2300      	movs	r3, #0
 8002436:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	8b9b      	ldrh	r3, [r3, #28]
 800243c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 800243e:	89fb      	ldrh	r3, [r7, #14]
 8002440:	f023 0308 	bic.w	r3, r3, #8
 8002444:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8002446:	89fa      	ldrh	r2, [r7, #14]
 8002448:	887b      	ldrh	r3, [r7, #2]
 800244a:	4313      	orrs	r3, r2
 800244c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	89fa      	ldrh	r2, [r7, #14]
 8002452:	839a      	strh	r2, [r3, #28]
}
 8002454:	bf00      	nop
 8002456:	3714      	adds	r7, #20
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	460b      	mov	r3, r1
 800246a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800246c:	2300      	movs	r3, #0
 800246e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	8b9b      	ldrh	r3, [r3, #28]
 8002474:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8002476:	89fb      	ldrh	r3, [r7, #14]
 8002478:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800247c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 800247e:	887b      	ldrh	r3, [r7, #2]
 8002480:	021b      	lsls	r3, r3, #8
 8002482:	b29a      	uxth	r2, r3
 8002484:	89fb      	ldrh	r3, [r7, #14]
 8002486:	4313      	orrs	r3, r2
 8002488:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	89fa      	ldrh	r2, [r7, #14]
 800248e:	839a      	strh	r2, [r3, #28]
}
 8002490:	bf00      	nop
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	460b      	mov	r3, r1
 80024a6:	807b      	strh	r3, [r7, #2]
 80024a8:	4613      	mov	r3, r2
 80024aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80024ac:	787b      	ldrb	r3, [r7, #1]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d008      	beq.n	80024c4 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	899b      	ldrh	r3, [r3, #12]
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	887b      	ldrh	r3, [r7, #2]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	b29a      	uxth	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80024c2:	e009      	b.n	80024d8 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	899b      	ldrh	r3, [r3, #12]
 80024c8:	b29a      	uxth	r2, r3
 80024ca:	887b      	ldrh	r3, [r7, #2]
 80024cc:	43db      	mvns	r3, r3
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	4013      	ands	r3, r2
 80024d2:	b29a      	uxth	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	819a      	strh	r2, [r3, #12]
}
 80024d8:	bf00      	nop
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	460b      	mov	r3, r1
 80024ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 80024f0:	887b      	ldrh	r3, [r7, #2]
 80024f2:	43db      	mvns	r3, r3
 80024f4:	b29a      	uxth	r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	821a      	strh	r2, [r3, #16]
}
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr

08002506 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8002506:	b480      	push	{r7}
 8002508:	b083      	sub	sp, #12
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
 800250e:	460b      	mov	r3, r1
 8002510:	807b      	strh	r3, [r7, #2]
 8002512:	4613      	mov	r3, r2
 8002514:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002516:	787b      	ldrb	r3, [r7, #1]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d008      	beq.n	800252e <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	899b      	ldrh	r3, [r3, #12]
 8002520:	b29a      	uxth	r2, r3
 8002522:	887b      	ldrh	r3, [r7, #2]
 8002524:	4313      	orrs	r3, r2
 8002526:	b29a      	uxth	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
 800252c:	e009      	b.n	8002542 <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	899b      	ldrh	r3, [r3, #12]
 8002532:	b29a      	uxth	r2, r3
 8002534:	887b      	ldrh	r3, [r7, #2]
 8002536:	43db      	mvns	r3, r3
 8002538:	b29b      	uxth	r3, r3
 800253a:	4013      	ands	r3, r2
 800253c:	b29a      	uxth	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	819a      	strh	r2, [r3, #12]
}
 8002542:	bf00      	nop
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
	...

08002550 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002554:	4b12      	ldr	r3, [pc, #72]	@ (80025a0 <SystemInit+0x50>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a11      	ldr	r2, [pc, #68]	@ (80025a0 <SystemInit+0x50>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002560:	4b0f      	ldr	r3, [pc, #60]	@ (80025a0 <SystemInit+0x50>)
 8002562:	2200      	movs	r2, #0
 8002564:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002566:	4b0e      	ldr	r3, [pc, #56]	@ (80025a0 <SystemInit+0x50>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a0d      	ldr	r2, [pc, #52]	@ (80025a0 <SystemInit+0x50>)
 800256c:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8002570:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002574:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002576:	4b0a      	ldr	r3, [pc, #40]	@ (80025a0 <SystemInit+0x50>)
 8002578:	4a0a      	ldr	r2, [pc, #40]	@ (80025a4 <SystemInit+0x54>)
 800257a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800257c:	4b08      	ldr	r3, [pc, #32]	@ (80025a0 <SystemInit+0x50>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a07      	ldr	r2, [pc, #28]	@ (80025a0 <SystemInit+0x50>)
 8002582:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002586:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002588:	4b05      	ldr	r3, [pc, #20]	@ (80025a0 <SystemInit+0x50>)
 800258a:	2200      	movs	r2, #0
 800258c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */

  /* Configure the System clock source, PLL Multiplier and Divider factors,
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800258e:	f000 f80d 	bl	80025ac <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002592:	4b05      	ldr	r3, [pc, #20]	@ (80025a8 <SystemInit+0x58>)
 8002594:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002598:	609a      	str	r2, [r3, #8]
#endif
}
 800259a:	bf00      	nop
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40023800 	.word	0x40023800
 80025a4:	24003010 	.word	0x24003010
 80025a8:	e000ed00 	.word	0xe000ed00

080025ac <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80025b2:	2300      	movs	r3, #0
 80025b4:	607b      	str	r3, [r7, #4]
 80025b6:	2300      	movs	r3, #0
 80025b8:	603b      	str	r3, [r7, #0]

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80025ba:	4b36      	ldr	r3, [pc, #216]	@ (8002694 <SetSysClock+0xe8>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a35      	ldr	r2, [pc, #212]	@ (8002694 <SetSysClock+0xe8>)
 80025c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025c4:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80025c6:	4b33      	ldr	r3, [pc, #204]	@ (8002694 <SetSysClock+0xe8>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ce:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	3301      	adds	r3, #1
 80025d4:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d103      	bne.n	80025e4 <SetSysClock+0x38>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80025e2:	d1f0      	bne.n	80025c6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80025e4:	4b2b      	ldr	r3, [pc, #172]	@ (8002694 <SetSysClock+0xe8>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d002      	beq.n	80025f6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80025f0:	2301      	movs	r3, #1
 80025f2:	603b      	str	r3, [r7, #0]
 80025f4:	e001      	b.n	80025fa <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80025f6:	2300      	movs	r3, #0
 80025f8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d142      	bne.n	8002686 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002600:	4b24      	ldr	r3, [pc, #144]	@ (8002694 <SetSysClock+0xe8>)
 8002602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002604:	4a23      	ldr	r2, [pc, #140]	@ (8002694 <SetSysClock+0xe8>)
 8002606:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800260a:	6413      	str	r3, [r2, #64]	@ 0x40
    PWR->CR |= PWR_CR_PMODE;
 800260c:	4b22      	ldr	r3, [pc, #136]	@ (8002698 <SetSysClock+0xec>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a21      	ldr	r2, [pc, #132]	@ (8002698 <SetSysClock+0xec>)
 8002612:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002616:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002618:	4b1e      	ldr	r3, [pc, #120]	@ (8002694 <SetSysClock+0xe8>)
 800261a:	4a1e      	ldr	r2, [pc, #120]	@ (8002694 <SetSysClock+0xe8>)
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	6093      	str	r3, [r2, #8]

    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002620:	4b1c      	ldr	r3, [pc, #112]	@ (8002694 <SetSysClock+0xe8>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	4a1b      	ldr	r2, [pc, #108]	@ (8002694 <SetSysClock+0xe8>)
 8002626:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800262a:	6093      	str	r3, [r2, #8]

    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800262c:	4b19      	ldr	r3, [pc, #100]	@ (8002694 <SetSysClock+0xe8>)
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	4a18      	ldr	r2, [pc, #96]	@ (8002694 <SetSysClock+0xe8>)
 8002632:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8002636:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002638:	4b16      	ldr	r3, [pc, #88]	@ (8002694 <SetSysClock+0xe8>)
 800263a:	4a18      	ldr	r2, [pc, #96]	@ (800269c <SetSysClock+0xf0>)
 800263c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800263e:	4b15      	ldr	r3, [pc, #84]	@ (8002694 <SetSysClock+0xe8>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a14      	ldr	r2, [pc, #80]	@ (8002694 <SetSysClock+0xe8>)
 8002644:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002648:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800264a:	bf00      	nop
 800264c:	4b11      	ldr	r3, [pc, #68]	@ (8002694 <SetSysClock+0xe8>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d0f9      	beq.n	800264c <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002658:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <SetSysClock+0xf4>)
 800265a:	f240 6205 	movw	r2, #1541	@ 0x605
 800265e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002660:	4b0c      	ldr	r3, [pc, #48]	@ (8002694 <SetSysClock+0xe8>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	4a0b      	ldr	r2, [pc, #44]	@ (8002694 <SetSysClock+0xe8>)
 8002666:	f023 0303 	bic.w	r3, r3, #3
 800266a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800266c:	4b09      	ldr	r3, [pc, #36]	@ (8002694 <SetSysClock+0xe8>)
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	4a08      	ldr	r2, [pc, #32]	@ (8002694 <SetSysClock+0xe8>)
 8002672:	f043 0302 	orr.w	r3, r3, #2
 8002676:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002678:	bf00      	nop
 800267a:	4b06      	ldr	r3, [pc, #24]	@ (8002694 <SetSysClock+0xe8>)
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f003 030c 	and.w	r3, r3, #12
 8002682:	2b08      	cmp	r3, #8
 8002684:	d1f9      	bne.n	800267a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8002686:	bf00      	nop
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	40023800 	.word	0x40023800
 8002698:	40007000 	.word	0x40007000
 800269c:	03437e04 	.word	0x03437e04
 80026a0:	40023c00 	.word	0x40023c00

080026a4 <Reset_Handler>:
 80026a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026dc <LoopFillZerobss+0x14>
 80026a8:	2100      	movs	r1, #0
 80026aa:	e003      	b.n	80026b4 <LoopCopyDataInit>

080026ac <CopyDataInit>:
 80026ac:	4b0c      	ldr	r3, [pc, #48]	@ (80026e0 <LoopFillZerobss+0x18>)
 80026ae:	585b      	ldr	r3, [r3, r1]
 80026b0:	5043      	str	r3, [r0, r1]
 80026b2:	3104      	adds	r1, #4

080026b4 <LoopCopyDataInit>:
 80026b4:	480b      	ldr	r0, [pc, #44]	@ (80026e4 <LoopFillZerobss+0x1c>)
 80026b6:	4b0c      	ldr	r3, [pc, #48]	@ (80026e8 <LoopFillZerobss+0x20>)
 80026b8:	1842      	adds	r2, r0, r1
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d3f6      	bcc.n	80026ac <CopyDataInit>
 80026be:	4a0b      	ldr	r2, [pc, #44]	@ (80026ec <LoopFillZerobss+0x24>)
 80026c0:	e002      	b.n	80026c8 <LoopFillZerobss>

080026c2 <FillZerobss>:
 80026c2:	2300      	movs	r3, #0
 80026c4:	f842 3b04 	str.w	r3, [r2], #4

080026c8 <LoopFillZerobss>:
 80026c8:	4b09      	ldr	r3, [pc, #36]	@ (80026f0 <LoopFillZerobss+0x28>)
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d3f9      	bcc.n	80026c2 <FillZerobss>
 80026ce:	f7ff ff3f 	bl	8002550 <SystemInit>
 80026d2:	f000 f82b 	bl	800272c <__libc_init_array>
 80026d6:	f7fe fae1 	bl	8000c9c <main>
 80026da:	4770      	bx	lr
 80026dc:	20020000 	.word	0x20020000
 80026e0:	08003100 	.word	0x08003100
 80026e4:	20000000 	.word	0x20000000
 80026e8:	20000044 	.word	0x20000044
 80026ec:	20000044 	.word	0x20000044
 80026f0:	20013d54 	.word	0x20013d54

080026f4 <ADC_IRQHandler>:
 80026f4:	e7fe      	b.n	80026f4 <ADC_IRQHandler>

080026f6 <memset>:
 80026f6:	4402      	add	r2, r0
 80026f8:	4603      	mov	r3, r0
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d100      	bne.n	8002700 <memset+0xa>
 80026fe:	4770      	bx	lr
 8002700:	f803 1b01 	strb.w	r1, [r3], #1
 8002704:	e7f9      	b.n	80026fa <memset+0x4>

08002706 <strncpy>:
 8002706:	b510      	push	{r4, lr}
 8002708:	3901      	subs	r1, #1
 800270a:	4603      	mov	r3, r0
 800270c:	b132      	cbz	r2, 800271c <strncpy+0x16>
 800270e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8002712:	f803 4b01 	strb.w	r4, [r3], #1
 8002716:	3a01      	subs	r2, #1
 8002718:	2c00      	cmp	r4, #0
 800271a:	d1f7      	bne.n	800270c <strncpy+0x6>
 800271c:	441a      	add	r2, r3
 800271e:	2100      	movs	r1, #0
 8002720:	4293      	cmp	r3, r2
 8002722:	d100      	bne.n	8002726 <strncpy+0x20>
 8002724:	bd10      	pop	{r4, pc}
 8002726:	f803 1b01 	strb.w	r1, [r3], #1
 800272a:	e7f9      	b.n	8002720 <strncpy+0x1a>

0800272c <__libc_init_array>:
 800272c:	b570      	push	{r4, r5, r6, lr}
 800272e:	4d0d      	ldr	r5, [pc, #52]	@ (8002764 <__libc_init_array+0x38>)
 8002730:	4c0d      	ldr	r4, [pc, #52]	@ (8002768 <__libc_init_array+0x3c>)
 8002732:	1b64      	subs	r4, r4, r5
 8002734:	10a4      	asrs	r4, r4, #2
 8002736:	2600      	movs	r6, #0
 8002738:	42a6      	cmp	r6, r4
 800273a:	d109      	bne.n	8002750 <__libc_init_array+0x24>
 800273c:	4d0b      	ldr	r5, [pc, #44]	@ (800276c <__libc_init_array+0x40>)
 800273e:	4c0c      	ldr	r4, [pc, #48]	@ (8002770 <__libc_init_array+0x44>)
 8002740:	f000 f826 	bl	8002790 <_init>
 8002744:	1b64      	subs	r4, r4, r5
 8002746:	10a4      	asrs	r4, r4, #2
 8002748:	2600      	movs	r6, #0
 800274a:	42a6      	cmp	r6, r4
 800274c:	d105      	bne.n	800275a <__libc_init_array+0x2e>
 800274e:	bd70      	pop	{r4, r5, r6, pc}
 8002750:	f855 3b04 	ldr.w	r3, [r5], #4
 8002754:	4798      	blx	r3
 8002756:	3601      	adds	r6, #1
 8002758:	e7ee      	b.n	8002738 <__libc_init_array+0xc>
 800275a:	f855 3b04 	ldr.w	r3, [r5], #4
 800275e:	4798      	blx	r3
 8002760:	3601      	adds	r6, #1
 8002762:	e7f2      	b.n	800274a <__libc_init_array+0x1e>
 8002764:	080030f8 	.word	0x080030f8
 8002768:	080030f8 	.word	0x080030f8
 800276c:	080030f8 	.word	0x080030f8
 8002770:	080030fc 	.word	0x080030fc

08002774 <memcpy>:
 8002774:	440a      	add	r2, r1
 8002776:	4291      	cmp	r1, r2
 8002778:	f100 33ff 	add.w	r3, r0, #4294967295
 800277c:	d100      	bne.n	8002780 <memcpy+0xc>
 800277e:	4770      	bx	lr
 8002780:	b510      	push	{r4, lr}
 8002782:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002786:	f803 4f01 	strb.w	r4, [r3, #1]!
 800278a:	4291      	cmp	r1, r2
 800278c:	d1f9      	bne.n	8002782 <memcpy+0xe>
 800278e:	bd10      	pop	{r4, pc}

08002790 <_init>:
 8002790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002792:	bf00      	nop
 8002794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002796:	bc08      	pop	{r3}
 8002798:	469e      	mov	lr, r3
 800279a:	4770      	bx	lr

0800279c <_fini>:
 800279c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800279e:	bf00      	nop
 80027a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027a2:	bc08      	pop	{r3}
 80027a4:	469e      	mov	lr, r3
 80027a6:	4770      	bx	lr
