$date
	Thu Jan  8 00:01:47 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " din $end
$var wire 1 # rst $end
$var reg 1 $ dout $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
z"
1!
$end
#10000
0!
#20000
1!
#30000
0!
#40000
1!
#50000
0!
#60000
1!
#70000
0!
#80000
1!
#90000
0!
#100000
1!
0#
0"
#110000
0!
#120000
1!
#130000
0!
#140000
1!
#150000
0!
#160000
1"
1!
#170000
0!
#180000
1$
1!
#190000
0!
#200000
1!
#210000
0!
#220000
1!
#230000
0!
#240000
0"
1!
#250000
0!
#260000
0$
1!
#270000
0!
#280000
1!
#290000
0!
#300000
1!
#310000
0!
#320000
1!
#330000
0!
#340000
1!
#350000
0!
#360000
1"
1!
#370000
0!
#380000
1$
1!
#390000
0!
#400000
0"
1!
#410000
0!
#420000
0$
1!
#430000
0!
#440000
1"
1!
#450000
0!
#460000
1$
1!
#470000
0!
#480000
1!
