Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'toplevel'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-ftg256-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o toplevel_map.ncd toplevel.ngd toplevel.pcf 
Target Device  : xc6slx16
Target Package : ftg256
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Mar 26 19:49:28 2020

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:646e8581) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:646e8581) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:39578c71) REAL time: 12 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:16d18f19) REAL time: 14 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:16d18f19) REAL time: 14 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:16d18f19) REAL time: 14 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:16d18f19) REAL time: 14 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:16d18f19) REAL time: 14 secs 

Phase 9.8  Global Placement
.................
............................................................
.........
Phase 9.8  Global Placement (Checksum:da50dadc) REAL time: 18 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:da50dadc) REAL time: 18 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:dc23417a) REAL time: 24 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:dc23417a) REAL time: 24 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:375d4a02) REAL time: 25 secs 

Total REAL time to Placer completion: 25 secs 
Total CPU  time to Placer completion: 25 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <soc/pb_uart/rx_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <soc/pb_uart/tx_fifo/Mram_mem1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/
   U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18
   [7].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The block is configured to
   use input parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/
   U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18
   [2].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The block is configured to
   use input parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/
   U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18
   [5].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The block is configured to
   use input parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/
   U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18
   [0].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The block is configured to
   use input parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/
   U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18
   [3].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The block is configured to
   use input parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   soc/L2_cache/cache_mem/Mram_mem_vector1) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   soc/L2_cache/cache_mem/Mram_mem_vector2) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   soc/L2_cache/cache_mem/Mram_mem_vector3) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   soc/L2_cache/cache_mem/Mram_mem_vector4) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   soc/L2_cache/cache_mem/Mram_mem_vector5) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   soc/L2_cache/cache_mem/Mram_mem_vector6) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   soc/L2_cache/cache_mem/Mram_mem_vector7) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:2212 - Async clocking for BRAM (comp
   soc/L2_cache/cache_mem/Mram_mem_vector8) port(s) with READ_FIRST mode has
   certain restrictions. Make sure that there is no address collision. A
   read/write on one port and a write operation from the other port at the same
   address is not allowed. RAMB16BWER, when both ports are 18 bits wide or
   smaller, A13-6 including A4 cannot be same. When any one port is 36 bits
   wide, A13-7 including A5 cannot be the same. Violating this restriction may
   result in the incorrect operation of the BRAM.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/
   U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18
   [6].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The block is configured to
   use input parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/
   U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18
   [1].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The block is configured to
   use input parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/
   U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18
   [4].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The block is configured to
   use input parity pin DIBP0. There is dangling output for parity pin DOPB0.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 2,298 out of  18,224   12%
    Number used as Flip Flops:               2,296
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      3,480 out of   9,112   38%
    Number used as logic:                    3,218 out of   9,112   35%
      Number using O6 output only:           2,690
      Number using O5 output only:             183
      Number using O5 and O6:                  345
      Number used as ROM:                        0
    Number used as Memory:                     220 out of   2,176   10%
      Number used as Dual Port RAM:             16
        Number using O6 output only:             8
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Single Port RAM:           67
        Number using O6 output only:            60
        Number using O5 output only:             1
        Number using O5 and O6:                  6
      Number used as Shift Register:           137
        Number using O6 output only:           103
        Number using O5 output only:             2
        Number using O5 and O6:                 32
    Number used exclusively as route-thrus:     42
      Number with same-slice register load:     30
      Number with same-slice carry load:        12
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,344 out of   2,278   58%
  Number of MUXCYs used:                       544 out of   4,556   11%
  Number of LUT Flip Flop pairs used:        4,012
    Number with an unused Flip Flop:         1,843 out of   4,012   45%
    Number with an unused LUT:                 532 out of   4,012   13%
    Number of fully used LUT-FF pairs:       1,637 out of   4,012   40%
    Number of unique control sets:             151
    Number of slice register sites lost
      to control set restrictions:             677 out of  18,224    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        49 out of     186   26%
    Number of LOCed IOBs:                       49 out of      49  100%
    IOB Flip Flops:                              1

Specific Feature Utilization:
  Number of RAMB16BWERs:                        20 out of      32   62%
  Number of RAMB8BWERs:                          6 out of      64    9%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   1 out of     248    1%
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           13
Average Fanout of Non-Clock Nets:                3.90

Peak Memory Usage:  334 MB
Total REAL time to MAP completion:  29 secs 
Total CPU time to MAP completion:   29 secs 

Mapping completed.
See MAP report file "toplevel_map.mrp" for details.
