11:01:53 DEBUG : Logs will be stored at 'C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/IDE.log'.
11:01:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\lsh\Desktop\FPGA_ARTIX-7_PRACTICE1\VITIS_PROJECT\temp_xsdb_launch_script.tcl
11:01:54 INFO  : Registering command handlers for Vitis TCF services
11:01:54 INFO  : Platform repository initialization has completed.
11:01:56 INFO  : XSCT server has started successfully.
11:01:56 INFO  : plnx-install-location is set to ''
11:01:56 INFO  : Successfully done setting XSCT server connection channel  
11:01:56 INFO  : Successfully done setting workspace for the tool. 
11:01:56 INFO  : Successfully done query RDI_DATADIR 
11:02:29 INFO  : Result from executing command 'getProjects': uart_test_hw
11:02:29 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:02:30 WARN  : An unexpected exception occurred in the module 'platform project logging'
11:02:30 INFO  : Platform 'uart_test_hw' is added to custom repositories.
11:02:31 INFO  : Platform 'uart_test_hw' is added to custom repositories.
11:02:42 INFO  : Result from executing command 'getProjects': uart_test_hw
11:02:42 INFO  : Result from executing command 'getPlatforms': uart_test_hw|C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/uart_test_hw/export/uart_test_hw/uart_test_hw.xpfm;xilinx_zcu102_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|C:/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
11:02:42 INFO  : Checking for BSP changes to sync application flags for project 'UART_TEST_FW'...
11:03:07 INFO  : Checking for BSP changes to sync application flags for project 'UART_TEST_FW'...
11:03:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:18 INFO  : Jtag cable 'Digilent Arty 210319756250A' is selected.
11:03:18 INFO  : 'jtag frequency' command is executed.
11:03:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319756250A" && level==0 && jtag_device_ctx=="jsn-Arty-210319756250A-0362d093-0"}' command is executed.
11:03:20 INFO  : Device configured successfully with "C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/_ide/bitstream/uart_test_hw.bit"
11:03:20 INFO  : Context for processor 'microblaze_0' is selected.
11:03:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/uart_test_hw/export/uart_test_hw/hw/uart_test_hw.xsa'.
11:03:20 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:03:20 INFO  : Context for processor 'microblaze_0' is selected.
11:03:20 INFO  : System reset is completed.
11:03:23 INFO  : 'after 3000' command is executed.
11:03:23 INFO  : Context for processor 'microblaze_0' is selected.
11:03:23 INFO  : The application 'C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/Debug/UART_TEST_FW.elf' is downloaded to processor 'microblaze_0'.
11:03:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319756250A" && level==0 && jtag_device_ctx=="jsn-Arty-210319756250A-0362d093-0"}
fpga -file C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/_ide/bitstream/uart_test_hw.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/uart_test_hw/export/uart_test_hw/hw/uart_test_hw.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/Debug/UART_TEST_FW.elf
----------------End of Script----------------

11:03:23 INFO  : Context for processor 'microblaze_0' is selected.
11:03:23 INFO  : 'con' command is executed.
11:03:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:03:23 INFO  : Launch script is exported to file 'C:\Users\lsh\Desktop\FPGA_ARTIX-7_PRACTICE1\VITIS_PROJECT\UART_TEST_FW_system\_ide\scripts\systemdebugger_uart_test_fw_system_standalone.tcl'
11:03:25 INFO  : Disconnected from the channel tcfchan#2.
11:03:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:25 INFO  : Jtag cable 'Digilent Arty 210319756250A' is selected.
11:03:25 INFO  : 'jtag frequency' command is executed.
11:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319756250A" && level==0 && jtag_device_ctx=="jsn-Arty-210319756250A-0362d093-0"}' command is executed.
11:03:26 INFO  : Device configured successfully with "C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/_ide/bitstream/uart_test_hw.bit"
11:03:26 INFO  : Context for processor 'microblaze_0' is selected.
11:03:26 INFO  : Hardware design and registers information is loaded from 'C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/uart_test_hw/export/uart_test_hw/hw/uart_test_hw.xsa'.
11:03:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:03:26 INFO  : Context for processor 'microblaze_0' is selected.
11:03:26 INFO  : System reset is completed.
11:03:29 INFO  : 'after 3000' command is executed.
11:03:29 INFO  : Context for processor 'microblaze_0' is selected.
11:03:29 INFO  : The application 'C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/Debug/UART_TEST_FW.elf' is downloaded to processor 'microblaze_0'.
11:03:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319756250A" && level==0 && jtag_device_ctx=="jsn-Arty-210319756250A-0362d093-0"}
fpga -file C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/_ide/bitstream/uart_test_hw.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/uart_test_hw/export/uart_test_hw/hw/uart_test_hw.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/Debug/UART_TEST_FW.elf
----------------End of Script----------------

11:03:30 INFO  : Context for processor 'microblaze_0' is selected.
11:03:30 INFO  : 'con' command is executed.
11:03:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:03:30 INFO  : Launch script is exported to file 'C:\Users\lsh\Desktop\FPGA_ARTIX-7_PRACTICE1\VITIS_PROJECT\UART_TEST_FW_system\_ide\scripts\systemdebugger_uart_test_fw_system_standalone.tcl'
11:03:49 INFO  : Disconnected from the channel tcfchan#3.
11:03:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:49 INFO  : Jtag cable 'Digilent Arty 210319756250A' is selected.
11:03:49 INFO  : 'jtag frequency' command is executed.
11:03:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319756250A" && level==0 && jtag_device_ctx=="jsn-Arty-210319756250A-0362d093-0"}' command is executed.
11:03:50 INFO  : Device configured successfully with "C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/_ide/bitstream/uart_test_hw.bit"
11:03:50 INFO  : Context for processor 'microblaze_0' is selected.
11:03:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/uart_test_hw/export/uart_test_hw/hw/uart_test_hw.xsa'.
11:03:50 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
11:03:50 INFO  : Context for processor 'microblaze_0' is selected.
11:03:50 INFO  : System reset is completed.
11:03:53 INFO  : 'after 3000' command is executed.
11:03:53 INFO  : Context for processor 'microblaze_0' is selected.
11:03:53 INFO  : The application 'C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/Debug/UART_TEST_FW.elf' is downloaded to processor 'microblaze_0'.
11:03:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty 210319756250A" && level==0 && jtag_device_ctx=="jsn-Arty-210319756250A-0362d093-0"}
fpga -file C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/_ide/bitstream/uart_test_hw.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/uart_test_hw/export/uart_test_hw/hw/uart_test_hw.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow C:/Users/lsh/Desktop/FPGA_ARTIX-7_PRACTICE1/VITIS_PROJECT/UART_TEST_FW/Debug/UART_TEST_FW.elf
----------------End of Script----------------

11:03:53 INFO  : Context for processor 'microblaze_0' is selected.
11:03:53 INFO  : 'con' command is executed.
11:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

11:03:53 INFO  : Launch script is exported to file 'C:\Users\lsh\Desktop\FPGA_ARTIX-7_PRACTICE1\VITIS_PROJECT\UART_TEST_FW_system\_ide\scripts\systemdebugger_uart_test_fw_system_standalone.tcl'
11:04:15 INFO  : Disconnected from the channel tcfchan#4.
