# do DUT_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/quartus/bin/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/quartus/bin/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/student/Desktop/assignment1/Gates.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# vcom -93 -work work {/home/student/Desktop/assignment1/DUT.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# vcom -93 -work work {/home/student/Desktop/assignment1/sixteenbit.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sixteenbit
# -- Compiling architecture Struct of sixteenbit
# vcom -93 -work work {/home/student/Desktop/assignment1/Full_Adder.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity Full_Adder
# -- Compiling architecture Struct of Full_Adder
# vcom -93 -work work {/home/student/Desktop/assignment1/booth.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity booth
# -- Compiling architecture design of booth
# vcom -93 -work work {/home/student/Desktop/assignment1/decoder.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity decoder
# -- Compiling architecture design of decoder
# vcom -93 -work work {/home/student/Desktop/assignment1/mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity mux
# -- Compiling architecture design of mux
# 
# vcom -93 -work work {/home/student/Desktop/assignment1/Testbench.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading work.gates
# Loading work.booth(design)
# Loading work.decoder(design)
# Loading work.mux(design)
# Loading work.sixteenbit(struct)
# Loading work.full_adder(struct)
# Loading work.half_adder(equations)
# Loading work.and_2(equations)
# Loading work.or_2(equations)
# Loading work.xor_2(equations)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
#    Time: 2833116 ns  Iteration: 0  Instance: /testbench
# WARNING: No extended dataflow license exists
