<!DOCTYPE html>
<html lang="en">
<head>
{{> head }}
    <title>Technical Program - VOICE 2026 - Advantest Developer Conference</title>
</head>
<body>
{{> header }}

    <section class="program-page">
        <div class="container">
            <h1 class="page-title">Technical Program 2025</h1>

            <div class="abstract-info-box">
                <h2>How to View Abstracts:</h2>
                <ol>
                    <li>To view all abstract titles, author and content click on the button below to be redirected to myAdvantest.</li>
                    <li>Login with your myAdvantest credentials or sign up for an account clicking the "New User" tab on the myAdvantest portal.</li>
                    <li>New accounts will be verified within 3-5 business days, at which time you will get full access to VOICE paper abstracts.</li>
                </ol>
                <a href="#" class="btn-primary">View Abstracts</a>
            </div>

            <h2 class="section-heading">Technical Tracks &amp; Titles</h2>

            <div class="track-section">
                <h3 class="track-title">Artificial Intelligence</h3>
                <ul class="paper-list">
                    <li>Leveraging Generative AI for Domain-Specific Knowledge Retrieval and Interaction</li>
                    <li>Predictive Test Selection for Silicon at System Level Using Machine Learning and Cloud services.</li>
                    <li>Advanced Dynamic Binning Solution for Multi-Core Chips</li>
                    <li>Streamlining Concurrent Test Flow Testing of AI Chips</li>
                </ul>
            </div>

            <div class="track-section">
                <h3 class="track-title">5G/Millimeter Wave</h3>
                <ul class="paper-list">
                    <li>Accurate RF Power Measurements with SmarTest</li>
                    <li>Low-Cost, High-Efficiency ATE Test Solution for 5G RedCap Devices</li>
                    <li>Maximizing Throughput with Next-Generation RF Instrument on the V93000 Platform</li>
                    <li>HRP-UWB PHY Modulated Testing</li>
                    <li>HRP-UWB Production Testing from WSRF to WSRF 20ex</li>
                </ul>
            </div>

            <div class="track-section">
                <h3 class="track-title">Automotive, Power, Analog and Mixed Signal</h3>
                <ul class="paper-list">
                    <li>Test Solution for a High-Performance 256-Channel 20-Bit ADC Chip</li>
                    <li>Ultra-High-Precision DAC Test Solution at µV level with DC Scale AVI64</li>
                    <li>High-Multi-Site, High-Voltage Test Solution for Power SiP Devices</li>
                    <li>Using Wave Scale MX to Simplify Automotive Sensor Chip Test Circuits</li>
                    <li>Low-Cost Solution for Testing High-Accuracy DAC/ADC Using XPS256</li>
                    <li>Implementing Wave Scale MX_HR in a 16-Site High-Fidelity Smart Audio Testing Solution</li>
                    <li>SmarTest 8 Characterization Library Best Practices for ADAS Applications</li>
                    <li>A High-Efficiency Smart TV Chip Test Solution on V93000 EXA Scale</li>
                    <li>Low-Cost Charger Device Test Solution by using XPS128+HV on EXA Scale</li>
                    <li>Best Practices Using Wave Scale MX for Current Sourcing Test</li>
                    <li>XPS256 AWG and DGT with Xtreme Regulation Technology on Mixed-Signal Devices</li>
                    <li>Common Building Blocks on V93000 for Media SoC Analog Test</li>
                    <li>Using Pin Scale 5000 C-DAC for Low-Cost Solution in High-Volume MCU Manufacturing</li>
                    <li>Automotive System Basis Chip CAN-FD Transceiver Test Solutions on V93000</li>
                    <li>Optimizing Test Time for Automotive Airbag Devices Using SmarTest 8</li>
                    <li>Accurate Differential Voltage Forcing Solution onto High-Reference Voltage with V93000</li>
                    <li>Advanced Solution for SmarTest 8 PAC Complex Trimming and Comparator</li>
                    <li>Testing a High-Cell-Count BMS Device Using a Hybrid Cell Meter Approach</li>
                </ul>
            </div>

            <div class="track-section">
                <h3 class="track-title">High Performance Digital</h3>
                <ul class="paper-list">
                    <li>Pin Scale Multi-Level Serial (PS MLS) Re-Timed Loopback Development</li>
                    <li>Enabling Future HPC Device Roadmap Using XHC32 Instrument</li>
                    <li>Boosting Scan-over-HSIO Implementation to 33Gbps with Pin Scale Multilevel Serial</li>
                    <li>Practical Change Period Implementation for Scan Test Patterns with PS5000 CT Immediate + SmarTest8</li>
                    <li>Strategies for Preventing Burned Probes on the V93000 EXA Scale Platform</li>
                    <li>Deep Learning Application for ADAS Testing with proteanTec at Exascale</li>
                    <li>Silicon Photonics Optical Control Library (OCL)</li>
                    <li>Revolutionizing DDR5 DIMM Chipset Testing: A New Era of Speed and Precision</li>
                    <li>Flow-Level CCT Solution for HPC Chips</li>
                    <li>PinScale 5000 Protocol Link in SmarTest 8 Using Digital Pins as Embedded Protocol Interface</li>
                    <li>Challenges of Migrating a High-Performance Compute Application from XPS256 to XHC32</li>
                    <li>Beyond X5R? Exploring Thermal Effects of High Temperature Testing</li>
                    <li>High-Power Computation DUT Board Design and Test Program Adaptation Techniques for Migrating from UHC4T to XHC32</li>
                    <li>Greatly Enhanced Protocol Support Via New PS5000 Protocol Link Feature</li>
                </ul>
            </div>

            <div class="track-section">
                <h3 class="track-title">Factory Automation</h3>
                <ul class="paper-list">
                    <li>Best Practices for Improving OEE of V93000 Final Test Cell in Production</li>
                </ul>
            </div>

            <div class="track-section">
                <h3 class="track-title">Hardware &amp; Software Design Integration</h3>
                <ul class="paper-list">
                    <li>Best Time-to-Quality Universal Inspection Solution Using SmarTest 8</li>
                    <li>Wave Scale RF-20ex Single-Tone Measurement Throughput Study</li>
                    <li>Using Match Loop Features on Pin Scale 5000 to Develop AC Timing Measurements for New Protocols</li>
                    <li>Best Practices for DC Scale UHC4T to XHC32 Migration</li>
                    <li>Enhance Search Speed by Utilizing Embedded CoGo in SmarTest 8</li>
                    <li>Test Specification Management for Automatic Test Program Generation on SmarTest 8</li>
                </ul>
            </div>

            <div class="track-section">
                <h3 class="track-title">Test Methodologies</h3>
                <ul class="paper-list">
                    <li>Cross Correlation EVM Method: Introduction and Implementation with V93000 Wave Scale RF</li>
                    <li>Addressing High-Performance Analog Interface ADDA testing for Wi-Fi 7 Router</li>
                    <li>V93000 EXA Scale with Duo Interface Boosts AP Device Testing</li>
                    <li>Test Cost Optimization in SiP Product Development Through Efficient V93000 Concurrent Testing</li>
                    <li>V93000 EXA Scale Latch-Up Testing of High-Power Devices</li>
                    <li>Test Challenges and Low-Cost Test Solutions for PMIC Development on V93000 EXA Scale</li>
                    <li>TestStream: Software Framework for Automated Test Setup, Execution and Postprocessing</li>
                    <li>Optimizing Multiple Clock Setup in SmarTest 8 for Optimal Throughput</li>
                    <li>Vmin to the Max: A New Approach to Single-Sequencer Run Searching</li>
                    <li>Boosting Efficiency and Security in Test Development with Podman on RHEL9</li>
                    <li>Power Integrity Design and Post-Verification for XPS256</li>
                    <li>Implementing TestFlow per Site in SmarTest 8</li>
                    <li>Improving DDR Yield by Performing Optimization on Input/Output Settings</li>
                    <li>Streamlining SmarTest 8 Offline Result Emulation with Simplified Configuration Through Modular CSV Files</li>
                    <li>Optimizing SmarTest 8 Specification Search for Test Time Reduction and Granular Result Precision</li>
                    <li>Lessons from Migrating to the V93000: 4.25X Faster, 2X Increased Parallelism</li>
                    <li>Best Practices of Test Time Reduction and Memory Optimization for GPU Test Library on SmarTest8</li>
                    <li>Automating Testing Processes: Integrating Git, SSF API, ORE API, and SmartCI on Jenkins</li>
                    <li>Automated Digital-Pin Resource Sharing and Site Sequencing Handled by SmarTest 8</li>
                    <li>Integrating SSN in Production Testing: Benefits and Implementation on smartTest8</li>
                    <li>Designing a Scalable Loadboard for Efficient Power Supply Management</li>
                    <li>A Scalable and Interactive Solution for Dynamic Shmoo Testing on HPC Devices in SmarTest 8</li>
                    <li>Streamlined Shmoo Characterization Solution for Efficient GPU Pattern Bring-Up in SmarTest 8</li>
                    <li>Best Practices for Transitioning Test Method Libraries from SmartTest 7 to SmartTest 8</li>
                    <li>Optimizing DUT Testing Efficiency through Integration of RF and Communication Interface Testing</li>
                    <li>Test Program Development Framework for Reduced Time-to-Market</li>
                    <li>Leveraging On-Chip Monitoring and Machine Learning Algorithms Using External Libraries in SmarTest 8</li>
                    <li>Synopsys Streaming Fabric with Advantest V93000 ATE Support</li>
                    <li>SmarTest 8 Current and Voltage Profiling Techniques: Strategies, Use Cases and Best Practices</li>
                    <li>A Novel Approach to Functional Test Using SiConic without Requiring PSS</li>
                    <li>Case Study: Fail Log Feedback to ATPG Scan Diagnostics and Solutions Fixing Cycle information</li>
                    <li>Left-Shifting Functional Validation to Wafer Sort</li>
                    <li>Vector Memory Toolset for SmarTest 8</li>
                    <li>Real-Time UART Data Streaming and Logging on ATE for Enhanced Failure Analysis</li>
                    <li>Enhancing Reliability in Testing: Proactive Detection of Hot Switching and Relay Failures</li>
                    <li>Development of Serial Buses in SmarTest 8 Using Utility Lines with Protocol Access Comparison</li>
                    <li>Parametric Testing of HSIO Pads Without DC Access</li>
                    <li>Test Power Debug and Characterization with SmartShell DC Profiling</li>
                    <li>Minimizing Test-Time Overhead When Using Slow Digital Protocols on EXA Scale PS5000</li>
                </ul>
            </div>

            <div class="track-section">
                <h3 class="track-title">T2000</h3>
                <ul class="paper-list">
                    <li>SiPM (LiDAR) Measurement Solution on T2000</li>
                    <li>Toolchain to Convert Schematic Information for Use with T2000 IPSE Test Systems</li>
                    <li>Investigation of the Voltage Dependency of Standard Capacitors Using the Advantest T2000 IPSE</li>
                    <li>Efficiency Improvement Using RDK Assistant</li>
                    <li>Advanced Accuracy in BMIC Chip Testing with High-Power Stack Integration</li>
                    <li>Optimized Cost-Reduction Test Solutions for MCU, Sensor, and Driver ICs Using T2000-AIR</li>
                </ul>
            </div>

            <div class="track-section">
                <h3 class="track-title">Hot Topics</h3>
                <ul class="paper-list">
                    <li>New Bluetooth Channel Sounding Production Testing on V93000</li>
                    <li>Simplifying SmarTest 8 ATPG Flows for Enhanced Generality and Efficiency</li>
                    <li>ACS Nexus Enables ACS RTDI to Empower Data Feedforward/Feedback in Semiconductor Production</li>
                    <li>Planning for Vector Memory Usage in the Chiplet Era</li>
                    <li>Testing SparkLink Low Energy Access Mode on V93000</li>
                    <li>Testing Challenges and Low-Cost Test Solutions for 6nm Process RTOS Smartwatch Device</li>
                    <li>5G RedCap Test Solution on V93000</li>
                    <li>From 200 MHz to 2 GHz – An Answer to UWB Test Challenges</li>
                    <li>Best Practice for Wi-Fi 6 Router Test Solution on the V93000 WSRF Platform</li>
                    <li>Best Practices for Testing 800G DSPs on the V93000 Platform</li>
                </ul>
            </div>

        </div>
    </section>

{{> footer }}

    <script src="js/main.js"></script>
</body>
</html>
