<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-ulfe-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-ulfe-defs.h</h1><a href="cvmx-ulfe-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-ulfe-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon ulfe.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_ULFE_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_ULFE_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ANT_STATUS CVMX_ULFE_ANT_STATUS_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_ANT_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_ANT_STATUS not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3081070ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a2827db730872e2963f9e1345abf9d3b9">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ANT_STATUS (CVMX_ADD_IO_SEG(0x00011800B3081070ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_BIST_STATUS0 CVMX_ULFE_BIST_STATUS0_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_BIST_STATUS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_BIST_STATUS0 not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3080050ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a7321219e34d090a9e9d38a20842f8271">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_BIST_STATUS0 (CVMX_ADD_IO_SEG(0x00011800B3080050ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ulfe-defs_8h.html#a366dd5fd5edb95b7d5d40e328427044f">CVMX_ULFE_CONFIGURATION0X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_CONFIGURATION0X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3082000ull) + ((offset) &amp; 511) * 8;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a366dd5fd5edb95b7d5d40e328427044f">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_CONFIGURATION0X(offset) (CVMX_ADD_IO_SEG(0x00011800B3082000ull) + ((offset) &amp; 511) * 8)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ulfe-defs_8h.html#ae875d2fc9430c5aeaf83f6717f30b646">CVMX_ULFE_CONFIGURATION1X</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 511)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_CONFIGURATION1X(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3084000ull) + ((offset) &amp; 511) * 8;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-ulfe-defs_8h.html#ae875d2fc9430c5aeaf83f6717f30b646">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_CONFIGURATION1X(offset) (CVMX_ADD_IO_SEG(0x00011800B3084000ull) + ((offset) &amp; 511) * 8)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_CONTROL CVMX_ULFE_CONTROL_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3080000ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a3c1604f1bb237e1a4407c9a7d913b09c">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_CONTROL (CVMX_ADD_IO_SEG(0x00011800B3080000ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ECC_CONTROL0 CVMX_ULFE_ECC_CONTROL0_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_ECC_CONTROL0_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_ECC_CONTROL0 not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3080060ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-ulfe-defs_8h.html#ac322e865c8eba491c02a763ecd3b3643">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ECC_CONTROL0 (CVMX_ADD_IO_SEG(0x00011800B3080060ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ECC_ENABLE0 CVMX_ULFE_ECC_ENABLE0_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_ECC_ENABLE0_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_ECC_ENABLE0 not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3080070ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a37394a6623b9ed3b1e4fc0cb774403ea">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ECC_ENABLE0 (CVMX_ADD_IO_SEG(0x00011800B3080070ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ECC_STATUS0 CVMX_ULFE_ECC_STATUS0_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_ECC_STATUS0_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_ECC_STATUS0 not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3080068ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-ulfe-defs_8h.html#ac36d4c19efa61f786b69cc44699d1937">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ECC_STATUS0 (CVMX_ADD_IO_SEG(0x00011800B3080068ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ECO CVMX_ULFE_ECO_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_ECO not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3080008ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a99b8bb7969ff5c5e9dd586241192d8eb">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ECO (CVMX_ADD_IO_SEG(0x00011800B3080008ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ERROR_ENABLE1 CVMX_ULFE_ERROR_ENABLE1_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_ERROR_ENABLE1_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_ERROR_ENABLE1 not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3080048ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a878ba21c5e56da86cfc0f183c938a597">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ERROR_ENABLE1 (CVMX_ADD_IO_SEG(0x00011800B3080048ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ERROR_SOURCE1 CVMX_ULFE_ERROR_SOURCE1_FUNC()</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_ERROR_SOURCE1_FUNC(<span class="keywordtype">void</span>)
<a name="l00168"></a>00168 {
<a name="l00169"></a>00169     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_ERROR_SOURCE1 not supported on this chip\n&quot;</span>);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3080038ull);
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a81060200798e0c09650570fdfecdfe21">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ERROR_SOURCE1 (CVMX_ADD_IO_SEG(0x00011800B3080038ull))</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_INDIRECT_ADDR CVMX_ULFE_INDIRECT_ADDR_FUNC()</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_INDIRECT_ADDR_FUNC(<span class="keywordtype">void</span>)
<a name="l00179"></a>00179 {
<a name="l00180"></a>00180     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_INDIRECT_ADDR not supported on this chip\n&quot;</span>);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3081000ull);
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-ulfe-defs_8h.html#adb7737c225ff07b98936d0734a1f0b59">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_INDIRECT_ADDR (CVMX_ADD_IO_SEG(0x00011800B3081000ull))</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_INDIRECT_DATA CVMX_ULFE_INDIRECT_DATA_FUNC()</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_INDIRECT_DATA_FUNC(<span class="keywordtype">void</span>)
<a name="l00190"></a>00190 {
<a name="l00191"></a>00191     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_INDIRECT_DATA not supported on this chip\n&quot;</span>);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3081008ull);
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a3dbdcc2e4d5c5c876c29c69ff91d2c52">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_INDIRECT_DATA (CVMX_ADD_IO_SEG(0x00011800B3081008ull))</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_INP_CONTROL CVMX_ULFE_INP_CONTROL_FUNC()</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_INP_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_INP_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3081068ull);
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a762ed2098d3253e23a21bd36d1e10abf">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_INP_CONTROL (CVMX_ADD_IO_SEG(0x00011800B3081068ull))</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ISS_CNT0 CVMX_ULFE_ISS_CNT0_FUNC()</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_ISS_CNT0_FUNC(<span class="keywordtype">void</span>)
<a name="l00212"></a>00212 {
<a name="l00213"></a>00213     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_ISS_CNT0 not supported on this chip\n&quot;</span>);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3081078ull);
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-ulfe-defs_8h.html#aca65035aa5ca088c3077e5ebbf3c814c">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ISS_CNT0 (CVMX_ADD_IO_SEG(0x00011800B3081078ull))</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ISS_CNT1 CVMX_ULFE_ISS_CNT1_FUNC()</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_ISS_CNT1_FUNC(<span class="keywordtype">void</span>)
<a name="l00223"></a>00223 {
<a name="l00224"></a>00224     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_ISS_CNT1 not supported on this chip\n&quot;</span>);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3081080ull);
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a0ed2b1f14e00b4c9a1d9ec26bfa852ff">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ISS_CNT1 (CVMX_ADD_IO_SEG(0x00011800B3081080ull))</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ISS_CNT2 CVMX_ULFE_ISS_CNT2_FUNC()</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_ISS_CNT2_FUNC(<span class="keywordtype">void</span>)
<a name="l00234"></a>00234 {
<a name="l00235"></a>00235     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_ISS_CNT2 not supported on this chip\n&quot;</span>);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3081088ull);
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a7c778a9a7411c12cb06c3b82768c3a34">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_ISS_CNT2 (CVMX_ADD_IO_SEG(0x00011800B3081088ull))</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_READ_ERR_ENA CVMX_ULFE_READ_ERR_ENA_FUNC()</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_READ_ERR_ENA_FUNC(<span class="keywordtype">void</span>)
<a name="l00245"></a>00245 {
<a name="l00246"></a>00246     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_READ_ERR_ENA not supported on this chip\n&quot;</span>);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3080040ull);
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-ulfe-defs_8h.html#ac7e13e235e8e1736e35054202ff17239">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_READ_ERR_ENA (CVMX_ADD_IO_SEG(0x00011800B3080040ull))</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_READ_ERR_SRC CVMX_ULFE_READ_ERR_SRC_FUNC()</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_READ_ERR_SRC_FUNC(<span class="keywordtype">void</span>)
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_READ_ERR_SRC not supported on this chip\n&quot;</span>);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3080030ull);
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-ulfe-defs_8h.html#ad646cace191408b209d59fb8d20e3263">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_READ_ERR_SRC (CVMX_ADD_IO_SEG(0x00011800B3080030ull))</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_SOS_DOWN_CNT CVMX_ULFE_SOS_DOWN_CNT_FUNC()</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_SOS_DOWN_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00267"></a>00267 {
<a name="l00268"></a>00268     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_SOS_DOWN_CNT not supported on this chip\n&quot;</span>);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3081098ull);
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a23a929cc86d009f3cc2d3fb8cf560eba">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_SOS_DOWN_CNT (CVMX_ADD_IO_SEG(0x00011800B3081098ull))</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_STATUS CVMX_ULFE_STATUS_FUNC()</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00278"></a>00278 {
<a name="l00279"></a>00279     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_STATUS not supported on this chip\n&quot;</span>);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3080018ull);
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-ulfe-defs_8h.html#accd7acecf97ff210c5bc876a0fe3628f">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_STATUS (CVMX_ADD_IO_SEG(0x00011800B3080018ull))</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_TD_RSSI_CNT CVMX_ULFE_TD_RSSI_CNT_FUNC()</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_ULFE_TD_RSSI_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00289"></a>00289 {
<a name="l00290"></a>00290     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_ULFE_TD_RSSI_CNT not supported on this chip\n&quot;</span>);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B3081090ull);
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-ulfe-defs_8h.html#afe167b9acfe38a0e72b441a4b4238cfc">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_ULFE_TD_RSSI_CNT (CVMX_ADD_IO_SEG(0x00011800B3081090ull))</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00298"></a>00298 <span class="comment">/**</span>
<a name="l00299"></a>00299 <span class="comment"> * cvmx_ulfe_ant_status</span>
<a name="l00300"></a>00300 <span class="comment"> *</span>
<a name="l00301"></a>00301 <span class="comment"> * This register reports enable status for each antenna.</span>
<a name="l00302"></a>00302 <span class="comment"> *</span>
<a name="l00303"></a>00303 <span class="comment"> */</span>
<a name="l00304"></a><a class="code" href="unioncvmx__ulfe__ant__status.html">00304</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__ant__status.html" title="cvmx_ulfe_ant_status">cvmx_ulfe_ant_status</a> {
<a name="l00305"></a><a class="code" href="unioncvmx__ulfe__ant__status.html#ad65489687c47a94f1bb6e305c692ef9e">00305</a>     uint64_t <a class="code" href="unioncvmx__ulfe__ant__status.html#ad65489687c47a94f1bb6e305c692ef9e">u64</a>;
<a name="l00306"></a><a class="code" href="structcvmx__ulfe__ant__status_1_1cvmx__ulfe__ant__status__s.html">00306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__ant__status_1_1cvmx__ulfe__ant__status__s.html">cvmx_ulfe_ant_status_s</a> {
<a name="l00307"></a>00307 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__ant__status_1_1cvmx__ulfe__ant__status__s.html#acd3008c9e37557693b84d2ed362f31de">reserved_48_63</a>               : 16;
<a name="l00309"></a>00309     uint64_t <a class="code" href="structcvmx__ulfe__ant__status_1_1cvmx__ulfe__ant__status__s.html#a66267f7894f3bac64b25d87dfa33e3cf">ant_enable</a>                   : 48; <span class="comment">/**&lt; Indicates the enable status for each antenna.</span>
<a name="l00310"></a>00310 <span class="comment">                                                         0 = ULFE drops any data for this antenna.</span>
<a name="l00311"></a>00311 <span class="comment">                                                         1 = The antenna is enabled in the sector-antenna map, and any data</span>
<a name="l00312"></a>00312 <span class="comment">                                                         received for this antenna is written into an input buffer for</span>
<a name="l00313"></a>00313 <span class="comment">                                                         processing. */</span>
<a name="l00314"></a>00314 <span class="preprocessor">#else</span>
<a name="l00315"></a><a class="code" href="structcvmx__ulfe__ant__status_1_1cvmx__ulfe__ant__status__s.html#a66267f7894f3bac64b25d87dfa33e3cf">00315</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__ant__status_1_1cvmx__ulfe__ant__status__s.html#a66267f7894f3bac64b25d87dfa33e3cf">ant_enable</a>                   : 48;
<a name="l00316"></a><a class="code" href="structcvmx__ulfe__ant__status_1_1cvmx__ulfe__ant__status__s.html#acd3008c9e37557693b84d2ed362f31de">00316</a>     uint64_t <a class="code" href="structcvmx__ulfe__ant__status_1_1cvmx__ulfe__ant__status__s.html#acd3008c9e37557693b84d2ed362f31de">reserved_48_63</a>               : 16;
<a name="l00317"></a>00317 <span class="preprocessor">#endif</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__ant__status.html#a71f37413a8ea92a4661ad43d0a68c57a">s</a>;
<a name="l00319"></a><a class="code" href="unioncvmx__ulfe__ant__status.html#a74b92ec1be67c904a07dd77a16534f07">00319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__ant__status_1_1cvmx__ulfe__ant__status__s.html">cvmx_ulfe_ant_status_s</a>         <a class="code" href="unioncvmx__ulfe__ant__status.html#a74b92ec1be67c904a07dd77a16534f07">cnf75xx</a>;
<a name="l00320"></a>00320 };
<a name="l00321"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a85c01c62e0fb2ec8b31740501a5c8742">00321</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__ant__status.html" title="cvmx_ulfe_ant_status">cvmx_ulfe_ant_status</a> <a class="code" href="unioncvmx__ulfe__ant__status.html" title="cvmx_ulfe_ant_status">cvmx_ulfe_ant_status_t</a>;
<a name="l00322"></a>00322 <span class="comment"></span>
<a name="l00323"></a>00323 <span class="comment">/**</span>
<a name="l00324"></a>00324 <span class="comment"> * cvmx_ulfe_bist_status0</span>
<a name="l00325"></a>00325 <span class="comment"> *</span>
<a name="l00326"></a>00326 <span class="comment"> * This register provides access to the internal BIST results.  Each bit is</span>
<a name="l00327"></a>00327 <span class="comment"> * the BIST result of an individual memory (per bit, 0 = pass and 1 = fail).</span>
<a name="l00328"></a>00328 <span class="comment"> */</span>
<a name="l00329"></a><a class="code" href="unioncvmx__ulfe__bist__status0.html">00329</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__bist__status0.html" title="cvmx_ulfe_bist_status0">cvmx_ulfe_bist_status0</a> {
<a name="l00330"></a><a class="code" href="unioncvmx__ulfe__bist__status0.html#a6c474dc351bc7467d26b21fc1ea101bb">00330</a>     uint64_t <a class="code" href="unioncvmx__ulfe__bist__status0.html#a6c474dc351bc7467d26b21fc1ea101bb">u64</a>;
<a name="l00331"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html">00331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html">cvmx_ulfe_bist_status0_s</a> {
<a name="l00332"></a>00332 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a6e1552978f1e280a973becb0258ba2ed">reserved_13_63</a>               : 51;
<a name="l00334"></a>00334     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a6f9bf4453ed84c503434782d63e7f835">tsk_status</a>                   : 1;  <span class="comment">/**&lt; Task FIFO memory BIST status. */</span>
<a name="l00335"></a>00335     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a171d063348c7a717ef06a90cc1c42d0f">fdrssi_status</a>                : 1;  <span class="comment">/**&lt; TD RSSI buffer memory BIST status. */</span>
<a name="l00336"></a>00336     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#aba298d3719760d13b2deacca743e16ef">fdxcorr_status</a>               : 1;  <span class="comment">/**&lt; TD RSSI buffer memory BIST status. */</span>
<a name="l00337"></a>00337     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a7c97fe49aeed9b19bfac9bb5476d2bdc">fft_status</a>                   : 1;  <span class="comment">/**&lt; FFT memory BIST status. */</span>
<a name="l00338"></a>00338     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a7d1228612b8bbfcbdb2e37d6e977771a">wdma_status</a>                  : 1;  <span class="comment">/**&lt; WDMA buffer memory BIST status. */</span>
<a name="l00339"></a>00339     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#adc5fef0e1cfc5a4562c20dbdc4ff22b7">xcor_status</a>                  : 1;  <span class="comment">/**&lt; Cross-correlation buffer memory BIST status. */</span>
<a name="l00340"></a>00340     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a54519f760f26c294aaf84cf137865943">bfib_status</a>                  : 1;  <span class="comment">/**&lt; Beam-former input buffer memory BIST status. */</span>
<a name="l00341"></a>00341     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a8928465ef5413d75a761e7bc7415fc3e">frb_status</a>                   : 1;  <span class="comment">/**&lt; FFt reorder buffer memory BIST status. */</span>
<a name="l00342"></a>00342     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#aa9d0880ff64a2788b8d3d8b6c2780d34">inpb_status</a>                  : 1;  <span class="comment">/**&lt; Input buffer memory BIST status. */</span>
<a name="l00343"></a>00343     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#ae66b7d0f0a255fa2eef7f3b0ab774976">cfg_status</a>                   : 1;  <span class="comment">/**&lt; Configuration memory BIST status. */</span>
<a name="l00344"></a>00344     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a5a81b7bb4ec5cffbe27b56ffd9a36ddf">gcp_status</a>                   : 1;  <span class="comment">/**&lt; General control and parameter memory Bist Status */</span>
<a name="l00345"></a>00345     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#af549c57b5f8d53c9ce30568734133b81">bfc_status</a>                   : 1;  <span class="comment">/**&lt; Beam-former coefficient memory BIST status. */</span>
<a name="l00346"></a>00346     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a92019497d18962ff2f7b78ec0ac29a99">antc_status</a>                  : 1;  <span class="comment">/**&lt; Antenna calibration coefficient memory BIST status. */</span>
<a name="l00347"></a>00347 <span class="preprocessor">#else</span>
<a name="l00348"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a92019497d18962ff2f7b78ec0ac29a99">00348</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a92019497d18962ff2f7b78ec0ac29a99">antc_status</a>                  : 1;
<a name="l00349"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#af549c57b5f8d53c9ce30568734133b81">00349</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#af549c57b5f8d53c9ce30568734133b81">bfc_status</a>                   : 1;
<a name="l00350"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a5a81b7bb4ec5cffbe27b56ffd9a36ddf">00350</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a5a81b7bb4ec5cffbe27b56ffd9a36ddf">gcp_status</a>                   : 1;
<a name="l00351"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#ae66b7d0f0a255fa2eef7f3b0ab774976">00351</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#ae66b7d0f0a255fa2eef7f3b0ab774976">cfg_status</a>                   : 1;
<a name="l00352"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#aa9d0880ff64a2788b8d3d8b6c2780d34">00352</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#aa9d0880ff64a2788b8d3d8b6c2780d34">inpb_status</a>                  : 1;
<a name="l00353"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a8928465ef5413d75a761e7bc7415fc3e">00353</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a8928465ef5413d75a761e7bc7415fc3e">frb_status</a>                   : 1;
<a name="l00354"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a54519f760f26c294aaf84cf137865943">00354</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a54519f760f26c294aaf84cf137865943">bfib_status</a>                  : 1;
<a name="l00355"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#adc5fef0e1cfc5a4562c20dbdc4ff22b7">00355</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#adc5fef0e1cfc5a4562c20dbdc4ff22b7">xcor_status</a>                  : 1;
<a name="l00356"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a7d1228612b8bbfcbdb2e37d6e977771a">00356</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a7d1228612b8bbfcbdb2e37d6e977771a">wdma_status</a>                  : 1;
<a name="l00357"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a7c97fe49aeed9b19bfac9bb5476d2bdc">00357</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a7c97fe49aeed9b19bfac9bb5476d2bdc">fft_status</a>                   : 1;
<a name="l00358"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#aba298d3719760d13b2deacca743e16ef">00358</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#aba298d3719760d13b2deacca743e16ef">fdxcorr_status</a>               : 1;
<a name="l00359"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a171d063348c7a717ef06a90cc1c42d0f">00359</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a171d063348c7a717ef06a90cc1c42d0f">fdrssi_status</a>                : 1;
<a name="l00360"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a6f9bf4453ed84c503434782d63e7f835">00360</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a6f9bf4453ed84c503434782d63e7f835">tsk_status</a>                   : 1;
<a name="l00361"></a><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a6e1552978f1e280a973becb0258ba2ed">00361</a>     uint64_t <a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html#a6e1552978f1e280a973becb0258ba2ed">reserved_13_63</a>               : 51;
<a name="l00362"></a>00362 <span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__bist__status0.html#a11b912ff1eab8ed3e7cf22c81af67b51">s</a>;
<a name="l00364"></a><a class="code" href="unioncvmx__ulfe__bist__status0.html#ab4198d6caf585bab228058c819771de1">00364</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__bist__status0_1_1cvmx__ulfe__bist__status0__s.html">cvmx_ulfe_bist_status0_s</a>       <a class="code" href="unioncvmx__ulfe__bist__status0.html#ab4198d6caf585bab228058c819771de1">cnf75xx</a>;
<a name="l00365"></a>00365 };
<a name="l00366"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a7a235a58d7c47dbb3fa594dc6df6c6de">00366</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__bist__status0.html" title="cvmx_ulfe_bist_status0">cvmx_ulfe_bist_status0</a> <a class="code" href="unioncvmx__ulfe__bist__status0.html" title="cvmx_ulfe_bist_status0">cvmx_ulfe_bist_status0_t</a>;
<a name="l00367"></a>00367 <span class="comment"></span>
<a name="l00368"></a>00368 <span class="comment">/**</span>
<a name="l00369"></a>00369 <span class="comment"> * cvmx_ulfe_configuration0#</span>
<a name="l00370"></a>00370 <span class="comment"> *</span>
<a name="l00371"></a>00371 <span class="comment"> * This register space contains the ULFE job configuration for slot 0.</span>
<a name="l00372"></a>00372 <span class="comment"> *</span>
<a name="l00373"></a>00373 <span class="comment"> */</span>
<a name="l00374"></a><a class="code" href="unioncvmx__ulfe__configuration0x.html">00374</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__configuration0x.html" title="cvmx_ulfe_configuration0#">cvmx_ulfe_configuration0x</a> {
<a name="l00375"></a><a class="code" href="unioncvmx__ulfe__configuration0x.html#a70de75490a721d9c64c39570bd1a512d">00375</a>     uint64_t <a class="code" href="unioncvmx__ulfe__configuration0x.html#a70de75490a721d9c64c39570bd1a512d">u64</a>;
<a name="l00376"></a><a class="code" href="structcvmx__ulfe__configuration0x_1_1cvmx__ulfe__configuration0x__s.html">00376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__configuration0x_1_1cvmx__ulfe__configuration0x__s.html">cvmx_ulfe_configuration0x_s</a> {
<a name="l00377"></a>00377 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__configuration0x_1_1cvmx__ulfe__configuration0x__s.html#a7c7400cc6c46cbd32c5e81d56b054064">reserved_0_63</a>                : 64;
<a name="l00379"></a>00379 <span class="preprocessor">#else</span>
<a name="l00380"></a><a class="code" href="structcvmx__ulfe__configuration0x_1_1cvmx__ulfe__configuration0x__s.html#a7c7400cc6c46cbd32c5e81d56b054064">00380</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__configuration0x_1_1cvmx__ulfe__configuration0x__s.html#a7c7400cc6c46cbd32c5e81d56b054064">reserved_0_63</a>                : 64;
<a name="l00381"></a>00381 <span class="preprocessor">#endif</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__configuration0x.html#a8f0d146dc403e162e9d7ebd53b42e522">s</a>;
<a name="l00383"></a><a class="code" href="structcvmx__ulfe__configuration0x_1_1cvmx__ulfe__configuration0x__cnf75xx.html">00383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__configuration0x_1_1cvmx__ulfe__configuration0x__cnf75xx.html">cvmx_ulfe_configuration0x_cnf75xx</a> {
<a name="l00384"></a>00384 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__configuration0x_1_1cvmx__ulfe__configuration0x__cnf75xx.html#ad3f8f6d63faa2c2f4bf5955e08e25159">reserved_63_0</a>                : 64;
<a name="l00386"></a>00386 <span class="preprocessor">#else</span>
<a name="l00387"></a><a class="code" href="structcvmx__ulfe__configuration0x_1_1cvmx__ulfe__configuration0x__cnf75xx.html#ad3f8f6d63faa2c2f4bf5955e08e25159">00387</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__configuration0x_1_1cvmx__ulfe__configuration0x__cnf75xx.html#ad3f8f6d63faa2c2f4bf5955e08e25159">reserved_63_0</a>                : 64;
<a name="l00388"></a>00388 <span class="preprocessor">#endif</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__configuration0x.html#a61f89f06cf19e0c9b081871a700b32f1">cnf75xx</a>;
<a name="l00390"></a>00390 };
<a name="l00391"></a><a class="code" href="cvmx-ulfe-defs_8h.html#aba04b962655e1e51b962d295fd308f49">00391</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__configuration0x.html" title="cvmx_ulfe_configuration0#">cvmx_ulfe_configuration0x</a> <a class="code" href="unioncvmx__ulfe__configuration0x.html" title="cvmx_ulfe_configuration0#">cvmx_ulfe_configuration0x_t</a>;
<a name="l00392"></a>00392 <span class="comment"></span>
<a name="l00393"></a>00393 <span class="comment">/**</span>
<a name="l00394"></a>00394 <span class="comment"> * cvmx_ulfe_configuration1#</span>
<a name="l00395"></a>00395 <span class="comment"> *</span>
<a name="l00396"></a>00396 <span class="comment"> * This register space contains the ULFE job configuration for slot 1.</span>
<a name="l00397"></a>00397 <span class="comment"> *</span>
<a name="l00398"></a>00398 <span class="comment"> */</span>
<a name="l00399"></a><a class="code" href="unioncvmx__ulfe__configuration1x.html">00399</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__configuration1x.html" title="cvmx_ulfe_configuration1#">cvmx_ulfe_configuration1x</a> {
<a name="l00400"></a><a class="code" href="unioncvmx__ulfe__configuration1x.html#ae9a8fedac34cab0c07bb239a271ad438">00400</a>     uint64_t <a class="code" href="unioncvmx__ulfe__configuration1x.html#ae9a8fedac34cab0c07bb239a271ad438">u64</a>;
<a name="l00401"></a><a class="code" href="structcvmx__ulfe__configuration1x_1_1cvmx__ulfe__configuration1x__s.html">00401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__configuration1x_1_1cvmx__ulfe__configuration1x__s.html">cvmx_ulfe_configuration1x_s</a> {
<a name="l00402"></a>00402 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__configuration1x_1_1cvmx__ulfe__configuration1x__s.html#a028908b3945111ed399ffce7138ca901">reserved_0_63</a>                : 64;
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="structcvmx__ulfe__configuration1x_1_1cvmx__ulfe__configuration1x__s.html#a028908b3945111ed399ffce7138ca901">00405</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__configuration1x_1_1cvmx__ulfe__configuration1x__s.html#a028908b3945111ed399ffce7138ca901">reserved_0_63</a>                : 64;
<a name="l00406"></a>00406 <span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__configuration1x.html#ae0ffcab60092d02488618a26ad20a981">s</a>;
<a name="l00408"></a><a class="code" href="structcvmx__ulfe__configuration1x_1_1cvmx__ulfe__configuration1x__cnf75xx.html">00408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__configuration1x_1_1cvmx__ulfe__configuration1x__cnf75xx.html">cvmx_ulfe_configuration1x_cnf75xx</a> {
<a name="l00409"></a>00409 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__configuration1x_1_1cvmx__ulfe__configuration1x__cnf75xx.html#aa4dc7f0b1aac9a94a28c2cb90b4b1641">reserved_63_0</a>                : 64;
<a name="l00411"></a>00411 <span class="preprocessor">#else</span>
<a name="l00412"></a><a class="code" href="structcvmx__ulfe__configuration1x_1_1cvmx__ulfe__configuration1x__cnf75xx.html#aa4dc7f0b1aac9a94a28c2cb90b4b1641">00412</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__configuration1x_1_1cvmx__ulfe__configuration1x__cnf75xx.html#aa4dc7f0b1aac9a94a28c2cb90b4b1641">reserved_63_0</a>                : 64;
<a name="l00413"></a>00413 <span class="preprocessor">#endif</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__configuration1x.html#adddf2a710cae30196cd933c496129987">cnf75xx</a>;
<a name="l00415"></a>00415 };
<a name="l00416"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a0650a221e9b0955dee66d8cc8abe71e0">00416</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__configuration1x.html" title="cvmx_ulfe_configuration1#">cvmx_ulfe_configuration1x</a> <a class="code" href="unioncvmx__ulfe__configuration1x.html" title="cvmx_ulfe_configuration1#">cvmx_ulfe_configuration1x_t</a>;
<a name="l00417"></a>00417 <span class="comment"></span>
<a name="l00418"></a>00418 <span class="comment">/**</span>
<a name="l00419"></a>00419 <span class="comment"> * cvmx_ulfe_control</span>
<a name="l00420"></a>00420 <span class="comment"> *</span>
<a name="l00421"></a>00421 <span class="comment"> * This register is used to start ULFE HAB processing</span>
<a name="l00422"></a>00422 <span class="comment"> *</span>
<a name="l00423"></a>00423 <span class="comment"> */</span>
<a name="l00424"></a><a class="code" href="unioncvmx__ulfe__control.html">00424</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__control.html" title="cvmx_ulfe_control">cvmx_ulfe_control</a> {
<a name="l00425"></a><a class="code" href="unioncvmx__ulfe__control.html#a79009501013c6afb1108d50ab83ee8e2">00425</a>     uint64_t <a class="code" href="unioncvmx__ulfe__control.html#a79009501013c6afb1108d50ab83ee8e2">u64</a>;
<a name="l00426"></a><a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html">00426</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html">cvmx_ulfe_control_s</a> {
<a name="l00427"></a>00427 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a0ca30ac707b6eb136f4ed3b4232ef58e">reserved_48_63</a>               : 16;
<a name="l00429"></a>00429     uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a9a05b803d939d1ec8e8a67abb53f2ced">jobid1</a>                       : 16; <span class="comment">/**&lt; Job ID for slot 1. */</span>
<a name="l00430"></a>00430     uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#adb9ba198a35e382d8d23090a9ec0a460">jobid0</a>                       : 16; <span class="comment">/**&lt; Job ID for slot 0. */</span>
<a name="l00431"></a>00431     uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a694399fc9ad7928be30956a8a3329417">reserved_2_15</a>                : 14;
<a name="l00432"></a>00432     uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a6b121ce8547d8985a127d4f75095feb1">start1</a>                       : 1;  <span class="comment">/**&lt; When written to 1, start ULFE processing using configuration slot 1.</span>
<a name="l00433"></a>00433 <span class="comment">                                                         This bit automatically clears to 0. Writes are ignored when</span>
<a name="l00434"></a>00434 <span class="comment">                                                         configuration slot 1 is already busy (i.e., ULFE_STATUS[STATUS1] = 1). */</span>
<a name="l00435"></a>00435     uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a05d12b594341e097831842943258b5d0">start0</a>                       : 1;  <span class="comment">/**&lt; When written to 1, start ULFE processing using configuration slot 0.</span>
<a name="l00436"></a>00436 <span class="comment">                                                         This bit automatically clears to 0. Writes are ignored when</span>
<a name="l00437"></a>00437 <span class="comment">                                                         configuration slot 1 is already busy (i.e., ULFE_STATUS[STATUS0] = 1). */</span>
<a name="l00438"></a>00438 <span class="preprocessor">#else</span>
<a name="l00439"></a><a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a05d12b594341e097831842943258b5d0">00439</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a05d12b594341e097831842943258b5d0">start0</a>                       : 1;
<a name="l00440"></a><a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a6b121ce8547d8985a127d4f75095feb1">00440</a>     uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a6b121ce8547d8985a127d4f75095feb1">start1</a>                       : 1;
<a name="l00441"></a><a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a694399fc9ad7928be30956a8a3329417">00441</a>     uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a694399fc9ad7928be30956a8a3329417">reserved_2_15</a>                : 14;
<a name="l00442"></a><a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#adb9ba198a35e382d8d23090a9ec0a460">00442</a>     uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#adb9ba198a35e382d8d23090a9ec0a460">jobid0</a>                       : 16;
<a name="l00443"></a><a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a9a05b803d939d1ec8e8a67abb53f2ced">00443</a>     uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a9a05b803d939d1ec8e8a67abb53f2ced">jobid1</a>                       : 16;
<a name="l00444"></a><a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a0ca30ac707b6eb136f4ed3b4232ef58e">00444</a>     uint64_t <a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html#a0ca30ac707b6eb136f4ed3b4232ef58e">reserved_48_63</a>               : 16;
<a name="l00445"></a>00445 <span class="preprocessor">#endif</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__control.html#a41247631442b099993dffa7186399f98">s</a>;
<a name="l00447"></a><a class="code" href="unioncvmx__ulfe__control.html#abcd0aed05740b811b46ccef6de0b8197">00447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__control_1_1cvmx__ulfe__control__s.html">cvmx_ulfe_control_s</a>            <a class="code" href="unioncvmx__ulfe__control.html#abcd0aed05740b811b46ccef6de0b8197">cnf75xx</a>;
<a name="l00448"></a>00448 };
<a name="l00449"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a695a31bb8d582a7fe3cd2331df4f7fb9">00449</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__control.html" title="cvmx_ulfe_control">cvmx_ulfe_control</a> <a class="code" href="unioncvmx__ulfe__control.html" title="cvmx_ulfe_control">cvmx_ulfe_control_t</a>;
<a name="l00450"></a>00450 <span class="comment"></span>
<a name="l00451"></a>00451 <span class="comment">/**</span>
<a name="l00452"></a>00452 <span class="comment"> * cvmx_ulfe_ecc_control0</span>
<a name="l00453"></a>00453 <span class="comment"> */</span>
<a name="l00454"></a><a class="code" href="unioncvmx__ulfe__ecc__control0.html">00454</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__ecc__control0.html" title="cvmx_ulfe_ecc_control0">cvmx_ulfe_ecc_control0</a> {
<a name="l00455"></a><a class="code" href="unioncvmx__ulfe__ecc__control0.html#a446324cb71f60068591833ea7fb693ee">00455</a>     uint64_t <a class="code" href="unioncvmx__ulfe__ecc__control0.html#a446324cb71f60068591833ea7fb693ee">u64</a>;
<a name="l00456"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html">00456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html">cvmx_ulfe_ecc_control0_s</a> {
<a name="l00457"></a>00457 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a2c7e7b60aab6de29800427b3635ebc2d">reserved_15_63</a>               : 49;
<a name="l00459"></a>00459     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a3e4f945aa9968d92fa4ca80ee806af1a">tsk_flip_syn</a>                 : 2;  <span class="comment">/**&lt; Task FIFO memory syndrome flip bits. */</span>
<a name="l00460"></a>00460     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a28e19b62dc8d31af1873933b67edd898">tsk_cor_dis</a>                  : 1;  <span class="comment">/**&lt; Task FIFO memory ECC disable. */</span>
<a name="l00461"></a>00461     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#ad879a61451d70c8b46e76183700409c1">bfc1_flip_syn</a>                : 2;  <span class="comment">/**&lt; Beam former coefficient 1 memory syndrome flip bits. */</span>
<a name="l00462"></a>00462     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#ae0027fd456afe14fb43754557038a6c0">bfc1_cor_dis</a>                 : 1;  <span class="comment">/**&lt; Beam former coefficient 1 memory ECC disable. */</span>
<a name="l00463"></a>00463     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a4552d4738514b9ab7ef331d9509e9675">bfc0_flip_syn</a>                : 2;  <span class="comment">/**&lt; Beam former coefficient 0 memory syndrome flip bits. */</span>
<a name="l00464"></a>00464     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a44eaa62e72c551dd34b5a76ae0c9989b">bfc0_cor_dis</a>                 : 1;  <span class="comment">/**&lt; Beam former coefficient 0 memory ECC disable. */</span>
<a name="l00465"></a>00465     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a445f7f4b8849b5432164a02ea1e9efb7">cfg1_flip_syn</a>                : 2;  <span class="comment">/**&lt; Configuration 1 memory syndrome flip bits. */</span>
<a name="l00466"></a>00466     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a0f3edfa0078f1e5a9d14339879d0a68f">cfg1_cor_dis</a>                 : 1;  <span class="comment">/**&lt; Configuration 1 memory ECC disable. */</span>
<a name="l00467"></a>00467     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a9254011b34d1332023ce473b77be14a8">cfg0_flip_syn</a>                : 2;  <span class="comment">/**&lt; Configuration 0 memory syndrome flip bits. */</span>
<a name="l00468"></a>00468     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#aeea89d149c34a9edc17e3664c7b43920">cfg0_cor_dis</a>                 : 1;  <span class="comment">/**&lt; Configuration 0 memory ECC disable. */</span>
<a name="l00469"></a>00469 <span class="preprocessor">#else</span>
<a name="l00470"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#aeea89d149c34a9edc17e3664c7b43920">00470</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#aeea89d149c34a9edc17e3664c7b43920">cfg0_cor_dis</a>                 : 1;
<a name="l00471"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a9254011b34d1332023ce473b77be14a8">00471</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a9254011b34d1332023ce473b77be14a8">cfg0_flip_syn</a>                : 2;
<a name="l00472"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a0f3edfa0078f1e5a9d14339879d0a68f">00472</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a0f3edfa0078f1e5a9d14339879d0a68f">cfg1_cor_dis</a>                 : 1;
<a name="l00473"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a445f7f4b8849b5432164a02ea1e9efb7">00473</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a445f7f4b8849b5432164a02ea1e9efb7">cfg1_flip_syn</a>                : 2;
<a name="l00474"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a44eaa62e72c551dd34b5a76ae0c9989b">00474</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a44eaa62e72c551dd34b5a76ae0c9989b">bfc0_cor_dis</a>                 : 1;
<a name="l00475"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a4552d4738514b9ab7ef331d9509e9675">00475</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a4552d4738514b9ab7ef331d9509e9675">bfc0_flip_syn</a>                : 2;
<a name="l00476"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#ae0027fd456afe14fb43754557038a6c0">00476</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#ae0027fd456afe14fb43754557038a6c0">bfc1_cor_dis</a>                 : 1;
<a name="l00477"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#ad879a61451d70c8b46e76183700409c1">00477</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#ad879a61451d70c8b46e76183700409c1">bfc1_flip_syn</a>                : 2;
<a name="l00478"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a28e19b62dc8d31af1873933b67edd898">00478</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a28e19b62dc8d31af1873933b67edd898">tsk_cor_dis</a>                  : 1;
<a name="l00479"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a3e4f945aa9968d92fa4ca80ee806af1a">00479</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a3e4f945aa9968d92fa4ca80ee806af1a">tsk_flip_syn</a>                 : 2;
<a name="l00480"></a><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a2c7e7b60aab6de29800427b3635ebc2d">00480</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html#a2c7e7b60aab6de29800427b3635ebc2d">reserved_15_63</a>               : 49;
<a name="l00481"></a>00481 <span class="preprocessor">#endif</span>
<a name="l00482"></a>00482 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__ecc__control0.html#ac87f5b80f6ae63e8fbef2a47330a36b9">s</a>;
<a name="l00483"></a><a class="code" href="unioncvmx__ulfe__ecc__control0.html#a27bf0bab93dc11686b13ada4a4490464">00483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__ecc__control0_1_1cvmx__ulfe__ecc__control0__s.html">cvmx_ulfe_ecc_control0_s</a>       <a class="code" href="unioncvmx__ulfe__ecc__control0.html#a27bf0bab93dc11686b13ada4a4490464">cnf75xx</a>;
<a name="l00484"></a>00484 };
<a name="l00485"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a56b30821f810949e6ce5a733fbc6b87c">00485</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__ecc__control0.html" title="cvmx_ulfe_ecc_control0">cvmx_ulfe_ecc_control0</a> <a class="code" href="unioncvmx__ulfe__ecc__control0.html" title="cvmx_ulfe_ecc_control0">cvmx_ulfe_ecc_control0_t</a>;
<a name="l00486"></a>00486 <span class="comment"></span>
<a name="l00487"></a>00487 <span class="comment">/**</span>
<a name="l00488"></a>00488 <span class="comment"> * cvmx_ulfe_ecc_enable0</span>
<a name="l00489"></a>00489 <span class="comment"> *</span>
<a name="l00490"></a>00490 <span class="comment"> * This register enables ECC status to be detected.</span>
<a name="l00491"></a>00491 <span class="comment"> *</span>
<a name="l00492"></a>00492 <span class="comment"> */</span>
<a name="l00493"></a><a class="code" href="unioncvmx__ulfe__ecc__enable0.html">00493</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__ecc__enable0.html" title="cvmx_ulfe_ecc_enable0">cvmx_ulfe_ecc_enable0</a> {
<a name="l00494"></a><a class="code" href="unioncvmx__ulfe__ecc__enable0.html#a8cf68b70a51f3786b0c975b2dae5616d">00494</a>     uint64_t <a class="code" href="unioncvmx__ulfe__ecc__enable0.html#a8cf68b70a51f3786b0c975b2dae5616d">u64</a>;
<a name="l00495"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html">00495</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html">cvmx_ulfe_ecc_enable0_s</a> {
<a name="l00496"></a>00496 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a4a20615b683e63f62fbfccdb3374e70c">reserved_10_63</a>               : 54;
<a name="l00498"></a>00498     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a18a24c3230e95811e25b35bfd1842fba">tsk_dbe_enable</a>               : 1;  <span class="comment">/**&lt; Task FIFO memory double bit error enable. */</span>
<a name="l00499"></a>00499     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a8bd61673405341bf5bd616e6f1749f97">tsk_sbe_enable</a>               : 1;  <span class="comment">/**&lt; Task FIFO memory single bit error enable. */</span>
<a name="l00500"></a>00500     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a541e8d5f26c07eb48eea66e5e6575d8d">bfc1_dbe_enable</a>              : 1;  <span class="comment">/**&lt; Beam-former coefficient 1 memory double bit error enable. */</span>
<a name="l00501"></a>00501     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a7dc0ee3dc1dccc464a86d1473a5b28b1">bfc1_sbe_enable</a>              : 1;  <span class="comment">/**&lt; Beam-former coefficient 1 memory single bit error enable. */</span>
<a name="l00502"></a>00502     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#ab435f10378ba2a31896cdb0c94d9203b">bfc0_dbe_enable</a>              : 1;  <span class="comment">/**&lt; Beam-former coefficient 0 memory double bit error enable. */</span>
<a name="l00503"></a>00503     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a4aa769165bbe82233871d389211abb6a">bfc0_sbe_enable</a>              : 1;  <span class="comment">/**&lt; Beam-former coefficient 0 memory single bit error enable. */</span>
<a name="l00504"></a>00504     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a11076ed21de46998a3899abef4ab45dc">cfg1_dbe_enable</a>              : 1;  <span class="comment">/**&lt; Configuration 1 memory double bit error enable. */</span>
<a name="l00505"></a>00505     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#ac12ba5c40fd47c8166f6d20d29d0c10b">cfg1_sbe_enable</a>              : 1;  <span class="comment">/**&lt; Configuration 1 memory single bit error enable. */</span>
<a name="l00506"></a>00506     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a3f97a5ab1eb6805ed4a154fa6cc3eff6">cfg0_dbe_enable</a>              : 1;  <span class="comment">/**&lt; Configuration 0 memory double bit error enable. */</span>
<a name="l00507"></a>00507     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#aa288183bd23153f7faa694ddbb3adf50">cfg0_sbe_enable</a>              : 1;  <span class="comment">/**&lt; Configuration 0 memory single bit error enable. */</span>
<a name="l00508"></a>00508 <span class="preprocessor">#else</span>
<a name="l00509"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#aa288183bd23153f7faa694ddbb3adf50">00509</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#aa288183bd23153f7faa694ddbb3adf50">cfg0_sbe_enable</a>              : 1;
<a name="l00510"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a3f97a5ab1eb6805ed4a154fa6cc3eff6">00510</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a3f97a5ab1eb6805ed4a154fa6cc3eff6">cfg0_dbe_enable</a>              : 1;
<a name="l00511"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#ac12ba5c40fd47c8166f6d20d29d0c10b">00511</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#ac12ba5c40fd47c8166f6d20d29d0c10b">cfg1_sbe_enable</a>              : 1;
<a name="l00512"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a11076ed21de46998a3899abef4ab45dc">00512</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a11076ed21de46998a3899abef4ab45dc">cfg1_dbe_enable</a>              : 1;
<a name="l00513"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a4aa769165bbe82233871d389211abb6a">00513</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a4aa769165bbe82233871d389211abb6a">bfc0_sbe_enable</a>              : 1;
<a name="l00514"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#ab435f10378ba2a31896cdb0c94d9203b">00514</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#ab435f10378ba2a31896cdb0c94d9203b">bfc0_dbe_enable</a>              : 1;
<a name="l00515"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a7dc0ee3dc1dccc464a86d1473a5b28b1">00515</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a7dc0ee3dc1dccc464a86d1473a5b28b1">bfc1_sbe_enable</a>              : 1;
<a name="l00516"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a541e8d5f26c07eb48eea66e5e6575d8d">00516</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a541e8d5f26c07eb48eea66e5e6575d8d">bfc1_dbe_enable</a>              : 1;
<a name="l00517"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a8bd61673405341bf5bd616e6f1749f97">00517</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a8bd61673405341bf5bd616e6f1749f97">tsk_sbe_enable</a>               : 1;
<a name="l00518"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a18a24c3230e95811e25b35bfd1842fba">00518</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a18a24c3230e95811e25b35bfd1842fba">tsk_dbe_enable</a>               : 1;
<a name="l00519"></a><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a4a20615b683e63f62fbfccdb3374e70c">00519</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html#a4a20615b683e63f62fbfccdb3374e70c">reserved_10_63</a>               : 54;
<a name="l00520"></a>00520 <span class="preprocessor">#endif</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__ecc__enable0.html#a54b84f1e6e3393abbe8e93d0bd55cef2">s</a>;
<a name="l00522"></a><a class="code" href="unioncvmx__ulfe__ecc__enable0.html#af3baa14a36170c4ae462076df532cfab">00522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__ecc__enable0_1_1cvmx__ulfe__ecc__enable0__s.html">cvmx_ulfe_ecc_enable0_s</a>        <a class="code" href="unioncvmx__ulfe__ecc__enable0.html#af3baa14a36170c4ae462076df532cfab">cnf75xx</a>;
<a name="l00523"></a>00523 };
<a name="l00524"></a><a class="code" href="cvmx-ulfe-defs_8h.html#abd446f316fbfe88bfab50ce03b5d3c44">00524</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__ecc__enable0.html" title="cvmx_ulfe_ecc_enable0">cvmx_ulfe_ecc_enable0</a> <a class="code" href="unioncvmx__ulfe__ecc__enable0.html" title="cvmx_ulfe_ecc_enable0">cvmx_ulfe_ecc_enable0_t</a>;
<a name="l00525"></a>00525 <span class="comment"></span>
<a name="l00526"></a>00526 <span class="comment">/**</span>
<a name="l00527"></a>00527 <span class="comment"> * cvmx_ulfe_ecc_status0</span>
<a name="l00528"></a>00528 <span class="comment"> */</span>
<a name="l00529"></a><a class="code" href="unioncvmx__ulfe__ecc__status0.html">00529</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__ecc__status0.html" title="cvmx_ulfe_ecc_status0">cvmx_ulfe_ecc_status0</a> {
<a name="l00530"></a><a class="code" href="unioncvmx__ulfe__ecc__status0.html#adb90cc1784e1662441d2dc6c3d8e3478">00530</a>     uint64_t <a class="code" href="unioncvmx__ulfe__ecc__status0.html#adb90cc1784e1662441d2dc6c3d8e3478">u64</a>;
<a name="l00531"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html">00531</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html">cvmx_ulfe_ecc_status0_s</a> {
<a name="l00532"></a>00532 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#af3801d5385a4b4e06fb82794e7868437">reserved_10_63</a>               : 54;
<a name="l00534"></a>00534     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a0ef64534e497e69b5b10e06da3e06cfe">tsk_dbe</a>                      : 1;  <span class="comment">/**&lt; Task FIFO memory double bit error. */</span>
<a name="l00535"></a>00535     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a4b57b4d3e9ae57bbbe80fe6cd3e57a71">tsk_sbe</a>                      : 1;  <span class="comment">/**&lt; Task FIFO memory single bit error. */</span>
<a name="l00536"></a>00536     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a9aa63815554c22cc5ad6717c8be593c8">bfc1_dbe</a>                     : 1;  <span class="comment">/**&lt; Beam-former coefficient 1 memory double bit error. */</span>
<a name="l00537"></a>00537     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a145af63a3589f38b12edbe3ba73136c4">bfc1_sbe</a>                     : 1;  <span class="comment">/**&lt; Beam-former coefficient 1 memory single bit error. */</span>
<a name="l00538"></a>00538     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a47a4f22470a8f203e88ee153d0ae0607">bfc0_dbe</a>                     : 1;  <span class="comment">/**&lt; Beam-former coefficient 0 memory double bit error. */</span>
<a name="l00539"></a>00539     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a6219e310538516d4af84487a5c789dc7">bfc0_sbe</a>                     : 1;  <span class="comment">/**&lt; Beam-former coefficient 0 memory single bit error. */</span>
<a name="l00540"></a>00540     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#af2915d30b068dca64d96a0dd99ca9b1d">cfg1_dbe</a>                     : 1;  <span class="comment">/**&lt; Configuration 1 memory double bit error. */</span>
<a name="l00541"></a>00541     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a4488bdbd3b59175701c899b7bfdd7430">cfg1_sbe</a>                     : 1;  <span class="comment">/**&lt; Configuration 1 memory single bit error. */</span>
<a name="l00542"></a>00542     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#ae8d541fb453c982bc8781dd949640389">cfg0_dbe</a>                     : 1;  <span class="comment">/**&lt; Configuration 0 memory double bit error. */</span>
<a name="l00543"></a>00543     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a31daae7470c62f0d7a6dad2d55354205">cfg0_sbe</a>                     : 1;  <span class="comment">/**&lt; Configuration 0 memory single bit error. */</span>
<a name="l00544"></a>00544 <span class="preprocessor">#else</span>
<a name="l00545"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a31daae7470c62f0d7a6dad2d55354205">00545</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a31daae7470c62f0d7a6dad2d55354205">cfg0_sbe</a>                     : 1;
<a name="l00546"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#ae8d541fb453c982bc8781dd949640389">00546</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#ae8d541fb453c982bc8781dd949640389">cfg0_dbe</a>                     : 1;
<a name="l00547"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a4488bdbd3b59175701c899b7bfdd7430">00547</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a4488bdbd3b59175701c899b7bfdd7430">cfg1_sbe</a>                     : 1;
<a name="l00548"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#af2915d30b068dca64d96a0dd99ca9b1d">00548</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#af2915d30b068dca64d96a0dd99ca9b1d">cfg1_dbe</a>                     : 1;
<a name="l00549"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a6219e310538516d4af84487a5c789dc7">00549</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a6219e310538516d4af84487a5c789dc7">bfc0_sbe</a>                     : 1;
<a name="l00550"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a47a4f22470a8f203e88ee153d0ae0607">00550</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a47a4f22470a8f203e88ee153d0ae0607">bfc0_dbe</a>                     : 1;
<a name="l00551"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a145af63a3589f38b12edbe3ba73136c4">00551</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a145af63a3589f38b12edbe3ba73136c4">bfc1_sbe</a>                     : 1;
<a name="l00552"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a9aa63815554c22cc5ad6717c8be593c8">00552</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a9aa63815554c22cc5ad6717c8be593c8">bfc1_dbe</a>                     : 1;
<a name="l00553"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a4b57b4d3e9ae57bbbe80fe6cd3e57a71">00553</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a4b57b4d3e9ae57bbbe80fe6cd3e57a71">tsk_sbe</a>                      : 1;
<a name="l00554"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a0ef64534e497e69b5b10e06da3e06cfe">00554</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#a0ef64534e497e69b5b10e06da3e06cfe">tsk_dbe</a>                      : 1;
<a name="l00555"></a><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#af3801d5385a4b4e06fb82794e7868437">00555</a>     uint64_t <a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html#af3801d5385a4b4e06fb82794e7868437">reserved_10_63</a>               : 54;
<a name="l00556"></a>00556 <span class="preprocessor">#endif</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__ecc__status0.html#aba5f8583ec66b2e28aa498b4ed5e33e5">s</a>;
<a name="l00558"></a><a class="code" href="unioncvmx__ulfe__ecc__status0.html#a4fc0aa7328b78a4e237f2be64a55c051">00558</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__ecc__status0_1_1cvmx__ulfe__ecc__status0__s.html">cvmx_ulfe_ecc_status0_s</a>        <a class="code" href="unioncvmx__ulfe__ecc__status0.html#a4fc0aa7328b78a4e237f2be64a55c051">cnf75xx</a>;
<a name="l00559"></a>00559 };
<a name="l00560"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a4fe10143c0b968c72c492c6f03512e9d">00560</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__ecc__status0.html" title="cvmx_ulfe_ecc_status0">cvmx_ulfe_ecc_status0</a> <a class="code" href="unioncvmx__ulfe__ecc__status0.html" title="cvmx_ulfe_ecc_status0">cvmx_ulfe_ecc_status0_t</a>;
<a name="l00561"></a>00561 <span class="comment"></span>
<a name="l00562"></a>00562 <span class="comment">/**</span>
<a name="l00563"></a>00563 <span class="comment"> * cvmx_ulfe_eco</span>
<a name="l00564"></a>00564 <span class="comment"> */</span>
<a name="l00565"></a><a class="code" href="unioncvmx__ulfe__eco.html">00565</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__eco.html" title="cvmx_ulfe_eco">cvmx_ulfe_eco</a> {
<a name="l00566"></a><a class="code" href="unioncvmx__ulfe__eco.html#acdcb8859baa91d2c5dcba0b725d0390c">00566</a>     uint64_t <a class="code" href="unioncvmx__ulfe__eco.html#acdcb8859baa91d2c5dcba0b725d0390c">u64</a>;
<a name="l00567"></a><a class="code" href="structcvmx__ulfe__eco_1_1cvmx__ulfe__eco__s.html">00567</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__eco_1_1cvmx__ulfe__eco__s.html">cvmx_ulfe_eco_s</a> {
<a name="l00568"></a>00568 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__eco_1_1cvmx__ulfe__eco__s.html#a3b90d0bf782330ac1d1016af048b0d74">reserved_32_63</a>               : 32;
<a name="l00570"></a>00570     uint64_t <a class="code" href="structcvmx__ulfe__eco_1_1cvmx__ulfe__eco__s.html#a383ad9eda2f8c9d69596e0cacfaa8529">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l00571"></a>00571 <span class="preprocessor">#else</span>
<a name="l00572"></a><a class="code" href="structcvmx__ulfe__eco_1_1cvmx__ulfe__eco__s.html#a383ad9eda2f8c9d69596e0cacfaa8529">00572</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__eco_1_1cvmx__ulfe__eco__s.html#a383ad9eda2f8c9d69596e0cacfaa8529">eco_rw</a>                       : 32;
<a name="l00573"></a><a class="code" href="structcvmx__ulfe__eco_1_1cvmx__ulfe__eco__s.html#a3b90d0bf782330ac1d1016af048b0d74">00573</a>     uint64_t <a class="code" href="structcvmx__ulfe__eco_1_1cvmx__ulfe__eco__s.html#a3b90d0bf782330ac1d1016af048b0d74">reserved_32_63</a>               : 32;
<a name="l00574"></a>00574 <span class="preprocessor">#endif</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__eco.html#a46b2c3b63fafeec6a03f382a41e76f4c">s</a>;
<a name="l00576"></a><a class="code" href="unioncvmx__ulfe__eco.html#a661f1d48a39bc0463560b681ce836647">00576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__eco_1_1cvmx__ulfe__eco__s.html">cvmx_ulfe_eco_s</a>                <a class="code" href="unioncvmx__ulfe__eco.html#a661f1d48a39bc0463560b681ce836647">cnf75xx</a>;
<a name="l00577"></a>00577 };
<a name="l00578"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a905064b9e38bfe66ee2e86afcc8469e1">00578</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__eco.html" title="cvmx_ulfe_eco">cvmx_ulfe_eco</a> <a class="code" href="unioncvmx__ulfe__eco.html" title="cvmx_ulfe_eco">cvmx_ulfe_eco_t</a>;
<a name="l00579"></a>00579 <span class="comment"></span>
<a name="l00580"></a>00580 <span class="comment">/**</span>
<a name="l00581"></a>00581 <span class="comment"> * cvmx_ulfe_error_enable1</span>
<a name="l00582"></a>00582 <span class="comment"> *</span>
<a name="l00583"></a>00583 <span class="comment"> * This register enables error reporting for errors reported by the ULFE_ERROR_SOURCE1 register.</span>
<a name="l00584"></a>00584 <span class="comment"> *</span>
<a name="l00585"></a>00585 <span class="comment"> */</span>
<a name="l00586"></a><a class="code" href="unioncvmx__ulfe__error__enable1.html">00586</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__error__enable1.html" title="cvmx_ulfe_error_enable1">cvmx_ulfe_error_enable1</a> {
<a name="l00587"></a><a class="code" href="unioncvmx__ulfe__error__enable1.html#aea64ce1276944477a176d360155bcacb">00587</a>     uint64_t <a class="code" href="unioncvmx__ulfe__error__enable1.html#aea64ce1276944477a176d360155bcacb">u64</a>;
<a name="l00588"></a><a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html">00588</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html">cvmx_ulfe_error_enable1_s</a> {
<a name="l00589"></a>00589 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a396fcbe942d1e06cc30f3c1f621f29d9">reserved_5_63</a>                : 59;
<a name="l00591"></a>00591     uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a365123981c45643b3d703667870c9d7e">extra_samp_nfat_ena</a>          : 1;  <span class="comment">/**&lt; EXTRA_SAMP_NFAT error enable. */</span>
<a name="l00592"></a>00592     uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a8bd91ed6c3a693ca232a5925029cd93b">rdma_sos_nfat_ena</a>            : 1;  <span class="comment">/**&lt; RDMA_SOS_NFAT error enable. */</span>
<a name="l00593"></a>00593     uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#aa7190e9f35a09594c9e01ec37fe98abf">ibrd_nfat_ena</a>                : 1;  <span class="comment">/**&lt; IBRD_NFAT error enable. */</span>
<a name="l00594"></a>00594     uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a8b4e9862d8a0eb4157d7e39407d93e33">wtick_sos_nfat_ena</a>           : 1;  <span class="comment">/**&lt; WTICK_SOS_NFAT error enable. */</span>
<a name="l00595"></a>00595     uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#ac1d8c31675f09405fb8234dbc03bdf13">wr_fifo_ov_fat_ena</a>           : 1;  <span class="comment">/**&lt; WR_FIFO_OV_FAT error enable. */</span>
<a name="l00596"></a>00596 <span class="preprocessor">#else</span>
<a name="l00597"></a><a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#ac1d8c31675f09405fb8234dbc03bdf13">00597</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#ac1d8c31675f09405fb8234dbc03bdf13">wr_fifo_ov_fat_ena</a>           : 1;
<a name="l00598"></a><a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a8b4e9862d8a0eb4157d7e39407d93e33">00598</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a8b4e9862d8a0eb4157d7e39407d93e33">wtick_sos_nfat_ena</a>           : 1;
<a name="l00599"></a><a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#aa7190e9f35a09594c9e01ec37fe98abf">00599</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#aa7190e9f35a09594c9e01ec37fe98abf">ibrd_nfat_ena</a>                : 1;
<a name="l00600"></a><a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a8bd91ed6c3a693ca232a5925029cd93b">00600</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a8bd91ed6c3a693ca232a5925029cd93b">rdma_sos_nfat_ena</a>            : 1;
<a name="l00601"></a><a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a365123981c45643b3d703667870c9d7e">00601</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a365123981c45643b3d703667870c9d7e">extra_samp_nfat_ena</a>          : 1;
<a name="l00602"></a><a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a396fcbe942d1e06cc30f3c1f621f29d9">00602</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html#a396fcbe942d1e06cc30f3c1f621f29d9">reserved_5_63</a>                : 59;
<a name="l00603"></a>00603 <span class="preprocessor">#endif</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__error__enable1.html#a1bd31c4e905efaabf1085fb69fbee6d8">s</a>;
<a name="l00605"></a><a class="code" href="unioncvmx__ulfe__error__enable1.html#a3de7eeb4125b68d1e520951d3cc9ff98">00605</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__error__enable1_1_1cvmx__ulfe__error__enable1__s.html">cvmx_ulfe_error_enable1_s</a>      <a class="code" href="unioncvmx__ulfe__error__enable1.html#a3de7eeb4125b68d1e520951d3cc9ff98">cnf75xx</a>;
<a name="l00606"></a>00606 };
<a name="l00607"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a986116ee2b0858003b4bd236414316e6">00607</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__error__enable1.html" title="cvmx_ulfe_error_enable1">cvmx_ulfe_error_enable1</a> <a class="code" href="unioncvmx__ulfe__error__enable1.html" title="cvmx_ulfe_error_enable1">cvmx_ulfe_error_enable1_t</a>;
<a name="l00608"></a>00608 <span class="comment"></span>
<a name="l00609"></a>00609 <span class="comment">/**</span>
<a name="l00610"></a>00610 <span class="comment"> * cvmx_ulfe_error_source1</span>
<a name="l00611"></a>00611 <span class="comment"> *</span>
<a name="l00612"></a>00612 <span class="comment"> * This register contains error source information.</span>
<a name="l00613"></a>00613 <span class="comment"> * Any write to this register will clear all contents.</span>
<a name="l00614"></a>00614 <span class="comment"> *</span>
<a name="l00615"></a>00615 <span class="comment"> * Fields named X_NFAT indicate nonfatal errors, and those name X_FAT</span>
<a name="l00616"></a>00616 <span class="comment"> * indicate fatal errors. Software must reset ULFE after a fatal error. After</span>
<a name="l00617"></a>00617 <span class="comment"> * a nonfatal error, ULFE can continue to operate correctly, and software</span>
<a name="l00618"></a>00618 <span class="comment"> * should simply record the error and clear the error state.</span>
<a name="l00619"></a>00619 <span class="comment"> */</span>
<a name="l00620"></a><a class="code" href="unioncvmx__ulfe__error__source1.html">00620</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__error__source1.html" title="cvmx_ulfe_error_source1">cvmx_ulfe_error_source1</a> {
<a name="l00621"></a><a class="code" href="unioncvmx__ulfe__error__source1.html#a00fa1853330691c5f4fc8d7f7722dc25">00621</a>     uint64_t <a class="code" href="unioncvmx__ulfe__error__source1.html#a00fa1853330691c5f4fc8d7f7722dc25">u64</a>;
<a name="l00622"></a><a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html">00622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html">cvmx_ulfe_error_source1_s</a> {
<a name="l00623"></a>00623 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00624"></a>00624 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#aed3375c4ebe6d1672dd53d2c8fe122e4">reserved_32_63</a>               : 32;
<a name="l00625"></a>00625     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#a8b2331c295074a781101bbf4d32978b6">err_jobid</a>                    : 16; <span class="comment">/**&lt; Job ID for the active job when the error occurred. */</span>
<a name="l00626"></a>00626     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#aeddc0e4ecd601d0d299928a5614d412b">reserved_5_15</a>                : 11;
<a name="l00627"></a>00627     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#af82fa40f120d0291a4bcf734e3cfb34d">extra_samp_nfat</a>              : 1;  <span class="comment">/**&lt; Extra samples received for subframe. */</span>
<a name="l00628"></a>00628     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#ab3461790b3c82944323e465ec6f71686">rdma_sos_nfat</a>                : 1;  <span class="comment">/**&lt; RDMA active when SOS occurs. */</span>
<a name="l00629"></a>00629     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#a6c1e02f2c2e0239c1429f2b3ab587d5d">ibrd_nfat</a>                    : 1;  <span class="comment">/**&lt; ULFE input buffer does not have sufficient data when PSTSK begins execution. */</span>
<a name="l00630"></a>00630     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#ae9338b55a7d1e5f7f46b432578d64779">wtick_sos_nfat</a>               : 1;  <span class="comment">/**&lt; WTICK wait command active when SOS occurs. */</span>
<a name="l00631"></a>00631     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#a786e90637092c218e1e6e49e6074d90b">wr_fifo_ov_fat</a>               : 1;  <span class="comment">/**&lt; ULFE internal write FIFO overflow. This is not the MHBW FIFO overflow,</span>
<a name="l00632"></a>00632 <span class="comment">                                                         but an internal buffer within the ULFE HAB. */</span>
<a name="l00633"></a>00633 <span class="preprocessor">#else</span>
<a name="l00634"></a><a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#a786e90637092c218e1e6e49e6074d90b">00634</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#a786e90637092c218e1e6e49e6074d90b">wr_fifo_ov_fat</a>               : 1;
<a name="l00635"></a><a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#ae9338b55a7d1e5f7f46b432578d64779">00635</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#ae9338b55a7d1e5f7f46b432578d64779">wtick_sos_nfat</a>               : 1;
<a name="l00636"></a><a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#a6c1e02f2c2e0239c1429f2b3ab587d5d">00636</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#a6c1e02f2c2e0239c1429f2b3ab587d5d">ibrd_nfat</a>                    : 1;
<a name="l00637"></a><a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#ab3461790b3c82944323e465ec6f71686">00637</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#ab3461790b3c82944323e465ec6f71686">rdma_sos_nfat</a>                : 1;
<a name="l00638"></a><a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#af82fa40f120d0291a4bcf734e3cfb34d">00638</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#af82fa40f120d0291a4bcf734e3cfb34d">extra_samp_nfat</a>              : 1;
<a name="l00639"></a><a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#aeddc0e4ecd601d0d299928a5614d412b">00639</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#aeddc0e4ecd601d0d299928a5614d412b">reserved_5_15</a>                : 11;
<a name="l00640"></a><a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#a8b2331c295074a781101bbf4d32978b6">00640</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#a8b2331c295074a781101bbf4d32978b6">err_jobid</a>                    : 16;
<a name="l00641"></a><a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#aed3375c4ebe6d1672dd53d2c8fe122e4">00641</a>     uint64_t <a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html#aed3375c4ebe6d1672dd53d2c8fe122e4">reserved_32_63</a>               : 32;
<a name="l00642"></a>00642 <span class="preprocessor">#endif</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__error__source1.html#a5f902595cad3c16e6e52c5a3591df1b4">s</a>;
<a name="l00644"></a><a class="code" href="unioncvmx__ulfe__error__source1.html#a31cf934cba5368c54e0962e195f03cee">00644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__error__source1_1_1cvmx__ulfe__error__source1__s.html">cvmx_ulfe_error_source1_s</a>      <a class="code" href="unioncvmx__ulfe__error__source1.html#a31cf934cba5368c54e0962e195f03cee">cnf75xx</a>;
<a name="l00645"></a>00645 };
<a name="l00646"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a6e0074f0bc613ef506cca45115f2dc58">00646</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__error__source1.html" title="cvmx_ulfe_error_source1">cvmx_ulfe_error_source1</a> <a class="code" href="unioncvmx__ulfe__error__source1.html" title="cvmx_ulfe_error_source1">cvmx_ulfe_error_source1_t</a>;
<a name="l00647"></a>00647 <span class="comment"></span>
<a name="l00648"></a>00648 <span class="comment">/**</span>
<a name="l00649"></a>00649 <span class="comment"> * cvmx_ulfe_indirect_addr</span>
<a name="l00650"></a>00650 <span class="comment"> *</span>
<a name="l00651"></a>00651 <span class="comment"> * This register provides the address for indirect accesses to ULFE&apos;s</span>
<a name="l00652"></a>00652 <span class="comment"> * internal memories. To read/write an internal memory, software first</span>
<a name="l00653"></a>00653 <span class="comment"> * writes an address to ULFE_INDIRECT_ADDR, and then reads/writes the data</span>
<a name="l00654"></a>00654 <span class="comment"> * register ULFE_INDIRECT_DATA.</span>
<a name="l00655"></a>00655 <span class="comment"> *</span>
<a name="l00656"></a>00656 <span class="comment"> * To access the beam-former coefficient semi-static parameters, use the</span>
<a name="l00657"></a>00657 <span class="comment"> * addresses definied by the ULFE_IND_ADR_BFC0_E enumeration.</span>
<a name="l00658"></a>00658 <span class="comment"> *</span>
<a name="l00659"></a>00659 <span class="comment"> * These registers should only be used for debug and diagnostic use.</span>
<a name="l00660"></a>00660 <span class="comment"> * Reading/writing memories while ULFE is active might result in undefined</span>
<a name="l00661"></a>00661 <span class="comment"> * behavior.</span>
<a name="l00662"></a>00662 <span class="comment"> */</span>
<a name="l00663"></a><a class="code" href="unioncvmx__ulfe__indirect__addr.html">00663</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__indirect__addr.html" title="cvmx_ulfe_indirect_addr">cvmx_ulfe_indirect_addr</a> {
<a name="l00664"></a><a class="code" href="unioncvmx__ulfe__indirect__addr.html#a28e2adf4a664f16761dc3e39ef7b0e06">00664</a>     uint64_t <a class="code" href="unioncvmx__ulfe__indirect__addr.html#a28e2adf4a664f16761dc3e39ef7b0e06">u64</a>;
<a name="l00665"></a><a class="code" href="structcvmx__ulfe__indirect__addr_1_1cvmx__ulfe__indirect__addr__s.html">00665</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__indirect__addr_1_1cvmx__ulfe__indirect__addr__s.html">cvmx_ulfe_indirect_addr_s</a> {
<a name="l00666"></a>00666 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__indirect__addr_1_1cvmx__ulfe__indirect__addr__s.html#ad8fc73dc4e4e3bb27352f99897e2f99b">reserved_17_63</a>               : 47;
<a name="l00668"></a>00668     uint64_t <a class="code" href="structcvmx__ulfe__indirect__addr_1_1cvmx__ulfe__indirect__addr__s.html#a9c6f37af527f3daf1b95c0f83f0398ef">indirect_addr</a>                : 17; <span class="comment">/**&lt; This field provides the address for indirect accesses. */</span>
<a name="l00669"></a>00669 <span class="preprocessor">#else</span>
<a name="l00670"></a><a class="code" href="structcvmx__ulfe__indirect__addr_1_1cvmx__ulfe__indirect__addr__s.html#a9c6f37af527f3daf1b95c0f83f0398ef">00670</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__indirect__addr_1_1cvmx__ulfe__indirect__addr__s.html#a9c6f37af527f3daf1b95c0f83f0398ef">indirect_addr</a>                : 17;
<a name="l00671"></a><a class="code" href="structcvmx__ulfe__indirect__addr_1_1cvmx__ulfe__indirect__addr__s.html#ad8fc73dc4e4e3bb27352f99897e2f99b">00671</a>     uint64_t <a class="code" href="structcvmx__ulfe__indirect__addr_1_1cvmx__ulfe__indirect__addr__s.html#ad8fc73dc4e4e3bb27352f99897e2f99b">reserved_17_63</a>               : 47;
<a name="l00672"></a>00672 <span class="preprocessor">#endif</span>
<a name="l00673"></a>00673 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__indirect__addr.html#aa2a53b964dfd4af3dfb50d79a7735b32">s</a>;
<a name="l00674"></a><a class="code" href="unioncvmx__ulfe__indirect__addr.html#a9c1ca3e02dfc1c2b6a2bf5f77a37f33e">00674</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__indirect__addr_1_1cvmx__ulfe__indirect__addr__s.html">cvmx_ulfe_indirect_addr_s</a>      <a class="code" href="unioncvmx__ulfe__indirect__addr.html#a9c1ca3e02dfc1c2b6a2bf5f77a37f33e">cnf75xx</a>;
<a name="l00675"></a>00675 };
<a name="l00676"></a><a class="code" href="cvmx-ulfe-defs_8h.html#ad3e190146ab8d0ea50801a491cbeeab1">00676</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__indirect__addr.html" title="cvmx_ulfe_indirect_addr">cvmx_ulfe_indirect_addr</a> <a class="code" href="unioncvmx__ulfe__indirect__addr.html" title="cvmx_ulfe_indirect_addr">cvmx_ulfe_indirect_addr_t</a>;
<a name="l00677"></a>00677 <span class="comment"></span>
<a name="l00678"></a>00678 <span class="comment">/**</span>
<a name="l00679"></a>00679 <span class="comment"> * cvmx_ulfe_indirect_data</span>
<a name="l00680"></a>00680 <span class="comment"> *</span>
<a name="l00681"></a>00681 <span class="comment"> * This register provides the data for indirect accesses.</span>
<a name="l00682"></a>00682 <span class="comment"> *</span>
<a name="l00683"></a>00683 <span class="comment"> */</span>
<a name="l00684"></a><a class="code" href="unioncvmx__ulfe__indirect__data.html">00684</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__indirect__data.html" title="cvmx_ulfe_indirect_data">cvmx_ulfe_indirect_data</a> {
<a name="l00685"></a><a class="code" href="unioncvmx__ulfe__indirect__data.html#ab6fa6fc28b76decac7c2db77e6c0fbb9">00685</a>     uint64_t <a class="code" href="unioncvmx__ulfe__indirect__data.html#ab6fa6fc28b76decac7c2db77e6c0fbb9">u64</a>;
<a name="l00686"></a><a class="code" href="structcvmx__ulfe__indirect__data_1_1cvmx__ulfe__indirect__data__s.html">00686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__indirect__data_1_1cvmx__ulfe__indirect__data__s.html">cvmx_ulfe_indirect_data_s</a> {
<a name="l00687"></a>00687 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__indirect__data_1_1cvmx__ulfe__indirect__data__s.html#a5dac745e2aabb71c32042e955f7903fd">indirect_data</a>                : 64; <span class="comment">/**&lt; This field provides the data for indirect accesses. */</span>
<a name="l00689"></a>00689 <span class="preprocessor">#else</span>
<a name="l00690"></a><a class="code" href="structcvmx__ulfe__indirect__data_1_1cvmx__ulfe__indirect__data__s.html#a5dac745e2aabb71c32042e955f7903fd">00690</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__indirect__data_1_1cvmx__ulfe__indirect__data__s.html#a5dac745e2aabb71c32042e955f7903fd">indirect_data</a>                : 64;
<a name="l00691"></a>00691 <span class="preprocessor">#endif</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__indirect__data.html#a67a05f98011e1f9bb1679e4de3b22a0b">s</a>;
<a name="l00693"></a><a class="code" href="unioncvmx__ulfe__indirect__data.html#a19458b843d5d0b1bde8f47300637c7ed">00693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__indirect__data_1_1cvmx__ulfe__indirect__data__s.html">cvmx_ulfe_indirect_data_s</a>      <a class="code" href="unioncvmx__ulfe__indirect__data.html#a19458b843d5d0b1bde8f47300637c7ed">cnf75xx</a>;
<a name="l00694"></a>00694 };
<a name="l00695"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a5320d6702dd21ac148d549a024096a69">00695</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__indirect__data.html" title="cvmx_ulfe_indirect_data">cvmx_ulfe_indirect_data</a> <a class="code" href="unioncvmx__ulfe__indirect__data.html" title="cvmx_ulfe_indirect_data">cvmx_ulfe_indirect_data_t</a>;
<a name="l00696"></a>00696 <span class="comment"></span>
<a name="l00697"></a>00697 <span class="comment">/**</span>
<a name="l00698"></a>00698 <span class="comment"> * cvmx_ulfe_inp_control</span>
<a name="l00699"></a>00699 <span class="comment"> *</span>
<a name="l00700"></a>00700 <span class="comment"> * This register provides input control parameters.</span>
<a name="l00701"></a>00701 <span class="comment"> *</span>
<a name="l00702"></a>00702 <span class="comment"> */</span>
<a name="l00703"></a><a class="code" href="unioncvmx__ulfe__inp__control.html">00703</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__inp__control.html" title="cvmx_ulfe_inp_control">cvmx_ulfe_inp_control</a> {
<a name="l00704"></a><a class="code" href="unioncvmx__ulfe__inp__control.html#adf03bb57bea6ab5da8a8bba218710fe9">00704</a>     uint64_t <a class="code" href="unioncvmx__ulfe__inp__control.html#adf03bb57bea6ab5da8a8bba218710fe9">u64</a>;
<a name="l00705"></a><a class="code" href="structcvmx__ulfe__inp__control_1_1cvmx__ulfe__inp__control__s.html">00705</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__inp__control_1_1cvmx__ulfe__inp__control__s.html">cvmx_ulfe_inp_control_s</a> {
<a name="l00706"></a>00706 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__inp__control_1_1cvmx__ulfe__inp__control__s.html#a124e72cf48814c9b68bf5dbf279b721b">reserved_17_63</a>               : 47;
<a name="l00708"></a>00708     uint64_t <a class="code" href="structcvmx__ulfe__inp__control_1_1cvmx__ulfe__inp__control__s.html#a98a8d70d93e9065673a18c2a297ecc5c">sos_rst_delay</a>                : 17; <span class="comment">/**&lt; Specifies the number of cycles to delay after receiving SOS_UL before</span>
<a name="l00709"></a>00709 <span class="comment">                                                         reseting the internal tick counter. Note that ULFE receives SOS_UL</span>
<a name="l00710"></a>00710 <span class="comment">                                                         at the same time as it receives the first sample of the subframe. */</span>
<a name="l00711"></a>00711 <span class="preprocessor">#else</span>
<a name="l00712"></a><a class="code" href="structcvmx__ulfe__inp__control_1_1cvmx__ulfe__inp__control__s.html#a98a8d70d93e9065673a18c2a297ecc5c">00712</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__inp__control_1_1cvmx__ulfe__inp__control__s.html#a98a8d70d93e9065673a18c2a297ecc5c">sos_rst_delay</a>                : 17;
<a name="l00713"></a><a class="code" href="structcvmx__ulfe__inp__control_1_1cvmx__ulfe__inp__control__s.html#a124e72cf48814c9b68bf5dbf279b721b">00713</a>     uint64_t <a class="code" href="structcvmx__ulfe__inp__control_1_1cvmx__ulfe__inp__control__s.html#a124e72cf48814c9b68bf5dbf279b721b">reserved_17_63</a>               : 47;
<a name="l00714"></a>00714 <span class="preprocessor">#endif</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__inp__control.html#a009372a0c6f6db147b211847c5a4b32d">s</a>;
<a name="l00716"></a><a class="code" href="unioncvmx__ulfe__inp__control.html#ac0e9965bfbda4eeb3679f78f9d491075">00716</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__inp__control_1_1cvmx__ulfe__inp__control__s.html">cvmx_ulfe_inp_control_s</a>        <a class="code" href="unioncvmx__ulfe__inp__control.html#ac0e9965bfbda4eeb3679f78f9d491075">cnf75xx</a>;
<a name="l00717"></a>00717 };
<a name="l00718"></a><a class="code" href="cvmx-ulfe-defs_8h.html#afa1574c8a08391e70a6dd417f8b4e160">00718</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__inp__control.html" title="cvmx_ulfe_inp_control">cvmx_ulfe_inp_control</a> <a class="code" href="unioncvmx__ulfe__inp__control.html" title="cvmx_ulfe_inp_control">cvmx_ulfe_inp_control_t</a>;
<a name="l00719"></a>00719 <span class="comment"></span>
<a name="l00720"></a>00720 <span class="comment">/**</span>
<a name="l00721"></a>00721 <span class="comment"> * cvmx_ulfe_iss_cnt0</span>
<a name="l00722"></a>00722 <span class="comment"> *</span>
<a name="l00723"></a>00723 <span class="comment"> * Back up trigger count for ISS gain report 0.</span>
<a name="l00724"></a>00724 <span class="comment"> *</span>
<a name="l00725"></a>00725 <span class="comment"> */</span>
<a name="l00726"></a><a class="code" href="unioncvmx__ulfe__iss__cnt0.html">00726</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__iss__cnt0.html" title="cvmx_ulfe_iss_cnt0">cvmx_ulfe_iss_cnt0</a> {
<a name="l00727"></a><a class="code" href="unioncvmx__ulfe__iss__cnt0.html#a2657e6137d965256c7590a260623a6f8">00727</a>     uint64_t <a class="code" href="unioncvmx__ulfe__iss__cnt0.html#a2657e6137d965256c7590a260623a6f8">u64</a>;
<a name="l00728"></a><a class="code" href="structcvmx__ulfe__iss__cnt0_1_1cvmx__ulfe__iss__cnt0__s.html">00728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__iss__cnt0_1_1cvmx__ulfe__iss__cnt0__s.html">cvmx_ulfe_iss_cnt0_s</a> {
<a name="l00729"></a>00729 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt0_1_1cvmx__ulfe__iss__cnt0__s.html#a978e01ea8044d1eb6c813027f7c30f2e">reserved_24_63</a>               : 40;
<a name="l00731"></a>00731     uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt0_1_1cvmx__ulfe__iss__cnt0__s.html#a06357d5bcea0b55787ae9f8c0fe2c207">count</a>                        : 24; <span class="comment">/**&lt; ULFE will write the first ISS gain report COUNT cycles after SOS, if</span>
<a name="l00732"></a>00732 <span class="comment">                                                         it has not already written it by that time. */</span>
<a name="l00733"></a>00733 <span class="preprocessor">#else</span>
<a name="l00734"></a><a class="code" href="structcvmx__ulfe__iss__cnt0_1_1cvmx__ulfe__iss__cnt0__s.html#a06357d5bcea0b55787ae9f8c0fe2c207">00734</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt0_1_1cvmx__ulfe__iss__cnt0__s.html#a06357d5bcea0b55787ae9f8c0fe2c207">count</a>                        : 24;
<a name="l00735"></a><a class="code" href="structcvmx__ulfe__iss__cnt0_1_1cvmx__ulfe__iss__cnt0__s.html#a978e01ea8044d1eb6c813027f7c30f2e">00735</a>     uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt0_1_1cvmx__ulfe__iss__cnt0__s.html#a978e01ea8044d1eb6c813027f7c30f2e">reserved_24_63</a>               : 40;
<a name="l00736"></a>00736 <span class="preprocessor">#endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__iss__cnt0.html#a81d7bc99de308f5da0a5bdb2cb777538">s</a>;
<a name="l00738"></a><a class="code" href="unioncvmx__ulfe__iss__cnt0.html#a5ca7005d4913b7516644d22cbe413851">00738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__iss__cnt0_1_1cvmx__ulfe__iss__cnt0__s.html">cvmx_ulfe_iss_cnt0_s</a>           <a class="code" href="unioncvmx__ulfe__iss__cnt0.html#a5ca7005d4913b7516644d22cbe413851">cnf75xx</a>;
<a name="l00739"></a>00739 };
<a name="l00740"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a1c6ac1383a59aafd340b2c525687e1fa">00740</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__iss__cnt0.html" title="cvmx_ulfe_iss_cnt0">cvmx_ulfe_iss_cnt0</a> <a class="code" href="unioncvmx__ulfe__iss__cnt0.html" title="cvmx_ulfe_iss_cnt0">cvmx_ulfe_iss_cnt0_t</a>;
<a name="l00741"></a>00741 <span class="comment"></span>
<a name="l00742"></a>00742 <span class="comment">/**</span>
<a name="l00743"></a>00743 <span class="comment"> * cvmx_ulfe_iss_cnt1</span>
<a name="l00744"></a>00744 <span class="comment"> *</span>
<a name="l00745"></a>00745 <span class="comment"> * Back up trigger count for ISS gain report 1.</span>
<a name="l00746"></a>00746 <span class="comment"> *</span>
<a name="l00747"></a>00747 <span class="comment"> */</span>
<a name="l00748"></a><a class="code" href="unioncvmx__ulfe__iss__cnt1.html">00748</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__iss__cnt1.html" title="cvmx_ulfe_iss_cnt1">cvmx_ulfe_iss_cnt1</a> {
<a name="l00749"></a><a class="code" href="unioncvmx__ulfe__iss__cnt1.html#af76e4a3707b01f7e3ecae3b9c6743699">00749</a>     uint64_t <a class="code" href="unioncvmx__ulfe__iss__cnt1.html#af76e4a3707b01f7e3ecae3b9c6743699">u64</a>;
<a name="l00750"></a><a class="code" href="structcvmx__ulfe__iss__cnt1_1_1cvmx__ulfe__iss__cnt1__s.html">00750</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__iss__cnt1_1_1cvmx__ulfe__iss__cnt1__s.html">cvmx_ulfe_iss_cnt1_s</a> {
<a name="l00751"></a>00751 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt1_1_1cvmx__ulfe__iss__cnt1__s.html#ae353a3addd09fc67e0b53675f2bec0ca">reserved_24_63</a>               : 40;
<a name="l00753"></a>00753     uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt1_1_1cvmx__ulfe__iss__cnt1__s.html#a19ef1e62801ee0173b094a82cdc5fbb7">count</a>                        : 24; <span class="comment">/**&lt; ULFE will write the second ISS gain report COUNT cycles after SOS, if</span>
<a name="l00754"></a>00754 <span class="comment">                                                         it has not already written it by that time. */</span>
<a name="l00755"></a>00755 <span class="preprocessor">#else</span>
<a name="l00756"></a><a class="code" href="structcvmx__ulfe__iss__cnt1_1_1cvmx__ulfe__iss__cnt1__s.html#a19ef1e62801ee0173b094a82cdc5fbb7">00756</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt1_1_1cvmx__ulfe__iss__cnt1__s.html#a19ef1e62801ee0173b094a82cdc5fbb7">count</a>                        : 24;
<a name="l00757"></a><a class="code" href="structcvmx__ulfe__iss__cnt1_1_1cvmx__ulfe__iss__cnt1__s.html#ae353a3addd09fc67e0b53675f2bec0ca">00757</a>     uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt1_1_1cvmx__ulfe__iss__cnt1__s.html#ae353a3addd09fc67e0b53675f2bec0ca">reserved_24_63</a>               : 40;
<a name="l00758"></a>00758 <span class="preprocessor">#endif</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__iss__cnt1.html#a271272b276b123443d0b13bfa7447acc">s</a>;
<a name="l00760"></a><a class="code" href="unioncvmx__ulfe__iss__cnt1.html#a1ad5ef542451ef631b7c731184a201ef">00760</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__iss__cnt1_1_1cvmx__ulfe__iss__cnt1__s.html">cvmx_ulfe_iss_cnt1_s</a>           <a class="code" href="unioncvmx__ulfe__iss__cnt1.html#a1ad5ef542451ef631b7c731184a201ef">cnf75xx</a>;
<a name="l00761"></a>00761 };
<a name="l00762"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a25d70b52f9ef23de587e97b9193af969">00762</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__iss__cnt1.html" title="cvmx_ulfe_iss_cnt1">cvmx_ulfe_iss_cnt1</a> <a class="code" href="unioncvmx__ulfe__iss__cnt1.html" title="cvmx_ulfe_iss_cnt1">cvmx_ulfe_iss_cnt1_t</a>;
<a name="l00763"></a>00763 <span class="comment"></span>
<a name="l00764"></a>00764 <span class="comment">/**</span>
<a name="l00765"></a>00765 <span class="comment"> * cvmx_ulfe_iss_cnt2</span>
<a name="l00766"></a>00766 <span class="comment"> *</span>
<a name="l00767"></a>00767 <span class="comment"> * Back up trigger count for ISS gain report 2.</span>
<a name="l00768"></a>00768 <span class="comment"> *</span>
<a name="l00769"></a>00769 <span class="comment"> */</span>
<a name="l00770"></a><a class="code" href="unioncvmx__ulfe__iss__cnt2.html">00770</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__iss__cnt2.html" title="cvmx_ulfe_iss_cnt2">cvmx_ulfe_iss_cnt2</a> {
<a name="l00771"></a><a class="code" href="unioncvmx__ulfe__iss__cnt2.html#a8d1478a63b86c256ccccb681073fc1a5">00771</a>     uint64_t <a class="code" href="unioncvmx__ulfe__iss__cnt2.html#a8d1478a63b86c256ccccb681073fc1a5">u64</a>;
<a name="l00772"></a><a class="code" href="structcvmx__ulfe__iss__cnt2_1_1cvmx__ulfe__iss__cnt2__s.html">00772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__iss__cnt2_1_1cvmx__ulfe__iss__cnt2__s.html">cvmx_ulfe_iss_cnt2_s</a> {
<a name="l00773"></a>00773 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt2_1_1cvmx__ulfe__iss__cnt2__s.html#ab49104858923fea0ebfa3a25190f3550">reserved_24_63</a>               : 40;
<a name="l00775"></a>00775     uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt2_1_1cvmx__ulfe__iss__cnt2__s.html#acfc5da185d02e1de8147ac464e17eecb">count</a>                        : 24; <span class="comment">/**&lt; ULFE will write the third ISS gain report COUNT cycles after SOS, if</span>
<a name="l00776"></a>00776 <span class="comment">                                                         it has not already written it by that time. */</span>
<a name="l00777"></a>00777 <span class="preprocessor">#else</span>
<a name="l00778"></a><a class="code" href="structcvmx__ulfe__iss__cnt2_1_1cvmx__ulfe__iss__cnt2__s.html#acfc5da185d02e1de8147ac464e17eecb">00778</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt2_1_1cvmx__ulfe__iss__cnt2__s.html#acfc5da185d02e1de8147ac464e17eecb">count</a>                        : 24;
<a name="l00779"></a><a class="code" href="structcvmx__ulfe__iss__cnt2_1_1cvmx__ulfe__iss__cnt2__s.html#ab49104858923fea0ebfa3a25190f3550">00779</a>     uint64_t <a class="code" href="structcvmx__ulfe__iss__cnt2_1_1cvmx__ulfe__iss__cnt2__s.html#ab49104858923fea0ebfa3a25190f3550">reserved_24_63</a>               : 40;
<a name="l00780"></a>00780 <span class="preprocessor">#endif</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__iss__cnt2.html#af23c51126619edd83ab20803b8777cda">s</a>;
<a name="l00782"></a><a class="code" href="unioncvmx__ulfe__iss__cnt2.html#a530d69a6311690cb95fb198ce032c834">00782</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__iss__cnt2_1_1cvmx__ulfe__iss__cnt2__s.html">cvmx_ulfe_iss_cnt2_s</a>           <a class="code" href="unioncvmx__ulfe__iss__cnt2.html#a530d69a6311690cb95fb198ce032c834">cnf75xx</a>;
<a name="l00783"></a>00783 };
<a name="l00784"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a600ee0afb646539c79588318fc6548fc">00784</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__iss__cnt2.html" title="cvmx_ulfe_iss_cnt2">cvmx_ulfe_iss_cnt2</a> <a class="code" href="unioncvmx__ulfe__iss__cnt2.html" title="cvmx_ulfe_iss_cnt2">cvmx_ulfe_iss_cnt2_t</a>;
<a name="l00785"></a>00785 <span class="comment"></span>
<a name="l00786"></a>00786 <span class="comment">/**</span>
<a name="l00787"></a>00787 <span class="comment"> * cvmx_ulfe_read_err_ena</span>
<a name="l00788"></a>00788 <span class="comment"> *</span>
<a name="l00789"></a>00789 <span class="comment"> * This register enables error reporting for read overflow/underflow errors.</span>
<a name="l00790"></a>00790 <span class="comment"> *</span>
<a name="l00791"></a>00791 <span class="comment"> */</span>
<a name="l00792"></a><a class="code" href="unioncvmx__ulfe__read__err__ena.html">00792</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__read__err__ena.html" title="cvmx_ulfe_read_err_ena">cvmx_ulfe_read_err_ena</a> {
<a name="l00793"></a><a class="code" href="unioncvmx__ulfe__read__err__ena.html#a67a83f3852587d56676675a884c92794">00793</a>     uint64_t <a class="code" href="unioncvmx__ulfe__read__err__ena.html#a67a83f3852587d56676675a884c92794">u64</a>;
<a name="l00794"></a><a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html">00794</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html">cvmx_ulfe_read_err_ena_s</a> {
<a name="l00795"></a>00795 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00796"></a>00796 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#afc1835bfc3770ca0f588bb53429db9c6">reserved_5_63</a>                : 59;
<a name="l00797"></a>00797     uint64_t <a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#acd8e856a6b763e24d2f9db83a20fca64">rp0_of_en</a>                    : 1;  <span class="comment">/**&lt; Read port 0 overflow enable. */</span>
<a name="l00798"></a>00798     uint64_t <a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#a25d5b959591bc9188501a0a6c1762ed2">reserved_1_3</a>                 : 3;
<a name="l00799"></a>00799     uint64_t <a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#a0936ab4068510736ee27db2525bf66a7">rp0_uf_en</a>                    : 1;  <span class="comment">/**&lt; Read port 0 underflow enable. */</span>
<a name="l00800"></a>00800 <span class="preprocessor">#else</span>
<a name="l00801"></a><a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#a0936ab4068510736ee27db2525bf66a7">00801</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#a0936ab4068510736ee27db2525bf66a7">rp0_uf_en</a>                    : 1;
<a name="l00802"></a><a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#a25d5b959591bc9188501a0a6c1762ed2">00802</a>     uint64_t <a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#a25d5b959591bc9188501a0a6c1762ed2">reserved_1_3</a>                 : 3;
<a name="l00803"></a><a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#acd8e856a6b763e24d2f9db83a20fca64">00803</a>     uint64_t <a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#acd8e856a6b763e24d2f9db83a20fca64">rp0_of_en</a>                    : 1;
<a name="l00804"></a><a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#afc1835bfc3770ca0f588bb53429db9c6">00804</a>     uint64_t <a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html#afc1835bfc3770ca0f588bb53429db9c6">reserved_5_63</a>                : 59;
<a name="l00805"></a>00805 <span class="preprocessor">#endif</span>
<a name="l00806"></a>00806 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__read__err__ena.html#ac0282d08c5a5f6eb6e9ef7859780d83c">s</a>;
<a name="l00807"></a><a class="code" href="unioncvmx__ulfe__read__err__ena.html#a2798b55b5aff4551fad214d069f04e3d">00807</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__read__err__ena_1_1cvmx__ulfe__read__err__ena__s.html">cvmx_ulfe_read_err_ena_s</a>       <a class="code" href="unioncvmx__ulfe__read__err__ena.html#a2798b55b5aff4551fad214d069f04e3d">cnf75xx</a>;
<a name="l00808"></a>00808 };
<a name="l00809"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a27a27726b1b57641f18a3374adfb7a3b">00809</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__read__err__ena.html" title="cvmx_ulfe_read_err_ena">cvmx_ulfe_read_err_ena</a> <a class="code" href="unioncvmx__ulfe__read__err__ena.html" title="cvmx_ulfe_read_err_ena">cvmx_ulfe_read_err_ena_t</a>;
<a name="l00810"></a>00810 <span class="comment"></span>
<a name="l00811"></a>00811 <span class="comment">/**</span>
<a name="l00812"></a>00812 <span class="comment"> * cvmx_ulfe_read_err_src</span>
<a name="l00813"></a>00813 <span class="comment"> *</span>
<a name="l00814"></a>00814 <span class="comment"> * This register contains read port error source information.</span>
<a name="l00815"></a>00815 <span class="comment"> * Any write to this register will clear all contents.</span>
<a name="l00816"></a>00816 <span class="comment"> */</span>
<a name="l00817"></a><a class="code" href="unioncvmx__ulfe__read__err__src.html">00817</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__read__err__src.html" title="cvmx_ulfe_read_err_src">cvmx_ulfe_read_err_src</a> {
<a name="l00818"></a><a class="code" href="unioncvmx__ulfe__read__err__src.html#ad86fe21e779e957bdc52c2cd94ad6828">00818</a>     uint64_t <a class="code" href="unioncvmx__ulfe__read__err__src.html#ad86fe21e779e957bdc52c2cd94ad6828">u64</a>;
<a name="l00819"></a><a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html">00819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html">cvmx_ulfe_read_err_src_s</a> {
<a name="l00820"></a>00820 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00821"></a>00821 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#af2d2f4e67429971af4bc7bd7c8556f2c">reserved_32_63</a>               : 32;
<a name="l00822"></a>00822     uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a1b48a0da887254c52ed0141dc9b30f2d">rp0_jobid_ufof</a>               : 16; <span class="comment">/**&lt; Job ID of the job which reported the overflow/underflow error on read</span>
<a name="l00823"></a>00823 <span class="comment">                                                         port 1. */</span>
<a name="l00824"></a>00824     uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a06d2f76b3f0f2625deab0c3b8992e60b">reserved_5_15</a>                : 11;
<a name="l00825"></a>00825     uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a452d8365e6b71bf580819a923e4214ad">rp0_of</a>                       : 1;  <span class="comment">/**&lt; Read port 0 overflow. */</span>
<a name="l00826"></a>00826     uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a1b978e6c5189887a686aed00327c391c">reserved_1_3</a>                 : 3;
<a name="l00827"></a>00827     uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a9b31985e37b3fb4612c669ebe12eb8cf">rp0_uf</a>                       : 1;  <span class="comment">/**&lt; Read port 0 underflow. */</span>
<a name="l00828"></a>00828 <span class="preprocessor">#else</span>
<a name="l00829"></a><a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a9b31985e37b3fb4612c669ebe12eb8cf">00829</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a9b31985e37b3fb4612c669ebe12eb8cf">rp0_uf</a>                       : 1;
<a name="l00830"></a><a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a1b978e6c5189887a686aed00327c391c">00830</a>     uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a1b978e6c5189887a686aed00327c391c">reserved_1_3</a>                 : 3;
<a name="l00831"></a><a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a452d8365e6b71bf580819a923e4214ad">00831</a>     uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a452d8365e6b71bf580819a923e4214ad">rp0_of</a>                       : 1;
<a name="l00832"></a><a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a06d2f76b3f0f2625deab0c3b8992e60b">00832</a>     uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a06d2f76b3f0f2625deab0c3b8992e60b">reserved_5_15</a>                : 11;
<a name="l00833"></a><a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a1b48a0da887254c52ed0141dc9b30f2d">00833</a>     uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#a1b48a0da887254c52ed0141dc9b30f2d">rp0_jobid_ufof</a>               : 16;
<a name="l00834"></a><a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#af2d2f4e67429971af4bc7bd7c8556f2c">00834</a>     uint64_t <a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html#af2d2f4e67429971af4bc7bd7c8556f2c">reserved_32_63</a>               : 32;
<a name="l00835"></a>00835 <span class="preprocessor">#endif</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__read__err__src.html#a462cc40ed970f5fef5eff0b5bd4ce6bc">s</a>;
<a name="l00837"></a><a class="code" href="unioncvmx__ulfe__read__err__src.html#a2ae7389b9af4c92ec47f6d3527204f72">00837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__read__err__src_1_1cvmx__ulfe__read__err__src__s.html">cvmx_ulfe_read_err_src_s</a>       <a class="code" href="unioncvmx__ulfe__read__err__src.html#a2ae7389b9af4c92ec47f6d3527204f72">cnf75xx</a>;
<a name="l00838"></a>00838 };
<a name="l00839"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a0cb4f4b0deaf854480344d09bb17b7a3">00839</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__read__err__src.html" title="cvmx_ulfe_read_err_src">cvmx_ulfe_read_err_src</a> <a class="code" href="unioncvmx__ulfe__read__err__src.html" title="cvmx_ulfe_read_err_src">cvmx_ulfe_read_err_src_t</a>;
<a name="l00840"></a>00840 <span class="comment"></span>
<a name="l00841"></a>00841 <span class="comment">/**</span>
<a name="l00842"></a>00842 <span class="comment"> * cvmx_ulfe_sos_down_cnt</span>
<a name="l00843"></a>00843 <span class="comment"> *</span>
<a name="l00844"></a>00844 <span class="comment"> * Back up count for SOS window function.</span>
<a name="l00845"></a>00845 <span class="comment"> *</span>
<a name="l00846"></a>00846 <span class="comment"> */</span>
<a name="l00847"></a><a class="code" href="unioncvmx__ulfe__sos__down__cnt.html">00847</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__sos__down__cnt.html" title="cvmx_ulfe_sos_down_cnt">cvmx_ulfe_sos_down_cnt</a> {
<a name="l00848"></a><a class="code" href="unioncvmx__ulfe__sos__down__cnt.html#ae21bcf6c3f16332b326b4034aee3e365">00848</a>     uint64_t <a class="code" href="unioncvmx__ulfe__sos__down__cnt.html#ae21bcf6c3f16332b326b4034aee3e365">u64</a>;
<a name="l00849"></a><a class="code" href="structcvmx__ulfe__sos__down__cnt_1_1cvmx__ulfe__sos__down__cnt__s.html">00849</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__sos__down__cnt_1_1cvmx__ulfe__sos__down__cnt__s.html">cvmx_ulfe_sos_down_cnt_s</a> {
<a name="l00850"></a>00850 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00851"></a>00851 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__sos__down__cnt_1_1cvmx__ulfe__sos__down__cnt__s.html#a3db2ee07d2ce41135706c493ea9c9099">reserved_24_63</a>               : 40;
<a name="l00852"></a>00852     uint64_t <a class="code" href="structcvmx__ulfe__sos__down__cnt_1_1cvmx__ulfe__sos__down__cnt__s.html#aec841f0c7e45e57b7e7b05a9730e3c98">count</a>                        : 24; <span class="comment">/**&lt; Indicates the number of clock ticks after SOS to open the SOS window. */</span>
<a name="l00853"></a>00853 <span class="preprocessor">#else</span>
<a name="l00854"></a><a class="code" href="structcvmx__ulfe__sos__down__cnt_1_1cvmx__ulfe__sos__down__cnt__s.html#aec841f0c7e45e57b7e7b05a9730e3c98">00854</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__sos__down__cnt_1_1cvmx__ulfe__sos__down__cnt__s.html#aec841f0c7e45e57b7e7b05a9730e3c98">count</a>                        : 24;
<a name="l00855"></a><a class="code" href="structcvmx__ulfe__sos__down__cnt_1_1cvmx__ulfe__sos__down__cnt__s.html#a3db2ee07d2ce41135706c493ea9c9099">00855</a>     uint64_t <a class="code" href="structcvmx__ulfe__sos__down__cnt_1_1cvmx__ulfe__sos__down__cnt__s.html#a3db2ee07d2ce41135706c493ea9c9099">reserved_24_63</a>               : 40;
<a name="l00856"></a>00856 <span class="preprocessor">#endif</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__sos__down__cnt.html#abc4ea5d179da799454a9fca86c0b3ef0">s</a>;
<a name="l00858"></a><a class="code" href="unioncvmx__ulfe__sos__down__cnt.html#a0ad2eabce49ce18cd967394988085c8f">00858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__sos__down__cnt_1_1cvmx__ulfe__sos__down__cnt__s.html">cvmx_ulfe_sos_down_cnt_s</a>       <a class="code" href="unioncvmx__ulfe__sos__down__cnt.html#a0ad2eabce49ce18cd967394988085c8f">cnf75xx</a>;
<a name="l00859"></a>00859 };
<a name="l00860"></a><a class="code" href="cvmx-ulfe-defs_8h.html#ac6aa15ad1b85986a620c733b70ee4656">00860</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__sos__down__cnt.html" title="cvmx_ulfe_sos_down_cnt">cvmx_ulfe_sos_down_cnt</a> <a class="code" href="unioncvmx__ulfe__sos__down__cnt.html" title="cvmx_ulfe_sos_down_cnt">cvmx_ulfe_sos_down_cnt_t</a>;
<a name="l00861"></a>00861 <span class="comment"></span>
<a name="l00862"></a>00862 <span class="comment">/**</span>
<a name="l00863"></a>00863 <span class="comment"> * cvmx_ulfe_status</span>
<a name="l00864"></a>00864 <span class="comment"> *</span>
<a name="l00865"></a>00865 <span class="comment"> * ULFE Status Register</span>
<a name="l00866"></a>00866 <span class="comment"> *</span>
<a name="l00867"></a>00867 <span class="comment"> */</span>
<a name="l00868"></a><a class="code" href="unioncvmx__ulfe__status.html">00868</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__status.html" title="cvmx_ulfe_status">cvmx_ulfe_status</a> {
<a name="l00869"></a><a class="code" href="unioncvmx__ulfe__status.html#adfbb69fcaa358afdd82f71a49d59c985">00869</a>     uint64_t <a class="code" href="unioncvmx__ulfe__status.html#adfbb69fcaa358afdd82f71a49d59c985">u64</a>;
<a name="l00870"></a><a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html">00870</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html">cvmx_ulfe_status_s</a> {
<a name="l00871"></a>00871 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00872"></a>00872 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#a6ef9a9fb2cc3b6a8914b195c968f037f">reserved_5_63</a>                : 59;
<a name="l00873"></a>00873     uint64_t <a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#ae180287e87caab0d9d1208f7ca868bb1">ready</a>                        : 1;  <span class="comment">/**&lt; When set and when at least one job slot is not busy,</span>
<a name="l00874"></a>00874 <span class="comment">                                                         the ULFE is ready to start a new job. */</span>
<a name="l00875"></a>00875     uint64_t <a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#afc73c60a31d8026f42b9a7db5159ac91">reserved_2_3</a>                 : 2;
<a name="l00876"></a>00876     uint64_t <a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#a1badaf8cf67d7b7be6263dcdcbad95c7">status1</a>                      : 1;  <span class="comment">/**&lt; When set, slot 1 is busy processing a job. */</span>
<a name="l00877"></a>00877     uint64_t <a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#a37e0d1f4eacf0a39e73836cf3877a7a6">status0</a>                      : 1;  <span class="comment">/**&lt; When set, slot 0 is busy processing a job. */</span>
<a name="l00878"></a>00878 <span class="preprocessor">#else</span>
<a name="l00879"></a><a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#a37e0d1f4eacf0a39e73836cf3877a7a6">00879</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#a37e0d1f4eacf0a39e73836cf3877a7a6">status0</a>                      : 1;
<a name="l00880"></a><a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#a1badaf8cf67d7b7be6263dcdcbad95c7">00880</a>     uint64_t <a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#a1badaf8cf67d7b7be6263dcdcbad95c7">status1</a>                      : 1;
<a name="l00881"></a><a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#afc73c60a31d8026f42b9a7db5159ac91">00881</a>     uint64_t <a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#afc73c60a31d8026f42b9a7db5159ac91">reserved_2_3</a>                 : 2;
<a name="l00882"></a><a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#ae180287e87caab0d9d1208f7ca868bb1">00882</a>     uint64_t <a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#ae180287e87caab0d9d1208f7ca868bb1">ready</a>                        : 1;
<a name="l00883"></a><a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#a6ef9a9fb2cc3b6a8914b195c968f037f">00883</a>     uint64_t <a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html#a6ef9a9fb2cc3b6a8914b195c968f037f">reserved_5_63</a>                : 59;
<a name="l00884"></a>00884 <span class="preprocessor">#endif</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__status.html#ae4c650f99f5a776e5c07548e09cba558">s</a>;
<a name="l00886"></a><a class="code" href="unioncvmx__ulfe__status.html#ac16f3fd0768692696b69aba0faf5d67a">00886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__status_1_1cvmx__ulfe__status__s.html">cvmx_ulfe_status_s</a>             <a class="code" href="unioncvmx__ulfe__status.html#ac16f3fd0768692696b69aba0faf5d67a">cnf75xx</a>;
<a name="l00887"></a>00887 };
<a name="l00888"></a><a class="code" href="cvmx-ulfe-defs_8h.html#a0116de299ca35d7be272ca6dbbca7038">00888</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__status.html" title="cvmx_ulfe_status">cvmx_ulfe_status</a> <a class="code" href="unioncvmx__ulfe__status.html" title="cvmx_ulfe_status">cvmx_ulfe_status_t</a>;
<a name="l00889"></a>00889 <span class="comment"></span>
<a name="l00890"></a>00890 <span class="comment">/**</span>
<a name="l00891"></a>00891 <span class="comment"> * cvmx_ulfe_td_rssi_cnt</span>
<a name="l00892"></a>00892 <span class="comment"> *</span>
<a name="l00893"></a>00893 <span class="comment"> * Back up trigger count for TD RSSI report</span>
<a name="l00894"></a>00894 <span class="comment"> *</span>
<a name="l00895"></a>00895 <span class="comment"> */</span>
<a name="l00896"></a><a class="code" href="unioncvmx__ulfe__td__rssi__cnt.html">00896</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__td__rssi__cnt.html" title="cvmx_ulfe_td_rssi_cnt">cvmx_ulfe_td_rssi_cnt</a> {
<a name="l00897"></a><a class="code" href="unioncvmx__ulfe__td__rssi__cnt.html#ad9252d338b09fd3d43f9481dc496649b">00897</a>     uint64_t <a class="code" href="unioncvmx__ulfe__td__rssi__cnt.html#ad9252d338b09fd3d43f9481dc496649b">u64</a>;
<a name="l00898"></a><a class="code" href="structcvmx__ulfe__td__rssi__cnt_1_1cvmx__ulfe__td__rssi__cnt__s.html">00898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__td__rssi__cnt_1_1cvmx__ulfe__td__rssi__cnt__s.html">cvmx_ulfe_td_rssi_cnt_s</a> {
<a name="l00899"></a>00899 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00900"></a>00900 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__td__rssi__cnt_1_1cvmx__ulfe__td__rssi__cnt__s.html#adfe7831797d3dcc14f18a24c41286273">reserved_24_63</a>               : 40;
<a name="l00901"></a>00901     uint64_t <a class="code" href="structcvmx__ulfe__td__rssi__cnt_1_1cvmx__ulfe__td__rssi__cnt__s.html#ac57b690b7caf9c90c67b8a297068f95b">count</a>                        : 24; <span class="comment">/**&lt; ULFE will write the TD RSSI report COUNT cycles after SOS, if</span>
<a name="l00902"></a>00902 <span class="comment">                                                         it has not already written it by that time. */</span>
<a name="l00903"></a>00903 <span class="preprocessor">#else</span>
<a name="l00904"></a><a class="code" href="structcvmx__ulfe__td__rssi__cnt_1_1cvmx__ulfe__td__rssi__cnt__s.html#ac57b690b7caf9c90c67b8a297068f95b">00904</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ulfe__td__rssi__cnt_1_1cvmx__ulfe__td__rssi__cnt__s.html#ac57b690b7caf9c90c67b8a297068f95b">count</a>                        : 24;
<a name="l00905"></a><a class="code" href="structcvmx__ulfe__td__rssi__cnt_1_1cvmx__ulfe__td__rssi__cnt__s.html#adfe7831797d3dcc14f18a24c41286273">00905</a>     uint64_t <a class="code" href="structcvmx__ulfe__td__rssi__cnt_1_1cvmx__ulfe__td__rssi__cnt__s.html#adfe7831797d3dcc14f18a24c41286273">reserved_24_63</a>               : 40;
<a name="l00906"></a>00906 <span class="preprocessor">#endif</span>
<a name="l00907"></a>00907 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ulfe__td__rssi__cnt.html#af1766a197194c8bbca3c4dcad5fb3bd2">s</a>;
<a name="l00908"></a><a class="code" href="unioncvmx__ulfe__td__rssi__cnt.html#a4b2e8f130f514ebc4eb6e64e887bdee8">00908</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ulfe__td__rssi__cnt_1_1cvmx__ulfe__td__rssi__cnt__s.html">cvmx_ulfe_td_rssi_cnt_s</a>        <a class="code" href="unioncvmx__ulfe__td__rssi__cnt.html#a4b2e8f130f514ebc4eb6e64e887bdee8">cnf75xx</a>;
<a name="l00909"></a>00909 };
<a name="l00910"></a><a class="code" href="cvmx-ulfe-defs_8h.html#ab4b86e6e8d838590d41382ea7100a5fc">00910</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ulfe__td__rssi__cnt.html" title="cvmx_ulfe_td_rssi_cnt">cvmx_ulfe_td_rssi_cnt</a> <a class="code" href="unioncvmx__ulfe__td__rssi__cnt.html" title="cvmx_ulfe_td_rssi_cnt">cvmx_ulfe_td_rssi_cnt_t</a>;
<a name="l00911"></a>00911 
<a name="l00912"></a>00912 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
