#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1580590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1580720 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x15c65d0 .functor NOT 1, L_0x15c82e0, C4<0>, C4<0>, C4<0>;
L_0x15c8130 .functor XOR 2, L_0x15c7eb0, L_0x15c8090, C4<00>, C4<00>;
L_0x15c8270 .functor XOR 2, L_0x15c8130, L_0x15c81a0, C4<00>, C4<00>;
v0x15c56b0_0 .net *"_ivl_10", 1 0, L_0x15c81a0;  1 drivers
v0x15c57b0_0 .net *"_ivl_12", 1 0, L_0x15c8270;  1 drivers
v0x15c5890_0 .net *"_ivl_2", 1 0, L_0x15c7df0;  1 drivers
v0x15c5950_0 .net *"_ivl_4", 1 0, L_0x15c7eb0;  1 drivers
v0x15c5a30_0 .net *"_ivl_6", 1 0, L_0x15c8090;  1 drivers
v0x15c5b60_0 .net *"_ivl_8", 1 0, L_0x15c8130;  1 drivers
v0x15c5c40_0 .net "a", 0 0, v0x15bf510_0;  1 drivers
v0x15c5ce0_0 .net "b", 0 0, v0x15bf5b0_0;  1 drivers
v0x15c5d80_0 .net "cin", 0 0, v0x15bf650_0;  1 drivers
v0x15c5eb0_0 .var "clk", 0 0;
v0x15c5f50_0 .net "cout_dut", 0 0, L_0x15c7b90;  1 drivers
v0x15c5ff0_0 .net "cout_ref", 0 0, L_0x15c6670;  1 drivers
v0x15c6090_0 .var/2u "stats1", 223 0;
v0x15c6130_0 .var/2u "strobe", 0 0;
o0x7fd39a32afa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x15c61f0_0 .net "sum_dut", 0 0, o0x7fd39a32afa8;  0 drivers
v0x15c6290_0 .net "sum_ref", 0 0, L_0x15c6760;  1 drivers
v0x15c6330_0 .net "tb_match", 0 0, L_0x15c82e0;  1 drivers
v0x15c63d0_0 .net "tb_mismatch", 0 0, L_0x15c65d0;  1 drivers
v0x15c6490_0 .net "wavedrom_enable", 0 0, v0x15bf790_0;  1 drivers
v0x15c6530_0 .net "wavedrom_title", 511 0, v0x15bf880_0;  1 drivers
L_0x15c7df0 .concat [ 1 1 0 0], L_0x15c6760, L_0x15c6670;
L_0x15c7eb0 .concat [ 1 1 0 0], L_0x15c6760, L_0x15c6670;
L_0x15c8090 .concat [ 1 1 0 0], o0x7fd39a32afa8, L_0x15c7b90;
L_0x15c81a0 .concat [ 1 1 0 0], L_0x15c6760, L_0x15c6670;
L_0x15c82e0 .cmp/eeq 2, L_0x15c7df0, L_0x15c8270;
S_0x15808b0 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1580720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fd39a2e1060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x159d0a0_0 .net *"_ivl_10", 0 0, L_0x7fd39a2e1060;  1 drivers
v0x1577fe0_0 .net *"_ivl_11", 1 0, L_0x15c6d00;  1 drivers
v0x1578300_0 .net *"_ivl_13", 1 0, L_0x15c6eb0;  1 drivers
L_0x7fd39a2e10a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1578650_0 .net *"_ivl_16", 0 0, L_0x7fd39a2e10a8;  1 drivers
v0x15789e0_0 .net *"_ivl_17", 1 0, L_0x15c6fe0;  1 drivers
v0x1578d70_0 .net *"_ivl_3", 1 0, L_0x15c68a0;  1 drivers
L_0x7fd39a2e1018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1579100_0 .net *"_ivl_6", 0 0, L_0x7fd39a2e1018;  1 drivers
v0x15be7f0_0 .net *"_ivl_7", 1 0, L_0x15c6aa0;  1 drivers
v0x15be8d0_0 .net "a", 0 0, v0x15bf510_0;  alias, 1 drivers
v0x15be990_0 .net "b", 0 0, v0x15bf5b0_0;  alias, 1 drivers
v0x15bea50_0 .net "cin", 0 0, v0x15bf650_0;  alias, 1 drivers
v0x15beb10_0 .net "cout", 0 0, L_0x15c6670;  alias, 1 drivers
v0x15bebd0_0 .net "sum", 0 0, L_0x15c6760;  alias, 1 drivers
L_0x15c6670 .part L_0x15c6fe0, 1, 1;
L_0x15c6760 .part L_0x15c6fe0, 0, 1;
L_0x15c68a0 .concat [ 1 1 0 0], v0x15bf510_0, L_0x7fd39a2e1018;
L_0x15c6aa0 .concat [ 1 1 0 0], v0x15bf5b0_0, L_0x7fd39a2e1060;
L_0x15c6d00 .arith/sum 2, L_0x15c68a0, L_0x15c6aa0;
L_0x15c6eb0 .concat [ 1 1 0 0], v0x15bf650_0, L_0x7fd39a2e10a8;
L_0x15c6fe0 .arith/sum 2, L_0x15c6d00, L_0x15c6eb0;
S_0x15bed30 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x1580720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x15bf510_0 .var "a", 0 0;
v0x15bf5b0_0 .var "b", 0 0;
v0x15bf650_0 .var "cin", 0 0;
v0x15bf6f0_0 .net "clk", 0 0, v0x15c5eb0_0;  1 drivers
v0x15bf790_0 .var "wavedrom_enable", 0 0;
v0x15bf880_0 .var "wavedrom_title", 511 0;
E_0x157fff0/0 .event negedge, v0x15bf6f0_0;
E_0x157fff0/1 .event posedge, v0x15bf6f0_0;
E_0x157fff0 .event/or E_0x157fff0/0, E_0x157fff0/1;
E_0x1580240 .event negedge, v0x15bf6f0_0;
E_0x15669f0 .event posedge, v0x15bf6f0_0;
S_0x15bf010 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x15bed30;
 .timescale -12 -12;
v0x15bf210_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15bf310 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x15bed30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x15bf9e0 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x1580720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
v0x15c4f10_0 .net "a", 0 0, v0x15bf510_0;  alias, 1 drivers
v0x15c4fd0_0 .net "b", 0 0, v0x15bf5b0_0;  alias, 1 drivers
v0x15c5090_0 .net "cin", 0 0, v0x15bf650_0;  alias, 1 drivers
v0x15c5130_0 .net "cout", 0 0, L_0x15c7b90;  alias, 1 drivers
v0x15c5220_0 .net "sum", 0 0, o0x7fd39a32afa8;  alias, 0 drivers
v0x15c5310_0 .net "w1", 0 0, L_0x15c74c0;  1 drivers
o0x7fd39a32a9d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x15c53b0_0 .net "w2", 0 0, o0x7fd39a32a9d8;  0 drivers
S_0x15bfbf0 .scope module, "fa1" "full_adder" 4 13, 4 17 0, S_0x15bf9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "s";
v0x15c1c40_0 .net "a", 0 0, v0x15bf510_0;  alias, 1 drivers
v0x15c1ce0_0 .net "b", 0 0, v0x15bf5b0_0;  alias, 1 drivers
v0x15c1da0_0 .net "c", 0 0, L_0x15c74c0;  alias, 1 drivers
v0x15c1ea0_0 .net "c1", 0 0, L_0x15c7170;  1 drivers
v0x15c1f40_0 .net "c2", 0 0, L_0x15c71e0;  1 drivers
v0x15c2030_0 .net "c3", 0 0, L_0x15c7360;  1 drivers
v0x15c2120_0 .net "cin", 0 0, v0x15bf650_0;  alias, 1 drivers
v0x15c2250_0 .net "s", 0 0, o0x7fd39a32a9d8;  alias, 0 drivers
v0x15c22f0_0 .net "s1", 0 0, L_0x15c6da0;  1 drivers
v0x15c2420_0 .net "w1", 0 0, L_0x15c7410;  1 drivers
S_0x15bfeb0 .scope module, "a1" "and_gate" 4 26, 4 40 0, S_0x15bfbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c7170 .functor AND 1, v0x15bf510_0, v0x15bf5b0_0, C4<1>, C4<1>;
v0x15c00d0_0 .net "a", 0 0, v0x15bf510_0;  alias, 1 drivers
v0x15c01e0_0 .net "b", 0 0, v0x15bf5b0_0;  alias, 1 drivers
v0x15c02f0_0 .net "o", 0 0, L_0x15c7170;  alias, 1 drivers
S_0x15c03f0 .scope module, "a2" "and_gate" 4 27, 4 40 0, S_0x15bfbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c71e0 .functor AND 1, v0x15bf510_0, v0x15bf650_0, C4<1>, C4<1>;
v0x15c05d0_0 .net "a", 0 0, v0x15bf510_0;  alias, 1 drivers
v0x15c0690_0 .net "b", 0 0, v0x15bf650_0;  alias, 1 drivers
v0x15c07a0_0 .net "o", 0 0, L_0x15c71e0;  alias, 1 drivers
S_0x15c08a0 .scope module, "a3" "and_gate" 4 28, 4 40 0, S_0x15bfbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c7360 .functor AND 1, v0x15bf5b0_0, v0x15bf650_0, C4<1>, C4<1>;
v0x15c0a80_0 .net "a", 0 0, v0x15bf5b0_0;  alias, 1 drivers
v0x15c0b20_0 .net "b", 0 0, v0x15bf650_0;  alias, 1 drivers
v0x15c0be0_0 .net "o", 0 0, L_0x15c7360;  alias, 1 drivers
S_0x15c0d10 .scope module, "o1" "or_gate" 4 29, 4 47 0, S_0x15bfbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c7410 .functor OR 1, L_0x15c7170, L_0x15c71e0, C4<0>, C4<0>;
v0x15c0ef0_0 .net "a", 0 0, L_0x15c7170;  alias, 1 drivers
v0x15c0fe0_0 .net "b", 0 0, L_0x15c71e0;  alias, 1 drivers
v0x15c10b0_0 .net "o", 0 0, L_0x15c7410;  alias, 1 drivers
S_0x15c11c0 .scope module, "o2" "or_gate" 4 30, 4 47 0, S_0x15bfbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c74c0 .functor OR 1, L_0x15c7410, L_0x15c7360, C4<0>, C4<0>;
v0x15c13f0_0 .net "a", 0 0, L_0x15c7410;  alias, 1 drivers
v0x15c14b0_0 .net "b", 0 0, L_0x15c7360;  alias, 1 drivers
v0x15c1580_0 .net "o", 0 0, L_0x15c74c0;  alias, 1 drivers
S_0x15c1690 .scope module, "x1" "xor_gate" 4 25, 4 33 0, S_0x15bfbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c6da0 .functor XOR 1, v0x15bf510_0, v0x15bf5b0_0, C4<0>, C4<0>;
v0x15c1870_0 .net "a", 0 0, v0x15bf510_0;  alias, 1 drivers
v0x15c19c0_0 .net "b", 0 0, v0x15bf5b0_0;  alias, 1 drivers
v0x15c1b10_0 .net "o", 0 0, L_0x15c6da0;  alias, 1 drivers
S_0x15c2500 .scope module, "fa2" "full_adder" 4 14, 4 17 0, S_0x15bf9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "s";
v0x15c4600_0 .net "a", 0 0, o0x7fd39a32a9d8;  alias, 0 drivers
v0x15c4730_0 .net "b", 0 0, L_0x15c74c0;  alias, 1 drivers
v0x15c47f0_0 .net "c", 0 0, L_0x15c7b90;  alias, 1 drivers
v0x15c48f0_0 .net "c1", 0 0, L_0x15c7730;  1 drivers
v0x15c4990_0 .net "c2", 0 0, L_0x15c77e0;  1 drivers
v0x15c4a80_0 .net "c3", 0 0, L_0x15c79a0;  1 drivers
L_0x7fd39a2e10f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c4b70_0 .net "cin", 0 0, L_0x7fd39a2e10f0;  1 drivers
v0x15c4c60_0 .net "s", 0 0, o0x7fd39a32afa8;  alias, 0 drivers
v0x15c4d00_0 .net "s1", 0 0, L_0x15c7570;  1 drivers
v0x15c4e30_0 .net "w1", 0 0, L_0x15c7a50;  1 drivers
S_0x15c2760 .scope module, "a1" "and_gate" 4 26, 4 40 0, S_0x15c2500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c7730 .functor AND 1, o0x7fd39a32a9d8, L_0x15c74c0, C4<1>, C4<1>;
v0x15c2960_0 .net "a", 0 0, o0x7fd39a32a9d8;  alias, 0 drivers
v0x15c2a20_0 .net "b", 0 0, L_0x15c74c0;  alias, 1 drivers
v0x15c2b10_0 .net "o", 0 0, L_0x15c7730;  alias, 1 drivers
S_0x15c2c10 .scope module, "a2" "and_gate" 4 27, 4 40 0, S_0x15c2500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c77e0 .functor AND 1, o0x7fd39a32a9d8, L_0x7fd39a2e10f0, C4<1>, C4<1>;
v0x15c2e60_0 .net "a", 0 0, o0x7fd39a32a9d8;  alias, 0 drivers
v0x15c2f70_0 .net "b", 0 0, L_0x7fd39a2e10f0;  alias, 1 drivers
v0x15c3030_0 .net "o", 0 0, L_0x15c77e0;  alias, 1 drivers
S_0x15c3150 .scope module, "a3" "and_gate" 4 28, 4 40 0, S_0x15c2500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c79a0 .functor AND 1, L_0x15c74c0, L_0x7fd39a2e10f0, C4<1>, C4<1>;
v0x15c33a0_0 .net "a", 0 0, L_0x15c74c0;  alias, 1 drivers
v0x15c3440_0 .net "b", 0 0, L_0x7fd39a2e10f0;  alias, 1 drivers
v0x15c3500_0 .net "o", 0 0, L_0x15c79a0;  alias, 1 drivers
S_0x15c3610 .scope module, "o1" "or_gate" 4 29, 4 47 0, S_0x15c2500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c7a50 .functor OR 1, L_0x15c7730, L_0x15c77e0, C4<0>, C4<0>;
v0x15c3860_0 .net "a", 0 0, L_0x15c7730;  alias, 1 drivers
v0x15c3950_0 .net "b", 0 0, L_0x15c77e0;  alias, 1 drivers
v0x15c3a20_0 .net "o", 0 0, L_0x15c7a50;  alias, 1 drivers
S_0x15c3b30 .scope module, "o2" "or_gate" 4 30, 4 47 0, S_0x15c2500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c7b90 .functor OR 1, L_0x15c7a50, L_0x15c79a0, C4<0>, C4<0>;
v0x15c3dd0_0 .net "a", 0 0, L_0x15c7a50;  alias, 1 drivers
v0x15c3e90_0 .net "b", 0 0, L_0x15c79a0;  alias, 1 drivers
v0x15c3f60_0 .net "o", 0 0, L_0x15c7b90;  alias, 1 drivers
S_0x15c4070 .scope module, "x1" "xor_gate" 4 25, 4 33 0, S_0x15c2500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "o";
L_0x15c7570 .functor XOR 1, o0x7fd39a32a9d8, L_0x15c74c0, C4<0>, C4<0>;
v0x15c42c0_0 .net "a", 0 0, o0x7fd39a32a9d8;  alias, 0 drivers
v0x15c4380_0 .net "b", 0 0, L_0x15c74c0;  alias, 1 drivers
v0x15c44d0_0 .net "o", 0 0, L_0x15c7570;  alias, 1 drivers
S_0x15c5490 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1580720;
 .timescale -12 -12;
E_0x157fd80 .event anyedge, v0x15c6130_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15c6130_0;
    %nor/r;
    %assign/vec4 v0x15c6130_0, 0;
    %wait E_0x157fd80;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15bed30;
T_3 ;
    %wait E_0x15669f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x15bf650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15bf5b0_0, 0;
    %assign/vec4 v0x15bf510_0, 0;
    %wait E_0x15669f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x15bf650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15bf5b0_0, 0;
    %assign/vec4 v0x15bf510_0, 0;
    %wait E_0x15669f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x15bf650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15bf5b0_0, 0;
    %assign/vec4 v0x15bf510_0, 0;
    %wait E_0x15669f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x15bf650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15bf5b0_0, 0;
    %assign/vec4 v0x15bf510_0, 0;
    %wait E_0x15669f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x15bf650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15bf5b0_0, 0;
    %assign/vec4 v0x15bf510_0, 0;
    %wait E_0x15669f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x15bf650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15bf5b0_0, 0;
    %assign/vec4 v0x15bf510_0, 0;
    %wait E_0x15669f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x15bf650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15bf5b0_0, 0;
    %assign/vec4 v0x15bf510_0, 0;
    %wait E_0x1580240;
    %fork TD_tb.stim1.wavedrom_stop, S_0x15bf310;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x157fff0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x15bf650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15bf5b0_0, 0;
    %assign/vec4 v0x15bf510_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1580720;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c5eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15c6130_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1580720;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x15c5eb0_0;
    %inv;
    %store/vec4 v0x15c5eb0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1580720;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15bf6f0_0, v0x15c63d0_0, v0x15c5c40_0, v0x15c5ce0_0, v0x15c5d80_0, v0x15c5ff0_0, v0x15c5f50_0, v0x15c6290_0, v0x15c61f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1580720;
T_7 ;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1580720;
T_8 ;
    %wait E_0x157fff0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15c6090_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c6090_0, 4, 32;
    %load/vec4 v0x15c6330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c6090_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15c6090_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c6090_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x15c5ff0_0;
    %load/vec4 v0x15c5ff0_0;
    %load/vec4 v0x15c5f50_0;
    %xor;
    %load/vec4 v0x15c5ff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c6090_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c6090_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x15c6290_0;
    %load/vec4 v0x15c6290_0;
    %load/vec4 v0x15c61f0_0;
    %xor;
    %load/vec4 v0x15c6290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c6090_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x15c6090_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15c6090_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/fadd/iter0/response8/top_module.sv";
