// Seed: 3949381662
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  assign id_1 = (id_2);
  wire id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5, id_6;
  supply0 id_7 = 1;
  wire id_8;
  logic [7:0] id_9, id_10, id_11;
  wire id_12;
  id_13(
      id_11[1'b0] - 1
  ); id_14(
      1 - 1, (1)
  );
  wire id_15, id_16, id_17, id_18;
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22, id_23, id_24, id_25;
  wire id_26;
  wire id_27;
  module_0(
      id_21
  );
endmodule
