# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/alber/Documents/GitHub/ELEC39-Communications-Systems/FPGA component/AWGN random int.v}
