// Seed: 269599570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge id_8 < 1 or posedge id_1 == "") begin : LABEL_0
    assert (id_6);
  end
  wire id_11;
  wire id_12 = id_10;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_7
  );
  wire id_14;
endmodule
