read_verilog ../top_lat.v
synth -top top
proc
flatten
opt

