
Efinix FPGA Bitstream Generator.
Version: 2022.1.226 
Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.

Compiled: Aug 29 2022.

Using source file "C:/s100projects/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1/work_pnr/T35_ADDR_LINES_TEST1.lbf"
Generating HEX programming file for device "T35F400", family "Trion"
Using periphery source file "C:/s100projects/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1/outflow/T35_ADDR_LINES_TEST1.lpf"
Generating bit file: "C:/s100projects/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1/outflow/T35_ADDR_LINES_TEST1.bit"
HEX Generation Options Summary:
	Listing options specified to bitstream generation:
	spi_low_power_mode                       = on
	oscillator_clock_divider                 = DIV8
	io_weak_pullup                           = on
	release_tri_then_reset                   = on
Finished generating "C:/s100projects/T35_ADDR_LINES_TEST1/T35_ADDR_LINES_TEST1/outflow/T35_ADDR_LINES_TEST1.hex"
Efinity Bitstream Generator took 6.58416 seconds.
	Efinity Bitstream Generator took 4.625 seconds (approximately) in total CPU time.
Efinity Bitstream Generator virtual memory usage: begin = 2.392 MB, end = 5.832 MB, delta = 3.44 MB
	Efinity Bitstream Generator peak virtual memory usage = 66.12 MB
Efinity Bitstream Generator resident set memory usage: begin = 7.344 MB, end = 13.58 MB, delta = 6.236 MB
	Efinity Bitstream Generator peak resident set memory usage = 67.052 MB
