; This source code in this file is licensed to You by Castle Technology
; Limited ("Castle") and its licensors on contractual terms and conditions
; ("Licence") which entitle you freely to modify and/or to distribute this
; source code subject to Your compliance with the terms of the Licence.
;
; This source code has been made available to You without any warranties
; whatsoever. Consequently, Your use, modification and distribution of this
; source code is entirely at Your own risk and neither Castle, its licensors
; nor any other person who has contributed to this source code shall be
; liable to You for any loss or damage which You may suffer as a result of
; Your use, modification or distribution of this source code.
;
; Full details of Your rights and obligations are set out in the Licence.
; You should have received a copy of the Licence with this source code file.
; If You have not received a copy, the text of the Licence is available
; online at www.castle-technology.co.uk/riscosbaselicence.htm
;


        [       :LNOT: :DEF: __HAL_UART_HDR__
        GBLL    __HAL_UART_HDR__

        GET     Hdr.iMx6qMemMap
        GET     Hdr.iMx6qReg
        GET     Hdr.iMx6qIRQs


UARTCLK         *       80000000 ; default UART_CLK_PODF o/p 80 MHz

UART_FIFODepth  *       32       ; depth of uart fifos

        ] ; __HAL_UART_HDR__

        END
