<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p142" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_142{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_142{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_142{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_142{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_142{left:530px;bottom:998px;letter-spacing:-0.12px;}
#t6_142{left:530px;bottom:976px;letter-spacing:-0.11px;}
#t7_142{left:530px;bottom:959px;letter-spacing:-0.11px;}
#t8_142{left:530px;bottom:943px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_142{left:81px;bottom:918px;letter-spacing:-0.17px;}
#ta_142{left:138px;bottom:918px;letter-spacing:-0.16px;}
#tb_142{left:189px;bottom:918px;letter-spacing:-0.15px;}
#tc_142{left:437px;bottom:918px;letter-spacing:-0.13px;}
#td_142{left:530px;bottom:918px;letter-spacing:-0.12px;}
#te_142{left:530px;bottom:897px;letter-spacing:-0.12px;}
#tf_142{left:81px;bottom:872px;letter-spacing:-0.16px;}
#tg_142{left:138px;bottom:872px;letter-spacing:-0.16px;}
#th_142{left:189px;bottom:872px;letter-spacing:-0.16px;}
#ti_142{left:437px;bottom:872px;letter-spacing:-0.13px;}
#tj_142{left:530px;bottom:872px;letter-spacing:-0.12px;}
#tk_142{left:530px;bottom:851px;letter-spacing:-0.12px;}
#tl_142{left:81px;bottom:826px;letter-spacing:-0.16px;}
#tm_142{left:138px;bottom:826px;letter-spacing:-0.16px;}
#tn_142{left:189px;bottom:826px;letter-spacing:-0.15px;}
#to_142{left:437px;bottom:826px;letter-spacing:-0.13px;}
#tp_142{left:530px;bottom:826px;letter-spacing:-0.12px;}
#tq_142{left:530px;bottom:805px;letter-spacing:-0.12px;}
#tr_142{left:81px;bottom:781px;letter-spacing:-0.16px;}
#ts_142{left:138px;bottom:781px;letter-spacing:-0.16px;}
#tt_142{left:189px;bottom:781px;letter-spacing:-0.15px;}
#tu_142{left:437px;bottom:781px;letter-spacing:-0.14px;}
#tv_142{left:530px;bottom:781px;letter-spacing:-0.12px;}
#tw_142{left:189px;bottom:756px;letter-spacing:-0.15px;}
#tx_142{left:530px;bottom:756px;letter-spacing:-0.12px;}
#ty_142{left:530px;bottom:735px;letter-spacing:-0.12px;}
#tz_142{left:189px;bottom:710px;letter-spacing:-0.14px;}
#t10_142{left:530px;bottom:710px;letter-spacing:-0.13px;}
#t11_142{left:189px;bottom:686px;letter-spacing:-0.14px;}
#t12_142{left:530px;bottom:686px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_142{left:530px;bottom:664px;letter-spacing:-0.12px;}
#t14_142{left:189px;bottom:640px;letter-spacing:-0.14px;}
#t15_142{left:530px;bottom:640px;letter-spacing:-0.13px;}
#t16_142{left:189px;bottom:616px;letter-spacing:-0.14px;}
#t17_142{left:530px;bottom:616px;letter-spacing:-0.13px;}
#t18_142{left:530px;bottom:594px;letter-spacing:-0.12px;}
#t19_142{left:189px;bottom:570px;letter-spacing:-0.14px;}
#t1a_142{left:530px;bottom:570px;letter-spacing:-0.13px;}
#t1b_142{left:189px;bottom:545px;letter-spacing:-0.14px;}
#t1c_142{left:530px;bottom:545px;letter-spacing:-0.13px;}
#t1d_142{left:530px;bottom:524px;letter-spacing:-0.11px;}
#t1e_142{left:530px;bottom:507px;letter-spacing:-0.11px;}
#t1f_142{left:530px;bottom:490px;letter-spacing:-0.11px;}
#t1g_142{left:530px;bottom:474px;letter-spacing:-0.11px;}
#t1h_142{left:530px;bottom:457px;letter-spacing:-0.13px;}
#t1i_142{left:189px;bottom:432px;letter-spacing:-0.12px;}
#t1j_142{left:530px;bottom:432px;letter-spacing:-0.14px;}
#t1k_142{left:81px;bottom:408px;letter-spacing:-0.17px;}
#t1l_142{left:138px;bottom:408px;letter-spacing:-0.16px;}
#t1m_142{left:189px;bottom:408px;letter-spacing:-0.14px;}
#t1n_142{left:437px;bottom:408px;letter-spacing:-0.15px;}
#t1o_142{left:530px;bottom:408px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_142{left:530px;bottom:386px;letter-spacing:-0.12px;}
#t1q_142{left:81px;bottom:362px;letter-spacing:-0.17px;}
#t1r_142{left:138px;bottom:362px;letter-spacing:-0.16px;}
#t1s_142{left:188px;bottom:362px;letter-spacing:-0.15px;}
#t1t_142{left:437px;bottom:362px;letter-spacing:-0.14px;}
#t1u_142{left:530px;bottom:362px;letter-spacing:-0.12px;}
#t1v_142{left:530px;bottom:341px;letter-spacing:-0.12px;}
#t1w_142{left:81px;bottom:316px;letter-spacing:-0.17px;}
#t1x_142{left:138px;bottom:316px;letter-spacing:-0.17px;}
#t1y_142{left:188px;bottom:316px;letter-spacing:-0.15px;}
#t1z_142{left:437px;bottom:316px;letter-spacing:-0.14px;}
#t20_142{left:530px;bottom:316px;letter-spacing:-0.12px;}
#t21_142{left:530px;bottom:295px;letter-spacing:-0.12px;}
#t22_142{left:81px;bottom:270px;letter-spacing:-0.16px;}
#t23_142{left:138px;bottom:270px;letter-spacing:-0.17px;}
#t24_142{left:188px;bottom:270px;letter-spacing:-0.15px;}
#t25_142{left:437px;bottom:270px;letter-spacing:-0.14px;}
#t26_142{left:530px;bottom:270px;letter-spacing:-0.13px;}
#t27_142{left:530px;bottom:249px;letter-spacing:-0.12px;}
#t28_142{left:81px;bottom:224px;letter-spacing:-0.17px;}
#t29_142{left:138px;bottom:224px;letter-spacing:-0.16px;}
#t2a_142{left:189px;bottom:224px;letter-spacing:-0.15px;}
#t2b_142{left:437px;bottom:224px;letter-spacing:-0.13px;}
#t2c_142{left:530px;bottom:224px;letter-spacing:-0.11px;}
#t2d_142{left:530px;bottom:208px;letter-spacing:-0.12px;}
#t2e_142{left:530px;bottom:191px;letter-spacing:-0.12px;}
#t2f_142{left:189px;bottom:166px;letter-spacing:-0.14px;}
#t2g_142{left:530px;bottom:166px;letter-spacing:-0.12px;}
#t2h_142{left:530px;bottom:145px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t2i_142{left:530px;bottom:128px;letter-spacing:-0.12px;}
#t2j_142{left:148px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2k_142{left:237px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2l_142{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2m_142{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2n_142{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2o_142{left:459px;bottom:1046px;letter-spacing:-0.14px;}
#t2p_142{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2q_142{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2r_142{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_142{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_142{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_142{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_142{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_142{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts142" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg142Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg142" style="-webkit-user-select: none;"><object width="935" height="1210" data="142/142.svg" type="image/svg+xml" id="pdf142" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_142" class="t s1_142">2-126 </span><span id="t2_142" class="t s1_142">Vol. 4 </span>
<span id="t3_142" class="t s2_142">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_142" class="t s3_142">63:0 </span><span id="t5_142" class="t s3_142">Package C2 Residency Counter (R/O) </span>
<span id="t6_142" class="t s3_142">Value since last reset that this package is in </span>
<span id="t7_142" class="t s3_142">processor-specific C2 states. Count at the same </span>
<span id="t8_142" class="t s3_142">frequency as the TSC. </span>
<span id="t9_142" class="t s3_142">610H </span><span id="ta_142" class="t s3_142">1552 </span><span id="tb_142" class="t s3_142">MSR_PKG_POWER_LIMIT </span><span id="tc_142" class="t s3_142">Package </span><span id="td_142" class="t s3_142">PKG RAPL Power Limit Control (R/W) </span>
<span id="te_142" class="t s3_142">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="tf_142" class="t s3_142">611H </span><span id="tg_142" class="t s3_142">1553 </span><span id="th_142" class="t s3_142">MSR_PKG_ENERGY_STATUS </span><span id="ti_142" class="t s3_142">Package </span><span id="tj_142" class="t s3_142">PKG Energy Status (R/O) </span>
<span id="tk_142" class="t s3_142">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="tl_142" class="t s3_142">613H </span><span id="tm_142" class="t s3_142">1555 </span><span id="tn_142" class="t s3_142">MSR_PKG_PERF_STATUS </span><span id="to_142" class="t s3_142">Package </span><span id="tp_142" class="t s3_142">PKG Perf Status (R/O) </span>
<span id="tq_142" class="t s3_142">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="tr_142" class="t s3_142">614H </span><span id="ts_142" class="t s3_142">1556 </span><span id="tt_142" class="t s3_142">MSR_PKG_POWER_INFO </span><span id="tu_142" class="t s3_142">Package </span><span id="tv_142" class="t s3_142">PKG RAPL Parameters (R/W) </span>
<span id="tw_142" class="t s3_142">14:0 </span><span id="tx_142" class="t s3_142">Thermal Spec Power (R/W) </span>
<span id="ty_142" class="t s3_142">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="tz_142" class="t s3_142">15 </span><span id="t10_142" class="t s3_142">Reserved </span>
<span id="t11_142" class="t s3_142">30:16 </span><span id="t12_142" class="t s3_142">Minimum Power (R/W) </span>
<span id="t13_142" class="t s3_142">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="t14_142" class="t s3_142">31 </span><span id="t15_142" class="t s3_142">Reserved </span>
<span id="t16_142" class="t s3_142">46:32 </span><span id="t17_142" class="t s3_142">Maximum Power (R/W) </span>
<span id="t18_142" class="t s3_142">See Section 15.10.3, “Package RAPL Domain.” </span>
<span id="t19_142" class="t s3_142">47 </span><span id="t1a_142" class="t s3_142">Reserved </span>
<span id="t1b_142" class="t s3_142">54:48 </span><span id="t1c_142" class="t s3_142">Maximum Time Window (R/W) </span>
<span id="t1d_142" class="t s3_142">Specified by 2^Y * (1.0 + Z/4.0) * Time_Unit, where </span>
<span id="t1e_142" class="t s3_142">“Y” is the unsigned integer value represented by bits </span>
<span id="t1f_142" class="t s3_142">52:48, “Z” is an unsigned integer represented by bits </span>
<span id="t1g_142" class="t s3_142">54:53. “Time_Unit” is specified by the “Time Units” </span>
<span id="t1h_142" class="t s3_142">field of MSR_RAPL_POWER_UNIT. </span>
<span id="t1i_142" class="t s3_142">63:55 </span><span id="t1j_142" class="t s3_142">Reserved </span>
<span id="t1k_142" class="t s3_142">618H </span><span id="t1l_142" class="t s3_142">1560 </span><span id="t1m_142" class="t s3_142">MSR_DRAM_POWER_LIMIT </span><span id="t1n_142" class="t s3_142">Package </span><span id="t1o_142" class="t s3_142">DRAM RAPL Power Limit Control (R/W) </span>
<span id="t1p_142" class="t s3_142">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t1q_142" class="t s3_142">619H </span><span id="t1r_142" class="t s3_142">1561 </span><span id="t1s_142" class="t s3_142">MSR_DRAM_ENERGY_STATUS </span><span id="t1t_142" class="t s3_142">Package </span><span id="t1u_142" class="t s3_142">DRAM Energy Status (R/O) </span>
<span id="t1v_142" class="t s3_142">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t1w_142" class="t s3_142">61BH </span><span id="t1x_142" class="t s3_142">1563 </span><span id="t1y_142" class="t s3_142">MSR_DRAM_PERF_STATUS </span><span id="t1z_142" class="t s3_142">Package </span><span id="t20_142" class="t s3_142">DRAM Performance Throttling Status (R/O) </span>
<span id="t21_142" class="t s3_142">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t22_142" class="t s3_142">61CH </span><span id="t23_142" class="t s3_142">1564 </span><span id="t24_142" class="t s3_142">MSR_DRAM_POWER_INFO </span><span id="t25_142" class="t s3_142">Package </span><span id="t26_142" class="t s3_142">DRAM RAPL Parameters (R/W) </span>
<span id="t27_142" class="t s3_142">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="t28_142" class="t s3_142">632H </span><span id="t29_142" class="t s3_142">1586 </span><span id="t2a_142" class="t s3_142">MSR_PKG_C10_RESIDENCY </span><span id="t2b_142" class="t s3_142">Package </span><span id="t2c_142" class="t s3_142">Note: C-state values are processor specific C-state </span>
<span id="t2d_142" class="t s3_142">code names, unrelated to MWAIT extension C-state </span>
<span id="t2e_142" class="t s3_142">parameters or ACPI C-states. </span>
<span id="t2f_142" class="t s3_142">63:0 </span><span id="t2g_142" class="t s3_142">Package C10 Residency Counter (R/O) </span>
<span id="t2h_142" class="t s3_142">Value since last reset that the entire SOC is in an S0i3 </span>
<span id="t2i_142" class="t s3_142">state. Count at the same frequency as the TSC. </span>
<span id="t2j_142" class="t s4_142">Table 2-12. </span><span id="t2k_142" class="t s4_142">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t2l_142" class="t s5_142">Register </span>
<span id="t2m_142" class="t s5_142">Address </span><span id="t2n_142" class="t s5_142">Register Name / Bit Fields </span><span id="t2o_142" class="t s5_142">Scope </span><span id="t2p_142" class="t s5_142">Bit Description </span>
<span id="t2q_142" class="t s5_142">Hex </span><span id="t2r_142" class="t s5_142">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
