#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55dfbcd984a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55dfbce5d080 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x55dfbce87140_0 .net "active", 0 0, L_0x55dfbcea1c90;  1 drivers
v0x55dfbce87200_0 .var "clk", 0 0;
v0x55dfbce872a0_0 .var "clk_enable", 0 0;
v0x55dfbce87390_0 .net "data_address", 31 0, L_0x55dfbce9f860;  1 drivers
v0x55dfbce87430_0 .net "data_read", 0 0, L_0x55dfbce9d3e0;  1 drivers
v0x55dfbce87520_0 .var "data_readdata", 31 0;
v0x55dfbce875f0_0 .net "data_write", 0 0, L_0x55dfbce9d200;  1 drivers
v0x55dfbce876c0_0 .net "data_writedata", 31 0, L_0x55dfbce9f550;  1 drivers
v0x55dfbce87790_0 .net "instr_address", 31 0, L_0x55dfbcea0bc0;  1 drivers
v0x55dfbce878f0_0 .var "instr_readdata", 31 0;
v0x55dfbce87990_0 .net "register_v0", 31 0, L_0x55dfbce9f4e0;  1 drivers
v0x55dfbce87a80_0 .var "reset", 0 0;
S_0x55dfbce4a500 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x55dfbce5d080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55dfbce64780 .functor OR 1, L_0x55dfbce98be0, L_0x55dfbce98e60, C4<0>, C4<0>;
L_0x55dfbce62320 .functor BUFZ 1, L_0x55dfbce98640, C4<0>, C4<0>, C4<0>;
L_0x55dfbce49910 .functor BUFZ 1, L_0x55dfbce987e0, C4<0>, C4<0>, C4<0>;
L_0x55dfbce58af0 .functor BUFZ 1, L_0x55dfbce987e0, C4<0>, C4<0>, C4<0>;
L_0x55dfbce993a0 .functor AND 1, L_0x55dfbce98640, L_0x55dfbce996a0, C4<1>, C4<1>;
L_0x55dfbce595b0 .functor OR 1, L_0x55dfbce993a0, L_0x55dfbce99280, C4<0>, C4<0>;
L_0x55dfbce09ab0 .functor OR 1, L_0x55dfbce595b0, L_0x55dfbce994b0, C4<0>, C4<0>;
L_0x55dfbce99940 .functor OR 1, L_0x55dfbce09ab0, L_0x55dfbce9afa0, C4<0>, C4<0>;
L_0x55dfbce99a50 .functor OR 1, L_0x55dfbce99940, L_0x55dfbce9a700, C4<0>, C4<0>;
L_0x55dfbce99b10 .functor BUFZ 1, L_0x55dfbce98900, C4<0>, C4<0>, C4<0>;
L_0x55dfbce9a5f0 .functor AND 1, L_0x55dfbce9a060, L_0x55dfbce9a3c0, C4<1>, C4<1>;
L_0x55dfbce9a700 .functor OR 1, L_0x55dfbce99d60, L_0x55dfbce9a5f0, C4<0>, C4<0>;
L_0x55dfbce9afa0 .functor AND 1, L_0x55dfbce9aad0, L_0x55dfbce9ad80, C4<1>, C4<1>;
L_0x55dfbce9b750 .functor OR 1, L_0x55dfbce9b1f0, L_0x55dfbce9b510, C4<0>, C4<0>;
L_0x55dfbce9a860 .functor OR 1, L_0x55dfbce9bcc0, L_0x55dfbce9bfc0, C4<0>, C4<0>;
L_0x55dfbce9bea0 .functor AND 1, L_0x55dfbce9b9d0, L_0x55dfbce9a860, C4<1>, C4<1>;
L_0x55dfbce9c7c0 .functor OR 1, L_0x55dfbce9c450, L_0x55dfbce9c6d0, C4<0>, C4<0>;
L_0x55dfbce9cac0 .functor OR 1, L_0x55dfbce9c7c0, L_0x55dfbce9c8d0, C4<0>, C4<0>;
L_0x55dfbce9cc70 .functor AND 1, L_0x55dfbce98640, L_0x55dfbce9cac0, C4<1>, C4<1>;
L_0x55dfbce9ce20 .functor AND 1, L_0x55dfbce98640, L_0x55dfbce9cd30, C4<1>, C4<1>;
L_0x55dfbce9d140 .functor AND 1, L_0x55dfbce98640, L_0x55dfbce9cbd0, C4<1>, C4<1>;
L_0x55dfbce9d3e0 .functor BUFZ 1, L_0x55dfbce49910, C4<0>, C4<0>, C4<0>;
L_0x55dfbce9e070 .functor AND 1, L_0x55dfbcea1c90, L_0x55dfbce99a50, C4<1>, C4<1>;
L_0x55dfbce9e180 .functor OR 1, L_0x55dfbce9a700, L_0x55dfbce9afa0, C4<0>, C4<0>;
L_0x55dfbce9f550 .functor BUFZ 32, L_0x55dfbce9f3d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dfbce9f610 .functor BUFZ 32, L_0x55dfbce9e360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dfbce9f760 .functor BUFZ 32, L_0x55dfbce9f3d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dfbce9f860 .functor BUFZ 32, v0x55dfbce7ac30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dfbcea0860 .functor AND 1, v0x55dfbce872a0_0, L_0x55dfbce9cc70, C4<1>, C4<1>;
L_0x55dfbcea08d0 .functor AND 1, L_0x55dfbcea0860, v0x55dfbce842d0_0, C4<1>, C4<1>;
L_0x55dfbcea0bc0 .functor BUFZ 32, v0x55dfbce7bb10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dfbcea1c90 .functor BUFZ 1, v0x55dfbce842d0_0, C4<0>, C4<0>, C4<0>;
L_0x55dfbcea1e10 .functor AND 1, v0x55dfbce872a0_0, v0x55dfbce842d0_0, C4<1>, C4<1>;
v0x55dfbce7e7d0_0 .net *"_ivl_100", 31 0, L_0x55dfbce9a8d0;  1 drivers
L_0x7ffbeac27498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7e8d0_0 .net *"_ivl_103", 25 0, L_0x7ffbeac27498;  1 drivers
L_0x7ffbeac274e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7e9b0_0 .net/2u *"_ivl_104", 31 0, L_0x7ffbeac274e0;  1 drivers
v0x55dfbce7ea70_0 .net *"_ivl_106", 0 0, L_0x55dfbce9aad0;  1 drivers
v0x55dfbce7eb30_0 .net *"_ivl_109", 5 0, L_0x55dfbce9ace0;  1 drivers
L_0x7ffbeac27528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7ec10_0 .net/2u *"_ivl_110", 5 0, L_0x7ffbeac27528;  1 drivers
v0x55dfbce7ecf0_0 .net *"_ivl_112", 0 0, L_0x55dfbce9ad80;  1 drivers
v0x55dfbce7edb0_0 .net *"_ivl_116", 31 0, L_0x55dfbce9b100;  1 drivers
L_0x7ffbeac27570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7ee90_0 .net *"_ivl_119", 25 0, L_0x7ffbeac27570;  1 drivers
L_0x7ffbeac270a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7ef70_0 .net/2u *"_ivl_12", 5 0, L_0x7ffbeac270a8;  1 drivers
L_0x7ffbeac275b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7f050_0 .net/2u *"_ivl_120", 31 0, L_0x7ffbeac275b8;  1 drivers
v0x55dfbce7f130_0 .net *"_ivl_122", 0 0, L_0x55dfbce9b1f0;  1 drivers
v0x55dfbce7f1f0_0 .net *"_ivl_124", 31 0, L_0x55dfbce9b420;  1 drivers
L_0x7ffbeac27600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7f2d0_0 .net *"_ivl_127", 25 0, L_0x7ffbeac27600;  1 drivers
L_0x7ffbeac27648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7f3b0_0 .net/2u *"_ivl_128", 31 0, L_0x7ffbeac27648;  1 drivers
v0x55dfbce7f490_0 .net *"_ivl_130", 0 0, L_0x55dfbce9b510;  1 drivers
v0x55dfbce7f550_0 .net *"_ivl_134", 31 0, L_0x55dfbce9b8e0;  1 drivers
L_0x7ffbeac27690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7f740_0 .net *"_ivl_137", 25 0, L_0x7ffbeac27690;  1 drivers
L_0x7ffbeac276d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7f820_0 .net/2u *"_ivl_138", 31 0, L_0x7ffbeac276d8;  1 drivers
v0x55dfbce7f900_0 .net *"_ivl_140", 0 0, L_0x55dfbce9b9d0;  1 drivers
v0x55dfbce7f9c0_0 .net *"_ivl_143", 5 0, L_0x55dfbce9bc20;  1 drivers
L_0x7ffbeac27720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7faa0_0 .net/2u *"_ivl_144", 5 0, L_0x7ffbeac27720;  1 drivers
v0x55dfbce7fb80_0 .net *"_ivl_146", 0 0, L_0x55dfbce9bcc0;  1 drivers
v0x55dfbce7fc40_0 .net *"_ivl_149", 5 0, L_0x55dfbce9bf20;  1 drivers
L_0x7ffbeac27768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7fd20_0 .net/2u *"_ivl_150", 5 0, L_0x7ffbeac27768;  1 drivers
v0x55dfbce7fe00_0 .net *"_ivl_152", 0 0, L_0x55dfbce9bfc0;  1 drivers
v0x55dfbce7fec0_0 .net *"_ivl_155", 0 0, L_0x55dfbce9a860;  1 drivers
v0x55dfbce7ff80_0 .net *"_ivl_159", 1 0, L_0x55dfbce9c360;  1 drivers
L_0x7ffbeac270f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55dfbce80060_0 .net/2u *"_ivl_16", 5 0, L_0x7ffbeac270f0;  1 drivers
L_0x7ffbeac277b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55dfbce80140_0 .net/2u *"_ivl_160", 1 0, L_0x7ffbeac277b0;  1 drivers
v0x55dfbce80220_0 .net *"_ivl_162", 0 0, L_0x55dfbce9c450;  1 drivers
L_0x7ffbeac277f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55dfbce802e0_0 .net/2u *"_ivl_164", 5 0, L_0x7ffbeac277f8;  1 drivers
v0x55dfbce803c0_0 .net *"_ivl_166", 0 0, L_0x55dfbce9c6d0;  1 drivers
v0x55dfbce80690_0 .net *"_ivl_169", 0 0, L_0x55dfbce9c7c0;  1 drivers
L_0x7ffbeac27840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55dfbce80750_0 .net/2u *"_ivl_170", 5 0, L_0x7ffbeac27840;  1 drivers
v0x55dfbce80830_0 .net *"_ivl_172", 0 0, L_0x55dfbce9c8d0;  1 drivers
v0x55dfbce808f0_0 .net *"_ivl_175", 0 0, L_0x55dfbce9cac0;  1 drivers
L_0x7ffbeac27888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce809b0_0 .net/2u *"_ivl_178", 5 0, L_0x7ffbeac27888;  1 drivers
v0x55dfbce80a90_0 .net *"_ivl_180", 0 0, L_0x55dfbce9cd30;  1 drivers
L_0x7ffbeac278d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55dfbce80b50_0 .net/2u *"_ivl_184", 5 0, L_0x7ffbeac278d0;  1 drivers
v0x55dfbce80c30_0 .net *"_ivl_186", 0 0, L_0x55dfbce9cbd0;  1 drivers
L_0x7ffbeac27918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55dfbce80cf0_0 .net/2u *"_ivl_190", 0 0, L_0x7ffbeac27918;  1 drivers
v0x55dfbce80dd0_0 .net *"_ivl_20", 31 0, L_0x55dfbce98aa0;  1 drivers
L_0x7ffbeac27960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55dfbce80eb0_0 .net/2u *"_ivl_200", 4 0, L_0x7ffbeac27960;  1 drivers
v0x55dfbce80f90_0 .net *"_ivl_203", 4 0, L_0x55dfbce9d900;  1 drivers
v0x55dfbce81070_0 .net *"_ivl_205", 4 0, L_0x55dfbce9db20;  1 drivers
v0x55dfbce81150_0 .net *"_ivl_206", 4 0, L_0x55dfbce9dbc0;  1 drivers
v0x55dfbce81230_0 .net *"_ivl_213", 0 0, L_0x55dfbce9e180;  1 drivers
L_0x7ffbeac279a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dfbce812f0_0 .net/2u *"_ivl_214", 31 0, L_0x7ffbeac279a8;  1 drivers
v0x55dfbce813d0_0 .net *"_ivl_216", 31 0, L_0x55dfbce9e2c0;  1 drivers
v0x55dfbce814b0_0 .net *"_ivl_218", 31 0, L_0x55dfbce9e570;  1 drivers
v0x55dfbce81590_0 .net *"_ivl_220", 31 0, L_0x55dfbce9e700;  1 drivers
v0x55dfbce81670_0 .net *"_ivl_222", 31 0, L_0x55dfbce9ea40;  1 drivers
L_0x7ffbeac27138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce81750_0 .net *"_ivl_23", 25 0, L_0x7ffbeac27138;  1 drivers
v0x55dfbce81830_0 .net *"_ivl_235", 0 0, L_0x55dfbcea0860;  1 drivers
L_0x7ffbeac27ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55dfbce818f0_0 .net/2u *"_ivl_238", 31 0, L_0x7ffbeac27ac8;  1 drivers
L_0x7ffbeac27180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dfbce819d0_0 .net/2u *"_ivl_24", 31 0, L_0x7ffbeac27180;  1 drivers
v0x55dfbce81ab0_0 .net *"_ivl_243", 15 0, L_0x55dfbcea0d20;  1 drivers
v0x55dfbce81b90_0 .net *"_ivl_244", 17 0, L_0x55dfbcea0f90;  1 drivers
L_0x7ffbeac27b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dfbce81c70_0 .net *"_ivl_247", 1 0, L_0x7ffbeac27b10;  1 drivers
v0x55dfbce81d50_0 .net *"_ivl_250", 15 0, L_0x55dfbcea10d0;  1 drivers
L_0x7ffbeac27b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dfbce81e30_0 .net *"_ivl_252", 1 0, L_0x7ffbeac27b58;  1 drivers
v0x55dfbce81f10_0 .net *"_ivl_255", 0 0, L_0x55dfbcea14e0;  1 drivers
L_0x7ffbeac27ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55dfbce81ff0_0 .net/2u *"_ivl_256", 13 0, L_0x7ffbeac27ba0;  1 drivers
L_0x7ffbeac27be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce820d0_0 .net/2u *"_ivl_258", 13 0, L_0x7ffbeac27be8;  1 drivers
v0x55dfbce821b0_0 .net *"_ivl_26", 0 0, L_0x55dfbce98be0;  1 drivers
v0x55dfbce82270_0 .net *"_ivl_260", 13 0, L_0x55dfbcea17c0;  1 drivers
v0x55dfbce82350_0 .net *"_ivl_28", 31 0, L_0x55dfbce98d70;  1 drivers
L_0x7ffbeac271c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce82430_0 .net *"_ivl_31", 25 0, L_0x7ffbeac271c8;  1 drivers
L_0x7ffbeac27210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55dfbce82510_0 .net/2u *"_ivl_32", 31 0, L_0x7ffbeac27210;  1 drivers
v0x55dfbce825f0_0 .net *"_ivl_34", 0 0, L_0x55dfbce98e60;  1 drivers
v0x55dfbce826b0_0 .net *"_ivl_4", 31 0, L_0x55dfbce884e0;  1 drivers
v0x55dfbce82790_0 .net *"_ivl_45", 2 0, L_0x55dfbce99150;  1 drivers
L_0x7ffbeac27258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55dfbce82870_0 .net/2u *"_ivl_46", 2 0, L_0x7ffbeac27258;  1 drivers
v0x55dfbce82950_0 .net *"_ivl_51", 2 0, L_0x55dfbce99410;  1 drivers
L_0x7ffbeac272a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55dfbce82a30_0 .net/2u *"_ivl_52", 2 0, L_0x7ffbeac272a0;  1 drivers
v0x55dfbce82b10_0 .net *"_ivl_57", 0 0, L_0x55dfbce996a0;  1 drivers
v0x55dfbce82bd0_0 .net *"_ivl_59", 0 0, L_0x55dfbce993a0;  1 drivers
v0x55dfbce82c90_0 .net *"_ivl_61", 0 0, L_0x55dfbce595b0;  1 drivers
v0x55dfbce82d50_0 .net *"_ivl_63", 0 0, L_0x55dfbce09ab0;  1 drivers
v0x55dfbce82e10_0 .net *"_ivl_65", 0 0, L_0x55dfbce99940;  1 drivers
L_0x7ffbeac27018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce82ed0_0 .net *"_ivl_7", 25 0, L_0x7ffbeac27018;  1 drivers
v0x55dfbce82fb0_0 .net *"_ivl_70", 31 0, L_0x55dfbce99c30;  1 drivers
L_0x7ffbeac272e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce83090_0 .net *"_ivl_73", 25 0, L_0x7ffbeac272e8;  1 drivers
L_0x7ffbeac27330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55dfbce83170_0 .net/2u *"_ivl_74", 31 0, L_0x7ffbeac27330;  1 drivers
v0x55dfbce83250_0 .net *"_ivl_76", 0 0, L_0x55dfbce99d60;  1 drivers
v0x55dfbce83310_0 .net *"_ivl_78", 31 0, L_0x55dfbce99ed0;  1 drivers
L_0x7ffbeac27060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce833f0_0 .net/2u *"_ivl_8", 31 0, L_0x7ffbeac27060;  1 drivers
L_0x7ffbeac27378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce834d0_0 .net *"_ivl_81", 25 0, L_0x7ffbeac27378;  1 drivers
L_0x7ffbeac273c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dfbce835b0_0 .net/2u *"_ivl_82", 31 0, L_0x7ffbeac273c0;  1 drivers
v0x55dfbce83690_0 .net *"_ivl_84", 0 0, L_0x55dfbce9a060;  1 drivers
v0x55dfbce83750_0 .net *"_ivl_87", 0 0, L_0x55dfbce9a1d0;  1 drivers
v0x55dfbce83830_0 .net *"_ivl_88", 31 0, L_0x55dfbce99f70;  1 drivers
L_0x7ffbeac27408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce83910_0 .net *"_ivl_91", 30 0, L_0x7ffbeac27408;  1 drivers
L_0x7ffbeac27450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55dfbce839f0_0 .net/2u *"_ivl_92", 31 0, L_0x7ffbeac27450;  1 drivers
v0x55dfbce83ad0_0 .net *"_ivl_94", 0 0, L_0x55dfbce9a3c0;  1 drivers
v0x55dfbce83b90_0 .net *"_ivl_97", 0 0, L_0x55dfbce9a5f0;  1 drivers
v0x55dfbce83c50_0 .net "active", 0 0, L_0x55dfbcea1c90;  alias, 1 drivers
v0x55dfbce83d10_0 .net "alu_op1", 31 0, L_0x55dfbce9f610;  1 drivers
v0x55dfbce83dd0_0 .net "alu_op2", 31 0, L_0x55dfbce9f760;  1 drivers
v0x55dfbce83e90_0 .net "alui_instr", 0 0, L_0x55dfbce99280;  1 drivers
v0x55dfbce83f50_0 .net "b_flag", 0 0, v0x55dfbce7a7f0_0;  1 drivers
v0x55dfbce83ff0_0 .net "b_imm", 17 0, L_0x55dfbcea13a0;  1 drivers
v0x55dfbce840b0_0 .net "b_offset", 31 0, L_0x55dfbcea1950;  1 drivers
v0x55dfbce84190_0 .net "clk", 0 0, v0x55dfbce87200_0;  1 drivers
v0x55dfbce84230_0 .net "clk_enable", 0 0, v0x55dfbce872a0_0;  1 drivers
v0x55dfbce842d0_0 .var "cpu_active", 0 0;
v0x55dfbce84370_0 .net "curr_addr", 31 0, v0x55dfbce7bb10_0;  1 drivers
v0x55dfbce84460_0 .net "curr_addr_p4", 31 0, L_0x55dfbcea0b20;  1 drivers
v0x55dfbce84520_0 .net "data_address", 31 0, L_0x55dfbce9f860;  alias, 1 drivers
v0x55dfbce84600_0 .net "data_read", 0 0, L_0x55dfbce9d3e0;  alias, 1 drivers
v0x55dfbce846c0_0 .net "data_readdata", 31 0, v0x55dfbce87520_0;  1 drivers
v0x55dfbce847a0_0 .net "data_write", 0 0, L_0x55dfbce9d200;  alias, 1 drivers
v0x55dfbce84860_0 .net "data_writedata", 31 0, L_0x55dfbce9f550;  alias, 1 drivers
v0x55dfbce84940_0 .net "funct_code", 5 0, L_0x55dfbce883b0;  1 drivers
v0x55dfbce84a20_0 .net "hi_out", 31 0, v0x55dfbce7c1d0_0;  1 drivers
v0x55dfbce84b10_0 .net "hl_reg_enable", 0 0, L_0x55dfbcea08d0;  1 drivers
v0x55dfbce84bb0_0 .net "instr_address", 31 0, L_0x55dfbcea0bc0;  alias, 1 drivers
v0x55dfbce84c70_0 .net "instr_opcode", 5 0, L_0x55dfbce88310;  1 drivers
v0x55dfbce84d50_0 .net "instr_readdata", 31 0, v0x55dfbce878f0_0;  1 drivers
v0x55dfbce84e10_0 .net "j_imm", 0 0, L_0x55dfbce9b750;  1 drivers
v0x55dfbce84eb0_0 .net "j_reg", 0 0, L_0x55dfbce9bea0;  1 drivers
v0x55dfbce84f70_0 .net "l_type", 0 0, L_0x55dfbce994b0;  1 drivers
v0x55dfbce85030_0 .net "link_const", 0 0, L_0x55dfbce9a700;  1 drivers
v0x55dfbce850f0_0 .net "link_reg", 0 0, L_0x55dfbce9afa0;  1 drivers
v0x55dfbce851b0_0 .net "lo_out", 31 0, v0x55dfbce7ca20_0;  1 drivers
v0x55dfbce852a0_0 .net "lw", 0 0, L_0x55dfbce987e0;  1 drivers
v0x55dfbce85340_0 .net "mem_read", 0 0, L_0x55dfbce49910;  1 drivers
v0x55dfbce85400_0 .net "mem_to_reg", 0 0, L_0x55dfbce58af0;  1 drivers
v0x55dfbce85cd0_0 .net "mem_write", 0 0, L_0x55dfbce99b10;  1 drivers
v0x55dfbce85d90_0 .net "memaddroffset", 31 0, v0x55dfbce7ac30_0;  1 drivers
v0x55dfbce85e80_0 .net "mfhi", 0 0, L_0x55dfbce9ce20;  1 drivers
v0x55dfbce85f20_0 .net "mflo", 0 0, L_0x55dfbce9d140;  1 drivers
v0x55dfbce85fe0_0 .net "movefrom", 0 0, L_0x55dfbce64780;  1 drivers
v0x55dfbce860a0_0 .net "muldiv", 0 0, L_0x55dfbce9cc70;  1 drivers
v0x55dfbce86160_0 .var "next_instr_addr", 31 0;
v0x55dfbce86250_0 .net "pc_enable", 0 0, L_0x55dfbcea1e10;  1 drivers
v0x55dfbce86320_0 .net "r_format", 0 0, L_0x55dfbce98640;  1 drivers
v0x55dfbce863c0_0 .net "reg_a_read_data", 31 0, L_0x55dfbce9e360;  1 drivers
v0x55dfbce86490_0 .net "reg_a_read_index", 4 0, L_0x55dfbce9d5b0;  1 drivers
v0x55dfbce86560_0 .net "reg_b_read_data", 31 0, L_0x55dfbce9f3d0;  1 drivers
v0x55dfbce86630_0 .net "reg_b_read_index", 4 0, L_0x55dfbce9d810;  1 drivers
v0x55dfbce86700_0 .net "reg_dst", 0 0, L_0x55dfbce62320;  1 drivers
v0x55dfbce867a0_0 .net "reg_write", 0 0, L_0x55dfbce99a50;  1 drivers
v0x55dfbce86860_0 .net "reg_write_data", 31 0, L_0x55dfbce9ebd0;  1 drivers
v0x55dfbce86950_0 .net "reg_write_enable", 0 0, L_0x55dfbce9e070;  1 drivers
v0x55dfbce86a20_0 .net "reg_write_index", 4 0, L_0x55dfbce9dee0;  1 drivers
v0x55dfbce86af0_0 .net "register_v0", 31 0, L_0x55dfbce9f4e0;  alias, 1 drivers
v0x55dfbce86bc0_0 .net "reset", 0 0, v0x55dfbce87a80_0;  1 drivers
v0x55dfbce86cf0_0 .net "result", 31 0, v0x55dfbce7b090_0;  1 drivers
v0x55dfbce86dc0_0 .net "result_hi", 31 0, v0x55dfbce7a990_0;  1 drivers
v0x55dfbce86e60_0 .net "result_lo", 31 0, v0x55dfbce7ab50_0;  1 drivers
v0x55dfbce86f00_0 .net "sw", 0 0, L_0x55dfbce98900;  1 drivers
E_0x55dfbcdba6f0/0 .event anyedge, v0x55dfbce7a7f0_0, v0x55dfbce84460_0, v0x55dfbce840b0_0, v0x55dfbce84e10_0;
E_0x55dfbcdba6f0/1 .event anyedge, v0x55dfbce7aa70_0, v0x55dfbce84eb0_0, v0x55dfbce7d810_0;
E_0x55dfbcdba6f0 .event/or E_0x55dfbcdba6f0/0, E_0x55dfbcdba6f0/1;
L_0x55dfbce88310 .part v0x55dfbce878f0_0, 26, 6;
L_0x55dfbce883b0 .part v0x55dfbce878f0_0, 0, 6;
L_0x55dfbce884e0 .concat [ 6 26 0 0], L_0x55dfbce88310, L_0x7ffbeac27018;
L_0x55dfbce98640 .cmp/eq 32, L_0x55dfbce884e0, L_0x7ffbeac27060;
L_0x55dfbce987e0 .cmp/eq 6, L_0x55dfbce88310, L_0x7ffbeac270a8;
L_0x55dfbce98900 .cmp/eq 6, L_0x55dfbce88310, L_0x7ffbeac270f0;
L_0x55dfbce98aa0 .concat [ 6 26 0 0], L_0x55dfbce88310, L_0x7ffbeac27138;
L_0x55dfbce98be0 .cmp/eq 32, L_0x55dfbce98aa0, L_0x7ffbeac27180;
L_0x55dfbce98d70 .concat [ 6 26 0 0], L_0x55dfbce88310, L_0x7ffbeac271c8;
L_0x55dfbce98e60 .cmp/eq 32, L_0x55dfbce98d70, L_0x7ffbeac27210;
L_0x55dfbce99150 .part L_0x55dfbce88310, 3, 3;
L_0x55dfbce99280 .cmp/eq 3, L_0x55dfbce99150, L_0x7ffbeac27258;
L_0x55dfbce99410 .part L_0x55dfbce88310, 3, 3;
L_0x55dfbce994b0 .cmp/eq 3, L_0x55dfbce99410, L_0x7ffbeac272a0;
L_0x55dfbce996a0 .reduce/nor L_0x55dfbce9cc70;
L_0x55dfbce99c30 .concat [ 6 26 0 0], L_0x55dfbce88310, L_0x7ffbeac272e8;
L_0x55dfbce99d60 .cmp/eq 32, L_0x55dfbce99c30, L_0x7ffbeac27330;
L_0x55dfbce99ed0 .concat [ 6 26 0 0], L_0x55dfbce88310, L_0x7ffbeac27378;
L_0x55dfbce9a060 .cmp/eq 32, L_0x55dfbce99ed0, L_0x7ffbeac273c0;
L_0x55dfbce9a1d0 .part v0x55dfbce878f0_0, 20, 1;
L_0x55dfbce99f70 .concat [ 1 31 0 0], L_0x55dfbce9a1d0, L_0x7ffbeac27408;
L_0x55dfbce9a3c0 .cmp/eq 32, L_0x55dfbce99f70, L_0x7ffbeac27450;
L_0x55dfbce9a8d0 .concat [ 6 26 0 0], L_0x55dfbce88310, L_0x7ffbeac27498;
L_0x55dfbce9aad0 .cmp/eq 32, L_0x55dfbce9a8d0, L_0x7ffbeac274e0;
L_0x55dfbce9ace0 .part v0x55dfbce878f0_0, 0, 6;
L_0x55dfbce9ad80 .cmp/eq 6, L_0x55dfbce9ace0, L_0x7ffbeac27528;
L_0x55dfbce9b100 .concat [ 6 26 0 0], L_0x55dfbce88310, L_0x7ffbeac27570;
L_0x55dfbce9b1f0 .cmp/eq 32, L_0x55dfbce9b100, L_0x7ffbeac275b8;
L_0x55dfbce9b420 .concat [ 6 26 0 0], L_0x55dfbce88310, L_0x7ffbeac27600;
L_0x55dfbce9b510 .cmp/eq 32, L_0x55dfbce9b420, L_0x7ffbeac27648;
L_0x55dfbce9b8e0 .concat [ 6 26 0 0], L_0x55dfbce88310, L_0x7ffbeac27690;
L_0x55dfbce9b9d0 .cmp/eq 32, L_0x55dfbce9b8e0, L_0x7ffbeac276d8;
L_0x55dfbce9bc20 .part v0x55dfbce878f0_0, 0, 6;
L_0x55dfbce9bcc0 .cmp/eq 6, L_0x55dfbce9bc20, L_0x7ffbeac27720;
L_0x55dfbce9bf20 .part v0x55dfbce878f0_0, 0, 6;
L_0x55dfbce9bfc0 .cmp/eq 6, L_0x55dfbce9bf20, L_0x7ffbeac27768;
L_0x55dfbce9c360 .part L_0x55dfbce883b0, 3, 2;
L_0x55dfbce9c450 .cmp/eq 2, L_0x55dfbce9c360, L_0x7ffbeac277b0;
L_0x55dfbce9c6d0 .cmp/eq 6, L_0x55dfbce883b0, L_0x7ffbeac277f8;
L_0x55dfbce9c8d0 .cmp/eq 6, L_0x55dfbce883b0, L_0x7ffbeac27840;
L_0x55dfbce9cd30 .cmp/eq 6, L_0x55dfbce883b0, L_0x7ffbeac27888;
L_0x55dfbce9cbd0 .cmp/eq 6, L_0x55dfbce883b0, L_0x7ffbeac278d0;
L_0x55dfbce9d200 .functor MUXZ 1, L_0x7ffbeac27918, L_0x55dfbce99b10, L_0x55dfbcea1c90, C4<>;
L_0x55dfbce9d5b0 .part v0x55dfbce878f0_0, 21, 5;
L_0x55dfbce9d810 .part v0x55dfbce878f0_0, 16, 5;
L_0x55dfbce9d900 .part v0x55dfbce878f0_0, 11, 5;
L_0x55dfbce9db20 .part v0x55dfbce878f0_0, 16, 5;
L_0x55dfbce9dbc0 .functor MUXZ 5, L_0x55dfbce9db20, L_0x55dfbce9d900, L_0x55dfbce62320, C4<>;
L_0x55dfbce9dee0 .functor MUXZ 5, L_0x55dfbce9dbc0, L_0x7ffbeac27960, L_0x55dfbce9a700, C4<>;
L_0x55dfbce9e2c0 .arith/sum 32, L_0x55dfbcea0b20, L_0x7ffbeac279a8;
L_0x55dfbce9e570 .functor MUXZ 32, v0x55dfbce7b090_0, v0x55dfbce87520_0, L_0x55dfbce58af0, C4<>;
L_0x55dfbce9e700 .functor MUXZ 32, L_0x55dfbce9e570, v0x55dfbce7ca20_0, L_0x55dfbce9d140, C4<>;
L_0x55dfbce9ea40 .functor MUXZ 32, L_0x55dfbce9e700, v0x55dfbce7c1d0_0, L_0x55dfbce9ce20, C4<>;
L_0x55dfbce9ebd0 .functor MUXZ 32, L_0x55dfbce9ea40, L_0x55dfbce9e2c0, L_0x55dfbce9e180, C4<>;
L_0x55dfbcea0b20 .arith/sum 32, v0x55dfbce7bb10_0, L_0x7ffbeac27ac8;
L_0x55dfbcea0d20 .part v0x55dfbce878f0_0, 0, 16;
L_0x55dfbcea0f90 .concat [ 16 2 0 0], L_0x55dfbcea0d20, L_0x7ffbeac27b10;
L_0x55dfbcea10d0 .part L_0x55dfbcea0f90, 0, 16;
L_0x55dfbcea13a0 .concat [ 2 16 0 0], L_0x7ffbeac27b58, L_0x55dfbcea10d0;
L_0x55dfbcea14e0 .part L_0x55dfbcea13a0, 17, 1;
L_0x55dfbcea17c0 .functor MUXZ 14, L_0x7ffbeac27be8, L_0x7ffbeac27ba0, L_0x55dfbcea14e0, C4<>;
L_0x55dfbcea1950 .concat [ 18 14 0 0], L_0x55dfbcea13a0, L_0x55dfbcea17c0;
S_0x55dfbce4a930 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x55dfbce4a500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55dfbce648a0_0 .net *"_ivl_10", 15 0, L_0x55dfbcea0220;  1 drivers
L_0x7ffbeac27a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55dfbce5ffd0_0 .net/2u *"_ivl_14", 15 0, L_0x7ffbeac27a80;  1 drivers
v0x55dfbce62480_0 .net *"_ivl_17", 15 0, L_0x55dfbcea0490;  1 drivers
v0x55dfbce49a30_0 .net *"_ivl_5", 0 0, L_0x55dfbce9fb00;  1 drivers
v0x55dfbce58c10_0 .net *"_ivl_6", 15 0, L_0x55dfbce9fba0;  1 drivers
v0x55dfbce596d0_0 .net *"_ivl_9", 15 0, L_0x55dfbce9ff70;  1 drivers
v0x55dfbce7a710_0 .net "addr_rt", 4 0, L_0x55dfbcea07c0;  1 drivers
v0x55dfbce7a7f0_0 .var "b_flag", 0 0;
v0x55dfbce7a8b0_0 .net "funct", 5 0, L_0x55dfbce9fa60;  1 drivers
v0x55dfbce7a990_0 .var "hi", 31 0;
v0x55dfbce7aa70_0 .net "instructionword", 31 0, v0x55dfbce878f0_0;  alias, 1 drivers
v0x55dfbce7ab50_0 .var "lo", 31 0;
v0x55dfbce7ac30_0 .var "memaddroffset", 31 0;
v0x55dfbce7ad10_0 .var "multresult", 63 0;
v0x55dfbce7adf0_0 .net "op1", 31 0, L_0x55dfbce9f610;  alias, 1 drivers
v0x55dfbce7aed0_0 .net "op2", 31 0, L_0x55dfbce9f760;  alias, 1 drivers
v0x55dfbce7afb0_0 .net "opcode", 5 0, L_0x55dfbce9f9c0;  1 drivers
v0x55dfbce7b090_0 .var "result", 31 0;
v0x55dfbce7b170_0 .net "shamt", 4 0, L_0x55dfbcea06c0;  1 drivers
v0x55dfbce7b250_0 .net/s "sign_op1", 31 0, L_0x55dfbce9f610;  alias, 1 drivers
v0x55dfbce7b310_0 .net/s "sign_op2", 31 0, L_0x55dfbce9f760;  alias, 1 drivers
v0x55dfbce7b3b0_0 .net "simmediatedata", 31 0, L_0x55dfbcea0300;  1 drivers
v0x55dfbce7b470_0 .net "simmediatedatas", 31 0, L_0x55dfbcea0300;  alias, 1 drivers
v0x55dfbce7b530_0 .net "uimmediatedata", 31 0, L_0x55dfbcea0580;  1 drivers
v0x55dfbce7b5f0_0 .net "unsign_op1", 31 0, L_0x55dfbce9f610;  alias, 1 drivers
v0x55dfbce7b6b0_0 .net "unsign_op2", 31 0, L_0x55dfbce9f760;  alias, 1 drivers
v0x55dfbce7b7c0_0 .var "unsigned_result", 31 0;
E_0x55dfbce4e050/0 .event anyedge, v0x55dfbce7afb0_0, v0x55dfbce7a8b0_0, v0x55dfbce7aed0_0, v0x55dfbce7b170_0;
E_0x55dfbce4e050/1 .event anyedge, v0x55dfbce7adf0_0, v0x55dfbce7ad10_0, v0x55dfbce7a710_0, v0x55dfbce7b3b0_0;
E_0x55dfbce4e050/2 .event anyedge, v0x55dfbce7b530_0, v0x55dfbce7b7c0_0;
E_0x55dfbce4e050 .event/or E_0x55dfbce4e050/0, E_0x55dfbce4e050/1, E_0x55dfbce4e050/2;
L_0x55dfbce9f9c0 .part v0x55dfbce878f0_0, 26, 6;
L_0x55dfbce9fa60 .part v0x55dfbce878f0_0, 0, 6;
L_0x55dfbce9fb00 .part v0x55dfbce878f0_0, 15, 1;
LS_0x55dfbce9fba0_0_0 .concat [ 1 1 1 1], L_0x55dfbce9fb00, L_0x55dfbce9fb00, L_0x55dfbce9fb00, L_0x55dfbce9fb00;
LS_0x55dfbce9fba0_0_4 .concat [ 1 1 1 1], L_0x55dfbce9fb00, L_0x55dfbce9fb00, L_0x55dfbce9fb00, L_0x55dfbce9fb00;
LS_0x55dfbce9fba0_0_8 .concat [ 1 1 1 1], L_0x55dfbce9fb00, L_0x55dfbce9fb00, L_0x55dfbce9fb00, L_0x55dfbce9fb00;
LS_0x55dfbce9fba0_0_12 .concat [ 1 1 1 1], L_0x55dfbce9fb00, L_0x55dfbce9fb00, L_0x55dfbce9fb00, L_0x55dfbce9fb00;
L_0x55dfbce9fba0 .concat [ 4 4 4 4], LS_0x55dfbce9fba0_0_0, LS_0x55dfbce9fba0_0_4, LS_0x55dfbce9fba0_0_8, LS_0x55dfbce9fba0_0_12;
L_0x55dfbce9ff70 .part v0x55dfbce878f0_0, 0, 16;
L_0x55dfbcea0220 .concat [ 16 0 0 0], L_0x55dfbce9ff70;
L_0x55dfbcea0300 .concat [ 16 16 0 0], L_0x55dfbcea0220, L_0x55dfbce9fba0;
L_0x55dfbcea0490 .part v0x55dfbce878f0_0, 0, 16;
L_0x55dfbcea0580 .concat [ 16 16 0 0], L_0x55dfbcea0490, L_0x7ffbeac27a80;
L_0x55dfbcea06c0 .part v0x55dfbce878f0_0, 6, 5;
L_0x55dfbcea07c0 .part v0x55dfbce878f0_0, 16, 5;
S_0x55dfbce5ccb0 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x55dfbce4a500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55dfbce7ba30_0 .net "clk", 0 0, v0x55dfbce87200_0;  alias, 1 drivers
v0x55dfbce7bb10_0 .var "curr_addr", 31 0;
v0x55dfbce7bbf0_0 .net "enable", 0 0, L_0x55dfbcea1e10;  alias, 1 drivers
v0x55dfbce7bc90_0 .net "next_addr", 31 0, v0x55dfbce86160_0;  1 drivers
v0x55dfbce7bd70_0 .net "reset", 0 0, v0x55dfbce87a80_0;  alias, 1 drivers
E_0x55dfbce4e900 .event posedge, v0x55dfbce7ba30_0;
S_0x55dfbce7bf20 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x55dfbce4a500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55dfbce7c100_0 .net "clk", 0 0, v0x55dfbce87200_0;  alias, 1 drivers
v0x55dfbce7c1d0_0 .var "data", 31 0;
v0x55dfbce7c290_0 .net "data_in", 31 0, v0x55dfbce7a990_0;  alias, 1 drivers
v0x55dfbce7c390_0 .net "data_out", 31 0, v0x55dfbce7c1d0_0;  alias, 1 drivers
v0x55dfbce7c450_0 .net "enable", 0 0, L_0x55dfbcea08d0;  alias, 1 drivers
v0x55dfbce7c560_0 .net "reset", 0 0, v0x55dfbce87a80_0;  alias, 1 drivers
S_0x55dfbce7c6b0 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x55dfbce4a500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55dfbce7c910_0 .net "clk", 0 0, v0x55dfbce87200_0;  alias, 1 drivers
v0x55dfbce7ca20_0 .var "data", 31 0;
v0x55dfbce7cb00_0 .net "data_in", 31 0, v0x55dfbce7ab50_0;  alias, 1 drivers
v0x55dfbce7cbd0_0 .net "data_out", 31 0, v0x55dfbce7ca20_0;  alias, 1 drivers
v0x55dfbce7cc90_0 .net "enable", 0 0, L_0x55dfbcea08d0;  alias, 1 drivers
v0x55dfbce7cd80_0 .net "reset", 0 0, v0x55dfbce87a80_0;  alias, 1 drivers
S_0x55dfbce7cef0 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x55dfbce4a500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55dfbce9e360 .functor BUFZ 32, L_0x55dfbce9ef70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55dfbce9f3d0 .functor BUFZ 32, L_0x55dfbce9f1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dfbce7dc70_2 .array/port v0x55dfbce7dc70, 2;
L_0x55dfbce9f4e0 .functor BUFZ 32, v0x55dfbce7dc70_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55dfbce7d120_0 .net *"_ivl_0", 31 0, L_0x55dfbce9ef70;  1 drivers
v0x55dfbce7d220_0 .net *"_ivl_10", 6 0, L_0x55dfbce9f290;  1 drivers
L_0x7ffbeac27a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7d300_0 .net *"_ivl_13", 1 0, L_0x7ffbeac27a38;  1 drivers
v0x55dfbce7d3c0_0 .net *"_ivl_2", 6 0, L_0x55dfbce9f010;  1 drivers
L_0x7ffbeac279f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55dfbce7d4a0_0 .net *"_ivl_5", 1 0, L_0x7ffbeac279f0;  1 drivers
v0x55dfbce7d5d0_0 .net *"_ivl_8", 31 0, L_0x55dfbce9f1f0;  1 drivers
v0x55dfbce7d6b0_0 .net "r_clk", 0 0, v0x55dfbce87200_0;  alias, 1 drivers
v0x55dfbce7d750_0 .net "r_clk_enable", 0 0, v0x55dfbce872a0_0;  alias, 1 drivers
v0x55dfbce7d810_0 .net "read_data1", 31 0, L_0x55dfbce9e360;  alias, 1 drivers
v0x55dfbce7d8f0_0 .net "read_data2", 31 0, L_0x55dfbce9f3d0;  alias, 1 drivers
v0x55dfbce7d9d0_0 .net "read_reg1", 4 0, L_0x55dfbce9d5b0;  alias, 1 drivers
v0x55dfbce7dab0_0 .net "read_reg2", 4 0, L_0x55dfbce9d810;  alias, 1 drivers
v0x55dfbce7db90_0 .net "register_v0", 31 0, L_0x55dfbce9f4e0;  alias, 1 drivers
v0x55dfbce7dc70 .array "registers", 0 31, 31 0;
v0x55dfbce7e240_0 .net "reset", 0 0, v0x55dfbce87a80_0;  alias, 1 drivers
v0x55dfbce7e2e0_0 .net "write_control", 0 0, L_0x55dfbce9e070;  alias, 1 drivers
v0x55dfbce7e3a0_0 .net "write_data", 31 0, L_0x55dfbce9ebd0;  alias, 1 drivers
v0x55dfbce7e590_0 .net "write_reg", 4 0, L_0x55dfbce9dee0;  alias, 1 drivers
L_0x55dfbce9ef70 .array/port v0x55dfbce7dc70, L_0x55dfbce9f010;
L_0x55dfbce9f010 .concat [ 5 2 0 0], L_0x55dfbce9d5b0, L_0x7ffbeac279f0;
L_0x55dfbce9f1f0 .array/port v0x55dfbce7dc70, L_0x55dfbce9f290;
L_0x55dfbce9f290 .concat [ 5 2 0 0], L_0x55dfbce9d810, L_0x7ffbeac27a38;
S_0x55dfbce37840 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7ffbeac72f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dfbce87b20_0 .net "clk", 0 0, o0x7ffbeac72f88;  0 drivers
o0x7ffbeac72fb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55dfbce87bc0_0 .net "data_address", 31 0, o0x7ffbeac72fb8;  0 drivers
o0x7ffbeac72fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dfbce87ca0_0 .net "data_read", 0 0, o0x7ffbeac72fe8;  0 drivers
v0x55dfbce87d40_0 .var "data_readdata", 31 0;
o0x7ffbeac73048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55dfbce87e20_0 .net "data_write", 0 0, o0x7ffbeac73048;  0 drivers
o0x7ffbeac73078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55dfbce87f30_0 .net "data_writedata", 31 0, o0x7ffbeac73078;  0 drivers
S_0x55dfbce4a130 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7ffbeac731c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55dfbce880d0_0 .net "instr_address", 31 0, o0x7ffbeac731c8;  0 drivers
v0x55dfbce881d0_0 .var "instr_readdata", 31 0;
    .scope S_0x55dfbce7cef0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55dfbce7dc70, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55dfbce7cef0;
T_1 ;
    %wait E_0x55dfbce4e900;
    %load/vec4 v0x55dfbce7e240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55dfbce7d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55dfbce7e2e0_0;
    %load/vec4 v0x55dfbce7e590_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55dfbce7e3a0_0;
    %load/vec4 v0x55dfbce7e590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dfbce7dc70, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55dfbce4a930;
T_2 ;
    %wait E_0x55dfbce4e050;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
    %load/vec4 v0x55dfbce7afb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55dfbce7a8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55dfbce7b310_0;
    %ix/getv 4, v0x55dfbce7b170_0;
    %shiftl 4;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55dfbce7b310_0;
    %ix/getv 4, v0x55dfbce7b170_0;
    %shiftr 4;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55dfbce7b310_0;
    %ix/getv 4, v0x55dfbce7b170_0;
    %shiftr/s 4;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55dfbce7b310_0;
    %load/vec4 v0x55dfbce7b5f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55dfbce7b310_0;
    %load/vec4 v0x55dfbce7b5f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55dfbce7b310_0;
    %load/vec4 v0x55dfbce7b5f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55dfbce7b250_0;
    %pad/s 64;
    %load/vec4 v0x55dfbce7b310_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55dfbce7ad10_0, 0, 64;
    %load/vec4 v0x55dfbce7ad10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55dfbce7a990_0, 0, 32;
    %load/vec4 v0x55dfbce7ad10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55dfbce7ab50_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %pad/u 64;
    %load/vec4 v0x55dfbce7b6b0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55dfbce7ad10_0, 0, 64;
    %load/vec4 v0x55dfbce7ad10_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55dfbce7a990_0, 0, 32;
    %load/vec4 v0x55dfbce7ad10_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55dfbce7ab50_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b310_0;
    %mod/s;
    %store/vec4 v0x55dfbce7a990_0, 0, 32;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b310_0;
    %div/s;
    %store/vec4 v0x55dfbce7ab50_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b6b0_0;
    %mod;
    %store/vec4 v0x55dfbce7a990_0, 0, 32;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b6b0_0;
    %div;
    %store/vec4 v0x55dfbce7ab50_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55dfbce7adf0_0;
    %store/vec4 v0x55dfbce7a990_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55dfbce7adf0_0;
    %store/vec4 v0x55dfbce7ab50_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b310_0;
    %add;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b6b0_0;
    %add;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b6b0_0;
    %sub;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b6b0_0;
    %and;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b6b0_0;
    %or;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b6b0_0;
    %xor;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b6b0_0;
    %or;
    %inv;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b310_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b6b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55dfbce7a710_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55dfbce7b250_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55dfbce7b250_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55dfbce7b250_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55dfbce7b250_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b310_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7aed0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55dfbce7b250_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55dfbce7b250_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfbce7a7f0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b3b0_0;
    %add;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b3b0_0;
    %add;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b3b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b470_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b530_0;
    %and;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b530_0;
    %or;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55dfbce7b5f0_0;
    %load/vec4 v0x55dfbce7b530_0;
    %xor;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55dfbce7b530_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55dfbce7b7c0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b3b0_0;
    %add;
    %store/vec4 v0x55dfbce7ac30_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b3b0_0;
    %add;
    %store/vec4 v0x55dfbce7ac30_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b3b0_0;
    %add;
    %store/vec4 v0x55dfbce7ac30_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b3b0_0;
    %add;
    %store/vec4 v0x55dfbce7ac30_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b3b0_0;
    %add;
    %store/vec4 v0x55dfbce7ac30_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b3b0_0;
    %add;
    %store/vec4 v0x55dfbce7ac30_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b3b0_0;
    %add;
    %store/vec4 v0x55dfbce7ac30_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55dfbce7b250_0;
    %load/vec4 v0x55dfbce7b3b0_0;
    %add;
    %store/vec4 v0x55dfbce7ac30_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55dfbce7b7c0_0;
    %store/vec4 v0x55dfbce7b090_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55dfbce7c6b0;
T_3 ;
    %wait E_0x55dfbce4e900;
    %load/vec4 v0x55dfbce7cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dfbce7ca20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55dfbce7cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55dfbce7cb00_0;
    %assign/vec4 v0x55dfbce7ca20_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55dfbce7bf20;
T_4 ;
    %wait E_0x55dfbce4e900;
    %load/vec4 v0x55dfbce7c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55dfbce7c1d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55dfbce7c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55dfbce7c290_0;
    %assign/vec4 v0x55dfbce7c1d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55dfbce5ccb0;
T_5 ;
    %wait E_0x55dfbce4e900;
    %load/vec4 v0x55dfbce7bd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55dfbce7bb10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55dfbce7bbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55dfbce7bc90_0;
    %assign/vec4 v0x55dfbce7bb10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55dfbce4a500;
T_6 ;
    %wait E_0x55dfbce4e900;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x55dfbce86bc0_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55dfbce84d50_0, v0x55dfbce83c50_0, v0x55dfbce867a0_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55dfbce86490_0, v0x55dfbce86630_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55dfbce863c0_0, v0x55dfbce86560_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55dfbce86860_0, v0x55dfbce86cf0_0, v0x55dfbce86a20_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55dfbce860a0_0, v0x55dfbce86e60_0, v0x55dfbce86dc0_0, v0x55dfbce851b0_0, v0x55dfbce84a20_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x55dfbce84370_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55dfbce4a500;
T_7 ;
    %wait E_0x55dfbcdba6f0;
    %load/vec4 v0x55dfbce83f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55dfbce84460_0;
    %load/vec4 v0x55dfbce840b0_0;
    %add;
    %store/vec4 v0x55dfbce86160_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55dfbce84e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55dfbce84460_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55dfbce84d50_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55dfbce86160_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55dfbce84eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55dfbce863c0_0;
    %store/vec4 v0x55dfbce86160_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55dfbce84460_0;
    %store/vec4 v0x55dfbce86160_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55dfbce4a500;
T_8 ;
    %wait E_0x55dfbce4e900;
    %load/vec4 v0x55dfbce86bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfbce842d0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55dfbce84370_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55dfbce842d0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55dfbce5d080;
T_9 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfbce87200_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55dfbce87200_0;
    %inv;
    %store/vec4 v0x55dfbce87200_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55dfbce5d080;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfbce87a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55dfbce872a0_0, 0, 1;
    %wait E_0x55dfbce4e900;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55dfbce87a80_0, 0, 1;
    %wait E_0x55dfbce4e900;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x55dfbce878f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55dfbce87520_0, 0, 32;
    %wait E_0x55dfbce4e900;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x55dfbce878f0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55dfbce87520_0, 0, 32;
    %wait E_0x55dfbce4e900;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x55dfbce878f0_0, 0, 32;
    %wait E_0x55dfbce4e900;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x55dfbce878f0_0, 0, 32;
    %wait E_0x55dfbce4e900;
    %delay 1, 0;
    %load/vec4 v0x55dfbce876c0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x55dfbce876c0_0 {0 0 0};
T_10.1 ;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
