--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Util\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SB_PLMA_ARITHMETIC.twx SB_PLMA_ARITHMETIC.ncd -o
SB_PLMA_ARITHMETIC.twr SB_PLMA_ARITHMETIC.pcf

Design file:              SB_PLMA_ARITHMETIC.ncd
Physical constraint file: SB_PLMA_ARITHMETIC.pcf
Device,package,speed:     xc3s200,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
a<0>        |   13.453(R)|   -0.960(R)|clk_BUFGP         |   0.000|
a<1>        |   13.916(R)|   -0.865(R)|clk_BUFGP         |   0.000|
a<2>        |   13.666(R)|    0.007(R)|clk_BUFGP         |   0.000|
a<3>        |   13.540(R)|   -0.790(R)|clk_BUFGP         |   0.000|
a<4>        |   12.684(R)|   -0.476(R)|clk_BUFGP         |   0.000|
a<5>        |   13.323(R)|   -0.931(R)|clk_BUFGP         |   0.000|
a<6>        |   12.131(R)|   -0.227(R)|clk_BUFGP         |   0.000|
a<7>        |   13.789(R)|    0.134(R)|clk_BUFGP         |   0.000|
a<8>        |   12.066(R)|    0.213(R)|clk_BUFGP         |   0.000|
a<9>        |   12.054(R)|   -0.832(R)|clk_BUFGP         |   0.000|
a<10>       |   11.946(R)|   -0.542(R)|clk_BUFGP         |   0.000|
a<11>       |   12.645(R)|   -0.808(R)|clk_BUFGP         |   0.000|
a<12>       |   12.606(R)|   -0.834(R)|clk_BUFGP         |   0.000|
a<13>       |   12.538(R)|   -0.808(R)|clk_BUFGP         |   0.000|
a<14>       |   12.551(R)|   -1.078(R)|clk_BUFGP         |   0.000|
a<15>       |   12.663(R)|   -1.023(R)|clk_BUFGP         |   0.000|
a<16>       |   12.670(R)|   -0.717(R)|clk_BUFGP         |   0.000|
a<17>       |   12.447(R)|   -0.663(R)|clk_BUFGP         |   0.000|
a<18>       |   12.630(R)|   -1.006(R)|clk_BUFGP         |   0.000|
a<19>       |   12.231(R)|   -1.131(R)|clk_BUFGP         |   0.000|
a<20>       |   11.792(R)|   -0.319(R)|clk_BUFGP         |   0.000|
a<21>       |   11.803(R)|   -0.131(R)|clk_BUFGP         |   0.000|
a<22>       |   11.506(R)|    0.126(R)|clk_BUFGP         |   0.000|
a<23>       |   12.642(R)|    0.070(R)|clk_BUFGP         |   0.000|
a<24>       |   13.829(R)|   -0.891(R)|clk_BUFGP         |   0.000|
a<25>       |   12.443(R)|   -1.857(R)|clk_BUFGP         |   0.000|
a<26>       |   12.437(R)|   -0.680(R)|clk_BUFGP         |   0.000|
a<27>       |   13.015(R)|   -1.293(R)|clk_BUFGP         |   0.000|
a<28>       |   12.218(R)|   -1.652(R)|clk_BUFGP         |   0.000|
a<29>       |   11.911(R)|   -0.930(R)|clk_BUFGP         |   0.000|
a<30>       |   12.614(R)|   -0.409(R)|clk_BUFGP         |   0.000|
a<31>       |   10.043(R)|   -0.923(R)|clk_BUFGP         |   0.000|
b<0>        |   13.687(R)|   -1.112(R)|clk_BUFGP         |   0.000|
b<1>        |   13.931(R)|   -2.597(R)|clk_BUFGP         |   0.000|
b<2>        |   14.536(R)|   -2.042(R)|clk_BUFGP         |   0.000|
b<3>        |   13.621(R)|   -3.010(R)|clk_BUFGP         |   0.000|
b<4>        |   14.442(R)|   -2.443(R)|clk_BUFGP         |   0.000|
b<5>        |   14.372(R)|   -0.776(R)|clk_BUFGP         |   0.000|
b<6>        |   13.499(R)|   -2.571(R)|clk_BUFGP         |   0.000|
b<7>        |   13.235(R)|   -2.129(R)|clk_BUFGP         |   0.000|
b<8>        |   14.255(R)|   -1.338(R)|clk_BUFGP         |   0.000|
b<9>        |   13.449(R)|   -1.893(R)|clk_BUFGP         |   0.000|
b<10>       |   13.408(R)|   -1.669(R)|clk_BUFGP         |   0.000|
b<11>       |   12.631(R)|   -2.245(R)|clk_BUFGP         |   0.000|
b<12>       |   14.568(R)|   -0.894(R)|clk_BUFGP         |   0.000|
b<13>       |   13.514(R)|   -1.554(R)|clk_BUFGP         |   0.000|
b<14>       |   12.961(R)|   -1.153(R)|clk_BUFGP         |   0.000|
b<15>       |   13.125(R)|   -2.222(R)|clk_BUFGP         |   0.000|
b<16>       |   12.104(R)|   -1.190(R)|clk_BUFGP         |   0.000|
b<17>       |   12.137(R)|   -1.294(R)|clk_BUFGP         |   0.000|
b<18>       |   12.410(R)|   -2.105(R)|clk_BUFGP         |   0.000|
b<19>       |   13.487(R)|   -1.537(R)|clk_BUFGP         |   0.000|
b<20>       |   11.805(R)|   -1.615(R)|clk_BUFGP         |   0.000|
b<21>       |   11.897(R)|   -1.715(R)|clk_BUFGP         |   0.000|
b<22>       |   12.220(R)|   -2.005(R)|clk_BUFGP         |   0.000|
b<23>       |   12.333(R)|   -1.563(R)|clk_BUFGP         |   0.000|
b<24>       |   12.431(R)|   -1.005(R)|clk_BUFGP         |   0.000|
b<25>       |   11.866(R)|   -0.665(R)|clk_BUFGP         |   0.000|
b<26>       |   11.414(R)|   -0.557(R)|clk_BUFGP         |   0.000|
b<27>       |   11.519(R)|   -0.617(R)|clk_BUFGP         |   0.000|
b<28>       |   11.563(R)|   -0.694(R)|clk_BUFGP         |   0.000|
b<29>       |   10.804(R)|   -1.293(R)|clk_BUFGP         |   0.000|
b<30>       |   11.186(R)|   -1.325(R)|clk_BUFGP         |   0.000|
b<31>       |   10.095(R)|   -0.742(R)|clk_BUFGP         |   0.000|
cnt<0>      |   14.681(R)|   -0.611(R)|clk_BUFGP         |   0.000|
cnt<1>      |   13.978(R)|   -1.732(R)|clk_BUFGP         |   0.000|
cnt<2>      |   14.083(R)|   -1.493(R)|clk_BUFGP         |   0.000|
cnt<3>      |   13.512(R)|   -2.325(R)|clk_BUFGP         |   0.000|
cnt<4>      |   15.082(R)|   -2.397(R)|clk_BUFGP         |   0.000|
cnt<5>      |   14.792(R)|   -2.348(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
overflow    |   10.104(R)|clk_BUFGP         |   0.000|
result<0>   |    9.093(R)|clk_BUFGP         |   0.000|
result<1>   |    9.382(R)|clk_BUFGP         |   0.000|
result<2>   |    9.394(R)|clk_BUFGP         |   0.000|
result<3>   |    9.152(R)|clk_BUFGP         |   0.000|
result<4>   |    9.060(R)|clk_BUFGP         |   0.000|
result<5>   |    9.084(R)|clk_BUFGP         |   0.000|
result<6>   |    9.162(R)|clk_BUFGP         |   0.000|
result<7>   |    9.389(R)|clk_BUFGP         |   0.000|
result<8>   |    9.029(R)|clk_BUFGP         |   0.000|
result<9>   |    9.888(R)|clk_BUFGP         |   0.000|
result<10>  |    9.424(R)|clk_BUFGP         |   0.000|
result<11>  |    9.578(R)|clk_BUFGP         |   0.000|
result<12>  |    9.787(R)|clk_BUFGP         |   0.000|
result<13>  |    8.723(R)|clk_BUFGP         |   0.000|
result<14>  |    9.986(R)|clk_BUFGP         |   0.000|
result<15>  |    9.765(R)|clk_BUFGP         |   0.000|
result<16>  |    8.769(R)|clk_BUFGP         |   0.000|
result<17>  |    8.812(R)|clk_BUFGP         |   0.000|
result<18>  |    8.769(R)|clk_BUFGP         |   0.000|
result<19>  |    8.812(R)|clk_BUFGP         |   0.000|
result<20>  |    8.769(R)|clk_BUFGP         |   0.000|
result<21>  |    8.812(R)|clk_BUFGP         |   0.000|
result<22>  |    8.768(R)|clk_BUFGP         |   0.000|
result<23>  |   10.406(R)|clk_BUFGP         |   0.000|
result<24>  |   10.213(R)|clk_BUFGP         |   0.000|
result<25>  |   10.373(R)|clk_BUFGP         |   0.000|
result<26>  |    9.334(R)|clk_BUFGP         |   0.000|
result<27>  |   10.593(R)|clk_BUFGP         |   0.000|
result<28>  |    9.719(R)|clk_BUFGP         |   0.000|
result<29>  |   10.176(R)|clk_BUFGP         |   0.000|
result<30>  |    9.773(R)|clk_BUFGP         |   0.000|
result<31>  |   10.038(R)|clk_BUFGP         |   0.000|
same_exp    |    7.360(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.175|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 30 18:20:07 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 156 MB



