set_min_delay 4.0 -rise_from {clk1 clk2} -fall_from adder1 -fall_through * -to core_clock -probe -reset_path
