
                                 PrimeTime (R)

              Version S-2021.06-SP5-2 for linux64 - Sep 20, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
source ./common_setup.tcl
VDD
VDD
source ./pt_setup.tcl
var_Day1.tcl fir_filter_pt_constraints.tcl
var_Day1.tcl fir_filter_pt_constraints.tcl
set_app_var sh_source_uses_search_path true
true
set_app_var search_path " $search_path"
 . /tools/dk/SAED32_EDK/lib/stdcell_rvt/db_nldm  /tools/dk/SAED32_EDK/lib/stdcell_hvt/db_nldm  /tools/dk/SAED32_EDK/lib/stdcell_lvt/db_nldm  /tools/dk/SAED32_EDK/lib/io_std/db_nldm  /tools/dk/SAED32_EDK/lib/sram/db_nldm  /tools/dk/SAED32_EDK/lib/pll/db_nldm  ../syn/2_Output/mapped/
set_app_var link_path "* $link_path"
* * saed32rvt_ss0p95v125c.db  saed32io_fc_ss0p95v125c_2p25v.db  saed32pll_ss0p95v125c_2p25v.db  saed32sram_ss0p95v125c.db
read_verilog $NETLIST_FILES
1
current_design $DESIGN_NAME
Information: current_design won't return any data before link (DES-071)
link_design -verbose
Loading verilog file '/home1/std251_17/2025_asic_frontend/lab15_final_project/syn/2_Output/mapped/fir_filter.v'
Loading db file '/tools/dk/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/tools/dk/SAED32_EDK/lib/io_std/db_nldm/saed32io_fc_ss0p95v125c_2p25v.db'
Loading db file '/tools/dk/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/tools/dk/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Linking design fir_filter...

Libraries used to link fir_filter:
  saed32rvt_ss0p95v125c

Information: 274 (93.20%) library cells are unused in library saed32rvt_ss0p95v125c..... (LNK-045)
Information: 65 (100.00%) library cells are unused in library saed32io_fc_ss0p95v125c_2p25v..... (LNK-045)
Information: 1 (100.00%) library cells are unused in library saed32pll_ss0p95v125c_2p25v..... (LNK-045)
Information: 35 (100.00%) library cells are unused in library saed32sram_ss0p95v125c..... (LNK-045)
Information: total 375 library cells are unused (LNK-046)
Design 'fir_filter' was successfully linked.
Information: There are 650 leaf cells, ports, hiers and 811 nets in the design (LNK-047)
1
#read_parasitics $PARASITIC_FILES
#foreach constraint_file $CONSTRAINT_FILES {
#    if {[file extension $constraint_file] eq "./0_Con/mydesign_pt.sdc"} {
#        read_sdc -echo $constraint_file
#    } else {
#        source -echo $constraint_file
#    }
#}
#if {[file extension $constraint_file] eq "./0_Con/mydesign_pt.sdc"} {
#    read_sdc -echo $constraint_file }
#else {
#    source -echo $constraint_file
#}
read_sdc ./6_Con/fir_filter_pt.sdc

Reading SDC version 2.1...
Warning: set_input_delay does not permit min_rise value 1 to be greater than max_rise value 0 at pin or port n_rst. Both values will be set to 1. (UITE-501)
Warning: set_input_delay does not permit min_fall value 1 to be greater than max_fall value 0 at pin or port n_rst. Both values will be set to 1. (UITE-501)
Warning: set_input_delay does not permit min_rise value 1 to be greater than max_rise value 0 at pin or port n_rst. Both values will be set to 1. (UITE-501)
Warning: set_input_delay does not permit min_fall value 1 to be greater than max_fall value 0 at pin or port n_rst. Both values will be set to 1. (UITE-501)
1
1
update_timing
Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Information: Building multi voltage information for entire design. (MV-022)
1
report_analysis_coverage
****************************************
Report : analysis_coverage
Design : fir_filter
Version: S-2021.06-SP5-2
Date   : Sun Jun 15 22:12:53 2025
****************************************

Type of Check         Total              Met         Violated         Untested
--------------------------------------------------------------------------------
setup                   255       255 (100%)         0 (  0%)         0 (  0%)
hold                    255         0 (  0%)       247 ( 97%)         8 (  3%)
recovery                255       255 (100%)         0 (  0%)         0 (  0%)
removal                 255       255 (100%)         0 (  0%)         0 (  0%)
min_pulse_width         765       510 ( 67%)         0 (  0%)       255 ( 33%)
out_setup                 8         8 (100%)         0 (  0%)         0 (  0%)
out_hold                  8         0 (  0%)         0 (  0%)         8 (100%)
--------------------------------------------------------------------------------
All Checks             1801      1283 ( 71%)       247 ( 14%)       271 ( 15%)

1
file delete -force fir_filter_savesession
save_session fir_filter_savesession
Saving netlist information.....
Saving miscellaneous application information.....
Saving timing information.....
Saving variable information.....
Information: At least 1 MB of free disk space in pt_tmp_dir will be required to restore this session.  (SR-044)
Saving mcmm design data.....
Information: pl global not defined, therefore no spef file found
1
#quit 
Information: Defining new variable 'MW_POWER_NET'. (CMD-041)
Information: Defining new variable 'MW_REFERENCE_LIB_DIRS'. (CMD-041)
Information: Defining new variable 'TLUPLUS_MAX_FILE'. (CMD-041)
Information: Defining new variable 'PD2_CELLS'. (CMD-041)
Information: Defining new variable 'CONSTRAINT_FILES'. (CMD-041)
Information: Defining new variable 'MAP_FILE'. (CMD-041)
Information: Defining new variable 'REPORTS_DIR'. (CMD-041)
Information: Defining new variable 'MW_GROUND_PORT'. (CMD-041)
Information: Defining new variable 'MW_POWER_NET1'. (CMD-041)
Information: Defining new variable 'MW_POWER_NET2'. (CMD-041)
Information: Defining new variable 'PARASITIC_PATHS'. (CMD-041)
Information: Defining new variable 'TARGET_LIBRARY_FILES'. (CMD-041)
Information: Defining new variable 'MW_GROUND_NET'. (CMD-041)
Information: Defining new variable 'DESIGN_REF_DATA_PATH'. (CMD-041)
Information: Defining new variable 'RTL_path'. (CMD-041)
Information: Defining new variable 'VA1_COORDINATES'. (CMD-041)
Information: Defining new variable 'PD1_CELLS'. (CMD-041)
Information: Defining new variable 'MW_REFERENCE_CONTROL_FILE'. (CMD-041)
Information: Defining new variable 'lib_hvt'. (CMD-041)
Information: Defining new variable 'MIN_LIBRARY_FILES'. (CMD-041)
Information: Defining new variable 'MIN_ROUTING_LAYER'. (CMD-041)
Information: Defining new variable 'lib_mem'. (CMD-041)
Information: Defining new variable 'lib_lvt'. (CMD-041)
Information: Defining new variable 'PARASITIC_FILES'. (CMD-041)
Information: Defining new variable 'DESIGN_NAME'. (CMD-041)
Information: Defining new variable 'NETLIST_FILES'. (CMD-041)
Information: Defining new variable 'lib_pll'. (CMD-041)
Information: Defining new variable 'lib_io'. (CMD-041)
Information: Defining new variable 'MAX_ROUTING_LAYER'. (CMD-041)
Information: Defining new variable 'lib_rvt'. (CMD-041)
Information: Defining new variable 'PD1'. (CMD-041)
Information: Defining new variable 'PD2'. (CMD-041)
Information: Defining new variable 'ADDITIONAL_SEARCH_PATH'. (CMD-041)
Information: Defining new variable 'MW_POWER_PORT1'. (CMD-041)
Information: Defining new variable 'MW_POWER_PORT2'. (CMD-041)
Information: Defining new variable 'TECH_FILE'. (CMD-041)
Information: Defining new variable 'MW_POWER_PORT'. (CMD-041)
Information: Defining new variable 'ADDITIONAL_LINK_LIB_FILES'. (CMD-041)
Information: Defining new variable 'TLUPLUS_MIN_FILE'. (CMD-041)
Information: Defining new variable 'VA2_COORDINATES'. (CMD-041)
pt_shell> report_timng[K[King
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : fir_filter
Version: S-2021.06-SP5-2
Date   : Sun Jun 15 22:12:59 2025
****************************************


  Startpoint: din[0] (input port clocked by clk)
  Endpoint: mul_0d_reg_12_
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  input external delay                                    6.00       7.00 r
  din[0] (in)                                             0.01       7.01 r
  U120/Y (NAND2X0_RVT)                                    0.04       7.05 f
  U127/Y (INVX0_RVT)                                      0.04       7.09 r
  intadd_10_U8/CO (FADDX1_RVT)                            0.09       7.18 r
  intadd_10_U7/CO (FADDX1_RVT)                            0.10       7.28 r
  intadd_10_U6/CO (FADDX1_RVT)                            0.10       7.38 r
  intadd_10_U5/CO (FADDX1_RVT)                            0.10       7.47 r
  intadd_10_U4/CO (FADDX1_RVT)                            0.10       7.57 r
  intadd_10_U3/CO (FADDX1_RVT)                            0.10       7.66 r
  intadd_10_U2/S (FADDX1_RVT)                             0.16       7.82 f
  U126/Y (INVX0_RVT)                                      0.06       7.88 r
  intadd_11_U3/CO (FADDX1_RVT)                            0.10       7.98 r
  intadd_11_U2/CO (FADDX1_RVT)                            0.11       8.09 r
  U131/Y (INVX0_RVT)                                      0.03       8.12 f
  U132/Y (NAND2X0_RVT)                                    0.04       8.17 r
  U134/Y (MUX21X1_RVT)                                    0.08       8.25 r
  U136/Y (NAND2X0_RVT)                                    0.03       8.28 f
  mul_0d_reg_12_/D (DFFARX1_RVT)                          0.00       8.28 f
  data arrival time                                                  8.28

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.50      10.50
  clock uncertainty                                      -0.20      10.30
  mul_0d_reg_12_/CLK (DFFARX1_RVT)                                  10.30 r
  library setup time                                     -0.06      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                 -8.28
  ------------------------------------------------------------------------------
  slack (MET)                                                        1.96


1
pt_shell> exit

Timing updates: 1 (0 implicit, 1 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 3163.91 MB
CPU usage for this session: 3 seconds 
Elapsed time for this session: 93 seconds
Diagnostics summary: 4 warnings, 51 informationals

Thank you for using pt_shell!
