

================================================================
== Vivado HLS Report for 'rx_process_ibh_512_s'
================================================================
* Date:           Mon Mar  1 13:04:10 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.596|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     848|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     126|    -|
|Register         |        -|      -|     697|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     697|     974|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln69_fu_328_p2                |     +    |      0|  0|  23|           1|          16|
    |and_ln414_1_fu_304_p2             |    and   |      0|  0|  96|          96|          96|
    |and_ln414_2_fu_310_p2             |    and   |      0|  0|  96|          96|          96|
    |and_ln414_fu_292_p2               |    and   |      0|  0|  96|          96|          96|
    |and_ln90_fu_351_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_124                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op56_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op67_write_state2    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op5           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op56          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln414_fu_232_p2              |   icmp   |      0|  0|  20|          25|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln75_fu_335_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln90_fu_365_p2                 |    or    |      0|  0|   2|           1|           1|
    |p_Result_s_fu_316_p2              |    or    |      0|  0|  96|          96|          96|
    |select_ln414_1_fu_268_p3          |  select  |      0|  0|  91|           1|          96|
    |select_ln414_2_fu_276_p3          |  select  |      0|  0|  99|           1|          97|
    |select_ln414_3_fu_284_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln414_fu_250_p3            |  select  |      0|  0|  91|           1|          96|
    |select_ln90_fu_357_p3             |  select  |      0|  0|  16|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln414_fu_298_p2               |    xor   |      0|  0|  96|           2|          96|
    |xor_ln90_fu_345_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 848|         430|         809|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                        |   9|          2|    1|          2|
    |ap_phi_mux_metaWritten_flag_1_i_phi_fu_184_p6  |  15|          3|    1|          3|
    |ap_phi_mux_phi_ln75_phi_fu_164_p4              |  15|          3|   16|         48|
    |ap_phi_mux_write_flag_1_i_i_phi_fu_173_p4      |  15|          3|    1|          3|
    |rx_ibh2exh_MetaFifo_s_10_blk_n                 |   9|          2|    1|          2|
    |rx_ibh2fsm_MetaFifo_s_9_blk_n                  |   9|          2|    1|          2|
    |rx_ibh2shiftFifo_V_d_blk_n                     |   9|          2|    1|          2|
    |rx_ibh2shiftFifo_V_k_blk_n                     |   9|          2|    1|          2|
    |rx_ibh2shiftFifo_V_l_blk_n                     |   9|          2|    1|          2|
    |rx_udp2ibFifo_V_data_blk_n                     |   9|          2|    1|          2|
    |rx_udp2ibFifo_V_keep_blk_n                     |   9|          2|    1|          2|
    |rx_udp2ibFifo_V_last_blk_n                     |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 126|         27|   27|         72|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                 |    1|   0|    1|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |bth_header_V              |   96|   0|   96|          0|
    |bth_idx                   |   16|   0|   16|          0|
    |bth_ready                 |    1|   0|    1|          0|
    |metaWritten               |    1|   0|    1|          0|
    |metaWritten_load_reg_517  |    1|   0|    1|          0|
    |or_ln75_reg_513           |    1|   0|    1|          0|
    |tmp_data_V_reg_495        |  512|   0|  512|          0|
    |tmp_keep_V_reg_500        |   64|   0|   64|          0|
    |tmp_last_V_reg_505        |    1|   0|    1|          0|
    |tmp_reg_491               |    1|   0|    1|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     |  697|   0|  697|          0|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_done                          | out |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |    rx_process_ibh<512>   | return value |
|rx_udp2ibFifo_V_data_dout        |  in |  512|   ap_fifo  |   rx_udp2ibFifo_V_data   |    pointer   |
|rx_udp2ibFifo_V_data_empty_n     |  in |    1|   ap_fifo  |   rx_udp2ibFifo_V_data   |    pointer   |
|rx_udp2ibFifo_V_data_read        | out |    1|   ap_fifo  |   rx_udp2ibFifo_V_data   |    pointer   |
|rx_udp2ibFifo_V_keep_dout        |  in |   64|   ap_fifo  |   rx_udp2ibFifo_V_keep   |    pointer   |
|rx_udp2ibFifo_V_keep_empty_n     |  in |    1|   ap_fifo  |   rx_udp2ibFifo_V_keep   |    pointer   |
|rx_udp2ibFifo_V_keep_read        | out |    1|   ap_fifo  |   rx_udp2ibFifo_V_keep   |    pointer   |
|rx_udp2ibFifo_V_last_dout        |  in |    1|   ap_fifo  |   rx_udp2ibFifo_V_last   |    pointer   |
|rx_udp2ibFifo_V_last_empty_n     |  in |    1|   ap_fifo  |   rx_udp2ibFifo_V_last   |    pointer   |
|rx_udp2ibFifo_V_last_read        | out |    1|   ap_fifo  |   rx_udp2ibFifo_V_last   |    pointer   |
|rx_ibh2shiftFifo_V_d_din         | out |  512|   ap_fifo  |   rx_ibh2shiftFifo_V_d   |    pointer   |
|rx_ibh2shiftFifo_V_d_full_n      |  in |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_d   |    pointer   |
|rx_ibh2shiftFifo_V_d_write       | out |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_d   |    pointer   |
|rx_ibh2shiftFifo_V_k_din         | out |   64|   ap_fifo  |   rx_ibh2shiftFifo_V_k   |    pointer   |
|rx_ibh2shiftFifo_V_k_full_n      |  in |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_k   |    pointer   |
|rx_ibh2shiftFifo_V_k_write       | out |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_k   |    pointer   |
|rx_ibh2shiftFifo_V_l_din         | out |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_l   |    pointer   |
|rx_ibh2shiftFifo_V_l_full_n      |  in |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_l   |    pointer   |
|rx_ibh2shiftFifo_V_l_write       | out |    1|   ap_fifo  |   rx_ibh2shiftFifo_V_l   |    pointer   |
|rx_ibh2fsm_MetaFifo_s_9_din      | out |   92|   ap_fifo  |  rx_ibh2fsm_MetaFifo_s_9 |    pointer   |
|rx_ibh2fsm_MetaFifo_s_9_full_n   |  in |    1|   ap_fifo  |  rx_ibh2fsm_MetaFifo_s_9 |    pointer   |
|rx_ibh2fsm_MetaFifo_s_9_write    | out |    1|   ap_fifo  |  rx_ibh2fsm_MetaFifo_s_9 |    pointer   |
|rx_ibh2exh_MetaFifo_s_10_din     | out |    5|   ap_fifo  | rx_ibh2exh_MetaFifo_s_10 |    pointer   |
|rx_ibh2exh_MetaFifo_s_10_full_n  |  in |    1|   ap_fifo  | rx_ibh2exh_MetaFifo_s_10 |    pointer   |
|rx_ibh2exh_MetaFifo_s_10_write   | out |    1|   ap_fifo  | rx_ibh2exh_MetaFifo_s_10 |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

