SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx45
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package csg484
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory U:/WksAsr2300/pkgs/Asr-2300/hdl/wca/hal/
SET_PREFERENCE workingdirectory U:/WksAsr2300/pkgs/Asr-2300/hdl/wca/hal/tmp/
SET_PREFERENCE subworkingdirectory U:/WksAsr2300/pkgs/Asr-2300/hdl/wca/hal/tmp/_cg/
SET_PREFERENCE transientdirectory U:/WksAsr2300/pkgs/Asr-2300/hdl/wca/hal/tmp/_cg/_dbg/
SET_PREFERENCE designentry Verilog
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name cic_decim
SET_PARAMETER GUI_Behaviour Coregen
SET_PARAMETER Filter_Type Decimation
SET_PARAMETER Number_Of_Stages 4
SET_PARAMETER Differential_Delay 1
SET_PARAMETER Number_Of_Channels 1
SET_PARAMETER Sample_Rate_Changes Programmable
SET_PARAMETER Fixed_Or_Initial_Rate 2048
SET_PARAMETER Minimum_Rate 4
SET_PARAMETER Maximum_Rate 4096
SET_PARAMETER RateSpecification Frequency_Specification
SET_PARAMETER Input_Sample_Frequency 32
SET_PARAMETER Clock_Frequency 128
SET_PARAMETER HardwareOversamplingRate 1
SET_PARAMETER SamplePeriod 1
SET_PARAMETER Response_Magnitude Normalized
SET_PARAMETER Passband_Min 0.0
SET_PARAMETER Stopband_Min 0.2
SET_PARAMETER Passband_Max 0.2
SET_PARAMETER Stopband_Max 0.5
SET_PARAMETER Input_Data_Width 12
SET_PARAMETER Quantization Truncation
SET_PARAMETER Output_Data_Width 16
SET_PARAMETER Use_Xtreme_DSP_Slice true
SET_PARAMETER Use_Streaming_Interface false
SET_PARAMETER ND true
SET_PARAMETER CE false
SET_PARAMETER SCLR true
SET_SIM_PARAMETER c_component_name cic_decim
SET_CORE_NAME CIC Compiler
SET_CORE_VERSION 2.0
SET_CORE_VLNV xilinx.com:ip:cic_compiler:2.0
SET_CORE_CLASS com.xilinx.ip.cic_compiler_v2_0.cic_compiler_v2_0
SET_CORE_PATH C:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cic_compiler_v2_0
SET_CORE_GUIPATH C:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cic_compiler_v2_0/gui/cic_compiler_v2_0.tcl
SET_CORE_DATASHEET C:\Xilinx\14.3\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cic_compiler_v2_0\doc\cic_compiler_ds613.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.3\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cic_compiler_v2_0\doc\cic_compiler_ds613.pdf><cic_compiler_ds613.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\14.3\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\cic_compiler_v2_0\doc\cic_compiler_v2_0_vinfo.html><cic_compiler_v2_0_vinfo.html>
