[12:53:43.618] <TB0>     INFO: *** Welcome to pxar ***
[12:53:43.618] <TB0>     INFO: *** Today: 2016/06/09
[12:53:43.625] <TB0>     INFO: *** Version: b2a7-dirty
[12:53:43.625] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C15.dat
[12:53:43.625] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:53:43.625] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//defaultMaskFile.dat
[12:53:43.625] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters_C15.dat
[12:53:43.699] <TB0>     INFO:         clk: 4
[12:53:43.699] <TB0>     INFO:         ctr: 4
[12:53:43.699] <TB0>     INFO:         sda: 19
[12:53:43.699] <TB0>     INFO:         tin: 9
[12:53:43.699] <TB0>     INFO:         level: 15
[12:53:43.699] <TB0>     INFO:         triggerdelay: 0
[12:53:43.700] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:53:43.700] <TB0>     INFO: Log level: DEBUG
[12:53:43.710] <TB0>     INFO: Found DTB DTB_WWXGRB
[12:53:43.722] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[12:53:43.725] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[12:53:43.728] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[12:53:45.281] <TB0>     INFO: DUT info: 
[12:53:45.281] <TB0>     INFO: The DUT currently contains the following objects:
[12:53:45.281] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:53:45.281] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[12:53:45.281] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[12:53:45.281] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:53:45.281] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.281] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:53:45.282] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:53:45.283] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:53:45.284] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:53:45.287] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28516352
[12:53:45.288] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xa51f90
[12:53:45.288] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x9c6770
[12:53:45.288] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f531dd94010
[12:53:45.288] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f5323fff510
[12:53:45.288] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28581888 fPxarMemory = 0x7f531dd94010
[12:53:45.289] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 385.9mA
[12:53:45.290] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[12:53:45.290] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[12:53:45.290] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:53:45.690] <TB0>     INFO: enter 'restricted' command line mode
[12:53:45.690] <TB0>     INFO: enter test to run
[12:53:45.690] <TB0>     INFO:   test: FPIXTest no parameter change
[12:53:45.690] <TB0>     INFO:   running: fpixtest
[12:53:45.690] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:53:45.693] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:53:45.693] <TB0>     INFO: ######################################################################
[12:53:45.693] <TB0>     INFO: PixTestFPIXTest::doTest()
[12:53:45.693] <TB0>     INFO: ######################################################################
[12:53:45.697] <TB0>     INFO: ######################################################################
[12:53:45.697] <TB0>     INFO: PixTestPretest::doTest()
[12:53:45.697] <TB0>     INFO: ######################################################################
[12:53:45.699] <TB0>     INFO:    ----------------------------------------------------------------------
[12:53:45.699] <TB0>     INFO:    PixTestPretest::programROC() 
[12:53:45.699] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:03.716] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:54:03.716] <TB0>     INFO: IA differences per ROC:  16.9 17.7 17.7 18.5 17.7 17.7 17.7 17.7 16.9 19.3 19.3 19.3 18.5 21.7 19.3 20.1
[12:54:03.790] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:03.790] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:54:03.790] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:03.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 72.2813 mA
[12:54:03.996] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.3187 mA
[12:54:04.097] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  82 Ia 24.9187 mA
[12:54:04.198] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 23.3187 mA
[12:54:04.299] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 24.1187 mA
[12:54:04.400] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.3187 mA
[12:54:04.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  82 Ia 24.9187 mA
[12:54:04.601] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  78 Ia 24.1187 mA
[12:54:04.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.3187 mA
[12:54:04.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  82 Ia 24.9187 mA
[12:54:04.905] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  78 Ia 23.3187 mA
[12:54:05.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  82 Ia 24.1187 mA
[12:54:05.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.9187 mA
[12:54:05.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  74 Ia 23.3187 mA
[12:54:05.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  78 Ia 24.1187 mA
[12:54:05.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.3187 mA
[12:54:05.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  82 Ia 24.1187 mA
[12:54:05.612] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.3187 mA
[12:54:05.713] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  82 Ia 24.1187 mA
[12:54:05.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.3187 mA
[12:54:05.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  82 Ia 24.9187 mA
[12:54:06.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  78 Ia 23.3187 mA
[12:54:06.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 24.9187 mA
[12:54:06.217] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 23.3187 mA
[12:54:06.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  82 Ia 24.1187 mA
[12:54:06.420] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.5187 mA
[12:54:06.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  87 Ia 24.9187 mA
[12:54:06.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  83 Ia 24.9187 mA
[12:54:06.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  79 Ia 23.3187 mA
[12:54:06.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 24.1187 mA
[12:54:06.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.5187 mA
[12:54:07.026] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  87 Ia 24.9187 mA
[12:54:07.127] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  83 Ia 24.1187 mA
[12:54:07.228] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 25.7187 mA
[12:54:07.329] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  69 Ia 23.3187 mA
[12:54:07.430] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  73 Ia 24.1187 mA
[12:54:07.532] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 25.7187 mA
[12:54:07.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  69 Ia 23.3187 mA
[12:54:07.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  73 Ia 24.1187 mA
[12:54:07.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.9187 mA
[12:54:07.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  74 Ia 24.1187 mA
[12:54:08.038] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.9187 mA
[12:54:08.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  74 Ia 23.3187 mA
[12:54:08.240] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  78 Ia 24.1187 mA
[12:54:08.342] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 27.3187 mA
[12:54:08.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  59 Ia 22.5187 mA
[12:54:08.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  68 Ia 24.9187 mA
[12:54:08.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  64 Ia 24.1187 mA
[12:54:08.746] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.9187 mA
[12:54:08.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  74 Ia 23.3187 mA
[12:54:08.947] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  78 Ia 24.9187 mA
[12:54:09.048] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  74 Ia 24.1187 mA
[12:54:09.149] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.9187 mA
[12:54:09.250] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  74 Ia 23.3187 mA
[12:54:09.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  78 Ia 24.9187 mA
[12:54:09.464] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  74 Ia 24.1187 mA
[12:54:09.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[12:54:09.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[12:54:09.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  82
[12:54:09.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[12:54:09.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  82
[12:54:09.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  82
[12:54:09.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  82
[12:54:09.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  83
[12:54:09.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  83
[12:54:09.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  73
[12:54:09.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  73
[12:54:09.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  74
[12:54:09.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[12:54:09.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  64
[12:54:09.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  74
[12:54:09.505] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  74
[12:54:11.333] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[12:54:11.333] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  19.3  18.5  19.3
[12:54:11.370] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:11.370] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[12:54:11.371] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:11.508] <TB0>     INFO: Expecting 231680 events.
[12:54:19.611] <TB0>     INFO: 231680 events read in total (7386ms).
[12:54:19.766] <TB0>     INFO: Test took 8391ms.
[12:54:19.966] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 95 and Delta(CalDel) = 61
[12:54:19.971] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 59
[12:54:19.974] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 65
[12:54:19.978] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 57
[12:54:19.982] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 79 and Delta(CalDel) = 62
[12:54:19.985] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 58
[12:54:19.989] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 58
[12:54:19.992] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 73 and Delta(CalDel) = 60
[12:54:19.997] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 83 and Delta(CalDel) = 60
[12:54:19.001] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 96 and Delta(CalDel) = 59
[12:54:20.004] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 59
[12:54:20.008] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 61
[12:54:20.011] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 61
[12:54:20.019] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 62
[12:54:20.022] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 59
[12:54:20.026] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 91 and Delta(CalDel) = 61
[12:54:20.070] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:54:20.104] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:20.104] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:54:20.104] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:20.242] <TB0>     INFO: Expecting 231680 events.
[12:54:28.331] <TB0>     INFO: 231680 events read in total (7374ms).
[12:54:28.336] <TB0>     INFO: Test took 8228ms.
[12:54:28.363] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[12:54:28.679] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[12:54:28.683] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 32
[12:54:28.687] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 28
[12:54:28.690] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[12:54:28.694] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[12:54:28.697] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 28
[12:54:28.701] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[12:54:28.704] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[12:54:28.708] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29
[12:54:28.712] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29.5
[12:54:28.715] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[12:54:28.719] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[12:54:28.723] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[12:54:28.727] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[12:54:28.730] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[12:54:28.768] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:54:28.768] <TB0>     INFO: CalDel:      136   125   130   118   142   128   117   126   132   122   115   129   143   138   131   132
[12:54:28.768] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:54:28.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C0.dat
[12:54:28.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C1.dat
[12:54:28.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C2.dat
[12:54:28.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C3.dat
[12:54:28.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C4.dat
[12:54:28.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C5.dat
[12:54:28.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C6.dat
[12:54:28.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C7.dat
[12:54:28.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C8.dat
[12:54:28.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C9.dat
[12:54:28.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C10.dat
[12:54:28.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C11.dat
[12:54:28.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C12.dat
[12:54:28.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C13.dat
[12:54:28.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C14.dat
[12:54:28.773] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters_C15.dat
[12:54:28.774] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:54:28.774] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:54:28.774] <TB0>     INFO: PixTestPretest::doTest() done, duration: 43 seconds
[12:54:28.774] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:54:28.858] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:54:28.858] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:54:28.858] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:54:28.858] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:54:28.861] <TB0>     INFO: ######################################################################
[12:54:28.861] <TB0>     INFO: PixTestTiming::doTest()
[12:54:28.861] <TB0>     INFO: ######################################################################
[12:54:28.861] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:28.861] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[12:54:28.861] <TB0>     INFO:    ----------------------------------------------------------------------
[12:54:28.861] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:54:36.018] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:54:38.292] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:54:53.118] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:54:55.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:54:57.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:54:59.939] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:55:02.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:55:04.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:55:10.328] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:55:12.604] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:55:14.877] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:55:17.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:55:19.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:55:21.697] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:55:23.971] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:55:26.244] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:55:28.515] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:55:30.036] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:55:31.563] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:55:33.084] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:55:34.604] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:55:36.124] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:55:37.645] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:55:50.846] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:55:57.546] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:56:09.935] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:56:21.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:56:33.973] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:56:46.449] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:56:58.916] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:57:11.355] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:57:23.822] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:57:29.771] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:57:42.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:57:54.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:58:07.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:58:19.454] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:58:31.893] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:58:44.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:58:56.724] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:59:02.308] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:59:04.581] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:59:06.290] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:59:08.563] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:59:10.836] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:59:13.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:59:15.382] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:59:17.657] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:59:23.228] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:59:25.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:59:27.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:59:30.049] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:59:32.322] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:59:34.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:59:36.869] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:59:39.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:59:44.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:59:46.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:59:49.256] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:59:51.529] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:59:53.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:59:56.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:59:58.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:00:00.623] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:00:07.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:00:09.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:00:12.144] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:00:14.419] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:00:16.694] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:00:18.967] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:00:21.240] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:00:23.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:00:28.992] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:00:31.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:00:33.537] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:00:35.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:00:38.084] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:00:40.358] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:00:42.631] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:00:44.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:00:50.372] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:00:51.893] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:00:53.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:00:54.934] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:00:56.454] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:00:57.985] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:00:59.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:01:01.025] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:01:04.241] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:01:05.761] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:01:07.283] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:01:08.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:01:10.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:01:11.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:01:13.365] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:01:15.074] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:01:22.050] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:01:23.570] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:01:25.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:01:26.613] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:01:28.133] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:01:29.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:01:31.174] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:01:32.696] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:01:50.078] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:01:52.351] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:02:15.599] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:02:17.872] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:02:20.145] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:02:22.419] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:02:24.694] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:02:26.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:02:41.380] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:02:43.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:02:45.926] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:02:48.200] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:02:50.473] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:02:52.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:02:55.020] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:02:57.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:03:04.830] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:03:07.102] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:03:09.376] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:03:11.649] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:03:13.922] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:03:16.195] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:03:18.468] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:03:21.125] <TB0>     INFO: TBM Phase Settings: 244
[13:03:21.126] <TB0>     INFO: 400MHz Phase: 5
[13:03:21.126] <TB0>     INFO: 160MHz Phase: 7
[13:03:21.126] <TB0>     INFO: Functional Phase Area: 5
[13:03:21.128] <TB0>     INFO: Test took 532267 ms.
[13:03:21.129] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:03:21.129] <TB0>     INFO:    ----------------------------------------------------------------------
[13:03:21.129] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:03:21.129] <TB0>     INFO:    ----------------------------------------------------------------------
[13:03:21.129] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:03:22.272] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:03:23.791] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:03:25.310] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:03:26.830] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:03:28.349] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:03:29.868] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:03:31.389] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:03:34.792] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:03:36.313] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:03:37.833] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:03:39.357] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:03:40.877] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:03:42.398] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:03:43.918] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:03:45.439] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:03:46.959] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:03:48.478] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:03:49.999] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:03:51.518] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:03:53.038] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:03:54.558] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:03:56.078] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:03:57.598] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:03:59.131] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:04:00.650] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:04:02.170] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:04:03.692] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:04:05.964] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:04:08.237] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:04:10.512] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:04:12.785] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:04:14.306] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:04:15.825] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:04:17.345] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:04:18.865] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:04:21.138] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:04:23.413] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:04:25.686] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:04:27.960] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:04:29.481] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:04:30.001] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:04:32.521] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:04:34.042] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:04:36.314] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:04:38.588] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:04:40.860] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:04:43.135] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:04:44.658] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:04:46.178] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:04:47.699] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:04:49.218] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:04:51.494] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:04:53.768] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:04:56.040] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:04:58.315] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:04:59.833] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:05:01.355] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:05:02.875] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:05:04.396] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:05:05.915] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:05:07.435] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:05:08.955] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:05:10.475] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:05:12.378] <TB0>     INFO: ROC Delay Settings: 228
[13:05:12.378] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:05:12.378] <TB0>     INFO: ROC Port 0 Delay: 4
[13:05:12.378] <TB0>     INFO: ROC Port 1 Delay: 4
[13:05:12.378] <TB0>     INFO: Functional ROC Area: 4
[13:05:12.381] <TB0>     INFO: Test took 111252 ms.
[13:05:12.381] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:05:12.381] <TB0>     INFO:    ----------------------------------------------------------------------
[13:05:12.381] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:05:12.381] <TB0>     INFO:    ----------------------------------------------------------------------
[13:05:13.520] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4039 4039 4039 4039 4038 4039 4038 4038 e062 c000 a101 8040 4039 4039 4039 4039 4039 4038 4039 4039 e062 c000 
[13:05:13.520] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 403b 403b 403b 4039 4038 403b 4038 4038 e022 c000 a102 80b1 4038 4038 4038 4039 4038 4038 4038 4038 e022 c000 
[13:05:13.520] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4038 4038 4038 4038 4038 4038 4039 4039 e022 c000 a103 80c0 4038 4038 4038 4038 4038 4039 4038 4038 e022 c000 
[13:05:13.520] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:05:27.537] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:27.537] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:05:41.849] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:41.849] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:05:55.877] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:55.877] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:06:09.981] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:09.981] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:06:24.248] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:24.248] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:06:38.219] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:38.220] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:06:52.339] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:52.339] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:07:06.601] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:06.601] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:07:20.703] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:20.703] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:07:34.847] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:35.227] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:35.240] <TB0>     INFO: Decoding statistics:
[13:07:35.241] <TB0>     INFO:   General information:
[13:07:35.241] <TB0>     INFO: 	 16bit words read:         240000000
[13:07:35.241] <TB0>     INFO: 	 valid events total:       20000000
[13:07:35.241] <TB0>     INFO: 	 empty events:             20000000
[13:07:35.241] <TB0>     INFO: 	 valid events with pixels: 0
[13:07:35.241] <TB0>     INFO: 	 valid pixel hits:         0
[13:07:35.241] <TB0>     INFO:   Event errors: 	           0
[13:07:35.241] <TB0>     INFO: 	 start marker:             0
[13:07:35.241] <TB0>     INFO: 	 stop marker:              0
[13:07:35.241] <TB0>     INFO: 	 overflow:                 0
[13:07:35.241] <TB0>     INFO: 	 invalid 5bit words:       0
[13:07:35.241] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:07:35.241] <TB0>     INFO:   TBM errors: 		           0
[13:07:35.241] <TB0>     INFO: 	 flawed TBM headers:       0
[13:07:35.241] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:07:35.241] <TB0>     INFO: 	 event ID mismatches:      0
[13:07:35.241] <TB0>     INFO:   ROC errors: 		           0
[13:07:35.241] <TB0>     INFO: 	 missing ROC header(s):    0
[13:07:35.241] <TB0>     INFO: 	 misplaced readback start: 0
[13:07:35.241] <TB0>     INFO:   Pixel decoding errors:	   0
[13:07:35.241] <TB0>     INFO: 	 pixel data incomplete:    0
[13:07:35.241] <TB0>     INFO: 	 pixel address:            0
[13:07:35.241] <TB0>     INFO: 	 pulse height fill bit:    0
[13:07:35.241] <TB0>     INFO: 	 buffer corruption:        0
[13:07:35.241] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:35.241] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:07:35.241] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:35.241] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:35.241] <TB0>     INFO:    Read back bit status: 1
[13:07:35.241] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:35.241] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:35.241] <TB0>     INFO:    Timings are good!
[13:07:35.241] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:35.242] <TB0>     INFO: Test took 142861 ms.
[13:07:35.242] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:07:35.242] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:07:35.242] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:07:35.242] <TB0>     INFO: PixTestTiming::doTest took 786384 ms.
[13:07:35.242] <TB0>     INFO: PixTestTiming::doTest() done
[13:07:35.242] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:07:35.242] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:07:35.242] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:07:35.242] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:07:35.242] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:07:35.243] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:07:35.243] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:07:35.595] <TB0>     INFO: ######################################################################
[13:07:35.595] <TB0>     INFO: PixTestAlive::doTest()
[13:07:35.595] <TB0>     INFO: ######################################################################
[13:07:35.599] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:35.599] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:07:35.599] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:35.600] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:07:35.943] <TB0>     INFO: Expecting 41600 events.
[13:07:39.912] <TB0>     INFO: 41600 events read in total (3254ms).
[13:07:39.914] <TB0>     INFO: Test took 4314ms.
[13:07:39.922] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:39.922] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:07:39.922] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:07:40.295] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:07:40.296] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:07:40.296] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:07:40.298] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:40.298] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:07:40.298] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:40.300] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:07:40.644] <TB0>     INFO: Expecting 41600 events.
[13:07:43.559] <TB0>     INFO: 41600 events read in total (2200ms).
[13:07:43.560] <TB0>     INFO: Test took 3260ms.
[13:07:43.560] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:43.560] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:07:43.560] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:07:43.560] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:07:43.963] <TB0>     INFO: PixTestAlive::maskTest() done
[13:07:43.963] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:07:43.966] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:43.966] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:07:43.966] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:43.967] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:07:44.314] <TB0>     INFO: Expecting 41600 events.
[13:07:48.292] <TB0>     INFO: 41600 events read in total (3263ms).
[13:07:48.293] <TB0>     INFO: Test took 4325ms.
[13:07:48.303] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:07:48.303] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:07:48.303] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:07:48.676] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:07:48.676] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:07:48.676] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:07:48.676] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:07:48.684] <TB0>     INFO: ######################################################################
[13:07:48.684] <TB0>     INFO: PixTestTrim::doTest()
[13:07:48.684] <TB0>     INFO: ######################################################################
[13:07:48.687] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:48.687] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:07:48.687] <TB0>     INFO:    ----------------------------------------------------------------------
[13:07:48.764] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:07:48.764] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:07:48.788] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:07:48.788] <TB0>     INFO:     run 1 of 1
[13:07:48.788] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:07:49.130] <TB0>     INFO: Expecting 5025280 events.
[13:08:36.023] <TB0>     INFO: 1403896 events read in total (46178ms).
[13:09:20.354] <TB0>     INFO: 2791264 events read in total (90510ms).
[13:10:04.957] <TB0>     INFO: 4187880 events read in total (135112ms).
[13:10:31.863] <TB0>     INFO: 5025280 events read in total (162018ms).
[13:10:31.908] <TB0>     INFO: Test took 163120ms.
[13:10:31.967] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:10:32.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:10:33.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:10:35.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:10:36.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:10:37.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:10:39.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:10:40.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:10:42.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:10:43.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:10:45.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:10:46.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:10:48.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:10:49.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:10:50.760] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:10:52.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:10:53.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:10:54.876] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 188215296
[13:10:54.879] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0358 minThrLimit = 91.0117 minThrNLimit = 115.676 -> result = 91.0358 -> 91
[13:10:54.880] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6279 minThrLimit = 87.6257 minThrNLimit = 109.209 -> result = 87.6279 -> 87
[13:10:54.880] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7158 minThrLimit = 97.708 minThrNLimit = 116.303 -> result = 97.7158 -> 97
[13:10:54.880] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7467 minThrLimit = 93.7066 minThrNLimit = 115.308 -> result = 93.7467 -> 93
[13:10:54.881] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7211 minThrLimit = 96.6871 minThrNLimit = 115.532 -> result = 96.7211 -> 96
[13:10:54.881] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5184 minThrLimit = 98.5101 minThrNLimit = 120.214 -> result = 98.5184 -> 98
[13:10:54.881] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.148 minThrLimit = 101.146 minThrNLimit = 125.207 -> result = 101.148 -> 101
[13:10:54.882] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2077 minThrLimit = 91.1735 minThrNLimit = 108.955 -> result = 91.2077 -> 91
[13:10:54.882] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4166 minThrLimit = 90.4164 minThrNLimit = 109.713 -> result = 90.4166 -> 90
[13:10:54.883] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.712 minThrLimit = 102.688 minThrNLimit = 126.296 -> result = 102.712 -> 102
[13:10:54.883] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.649 minThrLimit = 102.586 minThrNLimit = 127.271 -> result = 102.649 -> 102
[13:10:54.883] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.89 minThrLimit = 98.884 minThrNLimit = 121.106 -> result = 98.89 -> 98
[13:10:54.884] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6363 minThrLimit = 92.6357 minThrNLimit = 115.888 -> result = 92.6363 -> 92
[13:10:54.884] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3555 minThrLimit = 97.3554 minThrNLimit = 126.989 -> result = 97.3555 -> 97
[13:10:54.884] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3372 minThrLimit = 91.2252 minThrNLimit = 115.746 -> result = 91.3372 -> 91
[13:10:54.885] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8746 minThrLimit = 89.8606 minThrNLimit = 112.671 -> result = 89.8746 -> 89
[13:10:54.885] <TB0>     INFO: ROC 0 VthrComp = 91
[13:10:54.885] <TB0>     INFO: ROC 1 VthrComp = 87
[13:10:54.885] <TB0>     INFO: ROC 2 VthrComp = 97
[13:10:54.885] <TB0>     INFO: ROC 3 VthrComp = 93
[13:10:54.885] <TB0>     INFO: ROC 4 VthrComp = 96
[13:10:54.886] <TB0>     INFO: ROC 5 VthrComp = 98
[13:10:54.886] <TB0>     INFO: ROC 6 VthrComp = 101
[13:10:54.886] <TB0>     INFO: ROC 7 VthrComp = 91
[13:10:54.886] <TB0>     INFO: ROC 8 VthrComp = 90
[13:10:54.886] <TB0>     INFO: ROC 9 VthrComp = 102
[13:10:54.886] <TB0>     INFO: ROC 10 VthrComp = 102
[13:10:54.887] <TB0>     INFO: ROC 11 VthrComp = 98
[13:10:54.887] <TB0>     INFO: ROC 12 VthrComp = 92
[13:10:54.887] <TB0>     INFO: ROC 13 VthrComp = 97
[13:10:54.887] <TB0>     INFO: ROC 14 VthrComp = 91
[13:10:54.887] <TB0>     INFO: ROC 15 VthrComp = 89
[13:10:54.887] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:10:54.887] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:10:54.906] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:10:54.906] <TB0>     INFO:     run 1 of 1
[13:10:54.906] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:10:55.249] <TB0>     INFO: Expecting 5025280 events.
[13:11:31.135] <TB0>     INFO: 884168 events read in total (35171ms).
[13:12:07.856] <TB0>     INFO: 1766992 events read in total (71892ms).
[13:12:43.252] <TB0>     INFO: 2650008 events read in total (107288ms).
[13:13:18.512] <TB0>     INFO: 3524256 events read in total (142548ms).
[13:13:53.644] <TB0>     INFO: 4393888 events read in total (177680ms).
[13:14:19.254] <TB0>     INFO: 5025280 events read in total (203290ms).
[13:14:19.327] <TB0>     INFO: Test took 204421ms.
[13:14:19.509] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:19.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:14:21.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:14:23.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:14:24.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:14:26.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:14:27.879] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:14:29.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:14:31.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:14:32.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:14:34.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:14:35.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:14:37.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:14:39.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:14:40.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:14:42.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:14:43.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:14:45.514] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277086208
[13:14:45.518] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.5845 for pixel 12/11 mean/min/max = 44.268/33.1245/55.4116
[13:14:45.518] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.7441 for pixel 10/23 mean/min/max = 44.1894/32.5908/55.7879
[13:14:45.519] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.4616 for pixel 17/10 mean/min/max = 45.066/32.2747/57.8574
[13:14:45.519] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.9999 for pixel 1/0 mean/min/max = 44.9458/32.8824/57.0092
[13:14:45.519] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.2394 for pixel 0/21 mean/min/max = 44.7694/33.0787/56.46
[13:14:45.520] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.7739 for pixel 24/10 mean/min/max = 45.6324/32.4841/58.7807
[13:14:45.520] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.1396 for pixel 11/5 mean/min/max = 43.9446/31.3304/56.5589
[13:14:45.520] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.7172 for pixel 11/69 mean/min/max = 45.3212/33.7279/56.9144
[13:14:45.521] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.7938 for pixel 7/52 mean/min/max = 46.8575/33.8869/59.8281
[13:14:45.521] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.0708 for pixel 6/35 mean/min/max = 45.3416/32.5062/58.177
[13:14:45.522] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.2871 for pixel 6/9 mean/min/max = 45.1563/32.8487/57.4639
[13:14:45.522] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.9738 for pixel 15/0 mean/min/max = 45.8694/32.5148/59.2239
[13:14:45.522] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.6206 for pixel 20/34 mean/min/max = 45.8594/34.0318/57.6869
[13:14:45.523] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.352 for pixel 3/74 mean/min/max = 43.7181/32.0394/55.3968
[13:14:45.523] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.6483 for pixel 2/5 mean/min/max = 44.7686/33.459/56.0782
[13:14:45.523] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.1205 for pixel 4/29 mean/min/max = 45.931/34.6948/57.1672
[13:14:45.524] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:14:45.657] <TB0>     INFO: Expecting 411648 events.
[13:14:53.418] <TB0>     INFO: 411648 events read in total (7046ms).
[13:14:53.425] <TB0>     INFO: Expecting 411648 events.
[13:15:00.965] <TB0>     INFO: 411648 events read in total (6877ms).
[13:15:00.973] <TB0>     INFO: Expecting 411648 events.
[13:15:08.582] <TB0>     INFO: 411648 events read in total (6945ms).
[13:15:08.592] <TB0>     INFO: Expecting 411648 events.
[13:15:16.237] <TB0>     INFO: 411648 events read in total (6978ms).
[13:15:16.250] <TB0>     INFO: Expecting 411648 events.
[13:15:23.928] <TB0>     INFO: 411648 events read in total (7013ms).
[13:15:23.944] <TB0>     INFO: Expecting 411648 events.
[13:15:31.525] <TB0>     INFO: 411648 events read in total (6923ms).
[13:15:31.544] <TB0>     INFO: Expecting 411648 events.
[13:15:39.250] <TB0>     INFO: 411648 events read in total (7051ms).
[13:15:39.271] <TB0>     INFO: Expecting 411648 events.
[13:15:46.806] <TB0>     INFO: 411648 events read in total (6886ms).
[13:15:46.829] <TB0>     INFO: Expecting 411648 events.
[13:15:54.534] <TB0>     INFO: 411648 events read in total (7050ms).
[13:15:54.561] <TB0>     INFO: Expecting 411648 events.
[13:16:02.295] <TB0>     INFO: 411648 events read in total (7089ms).
[13:16:02.322] <TB0>     INFO: Expecting 411648 events.
[13:16:09.917] <TB0>     INFO: 411648 events read in total (6950ms).
[13:16:09.949] <TB0>     INFO: Expecting 411648 events.
[13:16:17.661] <TB0>     INFO: 411648 events read in total (7074ms).
[13:16:17.693] <TB0>     INFO: Expecting 411648 events.
[13:16:25.333] <TB0>     INFO: 411648 events read in total (6998ms).
[13:16:25.370] <TB0>     INFO: Expecting 411648 events.
[13:16:32.999] <TB0>     INFO: 411648 events read in total (6995ms).
[13:16:33.036] <TB0>     INFO: Expecting 411648 events.
[13:16:40.638] <TB0>     INFO: 411648 events read in total (6966ms).
[13:16:40.678] <TB0>     INFO: Expecting 411648 events.
[13:16:48.327] <TB0>     INFO: 411648 events read in total (7018ms).
[13:16:48.376] <TB0>     INFO: Test took 122853ms.
[13:16:48.875] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.345 < 35 for itrim+1 = 100; old thr = 34.2328 ... break
[13:16:48.905] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1965 < 35 for itrim = 104; old thr = 33.9409 ... break
[13:16:48.935] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.145 < 35 for itrim = 96; old thr = 34.0578 ... break
[13:16:48.965] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 96; old thr = 33.3586 ... break
[13:16:48.998] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4173 < 35 for itrim+1 = 97; old thr = 34.7474 ... break
[13:16:49.035] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2447 < 35 for itrim = 104; old thr = 34.6617 ... break
[13:16:49.073] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0544 < 35 for itrim = 102; old thr = 34.4435 ... break
[13:16:49.099] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5986 < 35 for itrim+1 = 91; old thr = 34.7464 ... break
[13:16:49.133] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1847 < 35 for itrim = 115; old thr = 33.0397 ... break
[13:16:49.169] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0382 < 35 for itrim = 108; old thr = 34.8257 ... break
[13:16:49.210] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0333 < 35 for itrim = 113; old thr = 34.9619 ... break
[13:16:49.246] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0233 < 35 for itrim+1 = 112; old thr = 34.4322 ... break
[13:16:49.286] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4773 < 35 for itrim = 100; old thr = 34.3918 ... break
[13:16:49.327] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.119 < 35 for itrim+1 = 92; old thr = 34.6307 ... break
[13:16:49.367] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2115 < 35 for itrim = 100; old thr = 34.3093 ... break
[13:16:49.404] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1392 < 35 for itrim = 97; old thr = 34.7284 ... break
[13:16:49.480] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:16:49.490] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:16:49.490] <TB0>     INFO:     run 1 of 1
[13:16:49.490] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:16:49.833] <TB0>     INFO: Expecting 5025280 events.
[13:17:25.226] <TB0>     INFO: 868048 events read in total (34679ms).
[13:18:01.066] <TB0>     INFO: 1734984 events read in total (70519ms).
[13:18:36.433] <TB0>     INFO: 2602384 events read in total (105886ms).
[13:19:10.760] <TB0>     INFO: 3459712 events read in total (140213ms).
[13:19:45.504] <TB0>     INFO: 4312128 events read in total (174957ms).
[13:20:14.585] <TB0>     INFO: 5025280 events read in total (204038ms).
[13:20:14.659] <TB0>     INFO: Test took 205170ms.
[13:20:14.835] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:20:15.222] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:20:16.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:20:18.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:20:19.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:20:21.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:20:23.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:20:24.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:20:26.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:20:27.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:20:29.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:20:30.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:20:32.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:20:33.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:20:35.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:20:37.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:20:38.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:20:40.268] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305123328
[13:20:40.271] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 8.065300 .. 48.517708
[13:20:40.346] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 8 .. 58 (-1/-1) hits flags = 528 (plus default)
[13:20:40.356] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:20:40.357] <TB0>     INFO:     run 1 of 1
[13:20:40.357] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:20:40.701] <TB0>     INFO: Expecting 1697280 events.
[13:21:23.577] <TB0>     INFO: 1123200 events read in total (42156ms).
[13:21:44.159] <TB0>     INFO: 1697280 events read in total (62738ms).
[13:21:44.178] <TB0>     INFO: Test took 63821ms.
[13:21:44.225] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:44.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:21:45.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:21:46.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:21:47.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:21:48.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:21:49.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:21:50.410] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:21:51.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:21:52.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:21:53.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:21:54.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:21:55.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:21:56.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:21:57.407] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:21:58.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:21:59.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:22:00.418] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 266878976
[13:22:00.503] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.359458 .. 44.436457
[13:22:00.577] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:22:00.588] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:22:00.588] <TB0>     INFO:     run 1 of 1
[13:22:00.588] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:22:00.930] <TB0>     INFO: Expecting 1664000 events.
[13:22:41.362] <TB0>     INFO: 1178728 events read in total (39717ms).
[13:22:58.511] <TB0>     INFO: 1664000 events read in total (56866ms).
[13:22:58.537] <TB0>     INFO: Test took 57951ms.
[13:22:58.577] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:58.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:22:59.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:23:00.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:23:01.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:23:02.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:23:03.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:23:04.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:23:05.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:23:06.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:23:07.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:23:08.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:23:09.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:23:10.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:23:11.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:23:12.235] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:23:13.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:23:14.249] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230264832
[13:23:14.332] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.762737 .. 40.615608
[13:23:14.408] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:23:14.418] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:23:14.418] <TB0>     INFO:     run 1 of 1
[13:23:14.418] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:14.766] <TB0>     INFO: Expecting 1364480 events.
[13:23:56.184] <TB0>     INFO: 1192592 events read in total (40704ms).
[13:24:02.552] <TB0>     INFO: 1364480 events read in total (47072ms).
[13:24:02.572] <TB0>     INFO: Test took 48153ms.
[13:24:02.603] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:02.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:24:03.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:24:04.530] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:24:05.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:24:06.380] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:24:07.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:24:08.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:24:09.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:24:10.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:24:11.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:24:11.942] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:24:12.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:24:13.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:24:14.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:24:15.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:24:16.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:24:17.529] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293797888
[13:24:17.614] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.420841 .. 40.595334
[13:24:17.690] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:24:17.700] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:24:17.700] <TB0>     INFO:     run 1 of 1
[13:24:17.700] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:24:18.044] <TB0>     INFO: Expecting 1231360 events.
[13:24:59.637] <TB0>     INFO: 1155880 events read in total (40878ms).
[13:25:02.729] <TB0>     INFO: 1231360 events read in total (43970ms).
[13:25:02.739] <TB0>     INFO: Test took 45039ms.
[13:25:02.766] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:02.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:25:03.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:25:04.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:25:05.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:25:06.674] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:25:07.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:25:08.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:25:09.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:25:10.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:25:11.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:25:12.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:25:13.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:25:14.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:25:15.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:25:16.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:25:17.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:25:18.314] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337260544
[13:25:18.398] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:25:18.398] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:25:18.409] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:25:18.409] <TB0>     INFO:     run 1 of 1
[13:25:18.409] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:25:18.757] <TB0>     INFO: Expecting 1364480 events.
[13:25:58.901] <TB0>     INFO: 1075480 events read in total (39429ms).
[13:26:09.962] <TB0>     INFO: 1364480 events read in total (50490ms).
[13:26:09.975] <TB0>     INFO: Test took 51566ms.
[13:26:10.008] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:10.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:11.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:12.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:12.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:13.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:14.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:15.911] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:16.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:17.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:18.834] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:19.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:20.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:21.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:22.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:23.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:24.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:25.679] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275173376
[13:26:25.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C0.dat
[13:26:25.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C1.dat
[13:26:25.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C2.dat
[13:26:25.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C3.dat
[13:26:25.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C4.dat
[13:26:25.734] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C5.dat
[13:26:25.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C6.dat
[13:26:25.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C7.dat
[13:26:25.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C8.dat
[13:26:25.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C9.dat
[13:26:25.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C10.dat
[13:26:25.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C11.dat
[13:26:25.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C12.dat
[13:26:25.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C13.dat
[13:26:25.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C14.dat
[13:26:25.735] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C15.dat
[13:26:25.735] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C0.dat
[13:26:25.744] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C1.dat
[13:26:25.752] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C2.dat
[13:26:25.759] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C3.dat
[13:26:25.766] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C4.dat
[13:26:25.773] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C5.dat
[13:26:25.780] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C6.dat
[13:26:25.786] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C7.dat
[13:26:25.793] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C8.dat
[13:26:25.800] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C9.dat
[13:26:25.807] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C10.dat
[13:26:25.814] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C11.dat
[13:26:25.821] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C12.dat
[13:26:25.827] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C13.dat
[13:26:25.834] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C14.dat
[13:26:25.841] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//trimParameters35_C15.dat
[13:26:25.848] <TB0>     INFO: PixTestTrim::trimTest() done
[13:26:25.848] <TB0>     INFO: vtrim:     100 104  96  96  97 104 102  91 115 108 113 112 100  92 100  97 
[13:26:25.848] <TB0>     INFO: vthrcomp:   91  87  97  93  96  98 101  91  90 102 102  98  92  97  91  89 
[13:26:25.848] <TB0>     INFO: vcal mean:  34.98  34.98  34.98  34.98  34.96  34.91  34.93  34.99  34.98  34.97  34.95  34.98  34.99  35.01  34.96  34.99 
[13:26:25.848] <TB0>     INFO: vcal RMS:    0.81   0.82   0.91   0.82   0.87   0.86   0.89   0.88   0.86   0.84   0.82   0.87   0.78   0.83   0.78   0.77 
[13:26:25.848] <TB0>     INFO: bits mean:   9.84  10.06   9.95   9.67   9.33   9.46  10.32   9.59   9.19   9.63   9.78   9.54   8.97   9.86   9.53   8.56 
[13:26:25.848] <TB0>     INFO: bits RMS:    2.51   2.46   2.49   2.54   2.69   2.75   2.54   2.50   2.56   2.62   2.52   2.66   2.70   2.67   2.56   2.74 
[13:26:25.858] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:25.858] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:26:25.858] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:25.860] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:26:25.861] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:26:25.872] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:26:25.872] <TB0>     INFO:     run 1 of 1
[13:26:25.872] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:26.214] <TB0>     INFO: Expecting 4160000 events.
[13:27:12.184] <TB0>     INFO: 1157255 events read in total (45255ms).
[13:27:57.578] <TB0>     INFO: 2304220 events read in total (90649ms).
[13:28:43.952] <TB0>     INFO: 3436160 events read in total (137023ms).
[13:29:13.606] <TB0>     INFO: 4160000 events read in total (166677ms).
[13:29:13.683] <TB0>     INFO: Test took 167812ms.
[13:29:13.813] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:14.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:29:15.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:29:17.814] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:29:19.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:29:21.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:29:23.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:29:25.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:29:28.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:29:30.974] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:29:33.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:29:35.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:37.437] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:39.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:42.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:44.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:46.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:49.043] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284766208
[13:29:49.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:29:49.123] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:29:49.123] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[13:29:49.134] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:29:49.134] <TB0>     INFO:     run 1 of 1
[13:29:49.134] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:49.490] <TB0>     INFO: Expecting 3473600 events.
[13:30:38.899] <TB0>     INFO: 1222325 events read in total (48694ms).
[13:31:26.444] <TB0>     INFO: 2426385 events read in total (96239ms).
[13:32:07.528] <TB0>     INFO: 3473600 events read in total (137323ms).
[13:32:07.581] <TB0>     INFO: Test took 138448ms.
[13:32:07.672] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:07.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:32:09.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:32:11.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:32:13.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:14.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:16.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:18.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:20.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:21.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:23.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:25.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:27.167] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:28.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:30.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:32.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:34.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:36.103] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275181568
[13:32:36.103] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:32:36.178] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:32:36.179] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[13:32:36.190] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:32:36.190] <TB0>     INFO:     run 1 of 1
[13:32:36.191] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:36.538] <TB0>     INFO: Expecting 3203200 events.
[13:33:26.632] <TB0>     INFO: 1287975 events read in total (49379ms).
[13:34:16.085] <TB0>     INFO: 2548610 events read in total (98832ms).
[13:34:41.440] <TB0>     INFO: 3203200 events read in total (124188ms).
[13:34:41.474] <TB0>     INFO: Test took 125283ms.
[13:34:41.545] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:41.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:43.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:44.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:46.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:48.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:49.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:51.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:52.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:54.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:56.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:57.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:59.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:00.720] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:02.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:03.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:05.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:07.211] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337489920
[13:35:07.212] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:35:07.286] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:35:07.286] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[13:35:07.297] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:35:07.297] <TB0>     INFO:     run 1 of 1
[13:35:07.298] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:07.641] <TB0>     INFO: Expecting 3224000 events.
[13:35:57.520] <TB0>     INFO: 1281650 events read in total (49164ms).
[13:36:45.054] <TB0>     INFO: 2537165 events read in total (96698ms).
[13:37:12.327] <TB0>     INFO: 3224000 events read in total (123971ms).
[13:37:12.360] <TB0>     INFO: Test took 125063ms.
[13:37:12.437] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:12.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:14.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:15.865] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:17.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:19.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:20.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:22.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:23.808] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:25.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:26.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:28.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:30.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:31.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:33.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:34.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:36.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:38.234] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314183680
[13:37:38.235] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:37:38.310] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:37:38.310] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[13:37:38.320] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:37:38.322] <TB0>     INFO:     run 1 of 1
[13:37:38.322] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:38.669] <TB0>     INFO: Expecting 3224000 events.
[13:38:28.552] <TB0>     INFO: 1280700 events read in total (49169ms).
[13:39:17.748] <TB0>     INFO: 2535650 events read in total (98365ms).
[13:39:45.189] <TB0>     INFO: 3224000 events read in total (125807ms).
[13:39:45.234] <TB0>     INFO: Test took 126912ms.
[13:39:45.309] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:45.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:47.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:48.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:50.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:52.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:53.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:55.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:57.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:58.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:00.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:02.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:03.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:05.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:07.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:08.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:10.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:12.224] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 351379456
[13:40:12.225] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.03821, thr difference RMS: 1.38841
[13:40:12.225] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.77371, thr difference RMS: 1.23156
[13:40:12.225] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.3487, thr difference RMS: 1.34638
[13:40:12.226] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.69969, thr difference RMS: 1.57552
[13:40:12.226] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.3978, thr difference RMS: 1.63832
[13:40:12.226] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.67254, thr difference RMS: 1.95448
[13:40:12.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.4885, thr difference RMS: 1.65409
[13:40:12.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.02458, thr difference RMS: 1.82427
[13:40:12.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.00291, thr difference RMS: 1.70623
[13:40:12.227] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.3739, thr difference RMS: 1.33019
[13:40:12.228] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.5633, thr difference RMS: 1.73664
[13:40:12.228] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.21554, thr difference RMS: 1.98805
[13:40:12.228] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.80009, thr difference RMS: 1.69415
[13:40:12.228] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.72123, thr difference RMS: 1.69831
[13:40:12.228] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.97386, thr difference RMS: 1.46851
[13:40:12.229] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.37118, thr difference RMS: 1.66705
[13:40:12.229] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.00832, thr difference RMS: 1.41715
[13:40:12.229] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.7736, thr difference RMS: 1.21887
[13:40:12.229] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.5165, thr difference RMS: 1.37932
[13:40:12.229] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.7811, thr difference RMS: 1.56205
[13:40:12.230] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.28818, thr difference RMS: 1.63226
[13:40:12.230] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.69112, thr difference RMS: 1.94866
[13:40:12.230] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.47418, thr difference RMS: 1.61803
[13:40:12.230] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.04402, thr difference RMS: 1.80347
[13:40:12.230] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.90192, thr difference RMS: 1.70215
[13:40:12.231] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.376, thr difference RMS: 1.32462
[13:40:12.231] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.5264, thr difference RMS: 1.67955
[13:40:12.231] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.10572, thr difference RMS: 1.98569
[13:40:12.231] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.83201, thr difference RMS: 1.68675
[13:40:12.231] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.8351, thr difference RMS: 1.69942
[13:40:12.232] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.87977, thr difference RMS: 1.46663
[13:40:12.232] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.40429, thr difference RMS: 1.63704
[13:40:12.232] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.98209, thr difference RMS: 1.38542
[13:40:12.232] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.87672, thr difference RMS: 1.22628
[13:40:12.232] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.785, thr difference RMS: 1.36681
[13:40:12.233] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.94915, thr difference RMS: 1.54447
[13:40:12.233] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.22543, thr difference RMS: 1.61042
[13:40:12.233] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.72517, thr difference RMS: 1.94923
[13:40:12.233] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.56389, thr difference RMS: 1.619
[13:40:12.233] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.19407, thr difference RMS: 1.77891
[13:40:12.234] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.82341, thr difference RMS: 1.71646
[13:40:12.234] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.4212, thr difference RMS: 1.31872
[13:40:12.234] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.6027, thr difference RMS: 1.69809
[13:40:12.234] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.1574, thr difference RMS: 1.98721
[13:40:12.234] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.88638, thr difference RMS: 1.68249
[13:40:12.235] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.92811, thr difference RMS: 1.70059
[13:40:12.235] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.86348, thr difference RMS: 1.46408
[13:40:12.235] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.44482, thr difference RMS: 1.64888
[13:40:12.235] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.02697, thr difference RMS: 1.38894
[13:40:12.235] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.93955, thr difference RMS: 1.22011
[13:40:12.236] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.0303, thr difference RMS: 1.35869
[13:40:12.236] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.12601, thr difference RMS: 1.54265
[13:40:12.236] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.15299, thr difference RMS: 1.57892
[13:40:12.236] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.78323, thr difference RMS: 1.95957
[13:40:12.236] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.72189, thr difference RMS: 1.61316
[13:40:12.237] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.32067, thr difference RMS: 1.81156
[13:40:12.237] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.90738, thr difference RMS: 1.68567
[13:40:12.237] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.506, thr difference RMS: 1.33534
[13:40:12.237] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.6509, thr difference RMS: 1.70593
[13:40:12.237] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.13167, thr difference RMS: 1.9838
[13:40:12.238] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.99788, thr difference RMS: 1.65657
[13:40:12.238] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.16283, thr difference RMS: 1.68164
[13:40:12.238] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.94799, thr difference RMS: 1.44883
[13:40:12.238] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.44185, thr difference RMS: 1.63167
[13:40:12.350] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[13:40:12.352] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1943 seconds
[13:40:12.352] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:40:13.067] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:40:13.067] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:40:13.071] <TB0>     INFO: ######################################################################
[13:40:13.071] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[13:40:13.071] <TB0>     INFO: ######################################################################
[13:40:13.071] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:13.071] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:40:13.071] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:13.071] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:40:13.083] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:40:13.083] <TB0>     INFO:     run 1 of 1
[13:40:13.083] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:13.436] <TB0>     INFO: Expecting 59072000 events.
[13:40:42.933] <TB0>     INFO: 1072800 events read in total (28782ms).
[13:41:11.793] <TB0>     INFO: 2140800 events read in total (57642ms).
[13:41:40.598] <TB0>     INFO: 3208800 events read in total (86447ms).
[13:42:09.393] <TB0>     INFO: 4280400 events read in total (115242ms).
[13:42:38.231] <TB0>     INFO: 5349200 events read in total (144080ms).
[13:43:06.920] <TB0>     INFO: 6417400 events read in total (172769ms).
[13:43:35.643] <TB0>     INFO: 7489000 events read in total (201492ms).
[13:44:04.427] <TB0>     INFO: 8558200 events read in total (230276ms).
[13:44:33.110] <TB0>     INFO: 9626800 events read in total (258959ms).
[13:45:01.928] <TB0>     INFO: 10698600 events read in total (287777ms).
[13:45:30.713] <TB0>     INFO: 11767400 events read in total (316562ms).
[13:45:59.443] <TB0>     INFO: 12835600 events read in total (345292ms).
[13:46:28.326] <TB0>     INFO: 13906400 events read in total (374175ms).
[13:46:57.100] <TB0>     INFO: 14976000 events read in total (402949ms).
[13:47:25.889] <TB0>     INFO: 16044400 events read in total (431738ms).
[13:47:54.703] <TB0>     INFO: 17116400 events read in total (460552ms).
[13:48:23.480] <TB0>     INFO: 18185600 events read in total (489329ms).
[13:48:52.305] <TB0>     INFO: 19253600 events read in total (518154ms).
[13:49:20.983] <TB0>     INFO: 20323400 events read in total (546832ms).
[13:49:49.766] <TB0>     INFO: 21394200 events read in total (575615ms).
[13:50:18.486] <TB0>     INFO: 22462800 events read in total (604335ms).
[13:50:47.422] <TB0>     INFO: 23533200 events read in total (633271ms).
[13:51:16.337] <TB0>     INFO: 24603200 events read in total (662186ms).
[13:51:45.073] <TB0>     INFO: 25671400 events read in total (690922ms).
[13:52:13.723] <TB0>     INFO: 26741800 events read in total (719572ms).
[13:52:42.439] <TB0>     INFO: 27812200 events read in total (748288ms).
[13:53:11.188] <TB0>     INFO: 28880600 events read in total (777037ms).
[13:53:40.082] <TB0>     INFO: 29950400 events read in total (805931ms).
[13:54:08.896] <TB0>     INFO: 31020600 events read in total (834745ms).
[13:54:37.702] <TB0>     INFO: 32089000 events read in total (863551ms).
[13:55:06.434] <TB0>     INFO: 33157400 events read in total (892283ms).
[13:55:35.266] <TB0>     INFO: 34229600 events read in total (921115ms).
[13:56:04.072] <TB0>     INFO: 35297600 events read in total (949921ms).
[13:56:32.703] <TB0>     INFO: 36365600 events read in total (978552ms).
[13:57:01.403] <TB0>     INFO: 37436000 events read in total (1007252ms).
[13:57:30.146] <TB0>     INFO: 38505400 events read in total (1035995ms).
[13:57:58.808] <TB0>     INFO: 39573600 events read in total (1064657ms).
[13:58:27.662] <TB0>     INFO: 40643400 events read in total (1093511ms).
[13:58:56.489] <TB0>     INFO: 41713600 events read in total (1122338ms).
[13:59:25.165] <TB0>     INFO: 42781200 events read in total (1151014ms).
[13:59:53.897] <TB0>     INFO: 43848800 events read in total (1179746ms).
[14:00:22.665] <TB0>     INFO: 44919000 events read in total (1208514ms).
[14:00:51.395] <TB0>     INFO: 45988400 events read in total (1237244ms).
[14:01:20.246] <TB0>     INFO: 47055800 events read in total (1266095ms).
[14:01:48.999] <TB0>     INFO: 48123400 events read in total (1294848ms).
[14:02:17.768] <TB0>     INFO: 49194400 events read in total (1323617ms).
[14:02:46.651] <TB0>     INFO: 50262800 events read in total (1352500ms).
[14:03:15.465] <TB0>     INFO: 51330200 events read in total (1381314ms).
[14:03:43.776] <TB0>     INFO: 52397800 events read in total (1409625ms).
[14:04:12.119] <TB0>     INFO: 53467800 events read in total (1437968ms).
[14:04:40.691] <TB0>     INFO: 54536400 events read in total (1466540ms).
[14:05:08.737] <TB0>     INFO: 55604000 events read in total (1494586ms).
[14:05:36.349] <TB0>     INFO: 56671600 events read in total (1522198ms).
[14:06:04.674] <TB0>     INFO: 57740600 events read in total (1550523ms).
[14:06:33.276] <TB0>     INFO: 58811200 events read in total (1579125ms).
[14:06:40.522] <TB0>     INFO: 59072000 events read in total (1586371ms).
[14:06:40.544] <TB0>     INFO: Test took 1587461ms.
[14:06:40.602] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:40.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:40.739] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:41.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:41.975] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:43.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:43.230] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:44.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:44.405] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:45.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:45.589] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:46.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:46.769] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:47.941] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:47.942] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:49.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:49.115] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:50.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:50.290] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:51.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:51.470] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:52.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:52.631] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:53.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:53.800] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:54.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:54.988] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:56.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:56.165] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:57.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:57.335] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:58.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:58.498] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:06:59.659] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496312320
[14:06:59.688] <TB0>     INFO: PixTestScurves::scurves() done 
[14:06:59.688] <TB0>     INFO: Vcal mean:  35.10  34.99  35.06  35.03  35.06  35.04  34.99  35.11  35.04  35.05  35.04  35.08  35.09  35.01  35.10  35.12 
[14:06:59.688] <TB0>     INFO: Vcal RMS:    0.67   0.70   0.75   0.71   0.75   0.75   0.78   0.74   0.74   0.73   0.71   0.76   0.67   0.70   0.65   0.63 
[14:06:59.688] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:06:59.761] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:06:59.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:06:59.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:06:59.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:06:59.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:06:59.761] <TB0>     INFO: ######################################################################
[14:06:59.761] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:06:59.761] <TB0>     INFO: ######################################################################
[14:06:59.764] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:07:00.107] <TB0>     INFO: Expecting 41600 events.
[14:07:04.197] <TB0>     INFO: 41600 events read in total (3359ms).
[14:07:04.198] <TB0>     INFO: Test took 4434ms.
[14:07:04.206] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:04.206] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:07:04.206] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:07:04.216] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:07:04.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:07:04.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:07:04.217] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:07:04.557] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:07:04.900] <TB0>     INFO: Expecting 41600 events.
[14:07:09.041] <TB0>     INFO: 41600 events read in total (3427ms).
[14:07:09.042] <TB0>     INFO: Test took 4485ms.
[14:07:09.051] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:09.051] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:07:09.051] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:07:09.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.404
[14:07:09.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[14:07:09.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.346
[14:07:09.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[14:07:09.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.292
[14:07:09.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[14:07:09.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.777
[14:07:09.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[14:07:09.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.248
[14:07:09.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:07:09.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.4
[14:07:09.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:07:09.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.555
[14:07:09.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 168
[14:07:09.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.189
[14:07:09.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 166
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.886
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.196
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 162
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.881
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.27
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.238
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 172
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.949
[14:07:09.058] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[14:07:09.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.285
[14:07:09.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[14:07:09.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.483
[14:07:09.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 165
[14:07:09.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:07:09.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:07:09.059] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:07:09.146] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:07:09.489] <TB0>     INFO: Expecting 41600 events.
[14:07:13.626] <TB0>     INFO: 41600 events read in total (3418ms).
[14:07:13.627] <TB0>     INFO: Test took 4481ms.
[14:07:13.635] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:13.635] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:07:13.635] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:07:13.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:07:13.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 52minph_roc = 6
[14:07:13.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.8094
[14:07:13.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 83
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6724
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 75
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.7538
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 67
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.3113
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 71
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4804
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 80
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.7468
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 84
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.6864
[14:07:13.640] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 57
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.4203
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 58
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6412
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 74
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.2578
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 61
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.9552
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 67
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.857
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 72
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6382
[14:07:13.641] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 71
[14:07:13.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.2939
[14:07:13.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,60] phvalue 93
[14:07:13.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8096
[14:07:13.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[14:07:13.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.3719
[14:07:13.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 62
[14:07:13.646] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 0 0
[14:07:14.052] <TB0>     INFO: Expecting 2560 events.
[14:07:15.011] <TB0>     INFO: 2560 events read in total (244ms).
[14:07:15.011] <TB0>     INFO: Test took 1365ms.
[14:07:15.012] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:15.012] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[14:07:15.519] <TB0>     INFO: Expecting 2560 events.
[14:07:16.477] <TB0>     INFO: 2560 events read in total (243ms).
[14:07:16.477] <TB0>     INFO: Test took 1465ms.
[14:07:16.478] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:16.478] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 2 2
[14:07:16.985] <TB0>     INFO: Expecting 2560 events.
[14:07:17.942] <TB0>     INFO: 2560 events read in total (242ms).
[14:07:17.942] <TB0>     INFO: Test took 1464ms.
[14:07:17.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:17.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 3 3
[14:07:18.450] <TB0>     INFO: Expecting 2560 events.
[14:07:19.409] <TB0>     INFO: 2560 events read in total (244ms).
[14:07:19.409] <TB0>     INFO: Test took 1466ms.
[14:07:19.409] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:19.410] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 4 4
[14:07:19.917] <TB0>     INFO: Expecting 2560 events.
[14:07:20.875] <TB0>     INFO: 2560 events read in total (243ms).
[14:07:20.875] <TB0>     INFO: Test took 1466ms.
[14:07:20.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:20.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 5 5
[14:07:21.383] <TB0>     INFO: Expecting 2560 events.
[14:07:22.341] <TB0>     INFO: 2560 events read in total (243ms).
[14:07:22.341] <TB0>     INFO: Test took 1465ms.
[14:07:22.341] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:22.342] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 6 6
[14:07:22.849] <TB0>     INFO: Expecting 2560 events.
[14:07:23.808] <TB0>     INFO: 2560 events read in total (244ms).
[14:07:23.808] <TB0>     INFO: Test took 1466ms.
[14:07:23.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:23.809] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 7 7
[14:07:24.316] <TB0>     INFO: Expecting 2560 events.
[14:07:25.274] <TB0>     INFO: 2560 events read in total (244ms).
[14:07:25.275] <TB0>     INFO: Test took 1466ms.
[14:07:25.275] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:25.275] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 8 8
[14:07:25.784] <TB0>     INFO: Expecting 2560 events.
[14:07:26.742] <TB0>     INFO: 2560 events read in total (243ms).
[14:07:26.743] <TB0>     INFO: Test took 1468ms.
[14:07:26.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:26.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 9 9
[14:07:27.250] <TB0>     INFO: Expecting 2560 events.
[14:07:28.209] <TB0>     INFO: 2560 events read in total (244ms).
[14:07:28.209] <TB0>     INFO: Test took 1466ms.
[14:07:28.209] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:28.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 10 10
[14:07:28.717] <TB0>     INFO: Expecting 2560 events.
[14:07:29.675] <TB0>     INFO: 2560 events read in total (243ms).
[14:07:29.676] <TB0>     INFO: Test took 1466ms.
[14:07:29.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:29.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 11 11
[14:07:30.183] <TB0>     INFO: Expecting 2560 events.
[14:07:31.141] <TB0>     INFO: 2560 events read in total (243ms).
[14:07:31.141] <TB0>     INFO: Test took 1465ms.
[14:07:31.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:31.142] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 12 12
[14:07:31.649] <TB0>     INFO: Expecting 2560 events.
[14:07:32.625] <TB0>     INFO: 2560 events read in total (242ms).
[14:07:32.626] <TB0>     INFO: Test took 1484ms.
[14:07:32.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:32.626] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 60, 13 13
[14:07:33.134] <TB0>     INFO: Expecting 2560 events.
[14:07:34.091] <TB0>     INFO: 2560 events read in total (243ms).
[14:07:34.091] <TB0>     INFO: Test took 1465ms.
[14:07:34.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:34.092] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[14:07:34.600] <TB0>     INFO: Expecting 2560 events.
[14:07:35.558] <TB0>     INFO: 2560 events read in total (244ms).
[14:07:35.559] <TB0>     INFO: Test took 1467ms.
[14:07:35.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:35.559] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 15 15
[14:07:36.066] <TB0>     INFO: Expecting 2560 events.
[14:07:37.024] <TB0>     INFO: 2560 events read in total (242ms).
[14:07:37.025] <TB0>     INFO: Test took 1466ms.
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC11
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:07:37.025] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:07:37.028] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:07:37.536] <TB0>     INFO: Expecting 655360 events.
[14:07:49.292] <TB0>     INFO: 655360 events read in total (11042ms).
[14:07:49.305] <TB0>     INFO: Expecting 655360 events.
[14:08:00.928] <TB0>     INFO: 655360 events read in total (11057ms).
[14:08:00.943] <TB0>     INFO: Expecting 655360 events.
[14:08:12.585] <TB0>     INFO: 655360 events read in total (11078ms).
[14:08:12.604] <TB0>     INFO: Expecting 655360 events.
[14:08:24.227] <TB0>     INFO: 655360 events read in total (11063ms).
[14:08:24.251] <TB0>     INFO: Expecting 655360 events.
[14:08:35.903] <TB0>     INFO: 655360 events read in total (11097ms).
[14:08:35.931] <TB0>     INFO: Expecting 655360 events.
[14:08:47.514] <TB0>     INFO: 655360 events read in total (11034ms).
[14:08:47.546] <TB0>     INFO: Expecting 655360 events.
[14:08:59.135] <TB0>     INFO: 655360 events read in total (11041ms).
[14:08:59.172] <TB0>     INFO: Expecting 655360 events.
[14:09:10.793] <TB0>     INFO: 655360 events read in total (11078ms).
[14:09:10.834] <TB0>     INFO: Expecting 655360 events.
[14:09:22.429] <TB0>     INFO: 655360 events read in total (11055ms).
[14:09:22.474] <TB0>     INFO: Expecting 655360 events.
[14:09:34.175] <TB0>     INFO: 655360 events read in total (11167ms).
[14:09:34.224] <TB0>     INFO: Expecting 655360 events.
[14:09:45.856] <TB0>     INFO: 655360 events read in total (11100ms).
[14:09:45.909] <TB0>     INFO: Expecting 655360 events.
[14:09:57.570] <TB0>     INFO: 655360 events read in total (11134ms).
[14:09:57.634] <TB0>     INFO: Expecting 655360 events.
[14:10:09.253] <TB0>     INFO: 655360 events read in total (11093ms).
[14:10:09.317] <TB0>     INFO: Expecting 655360 events.
[14:10:20.911] <TB0>     INFO: 655360 events read in total (11067ms).
[14:10:20.978] <TB0>     INFO: Expecting 655360 events.
[14:10:32.592] <TB0>     INFO: 655360 events read in total (11088ms).
[14:10:32.662] <TB0>     INFO: Expecting 655360 events.
[14:10:44.400] <TB0>     INFO: 655360 events read in total (11211ms).
[14:10:44.481] <TB0>     INFO: Test took 187453ms.
[14:10:44.579] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:44.883] <TB0>     INFO: Expecting 655360 events.
[14:10:56.736] <TB0>     INFO: 655360 events read in total (11138ms).
[14:10:56.747] <TB0>     INFO: Expecting 655360 events.
[14:11:08.489] <TB0>     INFO: 655360 events read in total (11173ms).
[14:11:08.504] <TB0>     INFO: Expecting 655360 events.
[14:11:20.151] <TB0>     INFO: 655360 events read in total (11090ms).
[14:11:20.171] <TB0>     INFO: Expecting 655360 events.
[14:11:31.874] <TB0>     INFO: 655360 events read in total (11147ms).
[14:11:31.899] <TB0>     INFO: Expecting 655360 events.
[14:11:43.537] <TB0>     INFO: 655360 events read in total (11086ms).
[14:11:43.566] <TB0>     INFO: Expecting 655360 events.
[14:11:55.231] <TB0>     INFO: 655360 events read in total (11108ms).
[14:11:55.265] <TB0>     INFO: Expecting 655360 events.
[14:12:06.951] <TB0>     INFO: 655360 events read in total (11136ms).
[14:12:06.987] <TB0>     INFO: Expecting 655360 events.
[14:12:18.679] <TB0>     INFO: 655360 events read in total (11147ms).
[14:12:18.722] <TB0>     INFO: Expecting 655360 events.
[14:12:30.445] <TB0>     INFO: 655360 events read in total (11188ms).
[14:12:30.490] <TB0>     INFO: Expecting 655360 events.
[14:12:42.181] <TB0>     INFO: 655360 events read in total (11155ms).
[14:12:42.230] <TB0>     INFO: Expecting 655360 events.
[14:12:53.940] <TB0>     INFO: 655360 events read in total (11174ms).
[14:12:53.992] <TB0>     INFO: Expecting 655360 events.
[14:13:05.709] <TB0>     INFO: 655360 events read in total (11189ms).
[14:13:05.766] <TB0>     INFO: Expecting 655360 events.
[14:13:17.465] <TB0>     INFO: 655360 events read in total (11169ms).
[14:13:17.527] <TB0>     INFO: Expecting 655360 events.
[14:13:29.236] <TB0>     INFO: 655360 events read in total (11182ms).
[14:13:29.304] <TB0>     INFO: Expecting 655360 events.
[14:13:41.024] <TB0>     INFO: 655360 events read in total (11193ms).
[14:13:41.094] <TB0>     INFO: Expecting 655360 events.
[14:13:52.818] <TB0>     INFO: 655360 events read in total (11198ms).
[14:13:52.899] <TB0>     INFO: Test took 188320ms.
[14:13:53.078] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:13:53.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:13:53.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.079] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:13:53.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:13:53.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:13:53.080] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:13:53.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:13:53.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:13:53.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:13:53.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:13:53.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:13:53.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:13:53.083] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:13:53.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:13:53.084] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:13:53.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:13:53.085] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:13:53.085] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.092] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:13:53.100] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.107] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:13:53.114] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:13:53.121] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:13:53.128] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:13:53.136] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.143] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.150] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:13:53.157] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:13:53.164] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:13:53.172] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:13:53.179] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.186] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.193] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.201] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.208] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.215] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.222] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.229] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.236] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.243] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:13:53.250] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:13:53.257] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:13:53.264] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:13:53.271] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:13:53.278] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:13:53.285] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.292] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.299] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:13:53.307] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:13:53.334] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C0.dat
[14:13:53.335] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C1.dat
[14:13:53.335] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C2.dat
[14:13:53.335] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C3.dat
[14:13:53.335] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C4.dat
[14:13:53.335] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C5.dat
[14:13:53.335] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C6.dat
[14:13:53.335] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C7.dat
[14:13:53.335] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C8.dat
[14:13:53.335] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C9.dat
[14:13:53.336] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C10.dat
[14:13:53.336] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C11.dat
[14:13:53.336] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C12.dat
[14:13:53.336] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C13.dat
[14:13:53.336] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C14.dat
[14:13:53.336] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//dacParameters35_C15.dat
[14:13:53.683] <TB0>     INFO: Expecting 41600 events.
[14:13:57.490] <TB0>     INFO: 41600 events read in total (3092ms).
[14:13:57.491] <TB0>     INFO: Test took 4151ms.
[14:13:58.139] <TB0>     INFO: Expecting 41600 events.
[14:14:01.922] <TB0>     INFO: 41600 events read in total (3068ms).
[14:14:01.923] <TB0>     INFO: Test took 4125ms.
[14:14:02.580] <TB0>     INFO: Expecting 41600 events.
[14:14:06.380] <TB0>     INFO: 41600 events read in total (3085ms).
[14:14:06.381] <TB0>     INFO: Test took 4147ms.
[14:14:06.690] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:06.822] <TB0>     INFO: Expecting 2560 events.
[14:14:07.779] <TB0>     INFO: 2560 events read in total (243ms).
[14:14:07.779] <TB0>     INFO: Test took 1089ms.
[14:14:07.781] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:08.288] <TB0>     INFO: Expecting 2560 events.
[14:14:09.248] <TB0>     INFO: 2560 events read in total (245ms).
[14:14:09.249] <TB0>     INFO: Test took 1468ms.
[14:14:09.252] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:09.756] <TB0>     INFO: Expecting 2560 events.
[14:14:10.715] <TB0>     INFO: 2560 events read in total (243ms).
[14:14:10.715] <TB0>     INFO: Test took 1463ms.
[14:14:10.717] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:11.223] <TB0>     INFO: Expecting 2560 events.
[14:14:12.180] <TB0>     INFO: 2560 events read in total (242ms).
[14:14:12.180] <TB0>     INFO: Test took 1463ms.
[14:14:12.182] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:12.689] <TB0>     INFO: Expecting 2560 events.
[14:14:13.649] <TB0>     INFO: 2560 events read in total (245ms).
[14:14:13.649] <TB0>     INFO: Test took 1467ms.
[14:14:13.653] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:14.159] <TB0>     INFO: Expecting 2560 events.
[14:14:15.116] <TB0>     INFO: 2560 events read in total (242ms).
[14:14:15.116] <TB0>     INFO: Test took 1463ms.
[14:14:15.118] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:15.624] <TB0>     INFO: Expecting 2560 events.
[14:14:16.582] <TB0>     INFO: 2560 events read in total (243ms).
[14:14:16.582] <TB0>     INFO: Test took 1464ms.
[14:14:16.585] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:17.091] <TB0>     INFO: Expecting 2560 events.
[14:14:18.048] <TB0>     INFO: 2560 events read in total (242ms).
[14:14:18.049] <TB0>     INFO: Test took 1464ms.
[14:14:18.050] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:18.557] <TB0>     INFO: Expecting 2560 events.
[14:14:19.513] <TB0>     INFO: 2560 events read in total (241ms).
[14:14:19.514] <TB0>     INFO: Test took 1464ms.
[14:14:19.515] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:20.022] <TB0>     INFO: Expecting 2560 events.
[14:14:20.978] <TB0>     INFO: 2560 events read in total (242ms).
[14:14:20.978] <TB0>     INFO: Test took 1463ms.
[14:14:20.980] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:21.487] <TB0>     INFO: Expecting 2560 events.
[14:14:22.446] <TB0>     INFO: 2560 events read in total (243ms).
[14:14:22.447] <TB0>     INFO: Test took 1467ms.
[14:14:22.448] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:22.955] <TB0>     INFO: Expecting 2560 events.
[14:14:23.913] <TB0>     INFO: 2560 events read in total (242ms).
[14:14:23.913] <TB0>     INFO: Test took 1465ms.
[14:14:23.916] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:24.421] <TB0>     INFO: Expecting 2560 events.
[14:14:25.380] <TB0>     INFO: 2560 events read in total (244ms).
[14:14:25.381] <TB0>     INFO: Test took 1465ms.
[14:14:25.384] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:25.888] <TB0>     INFO: Expecting 2560 events.
[14:14:26.845] <TB0>     INFO: 2560 events read in total (242ms).
[14:14:26.846] <TB0>     INFO: Test took 1462ms.
[14:14:26.847] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:27.354] <TB0>     INFO: Expecting 2560 events.
[14:14:28.311] <TB0>     INFO: 2560 events read in total (242ms).
[14:14:28.312] <TB0>     INFO: Test took 1465ms.
[14:14:28.313] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:28.820] <TB0>     INFO: Expecting 2560 events.
[14:14:29.776] <TB0>     INFO: 2560 events read in total (241ms).
[14:14:29.777] <TB0>     INFO: Test took 1464ms.
[14:14:29.780] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:30.285] <TB0>     INFO: Expecting 2560 events.
[14:14:31.242] <TB0>     INFO: 2560 events read in total (242ms).
[14:14:31.242] <TB0>     INFO: Test took 1462ms.
[14:14:31.244] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:31.756] <TB0>     INFO: Expecting 2560 events.
[14:14:32.714] <TB0>     INFO: 2560 events read in total (244ms).
[14:14:32.715] <TB0>     INFO: Test took 1471ms.
[14:14:32.717] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:33.223] <TB0>     INFO: Expecting 2560 events.
[14:14:34.184] <TB0>     INFO: 2560 events read in total (246ms).
[14:14:34.184] <TB0>     INFO: Test took 1467ms.
[14:14:34.187] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:34.693] <TB0>     INFO: Expecting 2560 events.
[14:14:35.652] <TB0>     INFO: 2560 events read in total (244ms).
[14:14:35.653] <TB0>     INFO: Test took 1466ms.
[14:14:35.655] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:36.161] <TB0>     INFO: Expecting 2560 events.
[14:14:37.120] <TB0>     INFO: 2560 events read in total (244ms).
[14:14:37.120] <TB0>     INFO: Test took 1465ms.
[14:14:37.122] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:37.629] <TB0>     INFO: Expecting 2560 events.
[14:14:38.589] <TB0>     INFO: 2560 events read in total (245ms).
[14:14:38.589] <TB0>     INFO: Test took 1467ms.
[14:14:38.592] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:39.099] <TB0>     INFO: Expecting 2560 events.
[14:14:40.059] <TB0>     INFO: 2560 events read in total (245ms).
[14:14:40.059] <TB0>     INFO: Test took 1468ms.
[14:14:40.063] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:40.568] <TB0>     INFO: Expecting 2560 events.
[14:14:41.528] <TB0>     INFO: 2560 events read in total (245ms).
[14:14:41.529] <TB0>     INFO: Test took 1466ms.
[14:14:41.532] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:42.037] <TB0>     INFO: Expecting 2560 events.
[14:14:42.997] <TB0>     INFO: 2560 events read in total (245ms).
[14:14:42.997] <TB0>     INFO: Test took 1465ms.
[14:14:42.999] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:43.506] <TB0>     INFO: Expecting 2560 events.
[14:14:44.465] <TB0>     INFO: 2560 events read in total (243ms).
[14:14:44.466] <TB0>     INFO: Test took 1467ms.
[14:14:44.470] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:44.975] <TB0>     INFO: Expecting 2560 events.
[14:14:45.935] <TB0>     INFO: 2560 events read in total (245ms).
[14:14:45.935] <TB0>     INFO: Test took 1466ms.
[14:14:45.937] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:46.443] <TB0>     INFO: Expecting 2560 events.
[14:14:47.401] <TB0>     INFO: 2560 events read in total (243ms).
[14:14:47.402] <TB0>     INFO: Test took 1465ms.
[14:14:47.404] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:47.911] <TB0>     INFO: Expecting 2560 events.
[14:14:48.871] <TB0>     INFO: 2560 events read in total (245ms).
[14:14:48.871] <TB0>     INFO: Test took 1467ms.
[14:14:48.873] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:49.381] <TB0>     INFO: Expecting 2560 events.
[14:14:50.340] <TB0>     INFO: 2560 events read in total (244ms).
[14:14:50.340] <TB0>     INFO: Test took 1467ms.
[14:14:50.344] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:50.849] <TB0>     INFO: Expecting 2560 events.
[14:14:51.808] <TB0>     INFO: 2560 events read in total (244ms).
[14:14:51.809] <TB0>     INFO: Test took 1465ms.
[14:14:51.811] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:52.318] <TB0>     INFO: Expecting 2560 events.
[14:14:53.278] <TB0>     INFO: 2560 events read in total (245ms).
[14:14:53.278] <TB0>     INFO: Test took 1468ms.
[14:14:54.312] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:14:54.312] <TB0>     INFO: PH scale (per ROC):    80  80  70  78  73  77  78  74  73  66  79  77  80  78  81  77
[14:14:54.312] <TB0>     INFO: PH offset (per ROC):  165 175 184 176 173 166 188 190 177 192 180 176 176 158 175 186
[14:14:54.483] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:14:54.486] <TB0>     INFO: ######################################################################
[14:14:54.486] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:14:54.486] <TB0>     INFO: ######################################################################
[14:14:54.486] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:14:54.499] <TB0>     INFO: scanning low vcal = 10
[14:14:54.840] <TB0>     INFO: Expecting 41600 events.
[14:14:58.572] <TB0>     INFO: 41600 events read in total (3016ms).
[14:14:58.572] <TB0>     INFO: Test took 4073ms.
[14:14:58.574] <TB0>     INFO: scanning low vcal = 20
[14:14:59.081] <TB0>     INFO: Expecting 41600 events.
[14:15:02.794] <TB0>     INFO: 41600 events read in total (2999ms).
[14:15:02.795] <TB0>     INFO: Test took 4221ms.
[14:15:02.796] <TB0>     INFO: scanning low vcal = 30
[14:15:03.302] <TB0>     INFO: Expecting 41600 events.
[14:15:07.027] <TB0>     INFO: 41600 events read in total (3009ms).
[14:15:07.028] <TB0>     INFO: Test took 4232ms.
[14:15:07.030] <TB0>     INFO: scanning low vcal = 40
[14:15:07.531] <TB0>     INFO: Expecting 41600 events.
[14:15:11.759] <TB0>     INFO: 41600 events read in total (3513ms).
[14:15:11.760] <TB0>     INFO: Test took 4730ms.
[14:15:11.764] <TB0>     INFO: scanning low vcal = 50
[14:15:12.183] <TB0>     INFO: Expecting 41600 events.
[14:15:16.424] <TB0>     INFO: 41600 events read in total (3526ms).
[14:15:16.425] <TB0>     INFO: Test took 4661ms.
[14:15:16.428] <TB0>     INFO: scanning low vcal = 60
[14:15:16.851] <TB0>     INFO: Expecting 41600 events.
[14:15:21.104] <TB0>     INFO: 41600 events read in total (3538ms).
[14:15:21.105] <TB0>     INFO: Test took 4677ms.
[14:15:21.108] <TB0>     INFO: scanning low vcal = 70
[14:15:21.528] <TB0>     INFO: Expecting 41600 events.
[14:15:25.765] <TB0>     INFO: 41600 events read in total (3522ms).
[14:15:25.766] <TB0>     INFO: Test took 4658ms.
[14:15:25.770] <TB0>     INFO: scanning low vcal = 80
[14:15:26.194] <TB0>     INFO: Expecting 41600 events.
[14:15:30.433] <TB0>     INFO: 41600 events read in total (3524ms).
[14:15:30.433] <TB0>     INFO: Test took 4663ms.
[14:15:30.437] <TB0>     INFO: scanning low vcal = 90
[14:15:30.861] <TB0>     INFO: Expecting 41600 events.
[14:15:35.084] <TB0>     INFO: 41600 events read in total (3508ms).
[14:15:35.085] <TB0>     INFO: Test took 4648ms.
[14:15:35.088] <TB0>     INFO: scanning low vcal = 100
[14:15:35.511] <TB0>     INFO: Expecting 41600 events.
[14:15:39.858] <TB0>     INFO: 41600 events read in total (3632ms).
[14:15:39.859] <TB0>     INFO: Test took 4771ms.
[14:15:39.862] <TB0>     INFO: scanning low vcal = 110
[14:15:40.290] <TB0>     INFO: Expecting 41600 events.
[14:15:44.508] <TB0>     INFO: 41600 events read in total (3503ms).
[14:15:44.509] <TB0>     INFO: Test took 4647ms.
[14:15:44.512] <TB0>     INFO: scanning low vcal = 120
[14:15:44.934] <TB0>     INFO: Expecting 41600 events.
[14:15:49.154] <TB0>     INFO: 41600 events read in total (3505ms).
[14:15:49.155] <TB0>     INFO: Test took 4643ms.
[14:15:49.159] <TB0>     INFO: scanning low vcal = 130
[14:15:49.583] <TB0>     INFO: Expecting 41600 events.
[14:15:53.796] <TB0>     INFO: 41600 events read in total (3498ms).
[14:15:53.797] <TB0>     INFO: Test took 4637ms.
[14:15:53.801] <TB0>     INFO: scanning low vcal = 140
[14:15:54.225] <TB0>     INFO: Expecting 41600 events.
[14:15:58.546] <TB0>     INFO: 41600 events read in total (3606ms).
[14:15:58.547] <TB0>     INFO: Test took 4746ms.
[14:15:58.554] <TB0>     INFO: scanning low vcal = 150
[14:15:58.942] <TB0>     INFO: Expecting 41600 events.
[14:16:03.231] <TB0>     INFO: 41600 events read in total (3574ms).
[14:16:03.232] <TB0>     INFO: Test took 4677ms.
[14:16:03.237] <TB0>     INFO: scanning low vcal = 160
[14:16:03.663] <TB0>     INFO: Expecting 41600 events.
[14:16:07.885] <TB0>     INFO: 41600 events read in total (3507ms).
[14:16:07.885] <TB0>     INFO: Test took 4647ms.
[14:16:07.889] <TB0>     INFO: scanning low vcal = 170
[14:16:08.311] <TB0>     INFO: Expecting 41600 events.
[14:16:12.545] <TB0>     INFO: 41600 events read in total (3519ms).
[14:16:12.546] <TB0>     INFO: Test took 4657ms.
[14:16:12.551] <TB0>     INFO: scanning low vcal = 180
[14:16:12.974] <TB0>     INFO: Expecting 41600 events.
[14:16:17.194] <TB0>     INFO: 41600 events read in total (3505ms).
[14:16:17.195] <TB0>     INFO: Test took 4644ms.
[14:16:17.198] <TB0>     INFO: scanning low vcal = 190
[14:16:17.624] <TB0>     INFO: Expecting 41600 events.
[14:16:21.842] <TB0>     INFO: 41600 events read in total (3503ms).
[14:16:21.843] <TB0>     INFO: Test took 4645ms.
[14:16:21.846] <TB0>     INFO: scanning low vcal = 200
[14:16:22.268] <TB0>     INFO: Expecting 41600 events.
[14:16:26.481] <TB0>     INFO: 41600 events read in total (3498ms).
[14:16:26.482] <TB0>     INFO: Test took 4636ms.
[14:16:26.486] <TB0>     INFO: scanning low vcal = 210
[14:16:26.909] <TB0>     INFO: Expecting 41600 events.
[14:16:31.121] <TB0>     INFO: 41600 events read in total (3497ms).
[14:16:31.121] <TB0>     INFO: Test took 4635ms.
[14:16:31.124] <TB0>     INFO: scanning low vcal = 220
[14:16:31.550] <TB0>     INFO: Expecting 41600 events.
[14:16:35.825] <TB0>     INFO: 41600 events read in total (3560ms).
[14:16:35.829] <TB0>     INFO: Test took 4705ms.
[14:16:35.835] <TB0>     INFO: scanning low vcal = 230
[14:16:36.250] <TB0>     INFO: Expecting 41600 events.
[14:16:40.467] <TB0>     INFO: 41600 events read in total (3502ms).
[14:16:40.468] <TB0>     INFO: Test took 4633ms.
[14:16:40.471] <TB0>     INFO: scanning low vcal = 240
[14:16:40.894] <TB0>     INFO: Expecting 41600 events.
[14:16:45.114] <TB0>     INFO: 41600 events read in total (3505ms).
[14:16:45.115] <TB0>     INFO: Test took 4644ms.
[14:16:45.120] <TB0>     INFO: scanning low vcal = 250
[14:16:45.541] <TB0>     INFO: Expecting 41600 events.
[14:16:49.751] <TB0>     INFO: 41600 events read in total (3495ms).
[14:16:49.751] <TB0>     INFO: Test took 4631ms.
[14:16:49.762] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:16:50.180] <TB0>     INFO: Expecting 41600 events.
[14:16:54.419] <TB0>     INFO: 41600 events read in total (3525ms).
[14:16:54.420] <TB0>     INFO: Test took 4658ms.
[14:16:54.424] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:16:54.845] <TB0>     INFO: Expecting 41600 events.
[14:16:59.121] <TB0>     INFO: 41600 events read in total (3561ms).
[14:16:59.122] <TB0>     INFO: Test took 4698ms.
[14:16:59.125] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:16:59.546] <TB0>     INFO: Expecting 41600 events.
[14:17:03.825] <TB0>     INFO: 41600 events read in total (3564ms).
[14:17:03.825] <TB0>     INFO: Test took 4700ms.
[14:17:03.829] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:17:04.250] <TB0>     INFO: Expecting 41600 events.
[14:17:08.506] <TB0>     INFO: 41600 events read in total (3541ms).
[14:17:08.506] <TB0>     INFO: Test took 4677ms.
[14:17:08.509] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:17:08.932] <TB0>     INFO: Expecting 41600 events.
[14:17:13.170] <TB0>     INFO: 41600 events read in total (3523ms).
[14:17:13.171] <TB0>     INFO: Test took 4662ms.
[14:17:13.716] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:17:13.720] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:17:13.721] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:17:13.721] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:17:13.721] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:17:13.721] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:17:13.722] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:17:13.722] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:17:13.722] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:17:13.722] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:17:13.723] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:17:13.723] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:17:13.723] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:17:13.723] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:17:13.723] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:17:13.723] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:17:13.724] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:17:52.868] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:17:52.868] <TB0>     INFO: non-linearity mean:  0.966 0.968 0.962 0.963 0.960 0.966 0.952 0.953 0.968 0.954 0.961 0.963 0.962 0.953 0.957 0.957
[14:17:52.868] <TB0>     INFO: non-linearity RMS:   0.004 0.004 0.005 0.004 0.005 0.004 0.007 0.007 0.005 0.008 0.004 0.005 0.004 0.005 0.005 0.006
[14:17:52.868] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:17:52.891] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:17:52.913] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:17:52.936] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:17:52.958] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:17:52.981] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:17:52.004] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:17:53.026] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:17:53.049] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:17:53.072] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:17:53.094] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:17:53.117] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:17:53.139] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:17:53.162] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:17:53.185] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:17:53.207] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-33_FPIXTest-17C-Nebraska-160609-1251_2016-06-09_12h51m_1465494697//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:17:53.230] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:17:53.230] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:17:53.237] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:17:53.237] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:17:53.240] <TB0>     INFO: ######################################################################
[14:17:53.240] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:17:53.240] <TB0>     INFO: ######################################################################
[14:17:53.242] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:17:53.252] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:17:53.252] <TB0>     INFO:     run 1 of 1
[14:17:53.252] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:53.596] <TB0>     INFO: Expecting 3120000 events.
[14:18:43.376] <TB0>     INFO: 1298680 events read in total (49065ms).
[14:19:31.574] <TB0>     INFO: 2594310 events read in total (97263ms).
[14:19:51.283] <TB0>     INFO: 3120000 events read in total (116973ms).
[14:19:51.347] <TB0>     INFO: Test took 118096ms.
[14:19:51.424] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:51.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:52.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:54.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:55.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:57.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:58.582] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:00.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:01.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:02.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:04.260] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:05.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:07.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:08.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:10.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:11.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:12.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:14.379] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368852992
[14:20:14.410] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:20:14.410] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4345, RMS = 0.789891
[14:20:14.410] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:20:14.410] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:20:14.410] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.79, RMS = 0.982153
[14:20:14.410] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:20:14.411] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:20:14.411] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7152, RMS = 1.38839
[14:20:14.411] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:20:14.411] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:20:14.411] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0776, RMS = 1.19638
[14:20:14.411] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:20:14.412] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:20:14.412] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7876, RMS = 1.0933
[14:20:14.412] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:20:14.412] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:20:14.412] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.346, RMS = 1.12697
[14:20:14.412] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:20:14.413] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:20:14.413] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2697, RMS = 1.11861
[14:20:14.413] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:20:14.413] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:20:14.413] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6121, RMS = 1.1282
[14:20:14.413] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:20:14.414] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:20:14.414] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6702, RMS = 1.27596
[14:20:14.414] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:20:14.414] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:20:14.414] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3028, RMS = 1.10253
[14:20:14.414] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:20:14.415] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:20:14.415] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6999, RMS = 1.09791
[14:20:14.415] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:20:14.415] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:20:14.415] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.612, RMS = 1.47442
[14:20:14.415] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:20:14.416] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:20:14.416] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4704, RMS = 1.70388
[14:20:14.416] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:20:14.416] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:20:14.416] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.5023, RMS = 1.86337
[14:20:14.416] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:20:14.417] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:20:14.417] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9603, RMS = 1.1979
[14:20:14.417] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:20:14.417] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:20:14.417] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3021, RMS = 1.26107
[14:20:14.417] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:20:14.418] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:20:14.418] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4665, RMS = 1.4861
[14:20:14.418] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:20:14.419] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:20:14.419] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3825, RMS = 1.35941
[14:20:14.419] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:20:14.420] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:20:14.420] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.5743, RMS = 1.89222
[14:20:14.420] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:20:14.420] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:20:14.420] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.7134, RMS = 1.94437
[14:20:14.420] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:20:14.421] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:20:14.421] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.5011, RMS = 1.8191
[14:20:14.421] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:20:14.421] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:20:14.421] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.2591, RMS = 1.87153
[14:20:14.421] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:20:14.422] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:20:14.422] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9901, RMS = 1.35807
[14:20:14.422] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:20:14.422] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:20:14.422] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2488, RMS = 1.32451
[14:20:14.422] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:20:14.423] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:20:14.423] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8997, RMS = 1.12845
[14:20:14.423] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:20:14.423] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:20:14.423] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4965, RMS = 1.05558
[14:20:14.423] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:20:14.424] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:20:14.424] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9224, RMS = 1.79199
[14:20:14.424] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:20:14.424] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:20:14.424] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.2662, RMS = 1.90747
[14:20:14.424] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:20:14.425] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:20:14.425] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.894, RMS = 0.914051
[14:20:14.425] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:20:14.425] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:20:14.425] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1533, RMS = 0.983572
[14:20:14.425] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:20:14.426] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:20:14.426] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0451, RMS = 0.840401
[14:20:14.426] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:20:14.426] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:20:14.426] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9301, RMS = 1.04183
[14:20:14.426] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:20:14.429] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 141 seconds
[14:20:14.429] <TB0>     INFO: number of dead bumps (per ROC):     0    0    1    0    1    0    0    1    1    2    1    0    0    0    0    0
[14:20:14.429] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:20:14.526] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:20:14.526] <TB0>     INFO: enter test to run
[14:20:14.526] <TB0>     INFO:   test:  no parameter change
[14:20:14.527] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[14:20:14.527] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 468.7mA
[14:20:14.527] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[14:20:14.527] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:20:15.044] <TB0>    QUIET: Connection to board 133 closed.
[14:20:15.044] <TB0>     INFO: pXar: this is the end, my friend
[14:20:15.044] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
