
i2c_playgroud.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097fc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e0  080099a0  080099a0  0000a9a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f80  08009f80  0000b1e8  2**0
                  CONTENTS
  4 .ARM          00000008  08009f80  08009f80  0000af80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f88  08009f88  0000b1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f88  08009f88  0000af88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f8c  08009f8c  0000af8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08009f90  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1e8  2**0
                  CONTENTS
 10 .bss          000002d8  200001e8  200001e8  0000b1e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004c0  200004c0  0000b1e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dc1e  00000000  00000000  0000b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000229b  00000000  00000000  00018e36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b58  00000000  00000000  0001b0d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008b5  00000000  00000000  0001bc30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002182e  00000000  00000000  0001c4e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000102f8  00000000  00000000  0003dd13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c41f0  00000000  00000000  0004e00b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001121fb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000041f0  00000000  00000000  00112240  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00116430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009984 	.word	0x08009984

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	08009984 	.word	0x08009984

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_ldivmod>:
 8000c58:	b97b      	cbnz	r3, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5a:	b972      	cbnz	r2, 8000c7a <__aeabi_ldivmod+0x22>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bfbe      	ittt	lt
 8000c60:	2000      	movlt	r0, #0
 8000c62:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c66:	e006      	blt.n	8000c76 <__aeabi_ldivmod+0x1e>
 8000c68:	bf08      	it	eq
 8000c6a:	2800      	cmpeq	r0, #0
 8000c6c:	bf1c      	itt	ne
 8000c6e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c72:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c76:	f000 b99d 	b.w	8000fb4 <__aeabi_idiv0>
 8000c7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c82:	2900      	cmp	r1, #0
 8000c84:	db09      	blt.n	8000c9a <__aeabi_ldivmod+0x42>
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	db1a      	blt.n	8000cc0 <__aeabi_ldivmod+0x68>
 8000c8a:	f000 f835 	bl	8000cf8 <__udivmoddi4>
 8000c8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c96:	b004      	add	sp, #16
 8000c98:	4770      	bx	lr
 8000c9a:	4240      	negs	r0, r0
 8000c9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	db1b      	blt.n	8000cdc <__aeabi_ldivmod+0x84>
 8000ca4:	f000 f828 	bl	8000cf8 <__udivmoddi4>
 8000ca8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb0:	b004      	add	sp, #16
 8000cb2:	4240      	negs	r0, r0
 8000cb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb8:	4252      	negs	r2, r2
 8000cba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cbe:	4770      	bx	lr
 8000cc0:	4252      	negs	r2, r2
 8000cc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cc6:	f000 f817 	bl	8000cf8 <__udivmoddi4>
 8000cca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd2:	b004      	add	sp, #16
 8000cd4:	4240      	negs	r0, r0
 8000cd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cda:	4770      	bx	lr
 8000cdc:	4252      	negs	r2, r2
 8000cde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce2:	f000 f809 	bl	8000cf8 <__udivmoddi4>
 8000ce6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cee:	b004      	add	sp, #16
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	460c      	mov	r4, r1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d14e      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d04:	4694      	mov	ip, r2
 8000d06:	458c      	cmp	ip, r1
 8000d08:	4686      	mov	lr, r0
 8000d0a:	fab2 f282 	clz	r2, r2
 8000d0e:	d962      	bls.n	8000dd6 <__udivmoddi4+0xde>
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0320 	rsb	r3, r2, #32
 8000d16:	4091      	lsls	r1, r2
 8000d18:	fa20 f303 	lsr.w	r3, r0, r3
 8000d1c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d20:	4319      	orrs	r1, r3
 8000d22:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d2a:	fa1f f68c 	uxth.w	r6, ip
 8000d2e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d32:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d36:	fb07 1114 	mls	r1, r7, r4, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb04 f106 	mul.w	r1, r4, r6
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d4e:	f080 8112 	bcs.w	8000f76 <__udivmoddi4+0x27e>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 810f 	bls.w	8000f76 <__udivmoddi4+0x27e>
 8000d58:	3c02      	subs	r4, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a59      	subs	r1, r3, r1
 8000d5e:	fa1f f38e 	uxth.w	r3, lr
 8000d62:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d66:	fb07 1110 	mls	r1, r7, r0, r1
 8000d6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6e:	fb00 f606 	mul.w	r6, r0, r6
 8000d72:	429e      	cmp	r6, r3
 8000d74:	d90a      	bls.n	8000d8c <__udivmoddi4+0x94>
 8000d76:	eb1c 0303 	adds.w	r3, ip, r3
 8000d7a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d7e:	f080 80fc 	bcs.w	8000f7a <__udivmoddi4+0x282>
 8000d82:	429e      	cmp	r6, r3
 8000d84:	f240 80f9 	bls.w	8000f7a <__udivmoddi4+0x282>
 8000d88:	4463      	add	r3, ip
 8000d8a:	3802      	subs	r0, #2
 8000d8c:	1b9b      	subs	r3, r3, r6
 8000d8e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d92:	2100      	movs	r1, #0
 8000d94:	b11d      	cbz	r5, 8000d9e <__udivmoddi4+0xa6>
 8000d96:	40d3      	lsrs	r3, r2
 8000d98:	2200      	movs	r2, #0
 8000d9a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d905      	bls.n	8000db2 <__udivmoddi4+0xba>
 8000da6:	b10d      	cbz	r5, 8000dac <__udivmoddi4+0xb4>
 8000da8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dac:	2100      	movs	r1, #0
 8000dae:	4608      	mov	r0, r1
 8000db0:	e7f5      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000db2:	fab3 f183 	clz	r1, r3
 8000db6:	2900      	cmp	r1, #0
 8000db8:	d146      	bne.n	8000e48 <__udivmoddi4+0x150>
 8000dba:	42a3      	cmp	r3, r4
 8000dbc:	d302      	bcc.n	8000dc4 <__udivmoddi4+0xcc>
 8000dbe:	4290      	cmp	r0, r2
 8000dc0:	f0c0 80f0 	bcc.w	8000fa4 <__udivmoddi4+0x2ac>
 8000dc4:	1a86      	subs	r6, r0, r2
 8000dc6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dca:	2001      	movs	r0, #1
 8000dcc:	2d00      	cmp	r5, #0
 8000dce:	d0e6      	beq.n	8000d9e <__udivmoddi4+0xa6>
 8000dd0:	e9c5 6300 	strd	r6, r3, [r5]
 8000dd4:	e7e3      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000dd6:	2a00      	cmp	r2, #0
 8000dd8:	f040 8090 	bne.w	8000efc <__udivmoddi4+0x204>
 8000ddc:	eba1 040c 	sub.w	r4, r1, ip
 8000de0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000de4:	fa1f f78c 	uxth.w	r7, ip
 8000de8:	2101      	movs	r1, #1
 8000dea:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000df2:	fb08 4416 	mls	r4, r8, r6, r4
 8000df6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dfa:	fb07 f006 	mul.w	r0, r7, r6
 8000dfe:	4298      	cmp	r0, r3
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x11c>
 8000e02:	eb1c 0303 	adds.w	r3, ip, r3
 8000e06:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x11a>
 8000e0c:	4298      	cmp	r0, r3
 8000e0e:	f200 80cd 	bhi.w	8000fac <__udivmoddi4+0x2b4>
 8000e12:	4626      	mov	r6, r4
 8000e14:	1a1c      	subs	r4, r3, r0
 8000e16:	fa1f f38e 	uxth.w	r3, lr
 8000e1a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e1e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb00 f707 	mul.w	r7, r0, r7
 8000e2a:	429f      	cmp	r7, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x148>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x146>
 8000e38:	429f      	cmp	r7, r3
 8000e3a:	f200 80b0 	bhi.w	8000f9e <__udivmoddi4+0x2a6>
 8000e3e:	4620      	mov	r0, r4
 8000e40:	1bdb      	subs	r3, r3, r7
 8000e42:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e46:	e7a5      	b.n	8000d94 <__udivmoddi4+0x9c>
 8000e48:	f1c1 0620 	rsb	r6, r1, #32
 8000e4c:	408b      	lsls	r3, r1
 8000e4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e52:	431f      	orrs	r7, r3
 8000e54:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e58:	fa04 f301 	lsl.w	r3, r4, r1
 8000e5c:	ea43 030c 	orr.w	r3, r3, ip
 8000e60:	40f4      	lsrs	r4, r6
 8000e62:	fa00 f801 	lsl.w	r8, r0, r1
 8000e66:	0c38      	lsrs	r0, r7, #16
 8000e68:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e6c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e70:	fa1f fc87 	uxth.w	ip, r7
 8000e74:	fb00 441e 	mls	r4, r0, lr, r4
 8000e78:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e7c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e80:	45a1      	cmp	r9, r4
 8000e82:	fa02 f201 	lsl.w	r2, r2, r1
 8000e86:	d90a      	bls.n	8000e9e <__udivmoddi4+0x1a6>
 8000e88:	193c      	adds	r4, r7, r4
 8000e8a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e8e:	f080 8084 	bcs.w	8000f9a <__udivmoddi4+0x2a2>
 8000e92:	45a1      	cmp	r9, r4
 8000e94:	f240 8081 	bls.w	8000f9a <__udivmoddi4+0x2a2>
 8000e98:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	eba4 0409 	sub.w	r4, r4, r9
 8000ea2:	fa1f f983 	uxth.w	r9, r3
 8000ea6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eaa:	fb00 4413 	mls	r4, r0, r3, r4
 8000eae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb6:	45a4      	cmp	ip, r4
 8000eb8:	d907      	bls.n	8000eca <__udivmoddi4+0x1d2>
 8000eba:	193c      	adds	r4, r7, r4
 8000ebc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000ec0:	d267      	bcs.n	8000f92 <__udivmoddi4+0x29a>
 8000ec2:	45a4      	cmp	ip, r4
 8000ec4:	d965      	bls.n	8000f92 <__udivmoddi4+0x29a>
 8000ec6:	3b02      	subs	r3, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ece:	fba0 9302 	umull	r9, r3, r0, r2
 8000ed2:	eba4 040c 	sub.w	r4, r4, ip
 8000ed6:	429c      	cmp	r4, r3
 8000ed8:	46ce      	mov	lr, r9
 8000eda:	469c      	mov	ip, r3
 8000edc:	d351      	bcc.n	8000f82 <__udivmoddi4+0x28a>
 8000ede:	d04e      	beq.n	8000f7e <__udivmoddi4+0x286>
 8000ee0:	b155      	cbz	r5, 8000ef8 <__udivmoddi4+0x200>
 8000ee2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ee6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eea:	fa04 f606 	lsl.w	r6, r4, r6
 8000eee:	40cb      	lsrs	r3, r1
 8000ef0:	431e      	orrs	r6, r3
 8000ef2:	40cc      	lsrs	r4, r1
 8000ef4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ef8:	2100      	movs	r1, #0
 8000efa:	e750      	b.n	8000d9e <__udivmoddi4+0xa6>
 8000efc:	f1c2 0320 	rsb	r3, r2, #32
 8000f00:	fa20 f103 	lsr.w	r1, r0, r3
 8000f04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f08:	fa24 f303 	lsr.w	r3, r4, r3
 8000f0c:	4094      	lsls	r4, r2
 8000f0e:	430c      	orrs	r4, r1
 8000f10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f18:	fa1f f78c 	uxth.w	r7, ip
 8000f1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f20:	fb08 3110 	mls	r1, r8, r0, r3
 8000f24:	0c23      	lsrs	r3, r4, #16
 8000f26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f2a:	fb00 f107 	mul.w	r1, r0, r7
 8000f2e:	4299      	cmp	r1, r3
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x24c>
 8000f32:	eb1c 0303 	adds.w	r3, ip, r3
 8000f36:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f3a:	d22c      	bcs.n	8000f96 <__udivmoddi4+0x29e>
 8000f3c:	4299      	cmp	r1, r3
 8000f3e:	d92a      	bls.n	8000f96 <__udivmoddi4+0x29e>
 8000f40:	3802      	subs	r0, #2
 8000f42:	4463      	add	r3, ip
 8000f44:	1a5b      	subs	r3, r3, r1
 8000f46:	b2a4      	uxth	r4, r4
 8000f48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f54:	fb01 f307 	mul.w	r3, r1, r7
 8000f58:	42a3      	cmp	r3, r4
 8000f5a:	d908      	bls.n	8000f6e <__udivmoddi4+0x276>
 8000f5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f60:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000f64:	d213      	bcs.n	8000f8e <__udivmoddi4+0x296>
 8000f66:	42a3      	cmp	r3, r4
 8000f68:	d911      	bls.n	8000f8e <__udivmoddi4+0x296>
 8000f6a:	3902      	subs	r1, #2
 8000f6c:	4464      	add	r4, ip
 8000f6e:	1ae4      	subs	r4, r4, r3
 8000f70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f74:	e739      	b.n	8000dea <__udivmoddi4+0xf2>
 8000f76:	4604      	mov	r4, r0
 8000f78:	e6f0      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e706      	b.n	8000d8c <__udivmoddi4+0x94>
 8000f7e:	45c8      	cmp	r8, r9
 8000f80:	d2ae      	bcs.n	8000ee0 <__udivmoddi4+0x1e8>
 8000f82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f8a:	3801      	subs	r0, #1
 8000f8c:	e7a8      	b.n	8000ee0 <__udivmoddi4+0x1e8>
 8000f8e:	4631      	mov	r1, r6
 8000f90:	e7ed      	b.n	8000f6e <__udivmoddi4+0x276>
 8000f92:	4603      	mov	r3, r0
 8000f94:	e799      	b.n	8000eca <__udivmoddi4+0x1d2>
 8000f96:	4630      	mov	r0, r6
 8000f98:	e7d4      	b.n	8000f44 <__udivmoddi4+0x24c>
 8000f9a:	46d6      	mov	lr, sl
 8000f9c:	e77f      	b.n	8000e9e <__udivmoddi4+0x1a6>
 8000f9e:	4463      	add	r3, ip
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	e74d      	b.n	8000e40 <__udivmoddi4+0x148>
 8000fa4:	4606      	mov	r6, r0
 8000fa6:	4623      	mov	r3, r4
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e70f      	b.n	8000dcc <__udivmoddi4+0xd4>
 8000fac:	3e02      	subs	r6, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	e730      	b.n	8000e14 <__udivmoddi4+0x11c>
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <Error>:
extern char str1[100];
BME280_CalibData CalibData;
int32_t temper_int;
//------------------------------------------------
void Error(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  LED_OFF;
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	2120      	movs	r1, #32
 8000fc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fc4:	f001 ff8c 	bl	8002ee0 <HAL_GPIO_WritePin>
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <I2Cx_WriteData>:
//------------------------------------------------
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b088      	sub	sp, #32
 8000fd0:	af04      	add	r7, sp, #16
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	80fb      	strh	r3, [r7, #6]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	717b      	strb	r3, [r7, #5]
 8000fda:	4613      	mov	r3, r2
 8000fdc:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 0x10000);
 8000fe2:	797b      	ldrb	r3, [r7, #5]
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	88f9      	ldrh	r1, [r7, #6]
 8000fe8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fec:	9302      	str	r3, [sp, #8]
 8000fee:	2301      	movs	r3, #1
 8000ff0:	9301      	str	r3, [sp, #4]
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	4806      	ldr	r0, [pc, #24]	@ (8001014 <I2Cx_WriteData+0x48>)
 8000ffa:	f002 f83f 	bl	800307c <HAL_I2C_Mem_Write>
 8000ffe:	4603      	mov	r3, r0
 8001000:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <I2Cx_WriteData+0x40>
 8001008:	f7ff ffd6 	bl	8000fb8 <Error>
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	2000022c 	.word	0x2000022c

08001018 <I2Cx_ReadData>:
//------------------------------------------------
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af04      	add	r7, sp, #16
 800101e:	4603      	mov	r3, r0
 8001020:	460a      	mov	r2, r1
 8001022:	80fb      	strh	r3, [r7, #6]
 8001024:	4613      	mov	r3, r2
 8001026:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001028:	2300      	movs	r3, #0
 800102a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 8001030:	797b      	ldrb	r3, [r7, #5]
 8001032:	b29a      	uxth	r2, r3
 8001034:	88f9      	ldrh	r1, [r7, #6]
 8001036:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800103a:	9302      	str	r3, [sp, #8]
 800103c:	2301      	movs	r3, #1
 800103e:	9301      	str	r3, [sp, #4]
 8001040:	f107 030e 	add.w	r3, r7, #14
 8001044:	9300      	str	r3, [sp, #0]
 8001046:	2301      	movs	r3, #1
 8001048:	4807      	ldr	r0, [pc, #28]	@ (8001068 <I2Cx_ReadData+0x50>)
 800104a:	f002 f92b 	bl	80032a4 <HAL_I2C_Mem_Read>
 800104e:	4603      	mov	r3, r0
 8001050:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8001052:	7bfb      	ldrb	r3, [r7, #15]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <I2Cx_ReadData+0x44>
 8001058:	f7ff ffae 	bl	8000fb8 <Error>
  return value;
 800105c:	7bbb      	ldrb	r3, [r7, #14]
}
 800105e:	4618      	mov	r0, r3
 8001060:	3710      	adds	r7, #16
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	2000022c 	.word	0x2000022c

0800106c <I2Cx_ReadData16>:
//------------------------------------------------
static void I2Cx_ReadData16(uint16_t Addr, uint8_t Reg, uint16_t *Value)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af04      	add	r7, sp, #16
 8001072:	4603      	mov	r3, r0
 8001074:	603a      	str	r2, [r7, #0]
 8001076:	80fb      	strh	r3, [r7, #6]
 8001078:	460b      	mov	r3, r1
 800107a:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800107c:	2300      	movs	r3, #0
 800107e:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 2, 0x10000);
 8001080:	797b      	ldrb	r3, [r7, #5]
 8001082:	b29a      	uxth	r2, r3
 8001084:	88f9      	ldrh	r1, [r7, #6]
 8001086:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800108a:	9302      	str	r3, [sp, #8]
 800108c:	2302      	movs	r3, #2
 800108e:	9301      	str	r3, [sp, #4]
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	2301      	movs	r3, #1
 8001096:	4807      	ldr	r0, [pc, #28]	@ (80010b4 <I2Cx_ReadData16+0x48>)
 8001098:	f002 f904 	bl	80032a4 <HAL_I2C_Mem_Read>
 800109c:	4603      	mov	r3, r0
 800109e:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 80010a0:	7bfb      	ldrb	r3, [r7, #15]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <I2Cx_ReadData16+0x3e>
 80010a6:	f7ff ff87 	bl	8000fb8 <Error>
}
 80010aa:	bf00      	nop
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	2000022c 	.word	0x2000022c

080010b8 <I2Cx_ReadData24>:
//------------------------------------------------
static void I2Cx_ReadData24(uint16_t Addr, uint8_t Reg, uint32_t *Value)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b088      	sub	sp, #32
 80010bc:	af04      	add	r7, sp, #16
 80010be:	4603      	mov	r3, r0
 80010c0:	603a      	str	r2, [r7, #0]
 80010c2:	80fb      	strh	r3, [r7, #6]
 80010c4:	460b      	mov	r3, r1
 80010c6:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80010c8:	2300      	movs	r3, #0
 80010ca:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3, 0x10000);
 80010cc:	797b      	ldrb	r3, [r7, #5]
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	88f9      	ldrh	r1, [r7, #6]
 80010d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010d6:	9302      	str	r3, [sp, #8]
 80010d8:	2303      	movs	r3, #3
 80010da:	9301      	str	r3, [sp, #4]
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	2301      	movs	r3, #1
 80010e2:	4807      	ldr	r0, [pc, #28]	@ (8001100 <I2Cx_ReadData24+0x48>)
 80010e4:	f002 f8de 	bl	80032a4 <HAL_I2C_Mem_Read>
 80010e8:	4603      	mov	r3, r0
 80010ea:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 80010ec:	7bfb      	ldrb	r3, [r7, #15]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <I2Cx_ReadData24+0x3e>
 80010f2:	f7ff ff61 	bl	8000fb8 <Error>
}
 80010f6:	bf00      	nop
 80010f8:	3710      	adds	r7, #16
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	2000022c 	.word	0x2000022c

08001104 <BME280_WriteReg>:
//------------------------------------------------
void BME280_WriteReg(uint8_t Reg, uint8_t Value)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	460a      	mov	r2, r1
 800110e:	71fb      	strb	r3, [r7, #7]
 8001110:	4613      	mov	r3, r2
 8001112:	71bb      	strb	r3, [r7, #6]
  I2Cx_WriteData(BME280_ADDRESS, Reg, Value);
 8001114:	79ba      	ldrb	r2, [r7, #6]
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	4619      	mov	r1, r3
 800111a:	20ec      	movs	r0, #236	@ 0xec
 800111c:	f7ff ff56 	bl	8000fcc <I2Cx_WriteData>
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <BME280_ReadReg>:
//------------------------------------------------
uint8_t BME280_ReadReg(uint8_t Reg)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
  uint8_t res = I2Cx_ReadData(BME280_ADDRESS,Reg);
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	4619      	mov	r1, r3
 8001136:	20ec      	movs	r0, #236	@ 0xec
 8001138:	f7ff ff6e 	bl	8001018 <I2Cx_ReadData>
 800113c:	4603      	mov	r3, r0
 800113e:	73fb      	strb	r3, [r7, #15]
  return res;
 8001140:	7bfb      	ldrb	r3, [r7, #15]
}
 8001142:	4618      	mov	r0, r3
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <BME280_ReadReg_U16>:
//------------------------------------------------
void BME280_ReadReg_U16(uint8_t Reg, uint16_t *Value)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b082      	sub	sp, #8
 800114e:	af00      	add	r7, sp, #0
 8001150:	4603      	mov	r3, r0
 8001152:	6039      	str	r1, [r7, #0]
 8001154:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,Value);
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	683a      	ldr	r2, [r7, #0]
 800115a:	4619      	mov	r1, r3
 800115c:	20ec      	movs	r0, #236	@ 0xec
 800115e:	f7ff ff85 	bl	800106c <I2Cx_ReadData16>
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <BME280_ReadReg_S16>:
//------------------------------------------------
void BME280_ReadReg_S16(uint8_t Reg, int16_t *Value)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
 8001170:	4603      	mov	r3, r0
 8001172:	6039      	str	r1, [r7, #0]
 8001174:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg, (uint16_t*) Value);
 8001176:	79fb      	ldrb	r3, [r7, #7]
 8001178:	683a      	ldr	r2, [r7, #0]
 800117a:	4619      	mov	r1, r3
 800117c:	20ec      	movs	r0, #236	@ 0xec
 800117e:	f7ff ff75 	bl	800106c <I2Cx_ReadData16>
}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <BME280_ReadReg_BE_S16>:
//------------------------------------------------
void BME280_ReadReg_BE_S16(uint8_t Reg, int16_t *Value)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	b082      	sub	sp, #8
 800118e:	af00      	add	r7, sp, #0
 8001190:	4603      	mov	r3, r0
 8001192:	6039      	str	r1, [r7, #0]
 8001194:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,(uint16_t*)Value);
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	683a      	ldr	r2, [r7, #0]
 800119a:	4619      	mov	r1, r3
 800119c:	20ec      	movs	r0, #236	@ 0xec
 800119e:	f7ff ff65 	bl	800106c <I2Cx_ReadData16>
  *(uint16_t *) Value = be16toword(*(uint16_t *) Value);
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	881b      	ldrh	r3, [r3, #0]
 80011a6:	0a1b      	lsrs	r3, r3, #8
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	881b      	ldrh	r3, [r3, #0]
 80011b0:	021b      	lsls	r3, r3, #8
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	4313      	orrs	r3, r2
 80011b6:	b21b      	sxth	r3, r3
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	801a      	strh	r2, [r3, #0]
}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}

080011c6 <BME280_ReadReg_BE_U24>:
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
  *(uint32_t *) Value &= 0x00FFFFFF;
}
//------------------------------------------------
void BME280_ReadReg_BE_U24(uint8_t Reg, uint32_t *Value)
{
 80011c6:	b580      	push	{r7, lr}
 80011c8:	b082      	sub	sp, #8
 80011ca:	af00      	add	r7, sp, #0
 80011cc:	4603      	mov	r3, r0
 80011ce:	6039      	str	r1, [r7, #0]
 80011d0:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	683a      	ldr	r2, [r7, #0]
 80011d6:	4619      	mov	r1, r3
 80011d8:	20ec      	movs	r0, #236	@ 0xec
 80011da:	f7ff ff6d 	bl	80010b8 <I2Cx_ReadData24>
  *(uint32_t *) Value = be24toword(*(uint32_t *) Value) & 0x00FFFFFF;
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	0c1b      	lsrs	r3, r3, #16
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80011ee:	431a      	orrs	r2, r3
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	041b      	lsls	r3, r3, #16
 80011f6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80011fa:	4313      	orrs	r3, r2
 80011fc:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	601a      	str	r2, [r3, #0]
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}

0800120c <BME280_ReadStatus>:
//------------------------------------------------
uint8_t BME280_ReadStatus(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
  //clear unuset bits
  uint8_t res = BME280_ReadReg(BME280_REGISTER_STATUS)&0x09;
 8001212:	20f3      	movs	r0, #243	@ 0xf3
 8001214:	f7ff ff88 	bl	8001128 <BME280_ReadReg>
 8001218:	4603      	mov	r3, r0
 800121a:	f003 0309 	and.w	r3, r3, #9
 800121e:	71fb      	strb	r3, [r7, #7]
  return res;
 8001220:	79fb      	ldrb	r3, [r7, #7]
}
 8001222:	4618      	mov	r0, r3
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
	...

0800122c <BME280_ReadCoefficients>:
//------------------------------------------------
void BME280_ReadCoefficients(void)
{
 800122c:	b598      	push	{r3, r4, r7, lr}
 800122e:	af00      	add	r7, sp, #0
  BME280_ReadReg_U16(BME280_REGISTER_DIG_T1,&CalibData.dig_T1);
 8001230:	49ba      	ldr	r1, [pc, #744]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 8001232:	2088      	movs	r0, #136	@ 0x88
 8001234:	f7ff ff89 	bl	800114a <BME280_ReadReg_U16>
  sprintf(str1, "DIG_T1: %u\r\n", CalibData.dig_T1);
 8001238:	4bb8      	ldr	r3, [pc, #736]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	461a      	mov	r2, r3
 800123e:	49b8      	ldr	r1, [pc, #736]	@ (8001520 <BME280_ReadCoefficients+0x2f4>)
 8001240:	48b8      	ldr	r0, [pc, #736]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001242:	f005 fb15 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8001246:	48b7      	ldr	r0, [pc, #732]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001248:	f7ff f81a 	bl	8000280 <strlen>
 800124c:	4603      	mov	r3, r0
 800124e:	b29a      	uxth	r2, r3
 8001250:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001254:	49b3      	ldr	r1, [pc, #716]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001256:	48b4      	ldr	r0, [pc, #720]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 8001258:	f004 f978 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T2,&CalibData.dig_T2);
 800125c:	49b3      	ldr	r1, [pc, #716]	@ (800152c <BME280_ReadCoefficients+0x300>)
 800125e:	208a      	movs	r0, #138	@ 0x8a
 8001260:	f7ff ff83 	bl	800116a <BME280_ReadReg_S16>
  sprintf(str1, "DIG_T2: %d\r\n", CalibData.dig_T2);
 8001264:	4bad      	ldr	r3, [pc, #692]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 8001266:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800126a:	461a      	mov	r2, r3
 800126c:	49b0      	ldr	r1, [pc, #704]	@ (8001530 <BME280_ReadCoefficients+0x304>)
 800126e:	48ad      	ldr	r0, [pc, #692]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001270:	f005 fafe 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8001274:	48ab      	ldr	r0, [pc, #684]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001276:	f7ff f803 	bl	8000280 <strlen>
 800127a:	4603      	mov	r3, r0
 800127c:	b29a      	uxth	r2, r3
 800127e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001282:	49a8      	ldr	r1, [pc, #672]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001284:	48a8      	ldr	r0, [pc, #672]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 8001286:	f004 f961 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_T3,&CalibData.dig_T3);
 800128a:	49aa      	ldr	r1, [pc, #680]	@ (8001534 <BME280_ReadCoefficients+0x308>)
 800128c:	208c      	movs	r0, #140	@ 0x8c
 800128e:	f7ff ff6c 	bl	800116a <BME280_ReadReg_S16>
  sprintf(str1, "DIG_T3: %d\r\n", CalibData.dig_T3);
 8001292:	4ba2      	ldr	r3, [pc, #648]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 8001294:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001298:	461a      	mov	r2, r3
 800129a:	49a7      	ldr	r1, [pc, #668]	@ (8001538 <BME280_ReadCoefficients+0x30c>)
 800129c:	48a1      	ldr	r0, [pc, #644]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 800129e:	f005 fae7 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 80012a2:	48a0      	ldr	r0, [pc, #640]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80012a4:	f7fe ffec 	bl	8000280 <strlen>
 80012a8:	4603      	mov	r3, r0
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012b0:	499c      	ldr	r1, [pc, #624]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80012b2:	489d      	ldr	r0, [pc, #628]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 80012b4:	f004 f94a 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_U16(BME280_REGISTER_DIG_P1,&CalibData.dig_P1);
 80012b8:	49a0      	ldr	r1, [pc, #640]	@ (800153c <BME280_ReadCoefficients+0x310>)
 80012ba:	208e      	movs	r0, #142	@ 0x8e
 80012bc:	f7ff ff45 	bl	800114a <BME280_ReadReg_U16>
  sprintf(str1, "DIG_P1: %u\r\n", CalibData.dig_P1);
 80012c0:	4b96      	ldr	r3, [pc, #600]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 80012c2:	88db      	ldrh	r3, [r3, #6]
 80012c4:	461a      	mov	r2, r3
 80012c6:	499e      	ldr	r1, [pc, #632]	@ (8001540 <BME280_ReadCoefficients+0x314>)
 80012c8:	4896      	ldr	r0, [pc, #600]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80012ca:	f005 fad1 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 80012ce:	4895      	ldr	r0, [pc, #596]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80012d0:	f7fe ffd6 	bl	8000280 <strlen>
 80012d4:	4603      	mov	r3, r0
 80012d6:	b29a      	uxth	r2, r3
 80012d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012dc:	4991      	ldr	r1, [pc, #580]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80012de:	4892      	ldr	r0, [pc, #584]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 80012e0:	f004 f934 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P2,&CalibData.dig_P2);
 80012e4:	4997      	ldr	r1, [pc, #604]	@ (8001544 <BME280_ReadCoefficients+0x318>)
 80012e6:	2090      	movs	r0, #144	@ 0x90
 80012e8:	f7ff ff3f 	bl	800116a <BME280_ReadReg_S16>
  sprintf(str1, "DIG_P2: %d\r\n", CalibData.dig_P2);
 80012ec:	4b8b      	ldr	r3, [pc, #556]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 80012ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80012f2:	461a      	mov	r2, r3
 80012f4:	4994      	ldr	r1, [pc, #592]	@ (8001548 <BME280_ReadCoefficients+0x31c>)
 80012f6:	488b      	ldr	r0, [pc, #556]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80012f8:	f005 faba 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 80012fc:	4889      	ldr	r0, [pc, #548]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80012fe:	f7fe ffbf 	bl	8000280 <strlen>
 8001302:	4603      	mov	r3, r0
 8001304:	b29a      	uxth	r2, r3
 8001306:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800130a:	4986      	ldr	r1, [pc, #536]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 800130c:	4886      	ldr	r0, [pc, #536]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 800130e:	f004 f91d 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P3,&CalibData.dig_P3);
 8001312:	498e      	ldr	r1, [pc, #568]	@ (800154c <BME280_ReadCoefficients+0x320>)
 8001314:	2092      	movs	r0, #146	@ 0x92
 8001316:	f7ff ff28 	bl	800116a <BME280_ReadReg_S16>
  sprintf(str1, "DIG_P3: %d\r\n", CalibData.dig_P3);
 800131a:	4b80      	ldr	r3, [pc, #512]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 800131c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001320:	461a      	mov	r2, r3
 8001322:	498b      	ldr	r1, [pc, #556]	@ (8001550 <BME280_ReadCoefficients+0x324>)
 8001324:	487f      	ldr	r0, [pc, #508]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001326:	f005 faa3 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 800132a:	487e      	ldr	r0, [pc, #504]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 800132c:	f7fe ffa8 	bl	8000280 <strlen>
 8001330:	4603      	mov	r3, r0
 8001332:	b29a      	uxth	r2, r3
 8001334:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001338:	497a      	ldr	r1, [pc, #488]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 800133a:	487b      	ldr	r0, [pc, #492]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 800133c:	f004 f906 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P4,&CalibData.dig_P4);
 8001340:	4984      	ldr	r1, [pc, #528]	@ (8001554 <BME280_ReadCoefficients+0x328>)
 8001342:	2094      	movs	r0, #148	@ 0x94
 8001344:	f7ff ff11 	bl	800116a <BME280_ReadReg_S16>
  sprintf(str1, "DIG_P4: %d\r\n", CalibData.dig_P4);
 8001348:	4b74      	ldr	r3, [pc, #464]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 800134a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800134e:	461a      	mov	r2, r3
 8001350:	4981      	ldr	r1, [pc, #516]	@ (8001558 <BME280_ReadCoefficients+0x32c>)
 8001352:	4874      	ldr	r0, [pc, #464]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001354:	f005 fa8c 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8001358:	4872      	ldr	r0, [pc, #456]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 800135a:	f7fe ff91 	bl	8000280 <strlen>
 800135e:	4603      	mov	r3, r0
 8001360:	b29a      	uxth	r2, r3
 8001362:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001366:	496f      	ldr	r1, [pc, #444]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001368:	486f      	ldr	r0, [pc, #444]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 800136a:	f004 f8ef 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P5,&CalibData.dig_P5);
 800136e:	497b      	ldr	r1, [pc, #492]	@ (800155c <BME280_ReadCoefficients+0x330>)
 8001370:	2096      	movs	r0, #150	@ 0x96
 8001372:	f7ff fefa 	bl	800116a <BME280_ReadReg_S16>
  sprintf(str1, "DIG_P5: %d\r\n", CalibData.dig_P5);
 8001376:	4b69      	ldr	r3, [pc, #420]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 8001378:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800137c:	461a      	mov	r2, r3
 800137e:	4978      	ldr	r1, [pc, #480]	@ (8001560 <BME280_ReadCoefficients+0x334>)
 8001380:	4868      	ldr	r0, [pc, #416]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001382:	f005 fa75 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8001386:	4867      	ldr	r0, [pc, #412]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001388:	f7fe ff7a 	bl	8000280 <strlen>
 800138c:	4603      	mov	r3, r0
 800138e:	b29a      	uxth	r2, r3
 8001390:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001394:	4963      	ldr	r1, [pc, #396]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001396:	4864      	ldr	r0, [pc, #400]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 8001398:	f004 f8d8 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P6,&CalibData.dig_P6);
 800139c:	4971      	ldr	r1, [pc, #452]	@ (8001564 <BME280_ReadCoefficients+0x338>)
 800139e:	2098      	movs	r0, #152	@ 0x98
 80013a0:	f7ff fee3 	bl	800116a <BME280_ReadReg_S16>
  sprintf(str1, "DIG_P6: %d\r\n", CalibData.dig_P6);
 80013a4:	4b5d      	ldr	r3, [pc, #372]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 80013a6:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80013aa:	461a      	mov	r2, r3
 80013ac:	496e      	ldr	r1, [pc, #440]	@ (8001568 <BME280_ReadCoefficients+0x33c>)
 80013ae:	485d      	ldr	r0, [pc, #372]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80013b0:	f005 fa5e 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 80013b4:	485b      	ldr	r0, [pc, #364]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80013b6:	f7fe ff63 	bl	8000280 <strlen>
 80013ba:	4603      	mov	r3, r0
 80013bc:	b29a      	uxth	r2, r3
 80013be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013c2:	4958      	ldr	r1, [pc, #352]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80013c4:	4858      	ldr	r0, [pc, #352]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 80013c6:	f004 f8c1 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P7,&CalibData.dig_P7);
 80013ca:	4968      	ldr	r1, [pc, #416]	@ (800156c <BME280_ReadCoefficients+0x340>)
 80013cc:	209a      	movs	r0, #154	@ 0x9a
 80013ce:	f7ff fecc 	bl	800116a <BME280_ReadReg_S16>
  sprintf(str1, "DIG_P7: %d\r\n", CalibData.dig_P7);
 80013d2:	4b52      	ldr	r3, [pc, #328]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 80013d4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80013d8:	461a      	mov	r2, r3
 80013da:	4965      	ldr	r1, [pc, #404]	@ (8001570 <BME280_ReadCoefficients+0x344>)
 80013dc:	4851      	ldr	r0, [pc, #324]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80013de:	f005 fa47 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 80013e2:	4850      	ldr	r0, [pc, #320]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80013e4:	f7fe ff4c 	bl	8000280 <strlen>
 80013e8:	4603      	mov	r3, r0
 80013ea:	b29a      	uxth	r2, r3
 80013ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013f0:	494c      	ldr	r1, [pc, #304]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80013f2:	484d      	ldr	r0, [pc, #308]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 80013f4:	f004 f8aa 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P8,&CalibData.dig_P8);
 80013f8:	495e      	ldr	r1, [pc, #376]	@ (8001574 <BME280_ReadCoefficients+0x348>)
 80013fa:	209c      	movs	r0, #156	@ 0x9c
 80013fc:	f7ff feb5 	bl	800116a <BME280_ReadReg_S16>
  sprintf(str1, "DIG_P8: %d\r\n", CalibData.dig_P8);
 8001400:	4b46      	ldr	r3, [pc, #280]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 8001402:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001406:	461a      	mov	r2, r3
 8001408:	495b      	ldr	r1, [pc, #364]	@ (8001578 <BME280_ReadCoefficients+0x34c>)
 800140a:	4846      	ldr	r0, [pc, #280]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 800140c:	f005 fa30 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8001410:	4844      	ldr	r0, [pc, #272]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001412:	f7fe ff35 	bl	8000280 <strlen>
 8001416:	4603      	mov	r3, r0
 8001418:	b29a      	uxth	r2, r3
 800141a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800141e:	4941      	ldr	r1, [pc, #260]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001420:	4841      	ldr	r0, [pc, #260]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 8001422:	f004 f893 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_P9,&CalibData.dig_P9);
 8001426:	4955      	ldr	r1, [pc, #340]	@ (800157c <BME280_ReadCoefficients+0x350>)
 8001428:	209e      	movs	r0, #158	@ 0x9e
 800142a:	f7ff fe9e 	bl	800116a <BME280_ReadReg_S16>
  sprintf(str1, "DIG_P9: %d\r\n", CalibData.dig_P9);
 800142e:	4b3b      	ldr	r3, [pc, #236]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 8001430:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001434:	461a      	mov	r2, r3
 8001436:	4952      	ldr	r1, [pc, #328]	@ (8001580 <BME280_ReadCoefficients+0x354>)
 8001438:	483a      	ldr	r0, [pc, #232]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 800143a:	f005 fa19 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 800143e:	4839      	ldr	r0, [pc, #228]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001440:	f7fe ff1e 	bl	8000280 <strlen>
 8001444:	4603      	mov	r3, r0
 8001446:	b29a      	uxth	r2, r3
 8001448:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800144c:	4935      	ldr	r1, [pc, #212]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 800144e:	4836      	ldr	r0, [pc, #216]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 8001450:	f004 f87c 	bl	800554c <HAL_UART_Transmit>
  CalibData.dig_H1 = BME280_ReadReg(BME280_REGISTER_DIG_H1);
 8001454:	20a1      	movs	r0, #161	@ 0xa1
 8001456:	f7ff fe67 	bl	8001128 <BME280_ReadReg>
 800145a:	4603      	mov	r3, r0
 800145c:	461a      	mov	r2, r3
 800145e:	4b2f      	ldr	r3, [pc, #188]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 8001460:	761a      	strb	r2, [r3, #24]
  sprintf(str1, "DIG_H1: %d\r\n", CalibData.dig_H1);
 8001462:	4b2e      	ldr	r3, [pc, #184]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 8001464:	7e1b      	ldrb	r3, [r3, #24]
 8001466:	461a      	mov	r2, r3
 8001468:	4946      	ldr	r1, [pc, #280]	@ (8001584 <BME280_ReadCoefficients+0x358>)
 800146a:	482e      	ldr	r0, [pc, #184]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 800146c:	f005 fa00 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8001470:	482c      	ldr	r0, [pc, #176]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001472:	f7fe ff05 	bl	8000280 <strlen>
 8001476:	4603      	mov	r3, r0
 8001478:	b29a      	uxth	r2, r3
 800147a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800147e:	4929      	ldr	r1, [pc, #164]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001480:	4829      	ldr	r0, [pc, #164]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 8001482:	f004 f863 	bl	800554c <HAL_UART_Transmit>
  BME280_ReadReg_S16(BME280_REGISTER_DIG_H2,&CalibData.dig_H2);
 8001486:	4940      	ldr	r1, [pc, #256]	@ (8001588 <BME280_ReadCoefficients+0x35c>)
 8001488:	20e1      	movs	r0, #225	@ 0xe1
 800148a:	f7ff fe6e 	bl	800116a <BME280_ReadReg_S16>
  sprintf(str1, "DIG_H2: %d\r\n", CalibData.dig_H2);
 800148e:	4b23      	ldr	r3, [pc, #140]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 8001490:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001494:	461a      	mov	r2, r3
 8001496:	493d      	ldr	r1, [pc, #244]	@ (800158c <BME280_ReadCoefficients+0x360>)
 8001498:	4822      	ldr	r0, [pc, #136]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 800149a:	f005 f9e9 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 800149e:	4821      	ldr	r0, [pc, #132]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80014a0:	f7fe feee 	bl	8000280 <strlen>
 80014a4:	4603      	mov	r3, r0
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014ac:	491d      	ldr	r1, [pc, #116]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80014ae:	481e      	ldr	r0, [pc, #120]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 80014b0:	f004 f84c 	bl	800554c <HAL_UART_Transmit>
  CalibData.dig_H3 = BME280_ReadReg(BME280_REGISTER_DIG_H3);
 80014b4:	20e3      	movs	r0, #227	@ 0xe3
 80014b6:	f7ff fe37 	bl	8001128 <BME280_ReadReg>
 80014ba:	4603      	mov	r3, r0
 80014bc:	461a      	mov	r2, r3
 80014be:	4b17      	ldr	r3, [pc, #92]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 80014c0:	771a      	strb	r2, [r3, #28]
  sprintf(str1, "DIG_H3: %d\r\n", CalibData.dig_H3);
 80014c2:	4b16      	ldr	r3, [pc, #88]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 80014c4:	7f1b      	ldrb	r3, [r3, #28]
 80014c6:	461a      	mov	r2, r3
 80014c8:	4931      	ldr	r1, [pc, #196]	@ (8001590 <BME280_ReadCoefficients+0x364>)
 80014ca:	4816      	ldr	r0, [pc, #88]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80014cc:	f005 f9d0 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 80014d0:	4814      	ldr	r0, [pc, #80]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80014d2:	f7fe fed5 	bl	8000280 <strlen>
 80014d6:	4603      	mov	r3, r0
 80014d8:	b29a      	uxth	r2, r3
 80014da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014de:	4911      	ldr	r1, [pc, #68]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 80014e0:	4811      	ldr	r0, [pc, #68]	@ (8001528 <BME280_ReadCoefficients+0x2fc>)
 80014e2:	f004 f833 	bl	800554c <HAL_UART_Transmit>
  CalibData.dig_H4 = (BME280_ReadReg(BME280_REGISTER_DIG_H4) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H4+1) & 0xF);
 80014e6:	20e4      	movs	r0, #228	@ 0xe4
 80014e8:	f7ff fe1e 	bl	8001128 <BME280_ReadReg>
 80014ec:	4603      	mov	r3, r0
 80014ee:	011b      	lsls	r3, r3, #4
 80014f0:	b21c      	sxth	r4, r3
 80014f2:	20e5      	movs	r0, #229	@ 0xe5
 80014f4:	f7ff fe18 	bl	8001128 <BME280_ReadReg>
 80014f8:	4603      	mov	r3, r0
 80014fa:	b21b      	sxth	r3, r3
 80014fc:	f003 030f 	and.w	r3, r3, #15
 8001500:	b21b      	sxth	r3, r3
 8001502:	4323      	orrs	r3, r4
 8001504:	b21a      	sxth	r2, r3
 8001506:	4b05      	ldr	r3, [pc, #20]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 8001508:	83da      	strh	r2, [r3, #30]
  sprintf(str1, "DIG_H4: %d\r\n", CalibData.dig_H4);
 800150a:	4b04      	ldr	r3, [pc, #16]	@ (800151c <BME280_ReadCoefficients+0x2f0>)
 800150c:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001510:	461a      	mov	r2, r3
 8001512:	4920      	ldr	r1, [pc, #128]	@ (8001594 <BME280_ReadCoefficients+0x368>)
 8001514:	4803      	ldr	r0, [pc, #12]	@ (8001524 <BME280_ReadCoefficients+0x2f8>)
 8001516:	f005 f9ab 	bl	8006870 <siprintf>
 800151a:	e03d      	b.n	8001598 <BME280_ReadCoefficients+0x36c>
 800151c:	20000204 	.word	0x20000204
 8001520:	080099a0 	.word	0x080099a0
 8001524:	20000280 	.word	0x20000280
 8001528:	200002e8 	.word	0x200002e8
 800152c:	20000206 	.word	0x20000206
 8001530:	080099b0 	.word	0x080099b0
 8001534:	20000208 	.word	0x20000208
 8001538:	080099c0 	.word	0x080099c0
 800153c:	2000020a 	.word	0x2000020a
 8001540:	080099d0 	.word	0x080099d0
 8001544:	2000020c 	.word	0x2000020c
 8001548:	080099e0 	.word	0x080099e0
 800154c:	2000020e 	.word	0x2000020e
 8001550:	080099f0 	.word	0x080099f0
 8001554:	20000210 	.word	0x20000210
 8001558:	08009a00 	.word	0x08009a00
 800155c:	20000212 	.word	0x20000212
 8001560:	08009a10 	.word	0x08009a10
 8001564:	20000214 	.word	0x20000214
 8001568:	08009a20 	.word	0x08009a20
 800156c:	20000216 	.word	0x20000216
 8001570:	08009a30 	.word	0x08009a30
 8001574:	20000218 	.word	0x20000218
 8001578:	08009a40 	.word	0x08009a40
 800157c:	2000021a 	.word	0x2000021a
 8001580:	08009a50 	.word	0x08009a50
 8001584:	08009a60 	.word	0x08009a60
 8001588:	2000021e 	.word	0x2000021e
 800158c:	08009a70 	.word	0x08009a70
 8001590:	08009a80 	.word	0x08009a80
 8001594:	08009a90 	.word	0x08009a90
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8001598:	4825      	ldr	r0, [pc, #148]	@ (8001630 <BME280_ReadCoefficients+0x404>)
 800159a:	f7fe fe71 	bl	8000280 <strlen>
 800159e:	4603      	mov	r3, r0
 80015a0:	b29a      	uxth	r2, r3
 80015a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015a6:	4922      	ldr	r1, [pc, #136]	@ (8001630 <BME280_ReadCoefficients+0x404>)
 80015a8:	4822      	ldr	r0, [pc, #136]	@ (8001634 <BME280_ReadCoefficients+0x408>)
 80015aa:	f003 ffcf 	bl	800554c <HAL_UART_Transmit>
  CalibData.dig_H5 = (BME280_ReadReg(BME280_REGISTER_DIG_H5+1) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H5) >> 4);
 80015ae:	20e6      	movs	r0, #230	@ 0xe6
 80015b0:	f7ff fdba 	bl	8001128 <BME280_ReadReg>
 80015b4:	4603      	mov	r3, r0
 80015b6:	011b      	lsls	r3, r3, #4
 80015b8:	b21c      	sxth	r4, r3
 80015ba:	20e5      	movs	r0, #229	@ 0xe5
 80015bc:	f7ff fdb4 	bl	8001128 <BME280_ReadReg>
 80015c0:	4603      	mov	r3, r0
 80015c2:	091b      	lsrs	r3, r3, #4
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	b21b      	sxth	r3, r3
 80015c8:	4323      	orrs	r3, r4
 80015ca:	b21a      	sxth	r2, r3
 80015cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001638 <BME280_ReadCoefficients+0x40c>)
 80015ce:	841a      	strh	r2, [r3, #32]
  sprintf(str1, "DIG_H5: %d\r\n", CalibData.dig_H5);
 80015d0:	4b19      	ldr	r3, [pc, #100]	@ (8001638 <BME280_ReadCoefficients+0x40c>)
 80015d2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80015d6:	461a      	mov	r2, r3
 80015d8:	4918      	ldr	r1, [pc, #96]	@ (800163c <BME280_ReadCoefficients+0x410>)
 80015da:	4815      	ldr	r0, [pc, #84]	@ (8001630 <BME280_ReadCoefficients+0x404>)
 80015dc:	f005 f948 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 80015e0:	4813      	ldr	r0, [pc, #76]	@ (8001630 <BME280_ReadCoefficients+0x404>)
 80015e2:	f7fe fe4d 	bl	8000280 <strlen>
 80015e6:	4603      	mov	r3, r0
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015ee:	4910      	ldr	r1, [pc, #64]	@ (8001630 <BME280_ReadCoefficients+0x404>)
 80015f0:	4810      	ldr	r0, [pc, #64]	@ (8001634 <BME280_ReadCoefficients+0x408>)
 80015f2:	f003 ffab 	bl	800554c <HAL_UART_Transmit>
  CalibData.dig_H6 = (int8_t)BME280_ReadReg(BME280_REGISTER_DIG_H6);
 80015f6:	20e7      	movs	r0, #231	@ 0xe7
 80015f8:	f7ff fd96 	bl	8001128 <BME280_ReadReg>
 80015fc:	4603      	mov	r3, r0
 80015fe:	b25a      	sxtb	r2, r3
 8001600:	4b0d      	ldr	r3, [pc, #52]	@ (8001638 <BME280_ReadCoefficients+0x40c>)
 8001602:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
  sprintf(str1, "DIG_H6: %d\r\n", CalibData.dig_H3);
 8001606:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <BME280_ReadCoefficients+0x40c>)
 8001608:	7f1b      	ldrb	r3, [r3, #28]
 800160a:	461a      	mov	r2, r3
 800160c:	490c      	ldr	r1, [pc, #48]	@ (8001640 <BME280_ReadCoefficients+0x414>)
 800160e:	4808      	ldr	r0, [pc, #32]	@ (8001630 <BME280_ReadCoefficients+0x404>)
 8001610:	f005 f92e 	bl	8006870 <siprintf>
  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8001614:	4806      	ldr	r0, [pc, #24]	@ (8001630 <BME280_ReadCoefficients+0x404>)
 8001616:	f7fe fe33 	bl	8000280 <strlen>
 800161a:	4603      	mov	r3, r0
 800161c:	b29a      	uxth	r2, r3
 800161e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001622:	4903      	ldr	r1, [pc, #12]	@ (8001630 <BME280_ReadCoefficients+0x404>)
 8001624:	4803      	ldr	r0, [pc, #12]	@ (8001634 <BME280_ReadCoefficients+0x408>)
 8001626:	f003 ff91 	bl	800554c <HAL_UART_Transmit>
}
 800162a:	bf00      	nop
 800162c:	bd98      	pop	{r3, r4, r7, pc}
 800162e:	bf00      	nop
 8001630:	20000280 	.word	0x20000280
 8001634:	200002e8 	.word	0x200002e8
 8001638:	20000204 	.word	0x20000204
 800163c:	08009aa0 	.word	0x08009aa0
 8001640:	08009ab0 	.word	0x08009ab0

08001644 <BME280_SetStandby>:
//------------------------------------------------
void BME280_SetStandby(uint8_t tsb) {
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 800164e:	20f5      	movs	r0, #245	@ 0xf5
 8001650:	f7ff fd6a 	bl	8001128 <BME280_ReadReg>
 8001654:	4603      	mov	r3, r0
 8001656:	f003 031f 	and.w	r3, r3, #31
 800165a:	73fb      	strb	r3, [r7, #15]
  reg |= tsb & BME280_STBY_MSK;
 800165c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001660:	f023 031f 	bic.w	r3, r3, #31
 8001664:	b25a      	sxtb	r2, r3
 8001666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166a:	4313      	orrs	r3, r2
 800166c:	b25b      	sxtb	r3, r3
 800166e:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	4619      	mov	r1, r3
 8001674:	20f5      	movs	r0, #245	@ 0xf5
 8001676:	f7ff fd45 	bl	8001104 <BME280_WriteReg>
}
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <BME280_SetFilter>:
//------------------------------------------------
  void BME280_SetFilter(uint8_t filter) {
 8001682:	b580      	push	{r7, lr}
 8001684:	b084      	sub	sp, #16
 8001686:	af00      	add	r7, sp, #0
 8001688:	4603      	mov	r3, r0
 800168a:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 800168c:	20f5      	movs	r0, #245	@ 0xf5
 800168e:	f7ff fd4b 	bl	8001128 <BME280_ReadReg>
 8001692:	4603      	mov	r3, r0
 8001694:	f023 031c 	bic.w	r3, r3, #28
 8001698:	73fb      	strb	r3, [r7, #15]
  reg |= filter & BME280_FILTER_MSK;
 800169a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169e:	f003 031c 	and.w	r3, r3, #28
 80016a2:	b25a      	sxtb	r2, r3
 80016a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	b25b      	sxtb	r3, r3
 80016ac:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CONFIG,reg);
 80016ae:	7bfb      	ldrb	r3, [r7, #15]
 80016b0:	4619      	mov	r1, r3
 80016b2:	20f5      	movs	r0, #245	@ 0xf5
 80016b4:	f7ff fd26 	bl	8001104 <BME280_WriteReg>
}
 80016b8:	bf00      	nop
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <BME280_SetOversamplingTemper>:
//------------------------------------------------
void BME280_SetOversamplingTemper(uint8_t osrs)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 80016ca:	20f4      	movs	r0, #244	@ 0xf4
 80016cc:	f7ff fd2c 	bl	8001128 <BME280_ReadReg>
 80016d0:	4603      	mov	r3, r0
 80016d2:	f003 031f 	and.w	r3, r3, #31
 80016d6:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_T_MSK;
 80016d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016dc:	f023 031f 	bic.w	r3, r3, #31
 80016e0:	b25a      	sxtb	r2, r3
 80016e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	b25b      	sxtb	r3, r3
 80016ea:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 80016ec:	7bfb      	ldrb	r3, [r7, #15]
 80016ee:	4619      	mov	r1, r3
 80016f0:	20f4      	movs	r0, #244	@ 0xf4
 80016f2:	f7ff fd07 	bl	8001104 <BME280_WriteReg>
}
 80016f6:	bf00      	nop
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <BME280_SetOversamplingPressure>:
//------------------------------------------------
void BME280_SetOversamplingPressure(uint8_t osrs)
{
 80016fe:	b580      	push	{r7, lr}
 8001700:	b084      	sub	sp, #16
 8001702:	af00      	add	r7, sp, #0
 8001704:	4603      	mov	r3, r0
 8001706:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 8001708:	20f4      	movs	r0, #244	@ 0xf4
 800170a:	f7ff fd0d 	bl	8001128 <BME280_ReadReg>
 800170e:	4603      	mov	r3, r0
 8001710:	f023 031c 	bic.w	r3, r3, #28
 8001714:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_P_MSK;
 8001716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171a:	f003 031c 	and.w	r3, r3, #28
 800171e:	b25a      	sxtb	r2, r3
 8001720:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001724:	4313      	orrs	r3, r2
 8001726:	b25b      	sxtb	r3, r3
 8001728:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 800172a:	7bfb      	ldrb	r3, [r7, #15]
 800172c:	4619      	mov	r1, r3
 800172e:	20f4      	movs	r0, #244	@ 0xf4
 8001730:	f7ff fce8 	bl	8001104 <BME280_WriteReg>
}
 8001734:	bf00      	nop
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <BME280_SetOversamplingHum>:
//------------------------------------------------
void BME280_SetOversamplingHum(uint8_t osrs)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 8001746:	20f2      	movs	r0, #242	@ 0xf2
 8001748:	f7ff fcee 	bl	8001128 <BME280_ReadReg>
 800174c:	4603      	mov	r3, r0
 800174e:	f023 0307 	bic.w	r3, r3, #7
 8001752:	73fb      	strb	r3, [r7, #15]
  reg |= osrs & BME280_OSRS_H_MSK;
 8001754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001758:	f003 0307 	and.w	r3, r3, #7
 800175c:	b25a      	sxtb	r2, r3
 800175e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001762:	4313      	orrs	r3, r2
 8001764:	b25b      	sxtb	r3, r3
 8001766:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_HUM,reg);
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	4619      	mov	r1, r3
 800176c:	20f2      	movs	r0, #242	@ 0xf2
 800176e:	f7ff fcc9 	bl	8001104 <BME280_WriteReg>
  //The 'ctrl_hum' register needs to be written
  //after changing 'ctrl_hum' for the changes to become effwctive.
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 8001772:	20f4      	movs	r0, #244	@ 0xf4
 8001774:	f7ff fcd8 	bl	8001128 <BME280_ReadReg>
 8001778:	4603      	mov	r3, r0
 800177a:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 800177c:	7bfb      	ldrb	r3, [r7, #15]
 800177e:	4619      	mov	r1, r3
 8001780:	20f4      	movs	r0, #244	@ 0xf4
 8001782:	f7ff fcbf 	bl	8001104 <BME280_WriteReg>
}
 8001786:	bf00      	nop
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <BME280_SetMode>:
//------------------------------------------------
void BME280_SetMode(uint8_t mode) {
 800178e:	b580      	push	{r7, lr}
 8001790:	b084      	sub	sp, #16
 8001792:	af00      	add	r7, sp, #0
 8001794:	4603      	mov	r3, r0
 8001796:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;
  reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 8001798:	20f4      	movs	r0, #244	@ 0xf4
 800179a:	f7ff fcc5 	bl	8001128 <BME280_ReadReg>
 800179e:	4603      	mov	r3, r0
 80017a0:	f023 0303 	bic.w	r3, r3, #3
 80017a4:	73fb      	strb	r3, [r7, #15]
  reg |= mode & BME280_MODE_MSK;
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	f003 0303 	and.w	r3, r3, #3
 80017ae:	b25a      	sxtb	r2, r3
 80017b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	b25b      	sxtb	r3, r3
 80017b8:	73fb      	strb	r3, [r7, #15]
  BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 80017ba:	7bfb      	ldrb	r3, [r7, #15]
 80017bc:	4619      	mov	r1, r3
 80017be:	20f4      	movs	r0, #244	@ 0xf4
 80017c0:	f7ff fca0 	bl	8001104 <BME280_WriteReg>
}
 80017c4:	bf00      	nop
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <BME280_ReadTemperature>:
//------------------------------------------------
float BME280_ReadTemperature(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
  float temper_float = 0.0f;
 80017d2:	f04f 0300 	mov.w	r3, #0
 80017d6:	60fb      	str	r3, [r7, #12]
	uint32_t temper_raw;
	int32_t val1, val2;
	BME280_ReadReg_BE_U24(BME280_REGISTER_TEMPDATA,&temper_raw);
 80017d8:	463b      	mov	r3, r7
 80017da:	4619      	mov	r1, r3
 80017dc:	20fa      	movs	r0, #250	@ 0xfa
 80017de:	f7ff fcf2 	bl	80011c6 <BME280_ReadReg_BE_U24>
	temper_raw >>= 4;
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	091b      	lsrs	r3, r3, #4
 80017e6:	603b      	str	r3, [r7, #0]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	08da      	lsrs	r2, r3, #3
 80017ec:	4b20      	ldr	r3, [pc, #128]	@ (8001870 <BME280_ReadTemperature+0xa4>)
 80017ee:	881b      	ldrh	r3, [r3, #0]
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	1ad3      	subs	r3, r2, r3
		((int32_t)CalibData.dig_T2)) >> 11;
 80017f4:	4a1e      	ldr	r2, [pc, #120]	@ (8001870 <BME280_ReadTemperature+0xa4>)
 80017f6:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 80017fa:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T2)) >> 11;
 80017fe:	0adb      	lsrs	r3, r3, #11
	val1 = ((((temper_raw>>3) - ((int32_t)CalibData.dig_T1 <<1))) *
 8001800:	60bb      	str	r3, [r7, #8]
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	091b      	lsrs	r3, r3, #4
 8001806:	4a1a      	ldr	r2, [pc, #104]	@ (8001870 <BME280_ReadTemperature+0xa4>)
 8001808:	8812      	ldrh	r2, [r2, #0]
 800180a:	1a9b      	subs	r3, r3, r2
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 800180c:	683a      	ldr	r2, [r7, #0]
 800180e:	0912      	lsrs	r2, r2, #4
 8001810:	4917      	ldr	r1, [pc, #92]	@ (8001870 <BME280_ReadTemperature+0xa4>)
 8001812:	8809      	ldrh	r1, [r1, #0]
 8001814:	1a52      	subs	r2, r2, r1
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 8001816:	fb02 f303 	mul.w	r3, r2, r3
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 800181a:	0b1b      	lsrs	r3, r3, #12
		((int32_t)CalibData.dig_T3)) >> 14;
 800181c:	4a14      	ldr	r2, [pc, #80]	@ (8001870 <BME280_ReadTemperature+0xa4>)
 800181e:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
		((temper_raw>>4) - ((int32_t)CalibData.dig_T1))) >> 12) *
 8001822:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_T3)) >> 14;
 8001826:	0b9b      	lsrs	r3, r3, #14
	val2 = (((((temper_raw>>4) - ((int32_t)CalibData.dig_T1)) *
 8001828:	607b      	str	r3, [r7, #4]
	temper_int = val1 + val2;
 800182a:	68ba      	ldr	r2, [r7, #8]
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4413      	add	r3, r2
 8001830:	4a10      	ldr	r2, [pc, #64]	@ (8001874 <BME280_ReadTemperature+0xa8>)
 8001832:	6013      	str	r3, [r2, #0]
	temper_float = ((temper_int * 5 + 128) >> 8);
 8001834:	4b0f      	ldr	r3, [pc, #60]	@ (8001874 <BME280_ReadTemperature+0xa8>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	3380      	adds	r3, #128	@ 0x80
 8001840:	121b      	asrs	r3, r3, #8
 8001842:	ee07 3a90 	vmov	s15, r3
 8001846:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800184a:	edc7 7a03 	vstr	s15, [r7, #12]
	temper_float /= 100.0f;
 800184e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001852:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001878 <BME280_ReadTemperature+0xac>
 8001856:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800185a:	edc7 7a03 	vstr	s15, [r7, #12]
  return temper_float;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	ee07 3a90 	vmov	s15, r3
}
 8001864:	eeb0 0a67 	vmov.f32	s0, s15
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000204 	.word	0x20000204
 8001874:	20000228 	.word	0x20000228
 8001878:	42c80000 	.word	0x42c80000

0800187c <BME280_ReadPressure>:
//------------------------------------------------
float BME280_ReadPressure(void)
{
 800187c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001880:	b0d0      	sub	sp, #320	@ 0x140
 8001882:	af00      	add	r7, sp, #0
  float press_float = 0.0f;
 8001884:	f04f 0300 	mov.w	r3, #0
 8001888:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
	uint32_t press_raw, pres_int;
	int64_t val1, val2, p;
	BME280_ReadTemperature(); // must be done first to get t_fine
 800188c:	f7ff ff9e 	bl	80017cc <BME280_ReadTemperature>
	BME280_ReadReg_BE_U24(BME280_REGISTER_PRESSUREDATA,&press_raw);
 8001890:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001894:	4619      	mov	r1, r3
 8001896:	20f7      	movs	r0, #247	@ 0xf7
 8001898:	f7ff fc95 	bl	80011c6 <BME280_ReadReg_BE_U24>
	press_raw >>= 4;
 800189c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80018a0:	091b      	lsrs	r3, r3, #4
 80018a2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	val1 = ((int64_t) temper_int) - 128000;
 80018a6:	4bac      	ldr	r3, [pc, #688]	@ (8001b58 <BME280_ReadPressure+0x2dc>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	17da      	asrs	r2, r3, #31
 80018ac:	4698      	mov	r8, r3
 80018ae:	4691      	mov	r9, r2
 80018b0:	f5b8 33fa 	subs.w	r3, r8, #128000	@ 0x1f400
 80018b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80018b6:	f149 33ff 	adc.w	r3, r9, #4294967295	@ 0xffffffff
 80018ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80018bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80018c0:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	val2 = val1 * val1 * (int64_t)CalibData.dig_P6;
 80018c4:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80018c8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80018cc:	fb03 f102 	mul.w	r1, r3, r2
 80018d0:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80018d4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80018d8:	fb02 f303 	mul.w	r3, r2, r3
 80018dc:	18ca      	adds	r2, r1, r3
 80018de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80018e2:	fba3 4503 	umull	r4, r5, r3, r3
 80018e6:	1953      	adds	r3, r2, r5
 80018e8:	461d      	mov	r5, r3
 80018ea:	4b9c      	ldr	r3, [pc, #624]	@ (8001b5c <BME280_ReadPressure+0x2e0>)
 80018ec:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80018f0:	b21b      	sxth	r3, r3
 80018f2:	17da      	asrs	r2, r3, #31
 80018f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80018f8:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80018fc:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8001900:	4603      	mov	r3, r0
 8001902:	fb03 f205 	mul.w	r2, r3, r5
 8001906:	460b      	mov	r3, r1
 8001908:	fb04 f303 	mul.w	r3, r4, r3
 800190c:	4413      	add	r3, r2
 800190e:	4602      	mov	r2, r0
 8001910:	fba4 ab02 	umull	sl, fp, r4, r2
 8001914:	445b      	add	r3, fp
 8001916:	469b      	mov	fp, r3
 8001918:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
 800191c:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	@ 0x128
	val2 = val2 + ((val1 * (int64_t)CalibData.dig_P5) << 17);
 8001920:	4b8e      	ldr	r3, [pc, #568]	@ (8001b5c <BME280_ReadPressure+0x2e0>)
 8001922:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001926:	b21b      	sxth	r3, r3
 8001928:	17da      	asrs	r2, r3, #31
 800192a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800192e:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001932:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001936:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	@ 0xc0
 800193a:	462a      	mov	r2, r5
 800193c:	fb02 f203 	mul.w	r2, r2, r3
 8001940:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001944:	4621      	mov	r1, r4
 8001946:	fb01 f303 	mul.w	r3, r1, r3
 800194a:	441a      	add	r2, r3
 800194c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001950:	4621      	mov	r1, r4
 8001952:	fba3 1301 	umull	r1, r3, r3, r1
 8001956:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800195a:	460b      	mov	r3, r1
 800195c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001964:	18d3      	adds	r3, r2, r3
 8001966:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 800196a:	f04f 0000 	mov.w	r0, #0
 800196e:	f04f 0100 	mov.w	r1, #0
 8001972:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	@ 0x110
 8001976:	462b      	mov	r3, r5
 8001978:	0459      	lsls	r1, r3, #17
 800197a:	4623      	mov	r3, r4
 800197c:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001980:	4623      	mov	r3, r4
 8001982:	0458      	lsls	r0, r3, #17
 8001984:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001988:	1814      	adds	r4, r2, r0
 800198a:	643c      	str	r4, [r7, #64]	@ 0x40
 800198c:	414b      	adcs	r3, r1
 800198e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001990:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001994:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	val2 = val2 + ((int64_t)CalibData.dig_P4 << 35);
 8001998:	4b70      	ldr	r3, [pc, #448]	@ (8001b5c <BME280_ReadPressure+0x2e0>)
 800199a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800199e:	b21b      	sxth	r3, r3
 80019a0:	17da      	asrs	r2, r3, #31
 80019a2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80019a6:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80019aa:	f04f 0000 	mov.w	r0, #0
 80019ae:	f04f 0100 	mov.w	r1, #0
 80019b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80019b6:	00d9      	lsls	r1, r3, #3
 80019b8:	2000      	movs	r0, #0
 80019ba:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 80019be:	1814      	adds	r4, r2, r0
 80019c0:	63bc      	str	r4, [r7, #56]	@ 0x38
 80019c2:	414b      	adcs	r3, r1
 80019c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80019c6:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80019ca:	e9c7 344a 	strd	r3, r4, [r7, #296]	@ 0x128
	val1 = ((val1 * val1 * (int64_t)CalibData.dig_P3) >> 8) + ((val1 * (int64_t)CalibData.dig_P2) << 12);
 80019ce:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80019d2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80019d6:	fb03 f102 	mul.w	r1, r3, r2
 80019da:	f8d7 2134 	ldr.w	r2, [r7, #308]	@ 0x134
 80019de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80019e2:	fb02 f303 	mul.w	r3, r2, r3
 80019e6:	18ca      	adds	r2, r1, r3
 80019e8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80019ec:	fba3 1303 	umull	r1, r3, r3, r3
 80019f0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80019f4:	460b      	mov	r3, r1
 80019f6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80019fa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80019fe:	18d3      	adds	r3, r2, r3
 8001a00:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001a04:	4b55      	ldr	r3, [pc, #340]	@ (8001b5c <BME280_ReadPressure+0x2e0>)
 8001a06:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001a0a:	b21b      	sxth	r3, r3
 8001a0c:	17da      	asrs	r2, r3, #31
 8001a0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001a12:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001a16:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 8001a1a:	462b      	mov	r3, r5
 8001a1c:	e9d7 892c 	ldrd	r8, r9, [r7, #176]	@ 0xb0
 8001a20:	4642      	mov	r2, r8
 8001a22:	fb02 f203 	mul.w	r2, r2, r3
 8001a26:	464b      	mov	r3, r9
 8001a28:	4621      	mov	r1, r4
 8001a2a:	fb01 f303 	mul.w	r3, r1, r3
 8001a2e:	4413      	add	r3, r2
 8001a30:	4622      	mov	r2, r4
 8001a32:	4641      	mov	r1, r8
 8001a34:	fba2 1201 	umull	r1, r2, r2, r1
 8001a38:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001a3c:	460a      	mov	r2, r1
 8001a3e:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 8001a42:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8001a46:	4413      	add	r3, r2
 8001a48:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001a4c:	f04f 0000 	mov.w	r0, #0
 8001a50:	f04f 0100 	mov.w	r1, #0
 8001a54:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8001a58:	4623      	mov	r3, r4
 8001a5a:	0a18      	lsrs	r0, r3, #8
 8001a5c:	462b      	mov	r3, r5
 8001a5e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001a62:	462b      	mov	r3, r5
 8001a64:	1219      	asrs	r1, r3, #8
 8001a66:	4b3d      	ldr	r3, [pc, #244]	@ (8001b5c <BME280_ReadPressure+0x2e0>)
 8001a68:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001a6c:	b21b      	sxth	r3, r3
 8001a6e:	17da      	asrs	r2, r3, #31
 8001a70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001a74:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001a78:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001a7c:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8001a80:	464a      	mov	r2, r9
 8001a82:	fb02 f203 	mul.w	r2, r2, r3
 8001a86:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001a8a:	4644      	mov	r4, r8
 8001a8c:	fb04 f303 	mul.w	r3, r4, r3
 8001a90:	441a      	add	r2, r3
 8001a92:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001a96:	4644      	mov	r4, r8
 8001a98:	fba3 4304 	umull	r4, r3, r3, r4
 8001a9c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001aa0:	4623      	mov	r3, r4
 8001aa2:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001aa6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001aaa:	18d3      	adds	r3, r2, r3
 8001aac:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001ab0:	f04f 0200 	mov.w	r2, #0
 8001ab4:	f04f 0300 	mov.w	r3, #0
 8001ab8:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 8001abc:	464c      	mov	r4, r9
 8001abe:	0323      	lsls	r3, r4, #12
 8001ac0:	4644      	mov	r4, r8
 8001ac2:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001ac6:	4644      	mov	r4, r8
 8001ac8:	0322      	lsls	r2, r4, #12
 8001aca:	1884      	adds	r4, r0, r2
 8001acc:	633c      	str	r4, [r7, #48]	@ 0x30
 8001ace:	eb41 0303 	adc.w	r3, r1, r3
 8001ad2:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ad4:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8001ad8:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
	val1 = (((((int64_t)1) << 47) + val1)) * ((int64_t)CalibData.dig_P1) >> 33;
 8001adc:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001ae0:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001ae4:	f8c7 10a4 	str.w	r1, [r7, #164]	@ 0xa4
 8001ae8:	f8c7 20a0 	str.w	r2, [r7, #160]	@ 0xa0
 8001aec:	4b1b      	ldr	r3, [pc, #108]	@ (8001b5c <BME280_ReadPressure+0x2e0>)
 8001aee:	88db      	ldrh	r3, [r3, #6]
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	2200      	movs	r2, #0
 8001af4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001af8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001afc:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	@ 0xa0
 8001b00:	462b      	mov	r3, r5
 8001b02:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001b06:	4642      	mov	r2, r8
 8001b08:	fb02 f203 	mul.w	r2, r2, r3
 8001b0c:	464b      	mov	r3, r9
 8001b0e:	4621      	mov	r1, r4
 8001b10:	fb01 f303 	mul.w	r3, r1, r3
 8001b14:	4413      	add	r3, r2
 8001b16:	4622      	mov	r2, r4
 8001b18:	4641      	mov	r1, r8
 8001b1a:	fba2 1201 	umull	r1, r2, r2, r1
 8001b1e:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001b22:	460a      	mov	r2, r1
 8001b24:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001b28:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001b2c:	4413      	add	r3, r2
 8001b2e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8001b3e:	4629      	mov	r1, r5
 8001b40:	104a      	asrs	r2, r1, #1
 8001b42:	4629      	mov	r1, r5
 8001b44:	17cb      	asrs	r3, r1, #31
 8001b46:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	if (val1 == 0) {
 8001b4a:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	d106      	bne.n	8001b60 <BME280_ReadPressure+0x2e4>
		return 0; // avoid exception caused by division by zero
 8001b52:	f04f 0300 	mov.w	r3, #0
 8001b56:	e194      	b.n	8001e82 <BME280_ReadPressure+0x606>
 8001b58:	20000228 	.word	0x20000228
 8001b5c:	20000204 	.word	0x20000204
	}
	p = 1048576 - press_raw;
 8001b60:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001b64:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001b68:	2200      	movs	r2, #0
 8001b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b6e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8001b72:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	p = (((p << 31) - val2) * 3125) / val1;
 8001b76:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001b7a:	085b      	lsrs	r3, r3, #1
 8001b7c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001b80:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001b84:	07db      	lsls	r3, r3, #31
 8001b86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001b8a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001b8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001b92:	4621      	mov	r1, r4
 8001b94:	1a89      	subs	r1, r1, r2
 8001b96:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001b9a:	4629      	mov	r1, r5
 8001b9c:	eb61 0303 	sbc.w	r3, r1, r3
 8001ba0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001ba4:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8001ba8:	4622      	mov	r2, r4
 8001baa:	462b      	mov	r3, r5
 8001bac:	1891      	adds	r1, r2, r2
 8001bae:	6239      	str	r1, [r7, #32]
 8001bb0:	415b      	adcs	r3, r3
 8001bb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bb4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001bb8:	4621      	mov	r1, r4
 8001bba:	1851      	adds	r1, r2, r1
 8001bbc:	61b9      	str	r1, [r7, #24]
 8001bbe:	4629      	mov	r1, r5
 8001bc0:	414b      	adcs	r3, r1
 8001bc2:	61fb      	str	r3, [r7, #28]
 8001bc4:	f04f 0200 	mov.w	r2, #0
 8001bc8:	f04f 0300 	mov.w	r3, #0
 8001bcc:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001bd0:	4649      	mov	r1, r9
 8001bd2:	018b      	lsls	r3, r1, #6
 8001bd4:	4641      	mov	r1, r8
 8001bd6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001bda:	4641      	mov	r1, r8
 8001bdc:	018a      	lsls	r2, r1, #6
 8001bde:	4641      	mov	r1, r8
 8001be0:	1889      	adds	r1, r1, r2
 8001be2:	6139      	str	r1, [r7, #16]
 8001be4:	4649      	mov	r1, r9
 8001be6:	eb43 0101 	adc.w	r1, r3, r1
 8001bea:	6179      	str	r1, [r7, #20]
 8001bec:	f04f 0200 	mov.w	r2, #0
 8001bf0:	f04f 0300 	mov.w	r3, #0
 8001bf4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001bf8:	4649      	mov	r1, r9
 8001bfa:	008b      	lsls	r3, r1, #2
 8001bfc:	4641      	mov	r1, r8
 8001bfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001c02:	4641      	mov	r1, r8
 8001c04:	008a      	lsls	r2, r1, #2
 8001c06:	4610      	mov	r0, r2
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	4622      	mov	r2, r4
 8001c0e:	189b      	adds	r3, r3, r2
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	460b      	mov	r3, r1
 8001c14:	462a      	mov	r2, r5
 8001c16:	eb42 0303 	adc.w	r3, r2, r3
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	f04f 0300 	mov.w	r3, #0
 8001c24:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001c28:	4649      	mov	r1, r9
 8001c2a:	008b      	lsls	r3, r1, #2
 8001c2c:	4641      	mov	r1, r8
 8001c2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001c32:	4641      	mov	r1, r8
 8001c34:	008a      	lsls	r2, r1, #2
 8001c36:	4610      	mov	r0, r2
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	4622      	mov	r2, r4
 8001c3e:	189b      	adds	r3, r3, r2
 8001c40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001c44:	462b      	mov	r3, r5
 8001c46:	460a      	mov	r2, r1
 8001c48:	eb42 0303 	adc.w	r3, r2, r3
 8001c4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001c50:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001c54:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001c58:	f7fe fffe 	bl	8000c58 <__aeabi_ldivmod>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	460b      	mov	r3, r1
 8001c60:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	val1 = (((int64_t)CalibData.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001c64:	4b8b      	ldr	r3, [pc, #556]	@ (8001e94 <BME280_ReadPressure+0x618>)
 8001c66:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001c6a:	b21b      	sxth	r3, r3
 8001c6c:	17da      	asrs	r2, r3, #31
 8001c6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001c70:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001c72:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001c76:	f04f 0000 	mov.w	r0, #0
 8001c7a:	f04f 0100 	mov.w	r1, #0
 8001c7e:	0b50      	lsrs	r0, r2, #13
 8001c80:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001c84:	1359      	asrs	r1, r3, #13
 8001c86:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001c8a:	462b      	mov	r3, r5
 8001c8c:	fb00 f203 	mul.w	r2, r0, r3
 8001c90:	4623      	mov	r3, r4
 8001c92:	fb03 f301 	mul.w	r3, r3, r1
 8001c96:	4413      	add	r3, r2
 8001c98:	4622      	mov	r2, r4
 8001c9a:	fba2 1200 	umull	r1, r2, r2, r0
 8001c9e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001ca2:	460a      	mov	r2, r1
 8001ca4:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8001ca8:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8001cac:	4413      	add	r3, r2
 8001cae:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001cb2:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001cb6:	f04f 0000 	mov.w	r0, #0
 8001cba:	f04f 0100 	mov.w	r1, #0
 8001cbe:	0b50      	lsrs	r0, r2, #13
 8001cc0:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001cc4:	1359      	asrs	r1, r3, #13
 8001cc6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001cca:	462b      	mov	r3, r5
 8001ccc:	fb00 f203 	mul.w	r2, r0, r3
 8001cd0:	4623      	mov	r3, r4
 8001cd2:	fb03 f301 	mul.w	r3, r3, r1
 8001cd6:	4413      	add	r3, r2
 8001cd8:	4622      	mov	r2, r4
 8001cda:	fba2 1200 	umull	r1, r2, r2, r0
 8001cde:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001ce2:	460a      	mov	r2, r1
 8001ce4:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8001ce8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001cec:	4413      	add	r3, r2
 8001cee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001cf2:	f04f 0200 	mov.w	r2, #0
 8001cf6:	f04f 0300 	mov.w	r3, #0
 8001cfa:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001cfe:	4621      	mov	r1, r4
 8001d00:	0e4a      	lsrs	r2, r1, #25
 8001d02:	4629      	mov	r1, r5
 8001d04:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001d08:	4629      	mov	r1, r5
 8001d0a:	164b      	asrs	r3, r1, #25
 8001d0c:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
	val2 = (((int64_t)CalibData.dig_P8) * p) >> 19;
 8001d10:	4b60      	ldr	r3, [pc, #384]	@ (8001e94 <BME280_ReadPressure+0x618>)
 8001d12:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001d16:	b21b      	sxth	r3, r3
 8001d18:	17da      	asrs	r2, r3, #31
 8001d1a:	673b      	str	r3, [r7, #112]	@ 0x70
 8001d1c:	677a      	str	r2, [r7, #116]	@ 0x74
 8001d1e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001d22:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8001d26:	462a      	mov	r2, r5
 8001d28:	fb02 f203 	mul.w	r2, r2, r3
 8001d2c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001d30:	4621      	mov	r1, r4
 8001d32:	fb01 f303 	mul.w	r3, r1, r3
 8001d36:	441a      	add	r2, r3
 8001d38:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001d3c:	4621      	mov	r1, r4
 8001d3e:	fba3 1301 	umull	r1, r3, r3, r1
 8001d42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001d46:	460b      	mov	r3, r1
 8001d48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001d4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001d50:	18d3      	adds	r3, r2, r3
 8001d52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001d56:	f04f 0200 	mov.w	r2, #0
 8001d5a:	f04f 0300 	mov.w	r3, #0
 8001d5e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001d62:	4621      	mov	r1, r4
 8001d64:	0cca      	lsrs	r2, r1, #19
 8001d66:	4629      	mov	r1, r5
 8001d68:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001d6c:	4629      	mov	r1, r5
 8001d6e:	14cb      	asrs	r3, r1, #19
 8001d70:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
	p = ((p + val1 + val2) >> 8) + ((int64_t)CalibData.dig_P7 << 4);
 8001d74:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001d78:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001d7c:	1884      	adds	r4, r0, r2
 8001d7e:	66bc      	str	r4, [r7, #104]	@ 0x68
 8001d80:	eb41 0303 	adc.w	r3, r1, r3
 8001d84:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8001d86:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	@ 0x128
 8001d8a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001d8e:	4621      	mov	r1, r4
 8001d90:	1889      	adds	r1, r1, r2
 8001d92:	6639      	str	r1, [r7, #96]	@ 0x60
 8001d94:	4629      	mov	r1, r5
 8001d96:	eb43 0101 	adc.w	r1, r3, r1
 8001d9a:	6679      	str	r1, [r7, #100]	@ 0x64
 8001d9c:	f04f 0000 	mov.w	r0, #0
 8001da0:	f04f 0100 	mov.w	r1, #0
 8001da4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001da8:	4623      	mov	r3, r4
 8001daa:	0a18      	lsrs	r0, r3, #8
 8001dac:	462b      	mov	r3, r5
 8001dae:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001db2:	462b      	mov	r3, r5
 8001db4:	1219      	asrs	r1, r3, #8
 8001db6:	4b37      	ldr	r3, [pc, #220]	@ (8001e94 <BME280_ReadPressure+0x618>)
 8001db8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001dbc:	b21b      	sxth	r3, r3
 8001dbe:	17da      	asrs	r2, r3, #31
 8001dc0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001dc2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	f04f 0300 	mov.w	r3, #0
 8001dcc:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001dd0:	464c      	mov	r4, r9
 8001dd2:	0123      	lsls	r3, r4, #4
 8001dd4:	4644      	mov	r4, r8
 8001dd6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001dda:	4644      	mov	r4, r8
 8001ddc:	0122      	lsls	r2, r4, #4
 8001dde:	1884      	adds	r4, r0, r2
 8001de0:	603c      	str	r4, [r7, #0]
 8001de2:	eb41 0303 	adc.w	r3, r1, r3
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001dec:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	pres_int = ((p >> 8) * 1000) + (((p & 0xff) * 390625) / 100000);
 8001df0:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001df4:	f04f 0200 	mov.w	r2, #0
 8001df8:	f04f 0300 	mov.w	r3, #0
 8001dfc:	0a02      	lsrs	r2, r0, #8
 8001dfe:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001e02:	120b      	asrs	r3, r1, #8
 8001e04:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e08:	fb03 f402 	mul.w	r4, r3, r2
 8001e0c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001e10:	f002 03ff 	and.w	r3, r2, #255	@ 0xff
 8001e14:	653b      	str	r3, [r7, #80]	@ 0x50
 8001e16:	2300      	movs	r3, #0
 8001e18:	657b      	str	r3, [r7, #84]	@ 0x54
 8001e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e98 <BME280_ReadPressure+0x61c>)
 8001e1c:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001e20:	464a      	mov	r2, r9
 8001e22:	fb03 f202 	mul.w	r2, r3, r2
 8001e26:	2300      	movs	r3, #0
 8001e28:	4641      	mov	r1, r8
 8001e2a:	fb01 f303 	mul.w	r3, r1, r3
 8001e2e:	4413      	add	r3, r2
 8001e30:	4a19      	ldr	r2, [pc, #100]	@ (8001e98 <BME280_ReadPressure+0x61c>)
 8001e32:	4641      	mov	r1, r8
 8001e34:	fba1 1202 	umull	r1, r2, r1, r2
 8001e38:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001e3c:	460a      	mov	r2, r1
 8001e3e:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001e42:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001e46:	4413      	add	r3, r2
 8001e48:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001e4c:	4a13      	ldr	r2, [pc, #76]	@ (8001e9c <BME280_ReadPressure+0x620>)
 8001e4e:	f04f 0300 	mov.w	r3, #0
 8001e52:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8001e56:	f7fe feff 	bl	8000c58 <__aeabi_ldivmod>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	4613      	mov	r3, r2
 8001e60:	4423      	add	r3, r4
 8001e62:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	press_float = pres_int / 100.0f;
 8001e66:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001e6a:	ee07 3a90 	vmov	s15, r3
 8001e6e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e72:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001ea0 <BME280_ReadPressure+0x624>
 8001e76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001e7a:	edc7 7a4f 	vstr	s15, [r7, #316]	@ 0x13c
  return press_float;
 8001e7e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
}
 8001e82:	ee07 3a90 	vmov	s15, r3
 8001e86:	eeb0 0a67 	vmov.f32	s0, s15
 8001e8a:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e94:	20000204 	.word	0x20000204
 8001e98:	0005f5e1 	.word	0x0005f5e1
 8001e9c:	000186a0 	.word	0x000186a0
 8001ea0:	42c80000 	.word	0x42c80000

08001ea4 <BME280_ReadHumidity>:
//------------------------------------------------
float BME280_ReadHumidity(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
  float hum_float = 0.0f;
 8001eaa:	f04f 0300 	mov.w	r3, #0
 8001eae:	60fb      	str	r3, [r7, #12]
	int16_t hum_raw;
	int32_t hum_raw_sign, v_x1_u32r;
	BME280_ReadTemperature(); // must be done first to get t_fine
 8001eb0:	f7ff fc8c 	bl	80017cc <BME280_ReadTemperature>
	BME280_ReadReg_BE_S16(BME280_REGISTER_HUMIDDATA,&hum_raw);
 8001eb4:	1cbb      	adds	r3, r7, #2
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	20fd      	movs	r0, #253	@ 0xfd
 8001eba:	f7ff f966 	bl	800118a <BME280_ReadReg_BE_S16>
	hum_raw_sign = ((int32_t)hum_raw)&0x0000FFFF;
 8001ebe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	60bb      	str	r3, [r7, #8]
	v_x1_u32r = (temper_int - ((int32_t)76800));
 8001ec6:	4b35      	ldr	r3, [pc, #212]	@ (8001f9c <BME280_ReadHumidity+0xf8>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001ece:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	039a      	lsls	r2, r3, #14
 8001ed4:	4b32      	ldr	r3, [pc, #200]	@ (8001fa0 <BME280_ReadHumidity+0xfc>)
 8001ed6:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001eda:	051b      	lsls	r3, r3, #20
 8001edc:	1ad2      	subs	r2, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8001ede:	4b30      	ldr	r3, [pc, #192]	@ (8001fa0 <BME280_ReadHumidity+0xfc>)
 8001ee0:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	fb01 f303 	mul.w	r3, r1, r3
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001eec:	1ad3      	subs	r3, r2, r3
		(((int32_t)CalibData.dig_H5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 8001eee:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001ef2:	13db      	asrs	r3, r3, #15
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 8001ef4:	4a2a      	ldr	r2, [pc, #168]	@ (8001fa0 <BME280_ReadHumidity+0xfc>)
 8001ef6:	f992 2022 	ldrsb.w	r2, [r2, #34]	@ 0x22
 8001efa:	4611      	mov	r1, r2
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	fb01 f202 	mul.w	r2, r1, r2
 8001f02:	1292      	asrs	r2, r2, #10
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8001f04:	4926      	ldr	r1, [pc, #152]	@ (8001fa0 <BME280_ReadHumidity+0xfc>)
 8001f06:	7f09      	ldrb	r1, [r1, #28]
 8001f08:	4608      	mov	r0, r1
 8001f0a:	6879      	ldr	r1, [r7, #4]
 8001f0c:	fb00 f101 	mul.w	r1, r0, r1
 8001f10:	12c9      	asrs	r1, r1, #11
 8001f12:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
		(((((((v_x1_u32r * ((int32_t)CalibData.dig_H6)) >> 10) *
 8001f16:	fb01 f202 	mul.w	r2, r1, r2
		(((v_x1_u32r * ((int32_t)CalibData.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) +
 8001f1a:	1292      	asrs	r2, r2, #10
 8001f1c:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
		((int32_t)2097152)) * ((int32_t)CalibData.dig_H2) + 8192) >> 14));
 8001f20:	491f      	ldr	r1, [pc, #124]	@ (8001fa0 <BME280_ReadHumidity+0xfc>)
 8001f22:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8001f26:	fb01 f202 	mul.w	r2, r1, r2
 8001f2a:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001f2e:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((hum_raw_sign << 14) - (((int32_t)CalibData.dig_H4) << 20) -
 8001f30:	fb02 f303 	mul.w	r3, r2, r3
 8001f34:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	13db      	asrs	r3, r3, #15
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	13d2      	asrs	r2, r2, #15
 8001f3e:	fb02 f303 	mul.w	r3, r2, r3
 8001f42:	11db      	asrs	r3, r3, #7
		((int32_t)CalibData.dig_H1)) >> 4));
 8001f44:	4a16      	ldr	r2, [pc, #88]	@ (8001fa0 <BME280_ReadHumidity+0xfc>)
 8001f46:	7e12      	ldrb	r2, [r2, #24]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001f48:	fb02 f303 	mul.w	r3, r2, r3
		((int32_t)CalibData.dig_H1)) >> 4));
 8001f4c:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r < 0) ? 0 : v_x1_u32r;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001f5a:	607b      	str	r3, [r7, #4]
	v_x1_u32r = (v_x1_u32r > 419430400) ? 419430400 : v_x1_u32r;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001f62:	bfa8      	it	ge
 8001f64:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8001f68:	607b      	str	r3, [r7, #4]
	hum_float = (v_x1_u32r>>12);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	131b      	asrs	r3, r3, #12
 8001f6e:	ee07 3a90 	vmov	s15, r3
 8001f72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f76:	edc7 7a03 	vstr	s15, [r7, #12]
	hum_float /= 1024.0f;
 8001f7a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001f7e:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001fa4 <BME280_ReadHumidity+0x100>
 8001f82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f86:	edc7 7a03 	vstr	s15, [r7, #12]
  return hum_float;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	ee07 3a90 	vmov	s15, r3
}
 8001f90:	eeb0 0a67 	vmov.f32	s0, s15
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000228 	.word	0x20000228
 8001fa0:	20000204 	.word	0x20000204
 8001fa4:	44800000 	.word	0x44800000

08001fa8 <BME280_ReadAltitude>:
//------------------------------------------------
float BME280_ReadAltitude(float seaLevel)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	ed87 0a01 	vstr	s0, [r7, #4]
  float att = 0.0f;
 8001fb2:	f04f 0300 	mov.w	r3, #0
 8001fb6:	60fb      	str	r3, [r7, #12]
	float atm = BME280_ReadPressure();
 8001fb8:	f7ff fc60 	bl	800187c <BME280_ReadPressure>
 8001fbc:	ed87 0a02 	vstr	s0, [r7, #8]
	att = 44330.0 * (1.0 - pow(atm / seaLevel, 0.1903));
 8001fc0:	ed97 7a02 	vldr	s14, [r7, #8]
 8001fc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fc8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001fcc:	ee16 0a90 	vmov	r0, s13
 8001fd0:	f7fe fac2 	bl	8000558 <__aeabi_f2d>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	ed9f 1b13 	vldr	d1, [pc, #76]	@ 8002028 <BME280_ReadAltitude+0x80>
 8001fdc:	ec43 2b10 	vmov	d0, r2, r3
 8001fe0:	f006 fd72 	bl	8008ac8 <pow>
 8001fe4:	ec53 2b10 	vmov	r2, r3, d0
 8001fe8:	f04f 0000 	mov.w	r0, #0
 8001fec:	4912      	ldr	r1, [pc, #72]	@ (8002038 <BME280_ReadAltitude+0x90>)
 8001fee:	f7fe f953 	bl	8000298 <__aeabi_dsub>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	4610      	mov	r0, r2
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	a30d      	add	r3, pc, #52	@ (adr r3, 8002030 <BME280_ReadAltitude+0x88>)
 8001ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002000:	f7fe fb02 	bl	8000608 <__aeabi_dmul>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
 8002008:	4610      	mov	r0, r2
 800200a:	4619      	mov	r1, r3
 800200c:	f7fe fdd4 	bl	8000bb8 <__aeabi_d2f>
 8002010:	4603      	mov	r3, r0
 8002012:	60fb      	str	r3, [r7, #12]
  return att;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	ee07 3a90 	vmov	s15, r3
}
 800201a:	eeb0 0a67 	vmov.f32	s0, s15
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	f3af 8000 	nop.w
 8002028:	1a36e2eb 	.word	0x1a36e2eb
 800202c:	3fc85bc0 	.word	0x3fc85bc0
 8002030:	00000000 	.word	0x00000000
 8002034:	40e5a540 	.word	0x40e5a540
 8002038:	3ff00000 	.word	0x3ff00000

0800203c <BME280_Init>:
//------------------------------------------------
void BME280_Init(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af02      	add	r7, sp, #8
  uint8_t value=0;
 8002042:	2300      	movs	r3, #0
 8002044:	71fb      	strb	r3, [r7, #7]
  uint32_t value32=0;
 8002046:	2300      	movs	r3, #0
 8002048:	603b      	str	r3, [r7, #0]
  LED_ON;
 800204a:	2201      	movs	r2, #1
 800204c:	2120      	movs	r1, #32
 800204e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002052:	f000 ff45 	bl	8002ee0 <HAL_GPIO_WritePin>
	value = BME280_ReadReg(BME280_REG_ID);
 8002056:	20d0      	movs	r0, #208	@ 0xd0
 8002058:	f7ff f866 	bl	8001128 <BME280_ReadReg>
 800205c:	4603      	mov	r3, r0
 800205e:	71fb      	strb	r3, [r7, #7]
	sprintf(str1, "\r\n\r\nID: 0x%02X\r\n", value);
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	461a      	mov	r2, r3
 8002064:	493f      	ldr	r1, [pc, #252]	@ (8002164 <BME280_Init+0x128>)
 8002066:	4840      	ldr	r0, [pc, #256]	@ (8002168 <BME280_Init+0x12c>)
 8002068:	f004 fc02 	bl	8006870 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 800206c:	483e      	ldr	r0, [pc, #248]	@ (8002168 <BME280_Init+0x12c>)
 800206e:	f7fe f907 	bl	8000280 <strlen>
 8002072:	4603      	mov	r3, r0
 8002074:	b29a      	uxth	r2, r3
 8002076:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800207a:	493b      	ldr	r1, [pc, #236]	@ (8002168 <BME280_Init+0x12c>)
 800207c:	483b      	ldr	r0, [pc, #236]	@ (800216c <BME280_Init+0x130>)
 800207e:	f003 fa65 	bl	800554c <HAL_UART_Transmit>
	if(value !=BME280_ID)
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	2b60      	cmp	r3, #96	@ 0x60
 8002086:	d002      	beq.n	800208e <BME280_Init+0x52>
	{
		Error();
 8002088:	f7fe ff96 	bl	8000fb8 <Error>
		return;
 800208c:	e067      	b.n	800215e <BME280_Init+0x122>
	}
	BME280_WriteReg(BME280_REG_SOFTRESET,BME280_SOFTRESET_VALUE);
 800208e:	21b6      	movs	r1, #182	@ 0xb6
 8002090:	20e0      	movs	r0, #224	@ 0xe0
 8002092:	f7ff f837 	bl	8001104 <BME280_WriteReg>
	while (BME280_ReadStatus() & BME280_STATUS_IM_UPDATE) ;
 8002096:	bf00      	nop
 8002098:	f7ff f8b8 	bl	800120c <BME280_ReadStatus>
 800209c:	4603      	mov	r3, r0
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d1f8      	bne.n	8002098 <BME280_Init+0x5c>
	BME280_ReadCoefficients();
 80020a6:	f7ff f8c1 	bl	800122c <BME280_ReadCoefficients>
	BME280_SetStandby(BME280_STBY_1000);
 80020aa:	20a0      	movs	r0, #160	@ 0xa0
 80020ac:	f7ff faca 	bl	8001644 <BME280_SetStandby>
	BME280_SetFilter(BME280_FILTER_4);
 80020b0:	2008      	movs	r0, #8
 80020b2:	f7ff fae6 	bl	8001682 <BME280_SetFilter>
	BME280_SetOversamplingTemper(BME280_OSRS_T_x4);
 80020b6:	2060      	movs	r0, #96	@ 0x60
 80020b8:	f7ff fb02 	bl	80016c0 <BME280_SetOversamplingTemper>
	BME280_SetOversamplingPressure(BME280_OSRS_P_x2);
 80020bc:	2008      	movs	r0, #8
 80020be:	f7ff fb1e 	bl	80016fe <BME280_SetOversamplingPressure>
	BME280_SetOversamplingHum(BME280_OSRS_H_x1);
 80020c2:	2001      	movs	r0, #1
 80020c4:	f7ff fb3a 	bl	800173c <BME280_SetOversamplingHum>
	value32 = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 80020c8:	20f4      	movs	r0, #244	@ 0xf4
 80020ca:	f7ff f82d 	bl	8001128 <BME280_ReadReg>
 80020ce:	4603      	mov	r3, r0
 80020d0:	603b      	str	r3, [r7, #0]
	value32 |= BME280_ReadReg(BME280_REG_CTRL_HUM) << 8;
 80020d2:	20f2      	movs	r0, #242	@ 0xf2
 80020d4:	f7ff f828 	bl	8001128 <BME280_ReadReg>
 80020d8:	4603      	mov	r3, r0
 80020da:	021b      	lsls	r3, r3, #8
 80020dc:	461a      	mov	r2, r3
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	603b      	str	r3, [r7, #0]
	sprintf(str1, "Measurements status: %04X\r\n", value32);
 80020e4:	683a      	ldr	r2, [r7, #0]
 80020e6:	4922      	ldr	r1, [pc, #136]	@ (8002170 <BME280_Init+0x134>)
 80020e8:	481f      	ldr	r0, [pc, #124]	@ (8002168 <BME280_Init+0x12c>)
 80020ea:	f004 fbc1 	bl	8006870 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 80020ee:	481e      	ldr	r0, [pc, #120]	@ (8002168 <BME280_Init+0x12c>)
 80020f0:	f7fe f8c6 	bl	8000280 <strlen>
 80020f4:	4603      	mov	r3, r0
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020fc:	491a      	ldr	r1, [pc, #104]	@ (8002168 <BME280_Init+0x12c>)
 80020fe:	481b      	ldr	r0, [pc, #108]	@ (800216c <BME280_Init+0x130>)
 8002100:	f003 fa24 	bl	800554c <HAL_UART_Transmit>
	sprintf(str1, "Temperature: %s\r\nPressure: %s\r\nHumidity: %s\r\n",
		(value32 & BME280_OSRS_T_MSK) ? "ON" : "OFF",
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
	sprintf(str1, "Temperature: %s\r\nPressure: %s\r\nHumidity: %s\r\n",
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <BME280_Init+0xd6>
 800210e:	4a19      	ldr	r2, [pc, #100]	@ (8002174 <BME280_Init+0x138>)
 8002110:	e000      	b.n	8002114 <BME280_Init+0xd8>
 8002112:	4a19      	ldr	r2, [pc, #100]	@ (8002178 <BME280_Init+0x13c>)
		(value32 & BME280_OSRS_P_MSK) ? "ON" : "OFF",
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	f003 031c 	and.w	r3, r3, #28
	sprintf(str1, "Temperature: %s\r\nPressure: %s\r\nHumidity: %s\r\n",
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <BME280_Init+0xe6>
 800211e:	4915      	ldr	r1, [pc, #84]	@ (8002174 <BME280_Init+0x138>)
 8002120:	e000      	b.n	8002124 <BME280_Init+0xe8>
 8002122:	4915      	ldr	r1, [pc, #84]	@ (8002178 <BME280_Init+0x13c>)
		((value32 >> 8) & BME280_OSRS_H_MSK) ? "ON" : "OFF");
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	0a1b      	lsrs	r3, r3, #8
 8002128:	f003 0307 	and.w	r3, r3, #7
	sprintf(str1, "Temperature: %s\r\nPressure: %s\r\nHumidity: %s\r\n",
 800212c:	2b00      	cmp	r3, #0
 800212e:	d001      	beq.n	8002134 <BME280_Init+0xf8>
 8002130:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <BME280_Init+0x138>)
 8002132:	e000      	b.n	8002136 <BME280_Init+0xfa>
 8002134:	4b10      	ldr	r3, [pc, #64]	@ (8002178 <BME280_Init+0x13c>)
 8002136:	9300      	str	r3, [sp, #0]
 8002138:	460b      	mov	r3, r1
 800213a:	4910      	ldr	r1, [pc, #64]	@ (800217c <BME280_Init+0x140>)
 800213c:	480a      	ldr	r0, [pc, #40]	@ (8002168 <BME280_Init+0x12c>)
 800213e:	f004 fb97 	bl	8006870 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);
 8002142:	4809      	ldr	r0, [pc, #36]	@ (8002168 <BME280_Init+0x12c>)
 8002144:	f7fe f89c 	bl	8000280 <strlen>
 8002148:	4603      	mov	r3, r0
 800214a:	b29a      	uxth	r2, r3
 800214c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002150:	4905      	ldr	r1, [pc, #20]	@ (8002168 <BME280_Init+0x12c>)
 8002152:	4806      	ldr	r0, [pc, #24]	@ (800216c <BME280_Init+0x130>)
 8002154:	f003 f9fa 	bl	800554c <HAL_UART_Transmit>
	BME280_SetMode(BME280_MODE_NORMAL);
 8002158:	2003      	movs	r0, #3
 800215a:	f7ff fb18 	bl	800178e <BME280_SetMode>
}
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	08009ac0 	.word	0x08009ac0
 8002168:	20000280 	.word	0x20000280
 800216c:	200002e8 	.word	0x200002e8
 8002170:	08009ad4 	.word	0x08009ad4
 8002174:	08009af0 	.word	0x08009af0
 8002178:	08009af4 	.word	0x08009af4
 800217c:	08009af8 	.word	0x08009af8

08002180 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08a      	sub	sp, #40	@ 0x28
 8002184:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002186:	f107 0314 	add.w	r3, r7, #20
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	609a      	str	r2, [r3, #8]
 8002192:	60da      	str	r2, [r3, #12]
 8002194:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002196:	4b2b      	ldr	r3, [pc, #172]	@ (8002244 <MX_GPIO_Init+0xc4>)
 8002198:	695b      	ldr	r3, [r3, #20]
 800219a:	4a2a      	ldr	r2, [pc, #168]	@ (8002244 <MX_GPIO_Init+0xc4>)
 800219c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80021a0:	6153      	str	r3, [r2, #20]
 80021a2:	4b28      	ldr	r3, [pc, #160]	@ (8002244 <MX_GPIO_Init+0xc4>)
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021aa:	613b      	str	r3, [r7, #16]
 80021ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021ae:	4b25      	ldr	r3, [pc, #148]	@ (8002244 <MX_GPIO_Init+0xc4>)
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	4a24      	ldr	r2, [pc, #144]	@ (8002244 <MX_GPIO_Init+0xc4>)
 80021b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80021b8:	6153      	str	r3, [r2, #20]
 80021ba:	4b22      	ldr	r3, [pc, #136]	@ (8002244 <MX_GPIO_Init+0xc4>)
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002244 <MX_GPIO_Init+0xc4>)
 80021c8:	695b      	ldr	r3, [r3, #20]
 80021ca:	4a1e      	ldr	r2, [pc, #120]	@ (8002244 <MX_GPIO_Init+0xc4>)
 80021cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021d0:	6153      	str	r3, [r2, #20]
 80021d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002244 <MX_GPIO_Init+0xc4>)
 80021d4:	695b      	ldr	r3, [r3, #20]
 80021d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021de:	4b19      	ldr	r3, [pc, #100]	@ (8002244 <MX_GPIO_Init+0xc4>)
 80021e0:	695b      	ldr	r3, [r3, #20]
 80021e2:	4a18      	ldr	r2, [pc, #96]	@ (8002244 <MX_GPIO_Init+0xc4>)
 80021e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021e8:	6153      	str	r3, [r2, #20]
 80021ea:	4b16      	ldr	r3, [pc, #88]	@ (8002244 <MX_GPIO_Init+0xc4>)
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80021f2:	607b      	str	r3, [r7, #4]
 80021f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80021f6:	2200      	movs	r2, #0
 80021f8:	2120      	movs	r1, #32
 80021fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021fe:	f000 fe6f 	bl	8002ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002202:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002208:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800220c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002212:	f107 0314 	add.w	r3, r7, #20
 8002216:	4619      	mov	r1, r3
 8002218:	480b      	ldr	r0, [pc, #44]	@ (8002248 <MX_GPIO_Init+0xc8>)
 800221a:	f000 fcd7 	bl	8002bcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800221e:	2320      	movs	r3, #32
 8002220:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002222:	2301      	movs	r3, #1
 8002224:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222a:	2300      	movs	r3, #0
 800222c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800222e:	f107 0314 	add.w	r3, r7, #20
 8002232:	4619      	mov	r1, r3
 8002234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002238:	f000 fcc8 	bl	8002bcc <HAL_GPIO_Init>

}
 800223c:	bf00      	nop
 800223e:	3728      	adds	r7, #40	@ 0x28
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40021000 	.word	0x40021000
 8002248:	48000800 	.word	0x48000800

0800224c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002250:	4b1b      	ldr	r3, [pc, #108]	@ (80022c0 <MX_I2C1_Init+0x74>)
 8002252:	4a1c      	ldr	r2, [pc, #112]	@ (80022c4 <MX_I2C1_Init+0x78>)
 8002254:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8002256:	4b1a      	ldr	r3, [pc, #104]	@ (80022c0 <MX_I2C1_Init+0x74>)
 8002258:	f240 220b 	movw	r2, #523	@ 0x20b
 800225c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800225e:	4b18      	ldr	r3, [pc, #96]	@ (80022c0 <MX_I2C1_Init+0x74>)
 8002260:	2200      	movs	r2, #0
 8002262:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002264:	4b16      	ldr	r3, [pc, #88]	@ (80022c0 <MX_I2C1_Init+0x74>)
 8002266:	2201      	movs	r2, #1
 8002268:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800226a:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <MX_I2C1_Init+0x74>)
 800226c:	2200      	movs	r2, #0
 800226e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002270:	4b13      	ldr	r3, [pc, #76]	@ (80022c0 <MX_I2C1_Init+0x74>)
 8002272:	2200      	movs	r2, #0
 8002274:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002276:	4b12      	ldr	r3, [pc, #72]	@ (80022c0 <MX_I2C1_Init+0x74>)
 8002278:	2200      	movs	r2, #0
 800227a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800227c:	4b10      	ldr	r3, [pc, #64]	@ (80022c0 <MX_I2C1_Init+0x74>)
 800227e:	2200      	movs	r2, #0
 8002280:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002282:	4b0f      	ldr	r3, [pc, #60]	@ (80022c0 <MX_I2C1_Init+0x74>)
 8002284:	2200      	movs	r2, #0
 8002286:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002288:	480d      	ldr	r0, [pc, #52]	@ (80022c0 <MX_I2C1_Init+0x74>)
 800228a:	f000 fe5b 	bl	8002f44 <HAL_I2C_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002294:	f000 f95c 	bl	8002550 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002298:	2100      	movs	r1, #0
 800229a:	4809      	ldr	r0, [pc, #36]	@ (80022c0 <MX_I2C1_Init+0x74>)
 800229c:	f001 fbde 	bl	8003a5c <HAL_I2CEx_ConfigAnalogFilter>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80022a6:	f000 f953 	bl	8002550 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80022aa:	2100      	movs	r1, #0
 80022ac:	4804      	ldr	r0, [pc, #16]	@ (80022c0 <MX_I2C1_Init+0x74>)
 80022ae:	f001 fc20 	bl	8003af2 <HAL_I2CEx_ConfigDigitalFilter>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80022b8:	f000 f94a 	bl	8002550 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80022bc:	bf00      	nop
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	2000022c 	.word	0x2000022c
 80022c4:	40005400 	.word	0x40005400

080022c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08a      	sub	sp, #40	@ 0x28
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d0:	f107 0314 	add.w	r3, r7, #20
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a17      	ldr	r2, [pc, #92]	@ (8002344 <HAL_I2C_MspInit+0x7c>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d128      	bne.n	800233c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ea:	4b17      	ldr	r3, [pc, #92]	@ (8002348 <HAL_I2C_MspInit+0x80>)
 80022ec:	695b      	ldr	r3, [r3, #20]
 80022ee:	4a16      	ldr	r2, [pc, #88]	@ (8002348 <HAL_I2C_MspInit+0x80>)
 80022f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022f4:	6153      	str	r3, [r2, #20]
 80022f6:	4b14      	ldr	r3, [pc, #80]	@ (8002348 <HAL_I2C_MspInit+0x80>)
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022fe:	613b      	str	r3, [r7, #16]
 8002300:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002302:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002306:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002308:	2312      	movs	r3, #18
 800230a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230c:	2300      	movs	r3, #0
 800230e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002310:	2303      	movs	r3, #3
 8002312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002314:	2304      	movs	r3, #4
 8002316:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002318:	f107 0314 	add.w	r3, r7, #20
 800231c:	4619      	mov	r1, r3
 800231e:	480b      	ldr	r0, [pc, #44]	@ (800234c <HAL_I2C_MspInit+0x84>)
 8002320:	f000 fc54 	bl	8002bcc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002324:	4b08      	ldr	r3, [pc, #32]	@ (8002348 <HAL_I2C_MspInit+0x80>)
 8002326:	69db      	ldr	r3, [r3, #28]
 8002328:	4a07      	ldr	r2, [pc, #28]	@ (8002348 <HAL_I2C_MspInit+0x80>)
 800232a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800232e:	61d3      	str	r3, [r2, #28]
 8002330:	4b05      	ldr	r3, [pc, #20]	@ (8002348 <HAL_I2C_MspInit+0x80>)
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800233c:	bf00      	nop
 800233e:	3728      	adds	r7, #40	@ 0x28
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40005400 	.word	0x40005400
 8002348:	40021000 	.word	0x40021000
 800234c:	48000400 	.word	0x48000400

08002350 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	float temperature = 0.0f, preasure = 0.0f, humidity = 0.0f, altitude = 0.0f;
 8002356:	f04f 0300 	mov.w	r3, #0
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	f04f 0300 	mov.w	r3, #0
 8002360:	60bb      	str	r3, [r7, #8]
 8002362:	f04f 0300 	mov.w	r3, #0
 8002366:	607b      	str	r3, [r7, #4]
 8002368:	f04f 0300 	mov.w	r3, #0
 800236c:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800236e:	f000 fabd 	bl	80028ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002372:	f000 f88d 	bl	8002490 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002376:	f7ff ff03 	bl	8002180 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800237a:	f000 fa1b 	bl	80027b4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800237e:	f7ff ff65 	bl	800224c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  BME280_Init();
 8002382:	f7ff fe5b 	bl	800203c <BME280_Init>
  while (1)
  {
//	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
//	  HAL_UART_Transmit(&huart2, (uint8_t*)"HEllo\r\n", strlen("HEllo\r\n"), 1000);
//	  HAL_Delay(1000);
	  temperature = BME280_ReadTemperature();
 8002386:	f7ff fa21 	bl	80017cc <BME280_ReadTemperature>
 800238a:	ed87 0a03 	vstr	s0, [r7, #12]
	  preasure = BME280_ReadPressure();
 800238e:	f7ff fa75 	bl	800187c <BME280_ReadPressure>
 8002392:	ed87 0a02 	vstr	s0, [r7, #8]
	  humidity = BME280_ReadHumidity();
 8002396:	f7ff fd85 	bl	8001ea4 <BME280_ReadHumidity>
 800239a:	ed87 0a01 	vstr	s0, [r7, #4]
	  altitude = BME280_ReadAltitude(SEALEVELPRESSURE_PA);
 800239e:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8002470 <main+0x120>
 80023a2:	f7ff fe01 	bl	8001fa8 <BME280_ReadAltitude>
 80023a6:	ed87 0a00 	vstr	s0, [r7]
	  sprintf(str1, "Temperature: %.2f *C\r\n", temperature);
 80023aa:	68f8      	ldr	r0, [r7, #12]
 80023ac:	f7fe f8d4 	bl	8000558 <__aeabi_f2d>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	492f      	ldr	r1, [pc, #188]	@ (8002474 <main+0x124>)
 80023b6:	4830      	ldr	r0, [pc, #192]	@ (8002478 <main+0x128>)
 80023b8:	f004 fa5a 	bl	8006870 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)str1, strlen(str1), 1000);
 80023bc:	482e      	ldr	r0, [pc, #184]	@ (8002478 <main+0x128>)
 80023be:	f7fd ff5f 	bl	8000280 <strlen>
 80023c2:	4603      	mov	r3, r0
 80023c4:	b29a      	uxth	r2, r3
 80023c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023ca:	492b      	ldr	r1, [pc, #172]	@ (8002478 <main+0x128>)
 80023cc:	482b      	ldr	r0, [pc, #172]	@ (800247c <main+0x12c>)
 80023ce:	f003 f8bd 	bl	800554c <HAL_UART_Transmit>

	  sprintf(str1, "Preasure: %.2f PA\r\n", preasure);
 80023d2:	68b8      	ldr	r0, [r7, #8]
 80023d4:	f7fe f8c0 	bl	8000558 <__aeabi_f2d>
 80023d8:	4602      	mov	r2, r0
 80023da:	460b      	mov	r3, r1
 80023dc:	4928      	ldr	r1, [pc, #160]	@ (8002480 <main+0x130>)
 80023de:	4826      	ldr	r0, [pc, #152]	@ (8002478 <main+0x128>)
 80023e0:	f004 fa46 	bl	8006870 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)str1, strlen(str1), 1000);
 80023e4:	4824      	ldr	r0, [pc, #144]	@ (8002478 <main+0x128>)
 80023e6:	f7fd ff4b 	bl	8000280 <strlen>
 80023ea:	4603      	mov	r3, r0
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023f2:	4921      	ldr	r1, [pc, #132]	@ (8002478 <main+0x128>)
 80023f4:	4821      	ldr	r0, [pc, #132]	@ (800247c <main+0x12c>)
 80023f6:	f003 f8a9 	bl	800554c <HAL_UART_Transmit>

	  sprintf(str1, "Humidity: %.2f (%)\r\n", humidity);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f7fe f8ac 	bl	8000558 <__aeabi_f2d>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	491f      	ldr	r1, [pc, #124]	@ (8002484 <main+0x134>)
 8002406:	481c      	ldr	r0, [pc, #112]	@ (8002478 <main+0x128>)
 8002408:	f004 fa32 	bl	8006870 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)str1, strlen(str1), 1000);
 800240c:	481a      	ldr	r0, [pc, #104]	@ (8002478 <main+0x128>)
 800240e:	f7fd ff37 	bl	8000280 <strlen>
 8002412:	4603      	mov	r3, r0
 8002414:	b29a      	uxth	r2, r3
 8002416:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800241a:	4917      	ldr	r1, [pc, #92]	@ (8002478 <main+0x128>)
 800241c:	4817      	ldr	r0, [pc, #92]	@ (800247c <main+0x12c>)
 800241e:	f003 f895 	bl	800554c <HAL_UART_Transmit>

	  sprintf(str1, "Altitude: %.2f M\r\n", altitude);
 8002422:	6838      	ldr	r0, [r7, #0]
 8002424:	f7fe f898 	bl	8000558 <__aeabi_f2d>
 8002428:	4602      	mov	r2, r0
 800242a:	460b      	mov	r3, r1
 800242c:	4916      	ldr	r1, [pc, #88]	@ (8002488 <main+0x138>)
 800242e:	4812      	ldr	r0, [pc, #72]	@ (8002478 <main+0x128>)
 8002430:	f004 fa1e 	bl	8006870 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)str1, strlen(str1), 1000);
 8002434:	4810      	ldr	r0, [pc, #64]	@ (8002478 <main+0x128>)
 8002436:	f7fd ff23 	bl	8000280 <strlen>
 800243a:	4603      	mov	r3, r0
 800243c:	b29a      	uxth	r2, r3
 800243e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002442:	490d      	ldr	r1, [pc, #52]	@ (8002478 <main+0x128>)
 8002444:	480d      	ldr	r0, [pc, #52]	@ (800247c <main+0x12c>)
 8002446:	f003 f881 	bl	800554c <HAL_UART_Transmit>

	  HAL_UART_Transmit(&huart2, (uint8_t*)"-----------------------------------\r\n", strlen("-----------------------------------\r\n"), 1000);
 800244a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800244e:	2225      	movs	r2, #37	@ 0x25
 8002450:	490e      	ldr	r1, [pc, #56]	@ (800248c <main+0x13c>)
 8002452:	480a      	ldr	r0, [pc, #40]	@ (800247c <main+0x12c>)
 8002454:	f003 f87a 	bl	800554c <HAL_UART_Transmit>

	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002458:	2120      	movs	r1, #32
 800245a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800245e:	f000 fd57 	bl	8002f10 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8002462:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002466:	f000 faa7 	bl	80029b8 <HAL_Delay>
	  temperature = BME280_ReadTemperature();
 800246a:	bf00      	nop
 800246c:	e78b      	b.n	8002386 <main+0x36>
 800246e:	bf00      	nop
 8002470:	49776020 	.word	0x49776020
 8002474:	08009b28 	.word	0x08009b28
 8002478:	20000280 	.word	0x20000280
 800247c:	200002e8 	.word	0x200002e8
 8002480:	08009b40 	.word	0x08009b40
 8002484:	08009b54 	.word	0x08009b54
 8002488:	08009b6c 	.word	0x08009b6c
 800248c:	08009b80 	.word	0x08009b80

08002490 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b0a6      	sub	sp, #152	@ 0x98
 8002494:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002496:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800249a:	2228      	movs	r2, #40	@ 0x28
 800249c:	2100      	movs	r1, #0
 800249e:	4618      	mov	r0, r3
 80024a0:	f004 fa49 	bl	8006936 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024a4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024b4:	1d3b      	adds	r3, r7, #4
 80024b6:	2258      	movs	r2, #88	@ 0x58
 80024b8:	2100      	movs	r1, #0
 80024ba:	4618      	mov	r0, r3
 80024bc:	f004 fa3b 	bl	8006936 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024c0:	2302      	movs	r3, #2
 80024c2:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024c4:	2301      	movs	r3, #1
 80024c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024c8:	2310      	movs	r3, #16
 80024ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024ce:	2302      	movs	r3, #2
 80024d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80024dc:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80024e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80024e4:	2300      	movs	r3, #0
 80024e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024ea:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80024ee:	4618      	mov	r0, r3
 80024f0:	f001 fb4c 	bl	8003b8c <HAL_RCC_OscConfig>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80024fa:	f000 f829 	bl	8002550 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024fe:	230f      	movs	r3, #15
 8002500:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002502:	2302      	movs	r3, #2
 8002504:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002506:	2300      	movs	r3, #0
 8002508:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800250a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800250e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002510:	2300      	movs	r3, #0
 8002512:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002514:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002518:	2102      	movs	r1, #2
 800251a:	4618      	mov	r0, r3
 800251c:	f002 fb8a 	bl	8004c34 <HAL_RCC_ClockConfig>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002526:	f000 f813 	bl	8002550 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1;
 800252a:	2322      	movs	r3, #34	@ 0x22
 800252c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800252e:	2300      	movs	r3, #0
 8002530:	613b      	str	r3, [r7, #16]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002532:	2300      	movs	r3, #0
 8002534:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002536:	1d3b      	adds	r3, r7, #4
 8002538:	4618      	mov	r0, r3
 800253a:	f002 fd9b 	bl	8005074 <HAL_RCCEx_PeriphCLKConfig>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002544:	f000 f804 	bl	8002550 <Error_Handler>
  }
}
 8002548:	bf00      	nop
 800254a:	3798      	adds	r7, #152	@ 0x98
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002554:	b672      	cpsid	i
}
 8002556:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002558:	bf00      	nop
 800255a:	e7fd      	b.n	8002558 <Error_Handler+0x8>

0800255c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002562:	4b0f      	ldr	r3, [pc, #60]	@ (80025a0 <HAL_MspInit+0x44>)
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	4a0e      	ldr	r2, [pc, #56]	@ (80025a0 <HAL_MspInit+0x44>)
 8002568:	f043 0301 	orr.w	r3, r3, #1
 800256c:	6193      	str	r3, [r2, #24]
 800256e:	4b0c      	ldr	r3, [pc, #48]	@ (80025a0 <HAL_MspInit+0x44>)
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	607b      	str	r3, [r7, #4]
 8002578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800257a:	4b09      	ldr	r3, [pc, #36]	@ (80025a0 <HAL_MspInit+0x44>)
 800257c:	69db      	ldr	r3, [r3, #28]
 800257e:	4a08      	ldr	r2, [pc, #32]	@ (80025a0 <HAL_MspInit+0x44>)
 8002580:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002584:	61d3      	str	r3, [r2, #28]
 8002586:	4b06      	ldr	r3, [pc, #24]	@ (80025a0 <HAL_MspInit+0x44>)
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800258e:	603b      	str	r3, [r7, #0]
 8002590:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002592:	2007      	movs	r0, #7
 8002594:	f000 fae6 	bl	8002b64 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002598:	bf00      	nop
 800259a:	3708      	adds	r7, #8
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40021000 	.word	0x40021000

080025a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025a8:	bf00      	nop
 80025aa:	e7fd      	b.n	80025a8 <NMI_Handler+0x4>

080025ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025b0:	bf00      	nop
 80025b2:	e7fd      	b.n	80025b0 <HardFault_Handler+0x4>

080025b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025b8:	bf00      	nop
 80025ba:	e7fd      	b.n	80025b8 <MemManage_Handler+0x4>

080025bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025c0:	bf00      	nop
 80025c2:	e7fd      	b.n	80025c0 <BusFault_Handler+0x4>

080025c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025c8:	bf00      	nop
 80025ca:	e7fd      	b.n	80025c8 <UsageFault_Handler+0x4>

080025cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025d0:	bf00      	nop
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr

080025da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025da:	b480      	push	{r7}
 80025dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025de:	bf00      	nop
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr

080025f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025f6:	b580      	push	{r7, lr}
 80025f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025fa:	f000 f9bd 	bl	8002978 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}

08002602 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002602:	b480      	push	{r7}
 8002604:	af00      	add	r7, sp, #0
  return 1;
 8002606:	2301      	movs	r3, #1
}
 8002608:	4618      	mov	r0, r3
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <_kill>:

int _kill(int pid, int sig)
{
 8002612:	b580      	push	{r7, lr}
 8002614:	b082      	sub	sp, #8
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
 800261a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800261c:	f004 f9de 	bl	80069dc <__errno>
 8002620:	4603      	mov	r3, r0
 8002622:	2216      	movs	r2, #22
 8002624:	601a      	str	r2, [r3, #0]
  return -1;
 8002626:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800262a:	4618      	mov	r0, r3
 800262c:	3708      	adds	r7, #8
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <_exit>:

void _exit (int status)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	b082      	sub	sp, #8
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800263a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f7ff ffe7 	bl	8002612 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002644:	bf00      	nop
 8002646:	e7fd      	b.n	8002644 <_exit+0x12>

08002648 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]
 8002658:	e00a      	b.n	8002670 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800265a:	f3af 8000 	nop.w
 800265e:	4601      	mov	r1, r0
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	1c5a      	adds	r2, r3, #1
 8002664:	60ba      	str	r2, [r7, #8]
 8002666:	b2ca      	uxtb	r2, r1
 8002668:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	3301      	adds	r3, #1
 800266e:	617b      	str	r3, [r7, #20]
 8002670:	697a      	ldr	r2, [r7, #20]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	429a      	cmp	r2, r3
 8002676:	dbf0      	blt.n	800265a <_read+0x12>
  }

  return len;
 8002678:	687b      	ldr	r3, [r7, #4]
}
 800267a:	4618      	mov	r0, r3
 800267c:	3718      	adds	r7, #24
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b086      	sub	sp, #24
 8002686:	af00      	add	r7, sp, #0
 8002688:	60f8      	str	r0, [r7, #12]
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800268e:	2300      	movs	r3, #0
 8002690:	617b      	str	r3, [r7, #20]
 8002692:	e009      	b.n	80026a8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	1c5a      	adds	r2, r3, #1
 8002698:	60ba      	str	r2, [r7, #8]
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	4618      	mov	r0, r3
 800269e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	3301      	adds	r3, #1
 80026a6:	617b      	str	r3, [r7, #20]
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	dbf1      	blt.n	8002694 <_write+0x12>
  }
  return len;
 80026b0:	687b      	ldr	r3, [r7, #4]
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3718      	adds	r7, #24
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <_close>:

int _close(int file)
{
 80026ba:	b480      	push	{r7}
 80026bc:	b083      	sub	sp, #12
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr

080026d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b083      	sub	sp, #12
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
 80026da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80026e2:	605a      	str	r2, [r3, #4]
  return 0;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr

080026f2 <_isatty>:

int _isatty(int file)
{
 80026f2:	b480      	push	{r7}
 80026f4:	b083      	sub	sp, #12
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026fa:	2301      	movs	r3, #1
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3714      	adds	r7, #20
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
	...

08002724 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800272c:	4a14      	ldr	r2, [pc, #80]	@ (8002780 <_sbrk+0x5c>)
 800272e:	4b15      	ldr	r3, [pc, #84]	@ (8002784 <_sbrk+0x60>)
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002738:	4b13      	ldr	r3, [pc, #76]	@ (8002788 <_sbrk+0x64>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d102      	bne.n	8002746 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002740:	4b11      	ldr	r3, [pc, #68]	@ (8002788 <_sbrk+0x64>)
 8002742:	4a12      	ldr	r2, [pc, #72]	@ (800278c <_sbrk+0x68>)
 8002744:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002746:	4b10      	ldr	r3, [pc, #64]	@ (8002788 <_sbrk+0x64>)
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4413      	add	r3, r2
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	429a      	cmp	r2, r3
 8002752:	d207      	bcs.n	8002764 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002754:	f004 f942 	bl	80069dc <__errno>
 8002758:	4603      	mov	r3, r0
 800275a:	220c      	movs	r2, #12
 800275c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800275e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002762:	e009      	b.n	8002778 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002764:	4b08      	ldr	r3, [pc, #32]	@ (8002788 <_sbrk+0x64>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800276a:	4b07      	ldr	r3, [pc, #28]	@ (8002788 <_sbrk+0x64>)
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	4413      	add	r3, r2
 8002772:	4a05      	ldr	r2, [pc, #20]	@ (8002788 <_sbrk+0x64>)
 8002774:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002776:	68fb      	ldr	r3, [r7, #12]
}
 8002778:	4618      	mov	r0, r3
 800277a:	3718      	adds	r7, #24
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}
 8002780:	20010000 	.word	0x20010000
 8002784:	00000400 	.word	0x00000400
 8002788:	200002e4 	.word	0x200002e4
 800278c:	200004c0 	.word	0x200004c0

08002790 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002794:	4b06      	ldr	r3, [pc, #24]	@ (80027b0 <SystemInit+0x20>)
 8002796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800279a:	4a05      	ldr	r2, [pc, #20]	@ (80027b0 <SystemInit+0x20>)
 800279c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027a4:	bf00      	nop
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027b8:	4b14      	ldr	r3, [pc, #80]	@ (800280c <MX_USART2_UART_Init+0x58>)
 80027ba:	4a15      	ldr	r2, [pc, #84]	@ (8002810 <MX_USART2_UART_Init+0x5c>)
 80027bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027be:	4b13      	ldr	r3, [pc, #76]	@ (800280c <MX_USART2_UART_Init+0x58>)
 80027c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027c6:	4b11      	ldr	r3, [pc, #68]	@ (800280c <MX_USART2_UART_Init+0x58>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027cc:	4b0f      	ldr	r3, [pc, #60]	@ (800280c <MX_USART2_UART_Init+0x58>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027d2:	4b0e      	ldr	r3, [pc, #56]	@ (800280c <MX_USART2_UART_Init+0x58>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027d8:	4b0c      	ldr	r3, [pc, #48]	@ (800280c <MX_USART2_UART_Init+0x58>)
 80027da:	220c      	movs	r2, #12
 80027dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027de:	4b0b      	ldr	r3, [pc, #44]	@ (800280c <MX_USART2_UART_Init+0x58>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027e4:	4b09      	ldr	r3, [pc, #36]	@ (800280c <MX_USART2_UART_Init+0x58>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027ea:	4b08      	ldr	r3, [pc, #32]	@ (800280c <MX_USART2_UART_Init+0x58>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027f0:	4b06      	ldr	r3, [pc, #24]	@ (800280c <MX_USART2_UART_Init+0x58>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027f6:	4805      	ldr	r0, [pc, #20]	@ (800280c <MX_USART2_UART_Init+0x58>)
 80027f8:	f002 fe5a 	bl	80054b0 <HAL_UART_Init>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002802:	f7ff fea5 	bl	8002550 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002806:	bf00      	nop
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	200002e8 	.word	0x200002e8
 8002810:	40004400 	.word	0x40004400

08002814 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b08a      	sub	sp, #40	@ 0x28
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800281c:	f107 0314 	add.w	r3, r7, #20
 8002820:	2200      	movs	r2, #0
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	605a      	str	r2, [r3, #4]
 8002826:	609a      	str	r2, [r3, #8]
 8002828:	60da      	str	r2, [r3, #12]
 800282a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a17      	ldr	r2, [pc, #92]	@ (8002890 <HAL_UART_MspInit+0x7c>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d128      	bne.n	8002888 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002836:	4b17      	ldr	r3, [pc, #92]	@ (8002894 <HAL_UART_MspInit+0x80>)
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	4a16      	ldr	r2, [pc, #88]	@ (8002894 <HAL_UART_MspInit+0x80>)
 800283c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002840:	61d3      	str	r3, [r2, #28]
 8002842:	4b14      	ldr	r3, [pc, #80]	@ (8002894 <HAL_UART_MspInit+0x80>)
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800284a:	613b      	str	r3, [r7, #16]
 800284c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800284e:	4b11      	ldr	r3, [pc, #68]	@ (8002894 <HAL_UART_MspInit+0x80>)
 8002850:	695b      	ldr	r3, [r3, #20]
 8002852:	4a10      	ldr	r2, [pc, #64]	@ (8002894 <HAL_UART_MspInit+0x80>)
 8002854:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002858:	6153      	str	r3, [r2, #20]
 800285a:	4b0e      	ldr	r3, [pc, #56]	@ (8002894 <HAL_UART_MspInit+0x80>)
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002866:	230c      	movs	r3, #12
 8002868:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286a:	2302      	movs	r3, #2
 800286c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002872:	2300      	movs	r3, #0
 8002874:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002876:	2307      	movs	r3, #7
 8002878:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800287a:	f107 0314 	add.w	r3, r7, #20
 800287e:	4619      	mov	r1, r3
 8002880:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002884:	f000 f9a2 	bl	8002bcc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002888:	bf00      	nop
 800288a:	3728      	adds	r7, #40	@ 0x28
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40004400 	.word	0x40004400
 8002894:	40021000 	.word	0x40021000

08002898 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002898:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80028d0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800289c:	f7ff ff78 	bl	8002790 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028a0:	480c      	ldr	r0, [pc, #48]	@ (80028d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80028a2:	490d      	ldr	r1, [pc, #52]	@ (80028d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80028a4:	4a0d      	ldr	r2, [pc, #52]	@ (80028dc <LoopForever+0xe>)
  movs r3, #0
 80028a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028a8:	e002      	b.n	80028b0 <LoopCopyDataInit>

080028aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028ae:	3304      	adds	r3, #4

080028b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028b4:	d3f9      	bcc.n	80028aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028b6:	4a0a      	ldr	r2, [pc, #40]	@ (80028e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80028b8:	4c0a      	ldr	r4, [pc, #40]	@ (80028e4 <LoopForever+0x16>)
  movs r3, #0
 80028ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028bc:	e001      	b.n	80028c2 <LoopFillZerobss>

080028be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028c0:	3204      	adds	r2, #4

080028c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028c4:	d3fb      	bcc.n	80028be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80028c6:	f004 f88f 	bl	80069e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80028ca:	f7ff fd41 	bl	8002350 <main>

080028ce <LoopForever>:

LoopForever:
    b LoopForever
 80028ce:	e7fe      	b.n	80028ce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80028d0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80028d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028d8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80028dc:	08009f90 	.word	0x08009f90
  ldr r2, =_sbss
 80028e0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80028e4:	200004c0 	.word	0x200004c0

080028e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80028e8:	e7fe      	b.n	80028e8 <ADC1_2_IRQHandler>
	...

080028ec <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028f0:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <HAL_Init+0x28>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a07      	ldr	r2, [pc, #28]	@ (8002914 <HAL_Init+0x28>)
 80028f6:	f043 0310 	orr.w	r3, r3, #16
 80028fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028fc:	2003      	movs	r0, #3
 80028fe:	f000 f931 	bl	8002b64 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002902:	2000      	movs	r0, #0
 8002904:	f000 f808 	bl	8002918 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002908:	f7ff fe28 	bl	800255c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40022000 	.word	0x40022000

08002918 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002920:	4b12      	ldr	r3, [pc, #72]	@ (800296c <HAL_InitTick+0x54>)
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	4b12      	ldr	r3, [pc, #72]	@ (8002970 <HAL_InitTick+0x58>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	4619      	mov	r1, r3
 800292a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800292e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002932:	fbb2 f3f3 	udiv	r3, r2, r3
 8002936:	4618      	mov	r0, r3
 8002938:	f000 f93b 	bl	8002bb2 <HAL_SYSTICK_Config>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e00e      	b.n	8002964 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b0f      	cmp	r3, #15
 800294a:	d80a      	bhi.n	8002962 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800294c:	2200      	movs	r2, #0
 800294e:	6879      	ldr	r1, [r7, #4]
 8002950:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002954:	f000 f911 	bl	8002b7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002958:	4a06      	ldr	r2, [pc, #24]	@ (8002974 <HAL_InitTick+0x5c>)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800295e:	2300      	movs	r3, #0
 8002960:	e000      	b.n	8002964 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
}
 8002964:	4618      	mov	r0, r3
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}
 800296c:	20000000 	.word	0x20000000
 8002970:	20000008 	.word	0x20000008
 8002974:	20000004 	.word	0x20000004

08002978 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800297c:	4b06      	ldr	r3, [pc, #24]	@ (8002998 <HAL_IncTick+0x20>)
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	461a      	mov	r2, r3
 8002982:	4b06      	ldr	r3, [pc, #24]	@ (800299c <HAL_IncTick+0x24>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4413      	add	r3, r2
 8002988:	4a04      	ldr	r2, [pc, #16]	@ (800299c <HAL_IncTick+0x24>)
 800298a:	6013      	str	r3, [r2, #0]
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	20000008 	.word	0x20000008
 800299c:	20000370 	.word	0x20000370

080029a0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  return uwTick;  
 80029a4:	4b03      	ldr	r3, [pc, #12]	@ (80029b4 <HAL_GetTick+0x14>)
 80029a6:	681b      	ldr	r3, [r3, #0]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	20000370 	.word	0x20000370

080029b8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029c0:	f7ff ffee 	bl	80029a0 <HAL_GetTick>
 80029c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80029d0:	d005      	beq.n	80029de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029d2:	4b0a      	ldr	r3, [pc, #40]	@ (80029fc <HAL_Delay+0x44>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	461a      	mov	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	4413      	add	r3, r2
 80029dc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80029de:	bf00      	nop
 80029e0:	f7ff ffde 	bl	80029a0 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d8f7      	bhi.n	80029e0 <HAL_Delay+0x28>
  {
  }
}
 80029f0:	bf00      	nop
 80029f2:	bf00      	nop
 80029f4:	3710      	adds	r7, #16
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	20000008 	.word	0x20000008

08002a00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b085      	sub	sp, #20
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a10:	4b0c      	ldr	r3, [pc, #48]	@ (8002a44 <__NVIC_SetPriorityGrouping+0x44>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a32:	4a04      	ldr	r2, [pc, #16]	@ (8002a44 <__NVIC_SetPriorityGrouping+0x44>)
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	60d3      	str	r3, [r2, #12]
}
 8002a38:	bf00      	nop
 8002a3a:	3714      	adds	r7, #20
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	e000ed00 	.word	0xe000ed00

08002a48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a4c:	4b04      	ldr	r3, [pc, #16]	@ (8002a60 <__NVIC_GetPriorityGrouping+0x18>)
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	0a1b      	lsrs	r3, r3, #8
 8002a52:	f003 0307 	and.w	r3, r3, #7
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	e000ed00 	.word	0xe000ed00

08002a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	6039      	str	r1, [r7, #0]
 8002a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	db0a      	blt.n	8002a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	490c      	ldr	r1, [pc, #48]	@ (8002ab0 <__NVIC_SetPriority+0x4c>)
 8002a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a82:	0112      	lsls	r2, r2, #4
 8002a84:	b2d2      	uxtb	r2, r2
 8002a86:	440b      	add	r3, r1
 8002a88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a8c:	e00a      	b.n	8002aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	b2da      	uxtb	r2, r3
 8002a92:	4908      	ldr	r1, [pc, #32]	@ (8002ab4 <__NVIC_SetPriority+0x50>)
 8002a94:	79fb      	ldrb	r3, [r7, #7]
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	3b04      	subs	r3, #4
 8002a9c:	0112      	lsls	r2, r2, #4
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	761a      	strb	r2, [r3, #24]
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr
 8002ab0:	e000e100 	.word	0xe000e100
 8002ab4:	e000ed00 	.word	0xe000ed00

08002ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b089      	sub	sp, #36	@ 0x24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f1c3 0307 	rsb	r3, r3, #7
 8002ad2:	2b04      	cmp	r3, #4
 8002ad4:	bf28      	it	cs
 8002ad6:	2304      	movcs	r3, #4
 8002ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	3304      	adds	r3, #4
 8002ade:	2b06      	cmp	r3, #6
 8002ae0:	d902      	bls.n	8002ae8 <NVIC_EncodePriority+0x30>
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	3b03      	subs	r3, #3
 8002ae6:	e000      	b.n	8002aea <NVIC_EncodePriority+0x32>
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	fa02 f303 	lsl.w	r3, r2, r3
 8002af6:	43da      	mvns	r2, r3
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	401a      	ands	r2, r3
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b00:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	fa01 f303 	lsl.w	r3, r1, r3
 8002b0a:	43d9      	mvns	r1, r3
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b10:	4313      	orrs	r3, r2
         );
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3724      	adds	r7, #36	@ 0x24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
	...

08002b20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b30:	d301      	bcc.n	8002b36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b32:	2301      	movs	r3, #1
 8002b34:	e00f      	b.n	8002b56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b36:	4a0a      	ldr	r2, [pc, #40]	@ (8002b60 <SysTick_Config+0x40>)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	3b01      	subs	r3, #1
 8002b3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b3e:	210f      	movs	r1, #15
 8002b40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002b44:	f7ff ff8e 	bl	8002a64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b48:	4b05      	ldr	r3, [pc, #20]	@ (8002b60 <SysTick_Config+0x40>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b4e:	4b04      	ldr	r3, [pc, #16]	@ (8002b60 <SysTick_Config+0x40>)
 8002b50:	2207      	movs	r2, #7
 8002b52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	e000e010 	.word	0xe000e010

08002b64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	f7ff ff47 	bl	8002a00 <__NVIC_SetPriorityGrouping>
}
 8002b72:	bf00      	nop
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	b086      	sub	sp, #24
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	4603      	mov	r3, r0
 8002b82:	60b9      	str	r1, [r7, #8]
 8002b84:	607a      	str	r2, [r7, #4]
 8002b86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b8c:	f7ff ff5c 	bl	8002a48 <__NVIC_GetPriorityGrouping>
 8002b90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	68b9      	ldr	r1, [r7, #8]
 8002b96:	6978      	ldr	r0, [r7, #20]
 8002b98:	f7ff ff8e 	bl	8002ab8 <NVIC_EncodePriority>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ba2:	4611      	mov	r1, r2
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7ff ff5d 	bl	8002a64 <__NVIC_SetPriority>
}
 8002baa:	bf00      	nop
 8002bac:	3718      	adds	r7, #24
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b082      	sub	sp, #8
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f7ff ffb0 	bl	8002b20 <SysTick_Config>
 8002bc0:	4603      	mov	r3, r0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3708      	adds	r7, #8
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
	...

08002bcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b087      	sub	sp, #28
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bda:	e160      	b.n	8002e9e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	2101      	movs	r1, #1
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	fa01 f303 	lsl.w	r3, r1, r3
 8002be8:	4013      	ands	r3, r2
 8002bea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	f000 8152 	beq.w	8002e98 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f003 0303 	and.w	r3, r3, #3
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d005      	beq.n	8002c0c <HAL_GPIO_Init+0x40>
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f003 0303 	and.w	r3, r3, #3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d130      	bne.n	8002c6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	2203      	movs	r2, #3
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	693a      	ldr	r2, [r7, #16]
 8002c20:	4013      	ands	r3, r2
 8002c22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68da      	ldr	r2, [r3, #12]
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c42:	2201      	movs	r2, #1
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	43db      	mvns	r3, r3
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	091b      	lsrs	r3, r3, #4
 8002c58:	f003 0201 	and.w	r2, r3, #1
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f003 0303 	and.w	r3, r3, #3
 8002c76:	2b03      	cmp	r3, #3
 8002c78:	d017      	beq.n	8002caa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	2203      	movs	r2, #3
 8002c86:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8a:	43db      	mvns	r3, r3
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	4013      	ands	r3, r2
 8002c90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	689a      	ldr	r2, [r3, #8]
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	693a      	ldr	r2, [r7, #16]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f003 0303 	and.w	r3, r3, #3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d123      	bne.n	8002cfe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	08da      	lsrs	r2, r3, #3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	3208      	adds	r2, #8
 8002cbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002cc4:	697b      	ldr	r3, [r7, #20]
 8002cc6:	f003 0307 	and.w	r3, r3, #7
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	220f      	movs	r2, #15
 8002cce:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd2:	43db      	mvns	r3, r3
 8002cd4:	693a      	ldr	r2, [r7, #16]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	691a      	ldr	r2, [r3, #16]
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	f003 0307 	and.w	r3, r3, #7
 8002ce4:	009b      	lsls	r3, r3, #2
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	08da      	lsrs	r2, r3, #3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	3208      	adds	r2, #8
 8002cf8:	6939      	ldr	r1, [r7, #16]
 8002cfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	2203      	movs	r2, #3
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	43db      	mvns	r3, r3
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4013      	ands	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f003 0203 	and.w	r2, r3, #3
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	693a      	ldr	r2, [r7, #16]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	693a      	ldr	r2, [r7, #16]
 8002d30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 80ac 	beq.w	8002e98 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d40:	4b5e      	ldr	r3, [pc, #376]	@ (8002ebc <HAL_GPIO_Init+0x2f0>)
 8002d42:	699b      	ldr	r3, [r3, #24]
 8002d44:	4a5d      	ldr	r2, [pc, #372]	@ (8002ebc <HAL_GPIO_Init+0x2f0>)
 8002d46:	f043 0301 	orr.w	r3, r3, #1
 8002d4a:	6193      	str	r3, [r2, #24]
 8002d4c:	4b5b      	ldr	r3, [pc, #364]	@ (8002ebc <HAL_GPIO_Init+0x2f0>)
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	60bb      	str	r3, [r7, #8]
 8002d56:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002d58:	4a59      	ldr	r2, [pc, #356]	@ (8002ec0 <HAL_GPIO_Init+0x2f4>)
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	089b      	lsrs	r3, r3, #2
 8002d5e:	3302      	adds	r3, #2
 8002d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d64:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	f003 0303 	and.w	r3, r3, #3
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	220f      	movs	r2, #15
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	43db      	mvns	r3, r3
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002d82:	d025      	beq.n	8002dd0 <HAL_GPIO_Init+0x204>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a4f      	ldr	r2, [pc, #316]	@ (8002ec4 <HAL_GPIO_Init+0x2f8>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d01f      	beq.n	8002dcc <HAL_GPIO_Init+0x200>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	4a4e      	ldr	r2, [pc, #312]	@ (8002ec8 <HAL_GPIO_Init+0x2fc>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d019      	beq.n	8002dc8 <HAL_GPIO_Init+0x1fc>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4a4d      	ldr	r2, [pc, #308]	@ (8002ecc <HAL_GPIO_Init+0x300>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d013      	beq.n	8002dc4 <HAL_GPIO_Init+0x1f8>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	4a4c      	ldr	r2, [pc, #304]	@ (8002ed0 <HAL_GPIO_Init+0x304>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d00d      	beq.n	8002dc0 <HAL_GPIO_Init+0x1f4>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4a4b      	ldr	r2, [pc, #300]	@ (8002ed4 <HAL_GPIO_Init+0x308>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d007      	beq.n	8002dbc <HAL_GPIO_Init+0x1f0>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a4a      	ldr	r2, [pc, #296]	@ (8002ed8 <HAL_GPIO_Init+0x30c>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d101      	bne.n	8002db8 <HAL_GPIO_Init+0x1ec>
 8002db4:	2306      	movs	r3, #6
 8002db6:	e00c      	b.n	8002dd2 <HAL_GPIO_Init+0x206>
 8002db8:	2307      	movs	r3, #7
 8002dba:	e00a      	b.n	8002dd2 <HAL_GPIO_Init+0x206>
 8002dbc:	2305      	movs	r3, #5
 8002dbe:	e008      	b.n	8002dd2 <HAL_GPIO_Init+0x206>
 8002dc0:	2304      	movs	r3, #4
 8002dc2:	e006      	b.n	8002dd2 <HAL_GPIO_Init+0x206>
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e004      	b.n	8002dd2 <HAL_GPIO_Init+0x206>
 8002dc8:	2302      	movs	r3, #2
 8002dca:	e002      	b.n	8002dd2 <HAL_GPIO_Init+0x206>
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e000      	b.n	8002dd2 <HAL_GPIO_Init+0x206>
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	f002 0203 	and.w	r2, r2, #3
 8002dd8:	0092      	lsls	r2, r2, #2
 8002dda:	4093      	lsls	r3, r2
 8002ddc:	693a      	ldr	r2, [r7, #16]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002de2:	4937      	ldr	r1, [pc, #220]	@ (8002ec0 <HAL_GPIO_Init+0x2f4>)
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	089b      	lsrs	r3, r3, #2
 8002de8:	3302      	adds	r3, #2
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002df0:	4b3a      	ldr	r3, [pc, #232]	@ (8002edc <HAL_GPIO_Init+0x310>)
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d003      	beq.n	8002e14 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	4313      	orrs	r3, r2
 8002e12:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002e14:	4a31      	ldr	r2, [pc, #196]	@ (8002edc <HAL_GPIO_Init+0x310>)
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e1a:	4b30      	ldr	r3, [pc, #192]	@ (8002edc <HAL_GPIO_Init+0x310>)
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	43db      	mvns	r3, r3
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	4013      	ands	r3, r2
 8002e28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d003      	beq.n	8002e3e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002e36:	693a      	ldr	r2, [r7, #16]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002e3e:	4a27      	ldr	r2, [pc, #156]	@ (8002edc <HAL_GPIO_Init+0x310>)
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e44:	4b25      	ldr	r3, [pc, #148]	@ (8002edc <HAL_GPIO_Init+0x310>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	43db      	mvns	r3, r3
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	4013      	ands	r3, r2
 8002e52:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d003      	beq.n	8002e68 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002e60:	693a      	ldr	r2, [r7, #16]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002e68:	4a1c      	ldr	r2, [pc, #112]	@ (8002edc <HAL_GPIO_Init+0x310>)
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002edc <HAL_GPIO_Init+0x310>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	43db      	mvns	r3, r3
 8002e78:	693a      	ldr	r2, [r7, #16]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d003      	beq.n	8002e92 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002e92:	4a12      	ldr	r2, [pc, #72]	@ (8002edc <HAL_GPIO_Init+0x310>)
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f47f ae97 	bne.w	8002bdc <HAL_GPIO_Init+0x10>
  }
}
 8002eae:	bf00      	nop
 8002eb0:	bf00      	nop
 8002eb2:	371c      	adds	r7, #28
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	40021000 	.word	0x40021000
 8002ec0:	40010000 	.word	0x40010000
 8002ec4:	48000400 	.word	0x48000400
 8002ec8:	48000800 	.word	0x48000800
 8002ecc:	48000c00 	.word	0x48000c00
 8002ed0:	48001000 	.word	0x48001000
 8002ed4:	48001400 	.word	0x48001400
 8002ed8:	48001800 	.word	0x48001800
 8002edc:	40010400 	.word	0x40010400

08002ee0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
 8002ee8:	460b      	mov	r3, r1
 8002eea:	807b      	strh	r3, [r7, #2]
 8002eec:	4613      	mov	r3, r2
 8002eee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ef0:	787b      	ldrb	r3, [r7, #1]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ef6:	887a      	ldrh	r2, [r7, #2]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002efc:	e002      	b.n	8002f04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002efe:	887a      	ldrh	r2, [r7, #2]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	460b      	mov	r3, r1
 8002f1a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f22:	887a      	ldrh	r2, [r7, #2]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	4013      	ands	r3, r2
 8002f28:	041a      	lsls	r2, r3, #16
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	43d9      	mvns	r1, r3
 8002f2e:	887b      	ldrh	r3, [r7, #2]
 8002f30:	400b      	ands	r3, r1
 8002f32:	431a      	orrs	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	619a      	str	r2, [r3, #24]
}
 8002f38:	bf00      	nop
 8002f3a:	3714      	adds	r7, #20
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e08d      	b.n	8003072 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d106      	bne.n	8002f70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f7ff f9ac 	bl	80022c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2224      	movs	r2, #36	@ 0x24
 8002f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f022 0201 	bic.w	r2, r2, #1
 8002f86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685a      	ldr	r2, [r3, #4]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f94:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002fa4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d107      	bne.n	8002fbe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	689a      	ldr	r2, [r3, #8]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fba:	609a      	str	r2, [r3, #8]
 8002fbc:	e006      	b.n	8002fcc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	689a      	ldr	r2, [r3, #8]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002fca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d108      	bne.n	8002fe6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fe2:	605a      	str	r2, [r3, #4]
 8002fe4:	e007      	b.n	8002ff6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	685a      	ldr	r2, [r3, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ff4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	6812      	ldr	r2, [r2, #0]
 8003000:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003004:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003008:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003018:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	691a      	ldr	r2, [r3, #16]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	695b      	ldr	r3, [r3, #20]
 8003022:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	699b      	ldr	r3, [r3, #24]
 800302a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	430a      	orrs	r2, r1
 8003032:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	69d9      	ldr	r1, [r3, #28]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a1a      	ldr	r2, [r3, #32]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	430a      	orrs	r2, r1
 8003042:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 0201 	orr.w	r2, r2, #1
 8003052:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2220      	movs	r2, #32
 800305e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2200      	movs	r2, #0
 800306c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
	...

0800307c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b088      	sub	sp, #32
 8003080:	af02      	add	r7, sp, #8
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	4608      	mov	r0, r1
 8003086:	4611      	mov	r1, r2
 8003088:	461a      	mov	r2, r3
 800308a:	4603      	mov	r3, r0
 800308c:	817b      	strh	r3, [r7, #10]
 800308e:	460b      	mov	r3, r1
 8003090:	813b      	strh	r3, [r7, #8]
 8003092:	4613      	mov	r3, r2
 8003094:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b20      	cmp	r3, #32
 80030a0:	f040 80f9 	bne.w	8003296 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80030a4:	6a3b      	ldr	r3, [r7, #32]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d002      	beq.n	80030b0 <HAL_I2C_Mem_Write+0x34>
 80030aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d105      	bne.n	80030bc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030b6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e0ed      	b.n	8003298 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d101      	bne.n	80030ca <HAL_I2C_Mem_Write+0x4e>
 80030c6:	2302      	movs	r3, #2
 80030c8:	e0e6      	b.n	8003298 <HAL_I2C_Mem_Write+0x21c>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2201      	movs	r2, #1
 80030ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030d2:	f7ff fc65 	bl	80029a0 <HAL_GetTick>
 80030d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	9300      	str	r3, [sp, #0]
 80030dc:	2319      	movs	r3, #25
 80030de:	2201      	movs	r2, #1
 80030e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80030e4:	68f8      	ldr	r0, [r7, #12]
 80030e6:	f000 fac3 	bl	8003670 <I2C_WaitOnFlagUntilTimeout>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d001      	beq.n	80030f4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e0d1      	b.n	8003298 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2221      	movs	r2, #33	@ 0x21
 80030f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2240      	movs	r2, #64	@ 0x40
 8003100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2200      	movs	r2, #0
 8003108:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6a3a      	ldr	r2, [r7, #32]
 800310e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003114:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800311c:	88f8      	ldrh	r0, [r7, #6]
 800311e:	893a      	ldrh	r2, [r7, #8]
 8003120:	8979      	ldrh	r1, [r7, #10]
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	9301      	str	r3, [sp, #4]
 8003126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003128:	9300      	str	r3, [sp, #0]
 800312a:	4603      	mov	r3, r0
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 f9d3 	bl	80034d8 <I2C_RequestMemoryWrite>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d005      	beq.n	8003144 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e0a9      	b.n	8003298 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003148:	b29b      	uxth	r3, r3
 800314a:	2bff      	cmp	r3, #255	@ 0xff
 800314c:	d90e      	bls.n	800316c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	22ff      	movs	r2, #255	@ 0xff
 8003152:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003158:	b2da      	uxtb	r2, r3
 800315a:	8979      	ldrh	r1, [r7, #10]
 800315c:	2300      	movs	r3, #0
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003164:	68f8      	ldr	r0, [r7, #12]
 8003166:	f000 fc47 	bl	80039f8 <I2C_TransferConfig>
 800316a:	e00f      	b.n	800318c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003170:	b29a      	uxth	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800317a:	b2da      	uxtb	r2, r3
 800317c:	8979      	ldrh	r1, [r7, #10]
 800317e:	2300      	movs	r3, #0
 8003180:	9300      	str	r3, [sp, #0]
 8003182:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 fc36 	bl	80039f8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800318c:	697a      	ldr	r2, [r7, #20]
 800318e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f000 fac6 	bl	8003722 <I2C_WaitOnTXISFlagUntilTimeout>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e07b      	b.n	8003298 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a4:	781a      	ldrb	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b0:	1c5a      	adds	r2, r3, #1
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29a      	uxth	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031c8:	3b01      	subs	r3, #1
 80031ca:	b29a      	uxth	r2, r3
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d034      	beq.n	8003244 <HAL_I2C_Mem_Write+0x1c8>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d130      	bne.n	8003244 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031e8:	2200      	movs	r2, #0
 80031ea:	2180      	movs	r1, #128	@ 0x80
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f000 fa3f 	bl	8003670 <I2C_WaitOnFlagUntilTimeout>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d001      	beq.n	80031fc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e04d      	b.n	8003298 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003200:	b29b      	uxth	r3, r3
 8003202:	2bff      	cmp	r3, #255	@ 0xff
 8003204:	d90e      	bls.n	8003224 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	22ff      	movs	r2, #255	@ 0xff
 800320a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003210:	b2da      	uxtb	r2, r3
 8003212:	8979      	ldrh	r1, [r7, #10]
 8003214:	2300      	movs	r3, #0
 8003216:	9300      	str	r3, [sp, #0]
 8003218:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 fbeb 	bl	80039f8 <I2C_TransferConfig>
 8003222:	e00f      	b.n	8003244 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003228:	b29a      	uxth	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003232:	b2da      	uxtb	r2, r3
 8003234:	8979      	ldrh	r1, [r7, #10]
 8003236:	2300      	movs	r3, #0
 8003238:	9300      	str	r3, [sp, #0]
 800323a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 fbda 	bl	80039f8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003248:	b29b      	uxth	r3, r3
 800324a:	2b00      	cmp	r3, #0
 800324c:	d19e      	bne.n	800318c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003252:	68f8      	ldr	r0, [r7, #12]
 8003254:	f000 faac 	bl	80037b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d001      	beq.n	8003262 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	e01a      	b.n	8003298 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2220      	movs	r2, #32
 8003268:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	6859      	ldr	r1, [r3, #4]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	4b0a      	ldr	r3, [pc, #40]	@ (80032a0 <HAL_I2C_Mem_Write+0x224>)
 8003276:	400b      	ands	r3, r1
 8003278:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2220      	movs	r2, #32
 800327e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	e000      	b.n	8003298 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003296:	2302      	movs	r3, #2
  }
}
 8003298:	4618      	mov	r0, r3
 800329a:	3718      	adds	r7, #24
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	fe00e800 	.word	0xfe00e800

080032a4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b088      	sub	sp, #32
 80032a8:	af02      	add	r7, sp, #8
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	4608      	mov	r0, r1
 80032ae:	4611      	mov	r1, r2
 80032b0:	461a      	mov	r2, r3
 80032b2:	4603      	mov	r3, r0
 80032b4:	817b      	strh	r3, [r7, #10]
 80032b6:	460b      	mov	r3, r1
 80032b8:	813b      	strh	r3, [r7, #8]
 80032ba:	4613      	mov	r3, r2
 80032bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b20      	cmp	r3, #32
 80032c8:	f040 80fd 	bne.w	80034c6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80032cc:	6a3b      	ldr	r3, [r7, #32]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d002      	beq.n	80032d8 <HAL_I2C_Mem_Read+0x34>
 80032d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d105      	bne.n	80032e4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032de:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e0f1      	b.n	80034c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d101      	bne.n	80032f2 <HAL_I2C_Mem_Read+0x4e>
 80032ee:	2302      	movs	r3, #2
 80032f0:	e0ea      	b.n	80034c8 <HAL_I2C_Mem_Read+0x224>
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2201      	movs	r2, #1
 80032f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80032fa:	f7ff fb51 	bl	80029a0 <HAL_GetTick>
 80032fe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	9300      	str	r3, [sp, #0]
 8003304:	2319      	movs	r3, #25
 8003306:	2201      	movs	r2, #1
 8003308:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f000 f9af 	bl	8003670 <I2C_WaitOnFlagUntilTimeout>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d001      	beq.n	800331c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e0d5      	b.n	80034c8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2222      	movs	r2, #34	@ 0x22
 8003320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2240      	movs	r2, #64	@ 0x40
 8003328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6a3a      	ldr	r2, [r7, #32]
 8003336:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800333c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2200      	movs	r2, #0
 8003342:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003344:	88f8      	ldrh	r0, [r7, #6]
 8003346:	893a      	ldrh	r2, [r7, #8]
 8003348:	8979      	ldrh	r1, [r7, #10]
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	9301      	str	r3, [sp, #4]
 800334e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003350:	9300      	str	r3, [sp, #0]
 8003352:	4603      	mov	r3, r0
 8003354:	68f8      	ldr	r0, [r7, #12]
 8003356:	f000 f913 	bl	8003580 <I2C_RequestMemoryRead>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d005      	beq.n	800336c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e0ad      	b.n	80034c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003370:	b29b      	uxth	r3, r3
 8003372:	2bff      	cmp	r3, #255	@ 0xff
 8003374:	d90e      	bls.n	8003394 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2201      	movs	r2, #1
 800337a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003380:	b2da      	uxtb	r2, r3
 8003382:	8979      	ldrh	r1, [r7, #10]
 8003384:	4b52      	ldr	r3, [pc, #328]	@ (80034d0 <HAL_I2C_Mem_Read+0x22c>)
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800338c:	68f8      	ldr	r0, [r7, #12]
 800338e:	f000 fb33 	bl	80039f8 <I2C_TransferConfig>
 8003392:	e00f      	b.n	80033b4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003398:	b29a      	uxth	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a2:	b2da      	uxtb	r2, r3
 80033a4:	8979      	ldrh	r1, [r7, #10]
 80033a6:	4b4a      	ldr	r3, [pc, #296]	@ (80034d0 <HAL_I2C_Mem_Read+0x22c>)
 80033a8:	9300      	str	r3, [sp, #0]
 80033aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f000 fb22 	bl	80039f8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	9300      	str	r3, [sp, #0]
 80033b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ba:	2200      	movs	r2, #0
 80033bc:	2104      	movs	r1, #4
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 f956 	bl	8003670 <I2C_WaitOnFlagUntilTimeout>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e07c      	b.n	80034c8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d8:	b2d2      	uxtb	r2, r2
 80033da:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e0:	1c5a      	adds	r2, r3, #1
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	3b01      	subs	r3, #1
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003404:	b29b      	uxth	r3, r3
 8003406:	2b00      	cmp	r3, #0
 8003408:	d034      	beq.n	8003474 <HAL_I2C_Mem_Read+0x1d0>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800340e:	2b00      	cmp	r3, #0
 8003410:	d130      	bne.n	8003474 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003418:	2200      	movs	r2, #0
 800341a:	2180      	movs	r1, #128	@ 0x80
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f000 f927 	bl	8003670 <I2C_WaitOnFlagUntilTimeout>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d001      	beq.n	800342c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e04d      	b.n	80034c8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003430:	b29b      	uxth	r3, r3
 8003432:	2bff      	cmp	r3, #255	@ 0xff
 8003434:	d90e      	bls.n	8003454 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2201      	movs	r2, #1
 800343a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003440:	b2da      	uxtb	r2, r3
 8003442:	8979      	ldrh	r1, [r7, #10]
 8003444:	2300      	movs	r3, #0
 8003446:	9300      	str	r3, [sp, #0]
 8003448:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800344c:	68f8      	ldr	r0, [r7, #12]
 800344e:	f000 fad3 	bl	80039f8 <I2C_TransferConfig>
 8003452:	e00f      	b.n	8003474 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003458:	b29a      	uxth	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003462:	b2da      	uxtb	r2, r3
 8003464:	8979      	ldrh	r1, [r7, #10]
 8003466:	2300      	movs	r3, #0
 8003468:	9300      	str	r3, [sp, #0]
 800346a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f000 fac2 	bl	80039f8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003478:	b29b      	uxth	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	d19a      	bne.n	80033b4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003482:	68f8      	ldr	r0, [r7, #12]
 8003484:	f000 f994 	bl	80037b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e01a      	b.n	80034c8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2220      	movs	r2, #32
 8003498:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	6859      	ldr	r1, [r3, #4]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	4b0b      	ldr	r3, [pc, #44]	@ (80034d4 <HAL_I2C_Mem_Read+0x230>)
 80034a6:	400b      	ands	r3, r1
 80034a8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2220      	movs	r2, #32
 80034ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034c2:	2300      	movs	r3, #0
 80034c4:	e000      	b.n	80034c8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80034c6:	2302      	movs	r3, #2
  }
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3718      	adds	r7, #24
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	80002400 	.word	0x80002400
 80034d4:	fe00e800 	.word	0xfe00e800

080034d8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b086      	sub	sp, #24
 80034dc:	af02      	add	r7, sp, #8
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	4608      	mov	r0, r1
 80034e2:	4611      	mov	r1, r2
 80034e4:	461a      	mov	r2, r3
 80034e6:	4603      	mov	r3, r0
 80034e8:	817b      	strh	r3, [r7, #10]
 80034ea:	460b      	mov	r3, r1
 80034ec:	813b      	strh	r3, [r7, #8]
 80034ee:	4613      	mov	r3, r2
 80034f0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80034f2:	88fb      	ldrh	r3, [r7, #6]
 80034f4:	b2da      	uxtb	r2, r3
 80034f6:	8979      	ldrh	r1, [r7, #10]
 80034f8:	4b20      	ldr	r3, [pc, #128]	@ (800357c <I2C_RequestMemoryWrite+0xa4>)
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003500:	68f8      	ldr	r0, [r7, #12]
 8003502:	f000 fa79 	bl	80039f8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003506:	69fa      	ldr	r2, [r7, #28]
 8003508:	69b9      	ldr	r1, [r7, #24]
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f000 f909 	bl	8003722 <I2C_WaitOnTXISFlagUntilTimeout>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e02c      	b.n	8003574 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800351a:	88fb      	ldrh	r3, [r7, #6]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d105      	bne.n	800352c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003520:	893b      	ldrh	r3, [r7, #8]
 8003522:	b2da      	uxtb	r2, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	629a      	str	r2, [r3, #40]	@ 0x28
 800352a:	e015      	b.n	8003558 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800352c:	893b      	ldrh	r3, [r7, #8]
 800352e:	0a1b      	lsrs	r3, r3, #8
 8003530:	b29b      	uxth	r3, r3
 8003532:	b2da      	uxtb	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800353a:	69fa      	ldr	r2, [r7, #28]
 800353c:	69b9      	ldr	r1, [r7, #24]
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f000 f8ef 	bl	8003722 <I2C_WaitOnTXISFlagUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d001      	beq.n	800354e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e012      	b.n	8003574 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800354e:	893b      	ldrh	r3, [r7, #8]
 8003550:	b2da      	uxtb	r2, r3
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	9300      	str	r3, [sp, #0]
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	2200      	movs	r2, #0
 8003560:	2180      	movs	r1, #128	@ 0x80
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f000 f884 	bl	8003670 <I2C_WaitOnFlagUntilTimeout>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e000      	b.n	8003574 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3710      	adds	r7, #16
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	80002000 	.word	0x80002000

08003580 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af02      	add	r7, sp, #8
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	4608      	mov	r0, r1
 800358a:	4611      	mov	r1, r2
 800358c:	461a      	mov	r2, r3
 800358e:	4603      	mov	r3, r0
 8003590:	817b      	strh	r3, [r7, #10]
 8003592:	460b      	mov	r3, r1
 8003594:	813b      	strh	r3, [r7, #8]
 8003596:	4613      	mov	r3, r2
 8003598:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800359a:	88fb      	ldrh	r3, [r7, #6]
 800359c:	b2da      	uxtb	r2, r3
 800359e:	8979      	ldrh	r1, [r7, #10]
 80035a0:	4b20      	ldr	r3, [pc, #128]	@ (8003624 <I2C_RequestMemoryRead+0xa4>)
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	2300      	movs	r3, #0
 80035a6:	68f8      	ldr	r0, [r7, #12]
 80035a8:	f000 fa26 	bl	80039f8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ac:	69fa      	ldr	r2, [r7, #28]
 80035ae:	69b9      	ldr	r1, [r7, #24]
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 f8b6 	bl	8003722 <I2C_WaitOnTXISFlagUntilTimeout>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d001      	beq.n	80035c0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e02c      	b.n	800361a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035c0:	88fb      	ldrh	r3, [r7, #6]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d105      	bne.n	80035d2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035c6:	893b      	ldrh	r3, [r7, #8]
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80035d0:	e015      	b.n	80035fe <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035d2:	893b      	ldrh	r3, [r7, #8]
 80035d4:	0a1b      	lsrs	r3, r3, #8
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035e0:	69fa      	ldr	r2, [r7, #28]
 80035e2:	69b9      	ldr	r1, [r7, #24]
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f000 f89c 	bl	8003722 <I2C_WaitOnTXISFlagUntilTimeout>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e012      	b.n	800361a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035f4:	893b      	ldrh	r3, [r7, #8]
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	2200      	movs	r2, #0
 8003606:	2140      	movs	r1, #64	@ 0x40
 8003608:	68f8      	ldr	r0, [r7, #12]
 800360a:	f000 f831 	bl	8003670 <I2C_WaitOnFlagUntilTimeout>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d001      	beq.n	8003618 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e000      	b.n	800361a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3710      	adds	r7, #16
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	80002000 	.word	0x80002000

08003628 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b02      	cmp	r3, #2
 800363c:	d103      	bne.n	8003646 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2200      	movs	r2, #0
 8003644:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	f003 0301 	and.w	r3, r3, #1
 8003650:	2b01      	cmp	r3, #1
 8003652:	d007      	beq.n	8003664 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699a      	ldr	r2, [r3, #24]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 0201 	orr.w	r2, r2, #1
 8003662:	619a      	str	r2, [r3, #24]
  }
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	603b      	str	r3, [r7, #0]
 800367c:	4613      	mov	r3, r2
 800367e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003680:	e03b      	b.n	80036fa <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	6839      	ldr	r1, [r7, #0]
 8003686:	68f8      	ldr	r0, [r7, #12]
 8003688:	f000 f8d6 	bl	8003838 <I2C_IsErrorOccurred>
 800368c:	4603      	mov	r3, r0
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e041      	b.n	800371a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800369c:	d02d      	beq.n	80036fa <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800369e:	f7ff f97f 	bl	80029a0 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	69bb      	ldr	r3, [r7, #24]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d302      	bcc.n	80036b4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d122      	bne.n	80036fa <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	699a      	ldr	r2, [r3, #24]
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	4013      	ands	r3, r2
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	bf0c      	ite	eq
 80036c4:	2301      	moveq	r3, #1
 80036c6:	2300      	movne	r3, #0
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	461a      	mov	r2, r3
 80036cc:	79fb      	ldrb	r3, [r7, #7]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d113      	bne.n	80036fa <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d6:	f043 0220 	orr.w	r2, r3, #32
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2220      	movs	r2, #32
 80036e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e00f      	b.n	800371a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	699a      	ldr	r2, [r3, #24]
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	4013      	ands	r3, r2
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	429a      	cmp	r2, r3
 8003708:	bf0c      	ite	eq
 800370a:	2301      	moveq	r3, #1
 800370c:	2300      	movne	r3, #0
 800370e:	b2db      	uxtb	r3, r3
 8003710:	461a      	mov	r2, r3
 8003712:	79fb      	ldrb	r3, [r7, #7]
 8003714:	429a      	cmp	r2, r3
 8003716:	d0b4      	beq.n	8003682 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b084      	sub	sp, #16
 8003726:	af00      	add	r7, sp, #0
 8003728:	60f8      	str	r0, [r7, #12]
 800372a:	60b9      	str	r1, [r7, #8]
 800372c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800372e:	e033      	b.n	8003798 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	68b9      	ldr	r1, [r7, #8]
 8003734:	68f8      	ldr	r0, [r7, #12]
 8003736:	f000 f87f 	bl	8003838 <I2C_IsErrorOccurred>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e031      	b.n	80037a8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800374a:	d025      	beq.n	8003798 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800374c:	f7ff f928 	bl	80029a0 <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	429a      	cmp	r2, r3
 800375a:	d302      	bcc.n	8003762 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d11a      	bne.n	8003798 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	699b      	ldr	r3, [r3, #24]
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b02      	cmp	r3, #2
 800376e:	d013      	beq.n	8003798 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003774:	f043 0220 	orr.w	r2, r3, #32
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e007      	b.n	80037a8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	699b      	ldr	r3, [r3, #24]
 800379e:	f003 0302 	and.w	r3, r3, #2
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d1c4      	bne.n	8003730 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037bc:	e02f      	b.n	800381e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	68b9      	ldr	r1, [r7, #8]
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 f838 	bl	8003838 <I2C_IsErrorOccurred>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e02d      	b.n	800382e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d2:	f7ff f8e5 	bl	80029a0 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	1ad3      	subs	r3, r2, r3
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	429a      	cmp	r2, r3
 80037e0:	d302      	bcc.n	80037e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d11a      	bne.n	800381e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	f003 0320 	and.w	r3, r3, #32
 80037f2:	2b20      	cmp	r3, #32
 80037f4:	d013      	beq.n	800381e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037fa:	f043 0220 	orr.w	r2, r3, #32
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2220      	movs	r2, #32
 8003806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e007      	b.n	800382e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	f003 0320 	and.w	r3, r3, #32
 8003828:	2b20      	cmp	r3, #32
 800382a:	d1c8      	bne.n	80037be <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
	...

08003838 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b08a      	sub	sp, #40	@ 0x28
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003844:	2300      	movs	r3, #0
 8003846:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003852:	2300      	movs	r3, #0
 8003854:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	f003 0310 	and.w	r3, r3, #16
 8003860:	2b00      	cmp	r3, #0
 8003862:	d068      	beq.n	8003936 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2210      	movs	r2, #16
 800386a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800386c:	e049      	b.n	8003902 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003874:	d045      	beq.n	8003902 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003876:	f7ff f893 	bl	80029a0 <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	69fb      	ldr	r3, [r7, #28]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	429a      	cmp	r2, r3
 8003884:	d302      	bcc.n	800388c <I2C_IsErrorOccurred+0x54>
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d13a      	bne.n	8003902 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003896:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800389e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038ae:	d121      	bne.n	80038f4 <I2C_IsErrorOccurred+0xbc>
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038b6:	d01d      	beq.n	80038f4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80038b8:	7cfb      	ldrb	r3, [r7, #19]
 80038ba:	2b20      	cmp	r3, #32
 80038bc:	d01a      	beq.n	80038f4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	685a      	ldr	r2, [r3, #4]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038cc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80038ce:	f7ff f867 	bl	80029a0 <HAL_GetTick>
 80038d2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038d4:	e00e      	b.n	80038f4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80038d6:	f7ff f863 	bl	80029a0 <HAL_GetTick>
 80038da:	4602      	mov	r2, r0
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	1ad3      	subs	r3, r2, r3
 80038e0:	2b19      	cmp	r3, #25
 80038e2:	d907      	bls.n	80038f4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80038e4:	6a3b      	ldr	r3, [r7, #32]
 80038e6:	f043 0320 	orr.w	r3, r3, #32
 80038ea:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80038f2:	e006      	b.n	8003902 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	699b      	ldr	r3, [r3, #24]
 80038fa:	f003 0320 	and.w	r3, r3, #32
 80038fe:	2b20      	cmp	r3, #32
 8003900:	d1e9      	bne.n	80038d6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	f003 0320 	and.w	r3, r3, #32
 800390c:	2b20      	cmp	r3, #32
 800390e:	d003      	beq.n	8003918 <I2C_IsErrorOccurred+0xe0>
 8003910:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003914:	2b00      	cmp	r3, #0
 8003916:	d0aa      	beq.n	800386e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003918:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800391c:	2b00      	cmp	r3, #0
 800391e:	d103      	bne.n	8003928 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2220      	movs	r2, #32
 8003926:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003928:	6a3b      	ldr	r3, [r7, #32]
 800392a:	f043 0304 	orr.w	r3, r3, #4
 800392e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003944:	2b00      	cmp	r3, #0
 8003946:	d00b      	beq.n	8003960 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003948:	6a3b      	ldr	r3, [r7, #32]
 800394a:	f043 0301 	orr.w	r3, r3, #1
 800394e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003958:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003960:	69bb      	ldr	r3, [r7, #24]
 8003962:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00b      	beq.n	8003982 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800396a:	6a3b      	ldr	r3, [r7, #32]
 800396c:	f043 0308 	orr.w	r3, r3, #8
 8003970:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800397a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00b      	beq.n	80039a4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800398c:	6a3b      	ldr	r3, [r7, #32]
 800398e:	f043 0302 	orr.w	r3, r3, #2
 8003992:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800399c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80039a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d01c      	beq.n	80039e6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f7ff fe3b 	bl	8003628 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	6859      	ldr	r1, [r3, #4]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	4b0d      	ldr	r3, [pc, #52]	@ (80039f4 <I2C_IsErrorOccurred+0x1bc>)
 80039be:	400b      	ands	r3, r1
 80039c0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039c6:	6a3b      	ldr	r3, [r7, #32]
 80039c8:	431a      	orrs	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2220      	movs	r2, #32
 80039d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80039e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3728      	adds	r7, #40	@ 0x28
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	fe00e800 	.word	0xfe00e800

080039f8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b087      	sub	sp, #28
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	607b      	str	r3, [r7, #4]
 8003a02:	460b      	mov	r3, r1
 8003a04:	817b      	strh	r3, [r7, #10]
 8003a06:	4613      	mov	r3, r2
 8003a08:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a0a:	897b      	ldrh	r3, [r7, #10]
 8003a0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a10:	7a7b      	ldrb	r3, [r7, #9]
 8003a12:	041b      	lsls	r3, r3, #16
 8003a14:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a18:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a1e:	6a3b      	ldr	r3, [r7, #32]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a26:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	685a      	ldr	r2, [r3, #4]
 8003a2e:	6a3b      	ldr	r3, [r7, #32]
 8003a30:	0d5b      	lsrs	r3, r3, #21
 8003a32:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003a36:	4b08      	ldr	r3, [pc, #32]	@ (8003a58 <I2C_TransferConfig+0x60>)
 8003a38:	430b      	orrs	r3, r1
 8003a3a:	43db      	mvns	r3, r3
 8003a3c:	ea02 0103 	and.w	r1, r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	697a      	ldr	r2, [r7, #20]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003a4a:	bf00      	nop
 8003a4c:	371c      	adds	r7, #28
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	03ff63ff 	.word	0x03ff63ff

08003a5c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	2b20      	cmp	r3, #32
 8003a70:	d138      	bne.n	8003ae4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d101      	bne.n	8003a80 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e032      	b.n	8003ae6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2224      	movs	r2, #36	@ 0x24
 8003a8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f022 0201 	bic.w	r2, r2, #1
 8003a9e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003aae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	6819      	ldr	r1, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	430a      	orrs	r2, r1
 8003abe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 0201 	orr.w	r2, r2, #1
 8003ace:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	e000      	b.n	8003ae6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ae4:	2302      	movs	r3, #2
  }
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003af2:	b480      	push	{r7}
 8003af4:	b085      	sub	sp, #20
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
 8003afa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	2b20      	cmp	r3, #32
 8003b06:	d139      	bne.n	8003b7c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d101      	bne.n	8003b16 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b12:	2302      	movs	r3, #2
 8003b14:	e033      	b.n	8003b7e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2224      	movs	r2, #36	@ 0x24
 8003b22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0201 	bic.w	r2, r2, #1
 8003b34:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003b44:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	021b      	lsls	r3, r3, #8
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68fa      	ldr	r2, [r7, #12]
 8003b56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f042 0201 	orr.w	r2, r2, #1
 8003b66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	e000      	b.n	8003b7e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b7c:	2302      	movs	r3, #2
  }
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3714      	adds	r7, #20
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
	...

08003b8c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8003b92:	af00      	add	r7, sp, #0
 8003b94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b98:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003b9c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ba2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d102      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	f001 b83a 	b.w	8004c26 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bb6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 816f 	beq.w	8003ea6 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003bc8:	4bb5      	ldr	r3, [pc, #724]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f003 030c 	and.w	r3, r3, #12
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d00c      	beq.n	8003bee <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bd4:	4bb2      	ldr	r3, [pc, #712]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f003 030c 	and.w	r3, r3, #12
 8003bdc:	2b08      	cmp	r3, #8
 8003bde:	d15c      	bne.n	8003c9a <HAL_RCC_OscConfig+0x10e>
 8003be0:	4baf      	ldr	r3, [pc, #700]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8003be8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bec:	d155      	bne.n	8003c9a <HAL_RCC_OscConfig+0x10e>
 8003bee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003bf2:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003bfa:	fa93 f3a3 	rbit	r3, r3
 8003bfe:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003c02:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c06:	fab3 f383 	clz	r3, r3
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	095b      	lsrs	r3, r3, #5
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	f043 0301 	orr.w	r3, r3, #1
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d102      	bne.n	8003c20 <HAL_RCC_OscConfig+0x94>
 8003c1a:	4ba1      	ldr	r3, [pc, #644]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	e015      	b.n	8003c4c <HAL_RCC_OscConfig+0xc0>
 8003c20:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c24:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c28:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8003c2c:	fa93 f3a3 	rbit	r3, r3
 8003c30:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8003c34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c38:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8003c3c:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003c40:	fa93 f3a3 	rbit	r3, r3
 8003c44:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003c48:	4b95      	ldr	r3, [pc, #596]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003c50:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8003c54:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8003c58:	fa92 f2a2 	rbit	r2, r2
 8003c5c:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8003c60:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003c64:	fab2 f282 	clz	r2, r2
 8003c68:	b2d2      	uxtb	r2, r2
 8003c6a:	f042 0220 	orr.w	r2, r2, #32
 8003c6e:	b2d2      	uxtb	r2, r2
 8003c70:	f002 021f 	and.w	r2, r2, #31
 8003c74:	2101      	movs	r1, #1
 8003c76:	fa01 f202 	lsl.w	r2, r1, r2
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f000 8111 	beq.w	8003ea4 <HAL_RCC_OscConfig+0x318>
 8003c82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c86:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	f040 8108 	bne.w	8003ea4 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	f000 bfc6 	b.w	8004c26 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c9e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003caa:	d106      	bne.n	8003cba <HAL_RCC_OscConfig+0x12e>
 8003cac:	4b7c      	ldr	r3, [pc, #496]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a7b      	ldr	r2, [pc, #492]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003cb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cb6:	6013      	str	r3, [r2, #0]
 8003cb8:	e036      	b.n	8003d28 <HAL_RCC_OscConfig+0x19c>
 8003cba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cbe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10c      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x158>
 8003cca:	4b75      	ldr	r3, [pc, #468]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a74      	ldr	r2, [pc, #464]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003cd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cd4:	6013      	str	r3, [r2, #0]
 8003cd6:	4b72      	ldr	r3, [pc, #456]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a71      	ldr	r2, [pc, #452]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003cdc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ce0:	6013      	str	r3, [r2, #0]
 8003ce2:	e021      	b.n	8003d28 <HAL_RCC_OscConfig+0x19c>
 8003ce4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ce8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cf4:	d10c      	bne.n	8003d10 <HAL_RCC_OscConfig+0x184>
 8003cf6:	4b6a      	ldr	r3, [pc, #424]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a69      	ldr	r2, [pc, #420]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003cfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d00:	6013      	str	r3, [r2, #0]
 8003d02:	4b67      	ldr	r3, [pc, #412]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a66      	ldr	r2, [pc, #408]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003d08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d0c:	6013      	str	r3, [r2, #0]
 8003d0e:	e00b      	b.n	8003d28 <HAL_RCC_OscConfig+0x19c>
 8003d10:	4b63      	ldr	r3, [pc, #396]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a62      	ldr	r2, [pc, #392]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003d16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d1a:	6013      	str	r3, [r2, #0]
 8003d1c:	4b60      	ldr	r3, [pc, #384]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a5f      	ldr	r2, [pc, #380]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003d22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d26:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d059      	beq.n	8003dec <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d38:	f7fe fe32 	bl	80029a0 <HAL_GetTick>
 8003d3c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d40:	e00a      	b.n	8003d58 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d42:	f7fe fe2d 	bl	80029a0 <HAL_GetTick>
 8003d46:	4602      	mov	r2, r0
 8003d48:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b64      	cmp	r3, #100	@ 0x64
 8003d50:	d902      	bls.n	8003d58 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	f000 bf67 	b.w	8004c26 <HAL_RCC_OscConfig+0x109a>
 8003d58:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003d5c:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d60:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003d64:	fa93 f3a3 	rbit	r3, r3
 8003d68:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8003d6c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d70:	fab3 f383 	clz	r3, r3
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	095b      	lsrs	r3, r3, #5
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	f043 0301 	orr.w	r3, r3, #1
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d102      	bne.n	8003d8a <HAL_RCC_OscConfig+0x1fe>
 8003d84:	4b46      	ldr	r3, [pc, #280]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	e015      	b.n	8003db6 <HAL_RCC_OscConfig+0x22a>
 8003d8a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003d8e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d92:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003d96:	fa93 f3a3 	rbit	r3, r3
 8003d9a:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8003d9e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003da2:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003da6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8003daa:	fa93 f3a3 	rbit	r3, r3
 8003dae:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003db2:	4b3b      	ldr	r3, [pc, #236]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003dba:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8003dbe:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003dc2:	fa92 f2a2 	rbit	r2, r2
 8003dc6:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8003dca:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003dce:	fab2 f282 	clz	r2, r2
 8003dd2:	b2d2      	uxtb	r2, r2
 8003dd4:	f042 0220 	orr.w	r2, r2, #32
 8003dd8:	b2d2      	uxtb	r2, r2
 8003dda:	f002 021f 	and.w	r2, r2, #31
 8003dde:	2101      	movs	r1, #1
 8003de0:	fa01 f202 	lsl.w	r2, r1, r2
 8003de4:	4013      	ands	r3, r2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d0ab      	beq.n	8003d42 <HAL_RCC_OscConfig+0x1b6>
 8003dea:	e05c      	b.n	8003ea6 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dec:	f7fe fdd8 	bl	80029a0 <HAL_GetTick>
 8003df0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003df4:	e00a      	b.n	8003e0c <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003df6:	f7fe fdd3 	bl	80029a0 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b64      	cmp	r3, #100	@ 0x64
 8003e04:	d902      	bls.n	8003e0c <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	f000 bf0d 	b.w	8004c26 <HAL_RCC_OscConfig+0x109a>
 8003e0c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e10:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e14:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003e18:	fa93 f3a3 	rbit	r3, r3
 8003e1c:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8003e20:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e24:	fab3 f383 	clz	r3, r3
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	095b      	lsrs	r3, r3, #5
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	f043 0301 	orr.w	r3, r3, #1
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d102      	bne.n	8003e3e <HAL_RCC_OscConfig+0x2b2>
 8003e38:	4b19      	ldr	r3, [pc, #100]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	e015      	b.n	8003e6a <HAL_RCC_OscConfig+0x2de>
 8003e3e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e42:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e46:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003e4a:	fa93 f3a3 	rbit	r3, r3
 8003e4e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003e52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e56:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003e5a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003e5e:	fa93 f3a3 	rbit	r3, r3
 8003e62:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003e66:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea0 <HAL_RCC_OscConfig+0x314>)
 8003e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003e6e:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8003e72:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003e76:	fa92 f2a2 	rbit	r2, r2
 8003e7a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8003e7e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003e82:	fab2 f282 	clz	r2, r2
 8003e86:	b2d2      	uxtb	r2, r2
 8003e88:	f042 0220 	orr.w	r2, r2, #32
 8003e8c:	b2d2      	uxtb	r2, r2
 8003e8e:	f002 021f 	and.w	r2, r2, #31
 8003e92:	2101      	movs	r1, #1
 8003e94:	fa01 f202 	lsl.w	r2, r1, r2
 8003e98:	4013      	ands	r3, r2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d1ab      	bne.n	8003df6 <HAL_RCC_OscConfig+0x26a>
 8003e9e:	e002      	b.n	8003ea6 <HAL_RCC_OscConfig+0x31a>
 8003ea0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ea4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ea6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003eaa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0302 	and.w	r3, r3, #2
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	f000 817f 	beq.w	80041ba <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003ebc:	4ba7      	ldr	r3, [pc, #668]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f003 030c 	and.w	r3, r3, #12
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00c      	beq.n	8003ee2 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003ec8:	4ba4      	ldr	r3, [pc, #656]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f003 030c 	and.w	r3, r3, #12
 8003ed0:	2b08      	cmp	r3, #8
 8003ed2:	d173      	bne.n	8003fbc <HAL_RCC_OscConfig+0x430>
 8003ed4:	4ba1      	ldr	r3, [pc, #644]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8003edc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ee0:	d16c      	bne.n	8003fbc <HAL_RCC_OscConfig+0x430>
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee8:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8003eec:	fa93 f3a3 	rbit	r3, r3
 8003ef0:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8003ef4:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ef8:	fab3 f383 	clz	r3, r3
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	095b      	lsrs	r3, r3, #5
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	f043 0301 	orr.w	r3, r3, #1
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d102      	bne.n	8003f12 <HAL_RCC_OscConfig+0x386>
 8003f0c:	4b93      	ldr	r3, [pc, #588]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	e013      	b.n	8003f3a <HAL_RCC_OscConfig+0x3ae>
 8003f12:	2302      	movs	r3, #2
 8003f14:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f18:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8003f1c:	fa93 f3a3 	rbit	r3, r3
 8003f20:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8003f24:	2302      	movs	r3, #2
 8003f26:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003f2a:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8003f2e:	fa93 f3a3 	rbit	r3, r3
 8003f32:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003f36:	4b89      	ldr	r3, [pc, #548]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 8003f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3a:	2202      	movs	r2, #2
 8003f3c:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8003f40:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8003f44:	fa92 f2a2 	rbit	r2, r2
 8003f48:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8003f4c:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003f50:	fab2 f282 	clz	r2, r2
 8003f54:	b2d2      	uxtb	r2, r2
 8003f56:	f042 0220 	orr.w	r2, r2, #32
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	f002 021f 	and.w	r2, r2, #31
 8003f60:	2101      	movs	r1, #1
 8003f62:	fa01 f202 	lsl.w	r2, r1, r2
 8003f66:	4013      	ands	r3, r2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d00a      	beq.n	8003f82 <HAL_RCC_OscConfig+0x3f6>
 8003f6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f70:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d002      	beq.n	8003f82 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	f000 be52 	b.w	8004c26 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f82:	4b76      	ldr	r3, [pc, #472]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f8e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	21f8      	movs	r1, #248	@ 0xf8
 8003f98:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9c:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8003fa0:	fa91 f1a1 	rbit	r1, r1
 8003fa4:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8003fa8:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003fac:	fab1 f181 	clz	r1, r1
 8003fb0:	b2c9      	uxtb	r1, r1
 8003fb2:	408b      	lsls	r3, r1
 8003fb4:	4969      	ldr	r1, [pc, #420]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fba:	e0fe      	b.n	80041ba <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003fc0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 8088 	beq.w	80040de <HAL_RCC_OscConfig+0x552>
 8003fce:	2301      	movs	r3, #1
 8003fd0:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd4:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8003fd8:	fa93 f3a3 	rbit	r3, r3
 8003fdc:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8003fe0:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fe4:	fab3 f383 	clz	r3, r3
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003fee:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ffa:	f7fe fcd1 	bl	80029a0 <HAL_GetTick>
 8003ffe:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004002:	e00a      	b.n	800401a <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004004:	f7fe fccc 	bl	80029a0 <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b02      	cmp	r3, #2
 8004012:	d902      	bls.n	800401a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	f000 be06 	b.w	8004c26 <HAL_RCC_OscConfig+0x109a>
 800401a:	2302      	movs	r3, #2
 800401c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004020:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8004024:	fa93 f3a3 	rbit	r3, r3
 8004028:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 800402c:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004030:	fab3 f383 	clz	r3, r3
 8004034:	b2db      	uxtb	r3, r3
 8004036:	095b      	lsrs	r3, r3, #5
 8004038:	b2db      	uxtb	r3, r3
 800403a:	f043 0301 	orr.w	r3, r3, #1
 800403e:	b2db      	uxtb	r3, r3
 8004040:	2b01      	cmp	r3, #1
 8004042:	d102      	bne.n	800404a <HAL_RCC_OscConfig+0x4be>
 8004044:	4b45      	ldr	r3, [pc, #276]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	e013      	b.n	8004072 <HAL_RCC_OscConfig+0x4e6>
 800404a:	2302      	movs	r3, #2
 800404c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004050:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8004054:	fa93 f3a3 	rbit	r3, r3
 8004058:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800405c:	2302      	movs	r3, #2
 800405e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8004062:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8004066:	fa93 f3a3 	rbit	r3, r3
 800406a:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800406e:	4b3b      	ldr	r3, [pc, #236]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 8004070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004072:	2202      	movs	r2, #2
 8004074:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8004078:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800407c:	fa92 f2a2 	rbit	r2, r2
 8004080:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8004084:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8004088:	fab2 f282 	clz	r2, r2
 800408c:	b2d2      	uxtb	r2, r2
 800408e:	f042 0220 	orr.w	r2, r2, #32
 8004092:	b2d2      	uxtb	r2, r2
 8004094:	f002 021f 	and.w	r2, r2, #31
 8004098:	2101      	movs	r1, #1
 800409a:	fa01 f202 	lsl.w	r2, r1, r2
 800409e:	4013      	ands	r3, r2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d0af      	beq.n	8004004 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a4:	4b2d      	ldr	r3, [pc, #180]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040b0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	21f8      	movs	r1, #248	@ 0xf8
 80040ba:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040be:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80040c2:	fa91 f1a1 	rbit	r1, r1
 80040c6:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80040ca:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80040ce:	fab1 f181 	clz	r1, r1
 80040d2:	b2c9      	uxtb	r1, r1
 80040d4:	408b      	lsls	r3, r1
 80040d6:	4921      	ldr	r1, [pc, #132]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	600b      	str	r3, [r1, #0]
 80040dc:	e06d      	b.n	80041ba <HAL_RCC_OscConfig+0x62e>
 80040de:	2301      	movs	r3, #1
 80040e0:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80040e8:	fa93 f3a3 	rbit	r3, r3
 80040ec:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80040f0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040f4:	fab3 f383 	clz	r3, r3
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80040fe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	461a      	mov	r2, r3
 8004106:	2300      	movs	r3, #0
 8004108:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800410a:	f7fe fc49 	bl	80029a0 <HAL_GetTick>
 800410e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004112:	e00a      	b.n	800412a <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004114:	f7fe fc44 	bl	80029a0 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	2b02      	cmp	r3, #2
 8004122:	d902      	bls.n	800412a <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	f000 bd7e 	b.w	8004c26 <HAL_RCC_OscConfig+0x109a>
 800412a:	2302      	movs	r3, #2
 800412c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004130:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004134:	fa93 f3a3 	rbit	r3, r3
 8004138:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 800413c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004140:	fab3 f383 	clz	r3, r3
 8004144:	b2db      	uxtb	r3, r3
 8004146:	095b      	lsrs	r3, r3, #5
 8004148:	b2db      	uxtb	r3, r3
 800414a:	f043 0301 	orr.w	r3, r3, #1
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	d105      	bne.n	8004160 <HAL_RCC_OscConfig+0x5d4>
 8004154:	4b01      	ldr	r3, [pc, #4]	@ (800415c <HAL_RCC_OscConfig+0x5d0>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	e016      	b.n	8004188 <HAL_RCC_OscConfig+0x5fc>
 800415a:	bf00      	nop
 800415c:	40021000 	.word	0x40021000
 8004160:	2302      	movs	r3, #2
 8004162:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004166:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800416a:	fa93 f3a3 	rbit	r3, r3
 800416e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004172:	2302      	movs	r3, #2
 8004174:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8004178:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800417c:	fa93 f3a3 	rbit	r3, r3
 8004180:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004184:	4bbf      	ldr	r3, [pc, #764]	@ (8004484 <HAL_RCC_OscConfig+0x8f8>)
 8004186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004188:	2202      	movs	r2, #2
 800418a:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800418e:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004192:	fa92 f2a2 	rbit	r2, r2
 8004196:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800419a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800419e:	fab2 f282 	clz	r2, r2
 80041a2:	b2d2      	uxtb	r2, r2
 80041a4:	f042 0220 	orr.w	r2, r2, #32
 80041a8:	b2d2      	uxtb	r2, r2
 80041aa:	f002 021f 	and.w	r2, r2, #31
 80041ae:	2101      	movs	r1, #1
 80041b0:	fa01 f202 	lsl.w	r2, r1, r2
 80041b4:	4013      	ands	r3, r2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d1ac      	bne.n	8004114 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0308 	and.w	r3, r3, #8
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f000 8113 	beq.w	80043f6 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041d4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	695b      	ldr	r3, [r3, #20]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d07c      	beq.n	80042da <HAL_RCC_OscConfig+0x74e>
 80041e0:	2301      	movs	r3, #1
 80041e2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ea:	fa93 f3a3 	rbit	r3, r3
 80041ee:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80041f2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041f6:	fab3 f383 	clz	r3, r3
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	461a      	mov	r2, r3
 80041fe:	4ba2      	ldr	r3, [pc, #648]	@ (8004488 <HAL_RCC_OscConfig+0x8fc>)
 8004200:	4413      	add	r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	461a      	mov	r2, r3
 8004206:	2301      	movs	r3, #1
 8004208:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800420a:	f7fe fbc9 	bl	80029a0 <HAL_GetTick>
 800420e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004212:	e00a      	b.n	800422a <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004214:	f7fe fbc4 	bl	80029a0 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	2b02      	cmp	r3, #2
 8004222:	d902      	bls.n	800422a <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	f000 bcfe 	b.w	8004c26 <HAL_RCC_OscConfig+0x109a>
 800422a:	2302      	movs	r3, #2
 800422c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004230:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004234:	fa93 f2a3 	rbit	r2, r3
 8004238:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800423c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004240:	601a      	str	r2, [r3, #0]
 8004242:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004246:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800424a:	2202      	movs	r2, #2
 800424c:	601a      	str	r2, [r3, #0]
 800424e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004252:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	fa93 f2a3 	rbit	r2, r3
 800425c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004260:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004264:	601a      	str	r2, [r3, #0]
 8004266:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800426a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800426e:	2202      	movs	r2, #2
 8004270:	601a      	str	r2, [r3, #0]
 8004272:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004276:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	fa93 f2a3 	rbit	r2, r3
 8004280:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004284:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004288:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800428a:	4b7e      	ldr	r3, [pc, #504]	@ (8004484 <HAL_RCC_OscConfig+0x8f8>)
 800428c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800428e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004292:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004296:	2102      	movs	r1, #2
 8004298:	6019      	str	r1, [r3, #0]
 800429a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800429e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	fa93 f1a3 	rbit	r1, r3
 80042a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042ac:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80042b0:	6019      	str	r1, [r3, #0]
  return result;
 80042b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042b6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	fab3 f383 	clz	r3, r3
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	f003 031f 	and.w	r3, r3, #31
 80042cc:	2101      	movs	r1, #1
 80042ce:	fa01 f303 	lsl.w	r3, r1, r3
 80042d2:	4013      	ands	r3, r2
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d09d      	beq.n	8004214 <HAL_RCC_OscConfig+0x688>
 80042d8:	e08d      	b.n	80043f6 <HAL_RCC_OscConfig+0x86a>
 80042da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042de:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80042e2:	2201      	movs	r2, #1
 80042e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042ea:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	fa93 f2a3 	rbit	r2, r3
 80042f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042f8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80042fc:	601a      	str	r2, [r3, #0]
  return result;
 80042fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004302:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8004306:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004308:	fab3 f383 	clz	r3, r3
 800430c:	b2db      	uxtb	r3, r3
 800430e:	461a      	mov	r2, r3
 8004310:	4b5d      	ldr	r3, [pc, #372]	@ (8004488 <HAL_RCC_OscConfig+0x8fc>)
 8004312:	4413      	add	r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	461a      	mov	r2, r3
 8004318:	2300      	movs	r3, #0
 800431a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800431c:	f7fe fb40 	bl	80029a0 <HAL_GetTick>
 8004320:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004324:	e00a      	b.n	800433c <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004326:	f7fe fb3b 	bl	80029a0 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d902      	bls.n	800433c <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	f000 bc75 	b.w	8004c26 <HAL_RCC_OscConfig+0x109a>
 800433c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004340:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004344:	2202      	movs	r2, #2
 8004346:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004348:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800434c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	fa93 f2a3 	rbit	r2, r3
 8004356:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800435a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800435e:	601a      	str	r2, [r3, #0]
 8004360:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004364:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004368:	2202      	movs	r2, #2
 800436a:	601a      	str	r2, [r3, #0]
 800436c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004370:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	fa93 f2a3 	rbit	r2, r3
 800437a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800437e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004382:	601a      	str	r2, [r3, #0]
 8004384:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004388:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800438c:	2202      	movs	r2, #2
 800438e:	601a      	str	r2, [r3, #0]
 8004390:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004394:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	fa93 f2a3 	rbit	r2, r3
 800439e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043a2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80043a6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043a8:	4b36      	ldr	r3, [pc, #216]	@ (8004484 <HAL_RCC_OscConfig+0x8f8>)
 80043aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80043ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043b0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043b4:	2102      	movs	r1, #2
 80043b6:	6019      	str	r1, [r3, #0]
 80043b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043bc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	fa93 f1a3 	rbit	r1, r3
 80043c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043ca:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80043ce:	6019      	str	r1, [r3, #0]
  return result;
 80043d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043d4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	fab3 f383 	clz	r3, r3
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	f003 031f 	and.w	r3, r3, #31
 80043ea:	2101      	movs	r1, #1
 80043ec:	fa01 f303 	lsl.w	r3, r1, r3
 80043f0:	4013      	ands	r3, r2
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d197      	bne.n	8004326 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043fa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0304 	and.w	r3, r3, #4
 8004406:	2b00      	cmp	r3, #0
 8004408:	f000 81a5 	beq.w	8004756 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800440c:	2300      	movs	r3, #0
 800440e:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004412:	4b1c      	ldr	r3, [pc, #112]	@ (8004484 <HAL_RCC_OscConfig+0x8f8>)
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d116      	bne.n	800444c <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800441e:	4b19      	ldr	r3, [pc, #100]	@ (8004484 <HAL_RCC_OscConfig+0x8f8>)
 8004420:	69db      	ldr	r3, [r3, #28]
 8004422:	4a18      	ldr	r2, [pc, #96]	@ (8004484 <HAL_RCC_OscConfig+0x8f8>)
 8004424:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004428:	61d3      	str	r3, [r2, #28]
 800442a:	4b16      	ldr	r3, [pc, #88]	@ (8004484 <HAL_RCC_OscConfig+0x8f8>)
 800442c:	69db      	ldr	r3, [r3, #28]
 800442e:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004432:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004436:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800443a:	601a      	str	r2, [r3, #0]
 800443c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004440:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004444:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004446:	2301      	movs	r3, #1
 8004448:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800444c:	4b0f      	ldr	r3, [pc, #60]	@ (800448c <HAL_RCC_OscConfig+0x900>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004454:	2b00      	cmp	r3, #0
 8004456:	d121      	bne.n	800449c <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004458:	4b0c      	ldr	r3, [pc, #48]	@ (800448c <HAL_RCC_OscConfig+0x900>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a0b      	ldr	r2, [pc, #44]	@ (800448c <HAL_RCC_OscConfig+0x900>)
 800445e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004462:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004464:	f7fe fa9c 	bl	80029a0 <HAL_GetTick>
 8004468:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800446c:	e010      	b.n	8004490 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800446e:	f7fe fa97 	bl	80029a0 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004478:	1ad3      	subs	r3, r2, r3
 800447a:	2b64      	cmp	r3, #100	@ 0x64
 800447c:	d908      	bls.n	8004490 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800447e:	2303      	movs	r3, #3
 8004480:	e3d1      	b.n	8004c26 <HAL_RCC_OscConfig+0x109a>
 8004482:	bf00      	nop
 8004484:	40021000 	.word	0x40021000
 8004488:	10908120 	.word	0x10908120
 800448c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004490:	4b8d      	ldr	r3, [pc, #564]	@ (80046c8 <HAL_RCC_OscConfig+0xb3c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004498:	2b00      	cmp	r3, #0
 800449a:	d0e8      	beq.n	800446e <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800449c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044a0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d106      	bne.n	80044ba <HAL_RCC_OscConfig+0x92e>
 80044ac:	4b87      	ldr	r3, [pc, #540]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	4a86      	ldr	r2, [pc, #536]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 80044b2:	f043 0301 	orr.w	r3, r3, #1
 80044b6:	6213      	str	r3, [r2, #32]
 80044b8:	e035      	b.n	8004526 <HAL_RCC_OscConfig+0x99a>
 80044ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044be:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10c      	bne.n	80044e4 <HAL_RCC_OscConfig+0x958>
 80044ca:	4b80      	ldr	r3, [pc, #512]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	4a7f      	ldr	r2, [pc, #508]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 80044d0:	f023 0301 	bic.w	r3, r3, #1
 80044d4:	6213      	str	r3, [r2, #32]
 80044d6:	4b7d      	ldr	r3, [pc, #500]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 80044d8:	6a1b      	ldr	r3, [r3, #32]
 80044da:	4a7c      	ldr	r2, [pc, #496]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 80044dc:	f023 0304 	bic.w	r3, r3, #4
 80044e0:	6213      	str	r3, [r2, #32]
 80044e2:	e020      	b.n	8004526 <HAL_RCC_OscConfig+0x99a>
 80044e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80044e8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	2b05      	cmp	r3, #5
 80044f2:	d10c      	bne.n	800450e <HAL_RCC_OscConfig+0x982>
 80044f4:	4b75      	ldr	r3, [pc, #468]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 80044f6:	6a1b      	ldr	r3, [r3, #32]
 80044f8:	4a74      	ldr	r2, [pc, #464]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 80044fa:	f043 0304 	orr.w	r3, r3, #4
 80044fe:	6213      	str	r3, [r2, #32]
 8004500:	4b72      	ldr	r3, [pc, #456]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	4a71      	ldr	r2, [pc, #452]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 8004506:	f043 0301 	orr.w	r3, r3, #1
 800450a:	6213      	str	r3, [r2, #32]
 800450c:	e00b      	b.n	8004526 <HAL_RCC_OscConfig+0x99a>
 800450e:	4b6f      	ldr	r3, [pc, #444]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	4a6e      	ldr	r2, [pc, #440]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 8004514:	f023 0301 	bic.w	r3, r3, #1
 8004518:	6213      	str	r3, [r2, #32]
 800451a:	4b6c      	ldr	r3, [pc, #432]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 800451c:	6a1b      	ldr	r3, [r3, #32]
 800451e:	4a6b      	ldr	r2, [pc, #428]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 8004520:	f023 0304 	bic.w	r3, r3, #4
 8004524:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004526:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800452a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	2b00      	cmp	r3, #0
 8004534:	f000 8081 	beq.w	800463a <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004538:	f7fe fa32 	bl	80029a0 <HAL_GetTick>
 800453c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004540:	e00b      	b.n	800455a <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004542:	f7fe fa2d 	bl	80029a0 <HAL_GetTick>
 8004546:	4602      	mov	r2, r0
 8004548:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004552:	4293      	cmp	r3, r2
 8004554:	d901      	bls.n	800455a <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e365      	b.n	8004c26 <HAL_RCC_OscConfig+0x109a>
 800455a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800455e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004562:	2202      	movs	r2, #2
 8004564:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004566:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800456a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	fa93 f2a3 	rbit	r2, r3
 8004574:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004578:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800457c:	601a      	str	r2, [r3, #0]
 800457e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004582:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004586:	2202      	movs	r2, #2
 8004588:	601a      	str	r2, [r3, #0]
 800458a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800458e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	fa93 f2a3 	rbit	r2, r3
 8004598:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800459c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80045a0:	601a      	str	r2, [r3, #0]
  return result;
 80045a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045a6:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80045aa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ac:	fab3 f383 	clz	r3, r3
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	095b      	lsrs	r3, r3, #5
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	f043 0302 	orr.w	r3, r3, #2
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	2b02      	cmp	r3, #2
 80045be:	d102      	bne.n	80045c6 <HAL_RCC_OscConfig+0xa3a>
 80045c0:	4b42      	ldr	r3, [pc, #264]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 80045c2:	6a1b      	ldr	r3, [r3, #32]
 80045c4:	e013      	b.n	80045ee <HAL_RCC_OscConfig+0xa62>
 80045c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045ca:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80045ce:	2202      	movs	r2, #2
 80045d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045d6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	fa93 f2a3 	rbit	r2, r3
 80045e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045e4:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80045e8:	601a      	str	r2, [r3, #0]
 80045ea:	4b38      	ldr	r3, [pc, #224]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 80045ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ee:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80045f2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80045f6:	2102      	movs	r1, #2
 80045f8:	6011      	str	r1, [r2, #0]
 80045fa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80045fe:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004602:	6812      	ldr	r2, [r2, #0]
 8004604:	fa92 f1a2 	rbit	r1, r2
 8004608:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800460c:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8004610:	6011      	str	r1, [r2, #0]
  return result;
 8004612:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004616:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800461a:	6812      	ldr	r2, [r2, #0]
 800461c:	fab2 f282 	clz	r2, r2
 8004620:	b2d2      	uxtb	r2, r2
 8004622:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004626:	b2d2      	uxtb	r2, r2
 8004628:	f002 021f 	and.w	r2, r2, #31
 800462c:	2101      	movs	r1, #1
 800462e:	fa01 f202 	lsl.w	r2, r1, r2
 8004632:	4013      	ands	r3, r2
 8004634:	2b00      	cmp	r3, #0
 8004636:	d084      	beq.n	8004542 <HAL_RCC_OscConfig+0x9b6>
 8004638:	e083      	b.n	8004742 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800463a:	f7fe f9b1 	bl	80029a0 <HAL_GetTick>
 800463e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004642:	e00b      	b.n	800465c <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004644:	f7fe f9ac 	bl	80029a0 <HAL_GetTick>
 8004648:	4602      	mov	r2, r0
 800464a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004654:	4293      	cmp	r3, r2
 8004656:	d901      	bls.n	800465c <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e2e4      	b.n	8004c26 <HAL_RCC_OscConfig+0x109a>
 800465c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004660:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004664:	2202      	movs	r2, #2
 8004666:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004668:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800466c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	fa93 f2a3 	rbit	r2, r3
 8004676:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800467a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800467e:	601a      	str	r2, [r3, #0]
 8004680:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004684:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004688:	2202      	movs	r2, #2
 800468a:	601a      	str	r2, [r3, #0]
 800468c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004690:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	fa93 f2a3 	rbit	r2, r3
 800469a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800469e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80046a2:	601a      	str	r2, [r3, #0]
  return result;
 80046a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046a8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80046ac:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046ae:	fab3 f383 	clz	r3, r3
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	095b      	lsrs	r3, r3, #5
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	f043 0302 	orr.w	r3, r3, #2
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d106      	bne.n	80046d0 <HAL_RCC_OscConfig+0xb44>
 80046c2:	4b02      	ldr	r3, [pc, #8]	@ (80046cc <HAL_RCC_OscConfig+0xb40>)
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	e017      	b.n	80046f8 <HAL_RCC_OscConfig+0xb6c>
 80046c8:	40007000 	.word	0x40007000
 80046cc:	40021000 	.word	0x40021000
 80046d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046d4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80046d8:	2202      	movs	r2, #2
 80046da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046e0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	fa93 f2a3 	rbit	r2, r3
 80046ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046ee:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80046f2:	601a      	str	r2, [r3, #0]
 80046f4:	4bb3      	ldr	r3, [pc, #716]	@ (80049c4 <HAL_RCC_OscConfig+0xe38>)
 80046f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80046fc:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004700:	2102      	movs	r1, #2
 8004702:	6011      	str	r1, [r2, #0]
 8004704:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004708:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800470c:	6812      	ldr	r2, [r2, #0]
 800470e:	fa92 f1a2 	rbit	r1, r2
 8004712:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004716:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800471a:	6011      	str	r1, [r2, #0]
  return result;
 800471c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004720:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8004724:	6812      	ldr	r2, [r2, #0]
 8004726:	fab2 f282 	clz	r2, r2
 800472a:	b2d2      	uxtb	r2, r2
 800472c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004730:	b2d2      	uxtb	r2, r2
 8004732:	f002 021f 	and.w	r2, r2, #31
 8004736:	2101      	movs	r1, #1
 8004738:	fa01 f202 	lsl.w	r2, r1, r2
 800473c:	4013      	ands	r3, r2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d180      	bne.n	8004644 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004742:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8004746:	2b01      	cmp	r3, #1
 8004748:	d105      	bne.n	8004756 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800474a:	4b9e      	ldr	r3, [pc, #632]	@ (80049c4 <HAL_RCC_OscConfig+0xe38>)
 800474c:	69db      	ldr	r3, [r3, #28]
 800474e:	4a9d      	ldr	r2, [pc, #628]	@ (80049c4 <HAL_RCC_OscConfig+0xe38>)
 8004750:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004754:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004756:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800475a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	2b00      	cmp	r3, #0
 8004764:	f000 825e 	beq.w	8004c24 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004768:	4b96      	ldr	r3, [pc, #600]	@ (80049c4 <HAL_RCC_OscConfig+0xe38>)
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	f003 030c 	and.w	r3, r3, #12
 8004770:	2b08      	cmp	r3, #8
 8004772:	f000 821f 	beq.w	8004bb4 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004776:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800477a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	2b02      	cmp	r3, #2
 8004784:	f040 8170 	bne.w	8004a68 <HAL_RCC_OscConfig+0xedc>
 8004788:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800478c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004790:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004794:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004796:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800479a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	fa93 f2a3 	rbit	r2, r3
 80047a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047a8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80047ac:	601a      	str	r2, [r3, #0]
  return result;
 80047ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047b2:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80047b6:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047b8:	fab3 f383 	clz	r3, r3
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80047c2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	461a      	mov	r2, r3
 80047ca:	2300      	movs	r3, #0
 80047cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ce:	f7fe f8e7 	bl	80029a0 <HAL_GetTick>
 80047d2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047d6:	e009      	b.n	80047ec <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047d8:	f7fe f8e2 	bl	80029a0 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d901      	bls.n	80047ec <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80047e8:	2303      	movs	r3, #3
 80047ea:	e21c      	b.n	8004c26 <HAL_RCC_OscConfig+0x109a>
 80047ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047f0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80047f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80047f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047fe:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	fa93 f2a3 	rbit	r2, r3
 8004808:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800480c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004810:	601a      	str	r2, [r3, #0]
  return result;
 8004812:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004816:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800481a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800481c:	fab3 f383 	clz	r3, r3
 8004820:	b2db      	uxtb	r3, r3
 8004822:	095b      	lsrs	r3, r3, #5
 8004824:	b2db      	uxtb	r3, r3
 8004826:	f043 0301 	orr.w	r3, r3, #1
 800482a:	b2db      	uxtb	r3, r3
 800482c:	2b01      	cmp	r3, #1
 800482e:	d102      	bne.n	8004836 <HAL_RCC_OscConfig+0xcaa>
 8004830:	4b64      	ldr	r3, [pc, #400]	@ (80049c4 <HAL_RCC_OscConfig+0xe38>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	e027      	b.n	8004886 <HAL_RCC_OscConfig+0xcfa>
 8004836:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800483a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800483e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004842:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004844:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004848:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	fa93 f2a3 	rbit	r2, r3
 8004852:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004856:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800485a:	601a      	str	r2, [r3, #0]
 800485c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004860:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004864:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004868:	601a      	str	r2, [r3, #0]
 800486a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800486e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	fa93 f2a3 	rbit	r2, r3
 8004878:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800487c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8004880:	601a      	str	r2, [r3, #0]
 8004882:	4b50      	ldr	r3, [pc, #320]	@ (80049c4 <HAL_RCC_OscConfig+0xe38>)
 8004884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004886:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800488a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800488e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004892:	6011      	str	r1, [r2, #0]
 8004894:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004898:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800489c:	6812      	ldr	r2, [r2, #0]
 800489e:	fa92 f1a2 	rbit	r1, r2
 80048a2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80048a6:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80048aa:	6011      	str	r1, [r2, #0]
  return result;
 80048ac:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80048b0:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80048b4:	6812      	ldr	r2, [r2, #0]
 80048b6:	fab2 f282 	clz	r2, r2
 80048ba:	b2d2      	uxtb	r2, r2
 80048bc:	f042 0220 	orr.w	r2, r2, #32
 80048c0:	b2d2      	uxtb	r2, r2
 80048c2:	f002 021f 	and.w	r2, r2, #31
 80048c6:	2101      	movs	r1, #1
 80048c8:	fa01 f202 	lsl.w	r2, r1, r2
 80048cc:	4013      	ands	r3, r2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d182      	bne.n	80047d8 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048d2:	4b3c      	ldr	r3, [pc, #240]	@ (80049c4 <HAL_RCC_OscConfig+0xe38>)
 80048d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d6:	f023 020f 	bic.w	r2, r3, #15
 80048da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e6:	4937      	ldr	r1, [pc, #220]	@ (80049c4 <HAL_RCC_OscConfig+0xe38>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80048ec:	4b35      	ldr	r3, [pc, #212]	@ (80049c4 <HAL_RCC_OscConfig+0xe38>)
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 80048f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	6a19      	ldr	r1, [r3, #32]
 8004900:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004904:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	69db      	ldr	r3, [r3, #28]
 800490c:	430b      	orrs	r3, r1
 800490e:	492d      	ldr	r1, [pc, #180]	@ (80049c4 <HAL_RCC_OscConfig+0xe38>)
 8004910:	4313      	orrs	r3, r2
 8004912:	604b      	str	r3, [r1, #4]
 8004914:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004918:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800491c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004920:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004922:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004926:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	fa93 f2a3 	rbit	r2, r3
 8004930:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004934:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004938:	601a      	str	r2, [r3, #0]
  return result;
 800493a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800493e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8004942:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004944:	fab3 f383 	clz	r3, r3
 8004948:	b2db      	uxtb	r3, r3
 800494a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800494e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	461a      	mov	r2, r3
 8004956:	2301      	movs	r3, #1
 8004958:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800495a:	f7fe f821 	bl	80029a0 <HAL_GetTick>
 800495e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004962:	e009      	b.n	8004978 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004964:	f7fe f81c 	bl	80029a0 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	2b02      	cmp	r3, #2
 8004972:	d901      	bls.n	8004978 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e156      	b.n	8004c26 <HAL_RCC_OscConfig+0x109a>
 8004978:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800497c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004980:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004984:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004986:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800498a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	fa93 f2a3 	rbit	r2, r3
 8004994:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004998:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800499c:	601a      	str	r2, [r3, #0]
  return result;
 800499e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049a2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80049a6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80049a8:	fab3 f383 	clz	r3, r3
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	095b      	lsrs	r3, r3, #5
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	f043 0301 	orr.w	r3, r3, #1
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d105      	bne.n	80049c8 <HAL_RCC_OscConfig+0xe3c>
 80049bc:	4b01      	ldr	r3, [pc, #4]	@ (80049c4 <HAL_RCC_OscConfig+0xe38>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	e02a      	b.n	8004a18 <HAL_RCC_OscConfig+0xe8c>
 80049c2:	bf00      	nop
 80049c4:	40021000 	.word	0x40021000
 80049c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049cc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80049d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80049d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049da:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	fa93 f2a3 	rbit	r2, r3
 80049e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049e8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049f2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80049f6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80049fa:	601a      	str	r2, [r3, #0]
 80049fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a00:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	fa93 f2a3 	rbit	r2, r3
 8004a0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a0e:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8004a12:	601a      	str	r2, [r3, #0]
 8004a14:	4b86      	ldr	r3, [pc, #536]	@ (8004c30 <HAL_RCC_OscConfig+0x10a4>)
 8004a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a18:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004a1c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004a20:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004a24:	6011      	str	r1, [r2, #0]
 8004a26:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004a2a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004a2e:	6812      	ldr	r2, [r2, #0]
 8004a30:	fa92 f1a2 	rbit	r1, r2
 8004a34:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004a38:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8004a3c:	6011      	str	r1, [r2, #0]
  return result;
 8004a3e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004a42:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8004a46:	6812      	ldr	r2, [r2, #0]
 8004a48:	fab2 f282 	clz	r2, r2
 8004a4c:	b2d2      	uxtb	r2, r2
 8004a4e:	f042 0220 	orr.w	r2, r2, #32
 8004a52:	b2d2      	uxtb	r2, r2
 8004a54:	f002 021f 	and.w	r2, r2, #31
 8004a58:	2101      	movs	r1, #1
 8004a5a:	fa01 f202 	lsl.w	r2, r1, r2
 8004a5e:	4013      	ands	r3, r2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	f43f af7f 	beq.w	8004964 <HAL_RCC_OscConfig+0xdd8>
 8004a66:	e0dd      	b.n	8004c24 <HAL_RCC_OscConfig+0x1098>
 8004a68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a6c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004a70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004a74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a7a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	fa93 f2a3 	rbit	r2, r3
 8004a84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a88:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004a8c:	601a      	str	r2, [r3, #0]
  return result;
 8004a8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a92:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004a96:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a98:	fab3 f383 	clz	r3, r3
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004aa2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	2300      	movs	r3, #0
 8004aac:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004aae:	f7fd ff77 	bl	80029a0 <HAL_GetTick>
 8004ab2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ab6:	e009      	b.n	8004acc <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ab8:	f7fd ff72 	bl	80029a0 <HAL_GetTick>
 8004abc:	4602      	mov	r2, r0
 8004abe:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004ac2:	1ad3      	subs	r3, r2, r3
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d901      	bls.n	8004acc <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8004ac8:	2303      	movs	r3, #3
 8004aca:	e0ac      	b.n	8004c26 <HAL_RCC_OscConfig+0x109a>
 8004acc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ad0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004ad4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004ad8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ada:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ade:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	fa93 f2a3 	rbit	r2, r3
 8004ae8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004aec:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004af0:	601a      	str	r2, [r3, #0]
  return result;
 8004af2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004af6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004afa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004afc:	fab3 f383 	clz	r3, r3
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	095b      	lsrs	r3, r3, #5
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	f043 0301 	orr.w	r3, r3, #1
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d102      	bne.n	8004b16 <HAL_RCC_OscConfig+0xf8a>
 8004b10:	4b47      	ldr	r3, [pc, #284]	@ (8004c30 <HAL_RCC_OscConfig+0x10a4>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	e027      	b.n	8004b66 <HAL_RCC_OscConfig+0xfda>
 8004b16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b1a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8004b1e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004b22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b28:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	fa93 f2a3 	rbit	r2, r3
 8004b32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b36:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004b3a:	601a      	str	r2, [r3, #0]
 8004b3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b40:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004b44:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004b48:	601a      	str	r2, [r3, #0]
 8004b4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b4e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	fa93 f2a3 	rbit	r2, r3
 8004b58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004b5c:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8004b60:	601a      	str	r2, [r3, #0]
 8004b62:	4b33      	ldr	r3, [pc, #204]	@ (8004c30 <HAL_RCC_OscConfig+0x10a4>)
 8004b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b66:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004b6a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004b6e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004b72:	6011      	str	r1, [r2, #0]
 8004b74:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004b78:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004b7c:	6812      	ldr	r2, [r2, #0]
 8004b7e:	fa92 f1a2 	rbit	r1, r2
 8004b82:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004b86:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8004b8a:	6011      	str	r1, [r2, #0]
  return result;
 8004b8c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004b90:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8004b94:	6812      	ldr	r2, [r2, #0]
 8004b96:	fab2 f282 	clz	r2, r2
 8004b9a:	b2d2      	uxtb	r2, r2
 8004b9c:	f042 0220 	orr.w	r2, r2, #32
 8004ba0:	b2d2      	uxtb	r2, r2
 8004ba2:	f002 021f 	and.w	r2, r2, #31
 8004ba6:	2101      	movs	r1, #1
 8004ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8004bac:	4013      	ands	r3, r2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d182      	bne.n	8004ab8 <HAL_RCC_OscConfig+0xf2c>
 8004bb2:	e037      	b.n	8004c24 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004bb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bb8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d101      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e02e      	b.n	8004c26 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004bc8:	4b19      	ldr	r3, [pc, #100]	@ (8004c30 <HAL_RCC_OscConfig+0x10a4>)
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8004bd0:	4b17      	ldr	r3, [pc, #92]	@ (8004c30 <HAL_RCC_OscConfig+0x10a4>)
 8004bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd4:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004bd8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004bdc:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8004be0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004be4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	69db      	ldr	r3, [r3, #28]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d117      	bne.n	8004c20 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004bf0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004bf4:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004bf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004bfc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d10b      	bne.n	8004c20 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8004c08:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004c0c:	f003 020f 	and.w	r2, r3, #15
 8004c10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004c14:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d001      	beq.n	8004c24 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e000      	b.n	8004c26 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40021000 	.word	0x40021000

08004c34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b09e      	sub	sp, #120	@ 0x78
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d101      	bne.n	8004c4c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e162      	b.n	8004f12 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c4c:	4b90      	ldr	r3, [pc, #576]	@ (8004e90 <HAL_RCC_ClockConfig+0x25c>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0307 	and.w	r3, r3, #7
 8004c54:	683a      	ldr	r2, [r7, #0]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d910      	bls.n	8004c7c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c5a:	4b8d      	ldr	r3, [pc, #564]	@ (8004e90 <HAL_RCC_ClockConfig+0x25c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f023 0207 	bic.w	r2, r3, #7
 8004c62:	498b      	ldr	r1, [pc, #556]	@ (8004e90 <HAL_RCC_ClockConfig+0x25c>)
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c6a:	4b89      	ldr	r3, [pc, #548]	@ (8004e90 <HAL_RCC_ClockConfig+0x25c>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0307 	and.w	r3, r3, #7
 8004c72:	683a      	ldr	r2, [r7, #0]
 8004c74:	429a      	cmp	r2, r3
 8004c76:	d001      	beq.n	8004c7c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e14a      	b.n	8004f12 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0302 	and.w	r3, r3, #2
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d008      	beq.n	8004c9a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c88:	4b82      	ldr	r3, [pc, #520]	@ (8004e94 <HAL_RCC_ClockConfig+0x260>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	497f      	ldr	r1, [pc, #508]	@ (8004e94 <HAL_RCC_ClockConfig+0x260>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	f000 80dc 	beq.w	8004e60 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d13c      	bne.n	8004d2a <HAL_RCC_ClockConfig+0xf6>
 8004cb0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004cb4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004cb8:	fa93 f3a3 	rbit	r3, r3
 8004cbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004cbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cc0:	fab3 f383 	clz	r3, r3
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	095b      	lsrs	r3, r3, #5
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	f043 0301 	orr.w	r3, r3, #1
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d102      	bne.n	8004cda <HAL_RCC_ClockConfig+0xa6>
 8004cd4:	4b6f      	ldr	r3, [pc, #444]	@ (8004e94 <HAL_RCC_ClockConfig+0x260>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	e00f      	b.n	8004cfa <HAL_RCC_ClockConfig+0xc6>
 8004cda:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004cde:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ce0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ce2:	fa93 f3a3 	rbit	r3, r3
 8004ce6:	667b      	str	r3, [r7, #100]	@ 0x64
 8004ce8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004cec:	663b      	str	r3, [r7, #96]	@ 0x60
 8004cee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004cf0:	fa93 f3a3 	rbit	r3, r3
 8004cf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004cf6:	4b67      	ldr	r3, [pc, #412]	@ (8004e94 <HAL_RCC_ClockConfig+0x260>)
 8004cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cfa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004cfe:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004d00:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004d02:	fa92 f2a2 	rbit	r2, r2
 8004d06:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004d08:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004d0a:	fab2 f282 	clz	r2, r2
 8004d0e:	b2d2      	uxtb	r2, r2
 8004d10:	f042 0220 	orr.w	r2, r2, #32
 8004d14:	b2d2      	uxtb	r2, r2
 8004d16:	f002 021f 	and.w	r2, r2, #31
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8004d20:	4013      	ands	r3, r2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d17b      	bne.n	8004e1e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e0f3      	b.n	8004f12 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d13c      	bne.n	8004dac <HAL_RCC_ClockConfig+0x178>
 8004d32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d36:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d3a:	fa93 f3a3 	rbit	r3, r3
 8004d3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004d40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d42:	fab3 f383 	clz	r3, r3
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	095b      	lsrs	r3, r3, #5
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	f043 0301 	orr.w	r3, r3, #1
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d102      	bne.n	8004d5c <HAL_RCC_ClockConfig+0x128>
 8004d56:	4b4f      	ldr	r3, [pc, #316]	@ (8004e94 <HAL_RCC_ClockConfig+0x260>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	e00f      	b.n	8004d7c <HAL_RCC_ClockConfig+0x148>
 8004d5c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d60:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004d64:	fa93 f3a3 	rbit	r3, r3
 8004d68:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d72:	fa93 f3a3 	rbit	r3, r3
 8004d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d78:	4b46      	ldr	r3, [pc, #280]	@ (8004e94 <HAL_RCC_ClockConfig+0x260>)
 8004d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004d80:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004d82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004d84:	fa92 f2a2 	rbit	r2, r2
 8004d88:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004d8a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004d8c:	fab2 f282 	clz	r2, r2
 8004d90:	b2d2      	uxtb	r2, r2
 8004d92:	f042 0220 	orr.w	r2, r2, #32
 8004d96:	b2d2      	uxtb	r2, r2
 8004d98:	f002 021f 	and.w	r2, r2, #31
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	fa01 f202 	lsl.w	r2, r1, r2
 8004da2:	4013      	ands	r3, r2
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d13a      	bne.n	8004e1e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e0b2      	b.n	8004f12 <HAL_RCC_ClockConfig+0x2de>
 8004dac:	2302      	movs	r3, #2
 8004dae:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db2:	fa93 f3a3 	rbit	r3, r3
 8004db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dba:	fab3 f383 	clz	r3, r3
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	095b      	lsrs	r3, r3, #5
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	f043 0301 	orr.w	r3, r3, #1
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d102      	bne.n	8004dd4 <HAL_RCC_ClockConfig+0x1a0>
 8004dce:	4b31      	ldr	r3, [pc, #196]	@ (8004e94 <HAL_RCC_ClockConfig+0x260>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	e00d      	b.n	8004df0 <HAL_RCC_ClockConfig+0x1bc>
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dda:	fa93 f3a3 	rbit	r3, r3
 8004dde:	627b      	str	r3, [r7, #36]	@ 0x24
 8004de0:	2302      	movs	r3, #2
 8004de2:	623b      	str	r3, [r7, #32]
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	fa93 f3a3 	rbit	r3, r3
 8004dea:	61fb      	str	r3, [r7, #28]
 8004dec:	4b29      	ldr	r3, [pc, #164]	@ (8004e94 <HAL_RCC_ClockConfig+0x260>)
 8004dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df0:	2202      	movs	r2, #2
 8004df2:	61ba      	str	r2, [r7, #24]
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	fa92 f2a2 	rbit	r2, r2
 8004dfa:	617a      	str	r2, [r7, #20]
  return result;
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	fab2 f282 	clz	r2, r2
 8004e02:	b2d2      	uxtb	r2, r2
 8004e04:	f042 0220 	orr.w	r2, r2, #32
 8004e08:	b2d2      	uxtb	r2, r2
 8004e0a:	f002 021f 	and.w	r2, r2, #31
 8004e0e:	2101      	movs	r1, #1
 8004e10:	fa01 f202 	lsl.w	r2, r1, r2
 8004e14:	4013      	ands	r3, r2
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d101      	bne.n	8004e1e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e079      	b.n	8004f12 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8004e94 <HAL_RCC_ClockConfig+0x260>)
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f023 0203 	bic.w	r2, r3, #3
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	491a      	ldr	r1, [pc, #104]	@ (8004e94 <HAL_RCC_ClockConfig+0x260>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e30:	f7fd fdb6 	bl	80029a0 <HAL_GetTick>
 8004e34:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e36:	e00a      	b.n	8004e4e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e38:	f7fd fdb2 	bl	80029a0 <HAL_GetTick>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d901      	bls.n	8004e4e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e061      	b.n	8004f12 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e4e:	4b11      	ldr	r3, [pc, #68]	@ (8004e94 <HAL_RCC_ClockConfig+0x260>)
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	f003 020c 	and.w	r2, r3, #12
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d1eb      	bne.n	8004e38 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e60:	4b0b      	ldr	r3, [pc, #44]	@ (8004e90 <HAL_RCC_ClockConfig+0x25c>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0307 	and.w	r3, r3, #7
 8004e68:	683a      	ldr	r2, [r7, #0]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d214      	bcs.n	8004e98 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e6e:	4b08      	ldr	r3, [pc, #32]	@ (8004e90 <HAL_RCC_ClockConfig+0x25c>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f023 0207 	bic.w	r2, r3, #7
 8004e76:	4906      	ldr	r1, [pc, #24]	@ (8004e90 <HAL_RCC_ClockConfig+0x25c>)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e7e:	4b04      	ldr	r3, [pc, #16]	@ (8004e90 <HAL_RCC_ClockConfig+0x25c>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0307 	and.w	r3, r3, #7
 8004e86:	683a      	ldr	r2, [r7, #0]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d005      	beq.n	8004e98 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e040      	b.n	8004f12 <HAL_RCC_ClockConfig+0x2de>
 8004e90:	40022000 	.word	0x40022000
 8004e94:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0304 	and.w	r3, r3, #4
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d008      	beq.n	8004eb6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ea4:	4b1d      	ldr	r3, [pc, #116]	@ (8004f1c <HAL_RCC_ClockConfig+0x2e8>)
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	491a      	ldr	r1, [pc, #104]	@ (8004f1c <HAL_RCC_ClockConfig+0x2e8>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0308 	and.w	r3, r3, #8
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d009      	beq.n	8004ed6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ec2:	4b16      	ldr	r3, [pc, #88]	@ (8004f1c <HAL_RCC_ClockConfig+0x2e8>)
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	691b      	ldr	r3, [r3, #16]
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	4912      	ldr	r1, [pc, #72]	@ (8004f1c <HAL_RCC_ClockConfig+0x2e8>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004ed6:	f000 f829 	bl	8004f2c <HAL_RCC_GetSysClockFreq>
 8004eda:	4601      	mov	r1, r0
 8004edc:	4b0f      	ldr	r3, [pc, #60]	@ (8004f1c <HAL_RCC_ClockConfig+0x2e8>)
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ee4:	22f0      	movs	r2, #240	@ 0xf0
 8004ee6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee8:	693a      	ldr	r2, [r7, #16]
 8004eea:	fa92 f2a2 	rbit	r2, r2
 8004eee:	60fa      	str	r2, [r7, #12]
  return result;
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	fab2 f282 	clz	r2, r2
 8004ef6:	b2d2      	uxtb	r2, r2
 8004ef8:	40d3      	lsrs	r3, r2
 8004efa:	4a09      	ldr	r2, [pc, #36]	@ (8004f20 <HAL_RCC_ClockConfig+0x2ec>)
 8004efc:	5cd3      	ldrb	r3, [r2, r3]
 8004efe:	fa21 f303 	lsr.w	r3, r1, r3
 8004f02:	4a08      	ldr	r2, [pc, #32]	@ (8004f24 <HAL_RCC_ClockConfig+0x2f0>)
 8004f04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004f06:	4b08      	ldr	r3, [pc, #32]	@ (8004f28 <HAL_RCC_ClockConfig+0x2f4>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f7fd fd04 	bl	8002918 <HAL_InitTick>
  
  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3778      	adds	r7, #120	@ 0x78
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	40021000 	.word	0x40021000
 8004f20:	08009ba8 	.word	0x08009ba8
 8004f24:	20000000 	.word	0x20000000
 8004f28:	20000004 	.word	0x20000004

08004f2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b087      	sub	sp, #28
 8004f30:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	60fb      	str	r3, [r7, #12]
 8004f36:	2300      	movs	r3, #0
 8004f38:	60bb      	str	r3, [r7, #8]
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	617b      	str	r3, [r7, #20]
 8004f3e:	2300      	movs	r3, #0
 8004f40:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004f42:	2300      	movs	r3, #0
 8004f44:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004f46:	4b1f      	ldr	r3, [pc, #124]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f003 030c 	and.w	r3, r3, #12
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	d002      	beq.n	8004f5c <HAL_RCC_GetSysClockFreq+0x30>
 8004f56:	2b08      	cmp	r3, #8
 8004f58:	d003      	beq.n	8004f62 <HAL_RCC_GetSysClockFreq+0x36>
 8004f5a:	e029      	b.n	8004fb0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004f5e:	613b      	str	r3, [r7, #16]
      break;
 8004f60:	e029      	b.n	8004fb6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	0c9b      	lsrs	r3, r3, #18
 8004f66:	f003 030f 	and.w	r3, r3, #15
 8004f6a:	4a18      	ldr	r2, [pc, #96]	@ (8004fcc <HAL_RCC_GetSysClockFreq+0xa0>)
 8004f6c:	5cd3      	ldrb	r3, [r2, r3]
 8004f6e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004f70:	4b14      	ldr	r3, [pc, #80]	@ (8004fc4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f74:	f003 030f 	and.w	r3, r3, #15
 8004f78:	4a15      	ldr	r2, [pc, #84]	@ (8004fd0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004f7a:	5cd3      	ldrb	r3, [r2, r3]
 8004f7c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d008      	beq.n	8004f9a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004f88:	4a0f      	ldr	r2, [pc, #60]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	fb02 f303 	mul.w	r3, r2, r3
 8004f96:	617b      	str	r3, [r7, #20]
 8004f98:	e007      	b.n	8004faa <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004f9a:	4a0b      	ldr	r2, [pc, #44]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	fb02 f303 	mul.w	r3, r2, r3
 8004fa8:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	613b      	str	r3, [r7, #16]
      break;
 8004fae:	e002      	b.n	8004fb6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004fb0:	4b05      	ldr	r3, [pc, #20]	@ (8004fc8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004fb2:	613b      	str	r3, [r7, #16]
      break;
 8004fb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fb6:	693b      	ldr	r3, [r7, #16]
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	371c      	adds	r7, #28
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr
 8004fc4:	40021000 	.word	0x40021000
 8004fc8:	007a1200 	.word	0x007a1200
 8004fcc:	08009bc0 	.word	0x08009bc0
 8004fd0:	08009bd0 	.word	0x08009bd0

08004fd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fd8:	4b03      	ldr	r3, [pc, #12]	@ (8004fe8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fda:	681b      	ldr	r3, [r3, #0]
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	20000000 	.word	0x20000000

08004fec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004ff2:	f7ff ffef 	bl	8004fd4 <HAL_RCC_GetHCLKFreq>
 8004ff6:	4601      	mov	r1, r0
 8004ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8005028 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004ffa:	685b      	ldr	r3, [r3, #4]
 8004ffc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005000:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8005004:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	fa92 f2a2 	rbit	r2, r2
 800500c:	603a      	str	r2, [r7, #0]
  return result;
 800500e:	683a      	ldr	r2, [r7, #0]
 8005010:	fab2 f282 	clz	r2, r2
 8005014:	b2d2      	uxtb	r2, r2
 8005016:	40d3      	lsrs	r3, r2
 8005018:	4a04      	ldr	r2, [pc, #16]	@ (800502c <HAL_RCC_GetPCLK1Freq+0x40>)
 800501a:	5cd3      	ldrb	r3, [r2, r3]
 800501c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8005020:	4618      	mov	r0, r3
 8005022:	3708      	adds	r7, #8
 8005024:	46bd      	mov	sp, r7
 8005026:	bd80      	pop	{r7, pc}
 8005028:	40021000 	.word	0x40021000
 800502c:	08009bb8 	.word	0x08009bb8

08005030 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005036:	f7ff ffcd 	bl	8004fd4 <HAL_RCC_GetHCLKFreq>
 800503a:	4601      	mov	r1, r0
 800503c:	4b0b      	ldr	r3, [pc, #44]	@ (800506c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8005044:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8005048:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	fa92 f2a2 	rbit	r2, r2
 8005050:	603a      	str	r2, [r7, #0]
  return result;
 8005052:	683a      	ldr	r2, [r7, #0]
 8005054:	fab2 f282 	clz	r2, r2
 8005058:	b2d2      	uxtb	r2, r2
 800505a:	40d3      	lsrs	r3, r2
 800505c:	4a04      	ldr	r2, [pc, #16]	@ (8005070 <HAL_RCC_GetPCLK2Freq+0x40>)
 800505e:	5cd3      	ldrb	r3, [r2, r3]
 8005060:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005064:	4618      	mov	r0, r3
 8005066:	3708      	adds	r7, #8
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	40021000 	.word	0x40021000
 8005070:	08009bb8 	.word	0x08009bb8

08005074 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b092      	sub	sp, #72	@ 0x48
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800507c:	2300      	movs	r3, #0
 800507e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8005080:	2300      	movs	r3, #0
 8005082:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005084:	2300      	movs	r3, #0
 8005086:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005092:	2b00      	cmp	r3, #0
 8005094:	f000 80d4 	beq.w	8005240 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005098:	4b4e      	ldr	r3, [pc, #312]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800509a:	69db      	ldr	r3, [r3, #28]
 800509c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d10e      	bne.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050a4:	4b4b      	ldr	r3, [pc, #300]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050a6:	69db      	ldr	r3, [r3, #28]
 80050a8:	4a4a      	ldr	r2, [pc, #296]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050ae:	61d3      	str	r3, [r2, #28]
 80050b0:	4b48      	ldr	r3, [pc, #288]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050b2:	69db      	ldr	r3, [r3, #28]
 80050b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050b8:	60bb      	str	r3, [r7, #8]
 80050ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050bc:	2301      	movs	r3, #1
 80050be:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050c2:	4b45      	ldr	r3, [pc, #276]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d118      	bne.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050ce:	4b42      	ldr	r3, [pc, #264]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a41      	ldr	r2, [pc, #260]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80050d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050da:	f7fd fc61 	bl	80029a0 <HAL_GetTick>
 80050de:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050e0:	e008      	b.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050e2:	f7fd fc5d 	bl	80029a0 <HAL_GetTick>
 80050e6:	4602      	mov	r2, r0
 80050e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050ea:	1ad3      	subs	r3, r2, r3
 80050ec:	2b64      	cmp	r3, #100	@ 0x64
 80050ee:	d901      	bls.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80050f0:	2303      	movs	r3, #3
 80050f2:	e1d6      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050f4:	4b38      	ldr	r3, [pc, #224]	@ (80051d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d0f0      	beq.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005100:	4b34      	ldr	r3, [pc, #208]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005102:	6a1b      	ldr	r3, [r3, #32]
 8005104:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005108:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800510a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800510c:	2b00      	cmp	r3, #0
 800510e:	f000 8084 	beq.w	800521a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800511a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800511c:	429a      	cmp	r2, r3
 800511e:	d07c      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005120:	4b2c      	ldr	r3, [pc, #176]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005122:	6a1b      	ldr	r3, [r3, #32]
 8005124:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005128:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800512a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800512e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005132:	fa93 f3a3 	rbit	r3, r3
 8005136:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800513a:	fab3 f383 	clz	r3, r3
 800513e:	b2db      	uxtb	r3, r3
 8005140:	461a      	mov	r2, r3
 8005142:	4b26      	ldr	r3, [pc, #152]	@ (80051dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005144:	4413      	add	r3, r2
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	461a      	mov	r2, r3
 800514a:	2301      	movs	r3, #1
 800514c:	6013      	str	r3, [r2, #0]
 800514e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005152:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005156:	fa93 f3a3 	rbit	r3, r3
 800515a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800515c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800515e:	fab3 f383 	clz	r3, r3
 8005162:	b2db      	uxtb	r3, r3
 8005164:	461a      	mov	r2, r3
 8005166:	4b1d      	ldr	r3, [pc, #116]	@ (80051dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005168:	4413      	add	r3, r2
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	461a      	mov	r2, r3
 800516e:	2300      	movs	r3, #0
 8005170:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005172:	4a18      	ldr	r2, [pc, #96]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005176:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800517a:	f003 0301 	and.w	r3, r3, #1
 800517e:	2b00      	cmp	r3, #0
 8005180:	d04b      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005182:	f7fd fc0d 	bl	80029a0 <HAL_GetTick>
 8005186:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005188:	e00a      	b.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800518a:	f7fd fc09 	bl	80029a0 <HAL_GetTick>
 800518e:	4602      	mov	r2, r0
 8005190:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005192:	1ad3      	subs	r3, r2, r3
 8005194:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005198:	4293      	cmp	r3, r2
 800519a:	d901      	bls.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800519c:	2303      	movs	r3, #3
 800519e:	e180      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80051a0:	2302      	movs	r3, #2
 80051a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051a6:	fa93 f3a3 	rbit	r3, r3
 80051aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80051ac:	2302      	movs	r3, #2
 80051ae:	623b      	str	r3, [r7, #32]
 80051b0:	6a3b      	ldr	r3, [r7, #32]
 80051b2:	fa93 f3a3 	rbit	r3, r3
 80051b6:	61fb      	str	r3, [r7, #28]
  return result;
 80051b8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051ba:	fab3 f383 	clz	r3, r3
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	095b      	lsrs	r3, r3, #5
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	f043 0302 	orr.w	r3, r3, #2
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d108      	bne.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80051ce:	4b01      	ldr	r3, [pc, #4]	@ (80051d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051d0:	6a1b      	ldr	r3, [r3, #32]
 80051d2:	e00d      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80051d4:	40021000 	.word	0x40021000
 80051d8:	40007000 	.word	0x40007000
 80051dc:	10908100 	.word	0x10908100
 80051e0:	2302      	movs	r3, #2
 80051e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e4:	69bb      	ldr	r3, [r7, #24]
 80051e6:	fa93 f3a3 	rbit	r3, r3
 80051ea:	617b      	str	r3, [r7, #20]
 80051ec:	4b9a      	ldr	r3, [pc, #616]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f0:	2202      	movs	r2, #2
 80051f2:	613a      	str	r2, [r7, #16]
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	fa92 f2a2 	rbit	r2, r2
 80051fa:	60fa      	str	r2, [r7, #12]
  return result;
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	fab2 f282 	clz	r2, r2
 8005202:	b2d2      	uxtb	r2, r2
 8005204:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005208:	b2d2      	uxtb	r2, r2
 800520a:	f002 021f 	and.w	r2, r2, #31
 800520e:	2101      	movs	r1, #1
 8005210:	fa01 f202 	lsl.w	r2, r1, r2
 8005214:	4013      	ands	r3, r2
 8005216:	2b00      	cmp	r3, #0
 8005218:	d0b7      	beq.n	800518a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800521a:	4b8f      	ldr	r3, [pc, #572]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	498c      	ldr	r1, [pc, #560]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005228:	4313      	orrs	r3, r2
 800522a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800522c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005230:	2b01      	cmp	r3, #1
 8005232:	d105      	bne.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005234:	4b88      	ldr	r3, [pc, #544]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005236:	69db      	ldr	r3, [r3, #28]
 8005238:	4a87      	ldr	r2, [pc, #540]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800523a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800523e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0301 	and.w	r3, r3, #1
 8005248:	2b00      	cmp	r3, #0
 800524a:	d008      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800524c:	4b82      	ldr	r3, [pc, #520]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800524e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005250:	f023 0203 	bic.w	r2, r3, #3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	497f      	ldr	r1, [pc, #508]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800525a:	4313      	orrs	r3, r2
 800525c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0302 	and.w	r3, r3, #2
 8005266:	2b00      	cmp	r3, #0
 8005268:	d008      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800526a:	4b7b      	ldr	r3, [pc, #492]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800526c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800526e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	4978      	ldr	r1, [pc, #480]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005278:	4313      	orrs	r3, r2
 800527a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0304 	and.w	r3, r3, #4
 8005284:	2b00      	cmp	r3, #0
 8005286:	d008      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005288:	4b73      	ldr	r3, [pc, #460]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800528a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800528c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	4970      	ldr	r1, [pc, #448]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005296:	4313      	orrs	r3, r2
 8005298:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0320 	and.w	r3, r3, #32
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d008      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80052a6:	4b6c      	ldr	r3, [pc, #432]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052aa:	f023 0210 	bic.w	r2, r3, #16
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	69db      	ldr	r3, [r3, #28]
 80052b2:	4969      	ldr	r1, [pc, #420]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052b4:	4313      	orrs	r3, r2
 80052b6:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d008      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80052c4:	4b64      	ldr	r3, [pc, #400]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052d0:	4961      	ldr	r1, [pc, #388]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d008      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80052e2:	4b5d      	ldr	r3, [pc, #372]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e6:	f023 0220 	bic.w	r2, r3, #32
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a1b      	ldr	r3, [r3, #32]
 80052ee:	495a      	ldr	r1, [pc, #360]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d008      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005300:	4b55      	ldr	r3, [pc, #340]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005304:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530c:	4952      	ldr	r1, [pc, #328]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800530e:	4313      	orrs	r3, r2
 8005310:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0308 	and.w	r3, r3, #8
 800531a:	2b00      	cmp	r3, #0
 800531c:	d008      	beq.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800531e:	4b4e      	ldr	r3, [pc, #312]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005322:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	695b      	ldr	r3, [r3, #20]
 800532a:	494b      	ldr	r1, [pc, #300]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800532c:	4313      	orrs	r3, r2
 800532e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0310 	and.w	r3, r3, #16
 8005338:	2b00      	cmp	r3, #0
 800533a:	d008      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800533c:	4b46      	ldr	r3, [pc, #280]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800533e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005340:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	4943      	ldr	r1, [pc, #268]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800534a:	4313      	orrs	r3, r2
 800534c:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005356:	2b00      	cmp	r3, #0
 8005358:	d008      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800535a:	4b3f      	ldr	r3, [pc, #252]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005366:	493c      	ldr	r1, [pc, #240]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005368:	4313      	orrs	r3, r2
 800536a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005374:	2b00      	cmp	r3, #0
 8005376:	d008      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005378:	4b37      	ldr	r3, [pc, #220]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800537a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537c:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005384:	4934      	ldr	r1, [pc, #208]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005386:	4313      	orrs	r3, r2
 8005388:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005392:	2b00      	cmp	r3, #0
 8005394:	d008      	beq.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005396:	4b30      	ldr	r3, [pc, #192]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800539a:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053a2:	492d      	ldr	r1, [pc, #180]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d008      	beq.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80053b4:	4b28      	ldr	r3, [pc, #160]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80053b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053c0:	4925      	ldr	r1, [pc, #148]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d008      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80053d2:	4b21      	ldr	r3, [pc, #132]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80053d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d6:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053de:	491e      	ldr	r1, [pc, #120]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80053e0:	4313      	orrs	r3, r2
 80053e2:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d008      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80053f0:	4b19      	ldr	r3, [pc, #100]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80053f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053fc:	4916      	ldr	r1, [pc, #88]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d008      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800540e:	4b12      	ldr	r3, [pc, #72]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005412:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800541a:	490f      	ldr	r1, [pc, #60]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800541c:	4313      	orrs	r3, r2
 800541e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d008      	beq.n	800543e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800542c:	4b0a      	ldr	r3, [pc, #40]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800542e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005430:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005438:	4907      	ldr	r1, [pc, #28]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800543a:	4313      	orrs	r3, r2
 800543c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d00c      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800544a:	4b03      	ldr	r3, [pc, #12]	@ (8005458 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800544c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800544e:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	e002      	b.n	800545c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8005456:	bf00      	nop
 8005458:	40021000 	.word	0x40021000
 800545c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800545e:	4913      	ldr	r1, [pc, #76]	@ (80054ac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005460:	4313      	orrs	r3, r2
 8005462:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d008      	beq.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005470:	4b0e      	ldr	r3, [pc, #56]	@ (80054ac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005474:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800547c:	490b      	ldr	r1, [pc, #44]	@ (80054ac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800547e:	4313      	orrs	r3, r2
 8005480:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d008      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800548e:	4b07      	ldr	r3, [pc, #28]	@ (80054ac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005492:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800549a:	4904      	ldr	r1, [pc, #16]	@ (80054ac <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800549c:	4313      	orrs	r3, r2
 800549e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3748      	adds	r7, #72	@ 0x48
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
 80054aa:	bf00      	nop
 80054ac:	40021000 	.word	0x40021000

080054b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d101      	bne.n	80054c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e040      	b.n	8005544 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d106      	bne.n	80054d8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f7fd f99e 	bl	8002814 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2224      	movs	r2, #36	@ 0x24
 80054dc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f022 0201 	bic.w	r2, r2, #1
 80054ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d002      	beq.n	80054fc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 fa86 	bl	8005a08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f000 f8af 	bl	8005660 <UART_SetConfig>
 8005502:	4603      	mov	r3, r0
 8005504:	2b01      	cmp	r3, #1
 8005506:	d101      	bne.n	800550c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e01b      	b.n	8005544 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800551a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	689a      	ldr	r2, [r3, #8]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800552a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f042 0201 	orr.w	r2, r2, #1
 800553a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f000 fb05 	bl	8005b4c <UART_CheckIdleState>
 8005542:	4603      	mov	r3, r0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3708      	adds	r7, #8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b08a      	sub	sp, #40	@ 0x28
 8005550:	af02      	add	r7, sp, #8
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	603b      	str	r3, [r7, #0]
 8005558:	4613      	mov	r3, r2
 800555a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005560:	2b20      	cmp	r3, #32
 8005562:	d177      	bne.n	8005654 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d002      	beq.n	8005570 <HAL_UART_Transmit+0x24>
 800556a:	88fb      	ldrh	r3, [r7, #6]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d101      	bne.n	8005574 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e070      	b.n	8005656 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2200      	movs	r2, #0
 8005578:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2221      	movs	r2, #33	@ 0x21
 8005580:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005582:	f7fd fa0d 	bl	80029a0 <HAL_GetTick>
 8005586:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	88fa      	ldrh	r2, [r7, #6]
 800558c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	88fa      	ldrh	r2, [r7, #6]
 8005594:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055a0:	d108      	bne.n	80055b4 <HAL_UART_Transmit+0x68>
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d104      	bne.n	80055b4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80055aa:	2300      	movs	r3, #0
 80055ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	61bb      	str	r3, [r7, #24]
 80055b2:	e003      	b.n	80055bc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80055b8:	2300      	movs	r3, #0
 80055ba:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80055bc:	e02f      	b.n	800561e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	9300      	str	r3, [sp, #0]
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	2200      	movs	r2, #0
 80055c6:	2180      	movs	r1, #128	@ 0x80
 80055c8:	68f8      	ldr	r0, [r7, #12]
 80055ca:	f000 fb67 	bl	8005c9c <UART_WaitOnFlagUntilTimeout>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d004      	beq.n	80055de <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2220      	movs	r2, #32
 80055d8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80055da:	2303      	movs	r3, #3
 80055dc:	e03b      	b.n	8005656 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80055de:	69fb      	ldr	r3, [r7, #28]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d10b      	bne.n	80055fc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	881a      	ldrh	r2, [r3, #0]
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055f0:	b292      	uxth	r2, r2
 80055f2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80055f4:	69bb      	ldr	r3, [r7, #24]
 80055f6:	3302      	adds	r3, #2
 80055f8:	61bb      	str	r3, [r7, #24]
 80055fa:	e007      	b.n	800560c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	781a      	ldrb	r2, [r3, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	3301      	adds	r3, #1
 800560a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005612:	b29b      	uxth	r3, r3
 8005614:	3b01      	subs	r3, #1
 8005616:	b29a      	uxth	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005624:	b29b      	uxth	r3, r3
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1c9      	bne.n	80055be <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	9300      	str	r3, [sp, #0]
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	2200      	movs	r2, #0
 8005632:	2140      	movs	r1, #64	@ 0x40
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f000 fb31 	bl	8005c9c <UART_WaitOnFlagUntilTimeout>
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d004      	beq.n	800564a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2220      	movs	r2, #32
 8005644:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e005      	b.n	8005656 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2220      	movs	r2, #32
 800564e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005650:	2300      	movs	r3, #0
 8005652:	e000      	b.n	8005656 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005654:	2302      	movs	r3, #2
  }
}
 8005656:	4618      	mov	r0, r3
 8005658:	3720      	adds	r7, #32
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
	...

08005660 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b088      	sub	sp, #32
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005668:	2300      	movs	r3, #0
 800566a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	689a      	ldr	r2, [r3, #8]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	691b      	ldr	r3, [r3, #16]
 8005674:	431a      	orrs	r2, r3
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	695b      	ldr	r3, [r3, #20]
 800567a:	431a      	orrs	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	69db      	ldr	r3, [r3, #28]
 8005680:	4313      	orrs	r3, r2
 8005682:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	4b92      	ldr	r3, [pc, #584]	@ (80058d4 <UART_SetConfig+0x274>)
 800568c:	4013      	ands	r3, r2
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	6812      	ldr	r2, [r2, #0]
 8005692:	6979      	ldr	r1, [r7, #20]
 8005694:	430b      	orrs	r3, r1
 8005696:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68da      	ldr	r2, [r3, #12]
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	430a      	orrs	r2, r1
 80056ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	699b      	ldr	r3, [r3, #24]
 80056b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6a1b      	ldr	r3, [r3, #32]
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	697a      	ldr	r2, [r7, #20]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a80      	ldr	r2, [pc, #512]	@ (80058d8 <UART_SetConfig+0x278>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d120      	bne.n	800571e <UART_SetConfig+0xbe>
 80056dc:	4b7f      	ldr	r3, [pc, #508]	@ (80058dc <UART_SetConfig+0x27c>)
 80056de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e0:	f003 0303 	and.w	r3, r3, #3
 80056e4:	2b03      	cmp	r3, #3
 80056e6:	d817      	bhi.n	8005718 <UART_SetConfig+0xb8>
 80056e8:	a201      	add	r2, pc, #4	@ (adr r2, 80056f0 <UART_SetConfig+0x90>)
 80056ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ee:	bf00      	nop
 80056f0:	08005701 	.word	0x08005701
 80056f4:	0800570d 	.word	0x0800570d
 80056f8:	08005713 	.word	0x08005713
 80056fc:	08005707 	.word	0x08005707
 8005700:	2301      	movs	r3, #1
 8005702:	77fb      	strb	r3, [r7, #31]
 8005704:	e0b5      	b.n	8005872 <UART_SetConfig+0x212>
 8005706:	2302      	movs	r3, #2
 8005708:	77fb      	strb	r3, [r7, #31]
 800570a:	e0b2      	b.n	8005872 <UART_SetConfig+0x212>
 800570c:	2304      	movs	r3, #4
 800570e:	77fb      	strb	r3, [r7, #31]
 8005710:	e0af      	b.n	8005872 <UART_SetConfig+0x212>
 8005712:	2308      	movs	r3, #8
 8005714:	77fb      	strb	r3, [r7, #31]
 8005716:	e0ac      	b.n	8005872 <UART_SetConfig+0x212>
 8005718:	2310      	movs	r3, #16
 800571a:	77fb      	strb	r3, [r7, #31]
 800571c:	e0a9      	b.n	8005872 <UART_SetConfig+0x212>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a6f      	ldr	r2, [pc, #444]	@ (80058e0 <UART_SetConfig+0x280>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d124      	bne.n	8005772 <UART_SetConfig+0x112>
 8005728:	4b6c      	ldr	r3, [pc, #432]	@ (80058dc <UART_SetConfig+0x27c>)
 800572a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800572c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005730:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005734:	d011      	beq.n	800575a <UART_SetConfig+0xfa>
 8005736:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800573a:	d817      	bhi.n	800576c <UART_SetConfig+0x10c>
 800573c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005740:	d011      	beq.n	8005766 <UART_SetConfig+0x106>
 8005742:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005746:	d811      	bhi.n	800576c <UART_SetConfig+0x10c>
 8005748:	2b00      	cmp	r3, #0
 800574a:	d003      	beq.n	8005754 <UART_SetConfig+0xf4>
 800574c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005750:	d006      	beq.n	8005760 <UART_SetConfig+0x100>
 8005752:	e00b      	b.n	800576c <UART_SetConfig+0x10c>
 8005754:	2300      	movs	r3, #0
 8005756:	77fb      	strb	r3, [r7, #31]
 8005758:	e08b      	b.n	8005872 <UART_SetConfig+0x212>
 800575a:	2302      	movs	r3, #2
 800575c:	77fb      	strb	r3, [r7, #31]
 800575e:	e088      	b.n	8005872 <UART_SetConfig+0x212>
 8005760:	2304      	movs	r3, #4
 8005762:	77fb      	strb	r3, [r7, #31]
 8005764:	e085      	b.n	8005872 <UART_SetConfig+0x212>
 8005766:	2308      	movs	r3, #8
 8005768:	77fb      	strb	r3, [r7, #31]
 800576a:	e082      	b.n	8005872 <UART_SetConfig+0x212>
 800576c:	2310      	movs	r3, #16
 800576e:	77fb      	strb	r3, [r7, #31]
 8005770:	e07f      	b.n	8005872 <UART_SetConfig+0x212>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a5b      	ldr	r2, [pc, #364]	@ (80058e4 <UART_SetConfig+0x284>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d124      	bne.n	80057c6 <UART_SetConfig+0x166>
 800577c:	4b57      	ldr	r3, [pc, #348]	@ (80058dc <UART_SetConfig+0x27c>)
 800577e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005780:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005784:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005788:	d011      	beq.n	80057ae <UART_SetConfig+0x14e>
 800578a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800578e:	d817      	bhi.n	80057c0 <UART_SetConfig+0x160>
 8005790:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005794:	d011      	beq.n	80057ba <UART_SetConfig+0x15a>
 8005796:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800579a:	d811      	bhi.n	80057c0 <UART_SetConfig+0x160>
 800579c:	2b00      	cmp	r3, #0
 800579e:	d003      	beq.n	80057a8 <UART_SetConfig+0x148>
 80057a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80057a4:	d006      	beq.n	80057b4 <UART_SetConfig+0x154>
 80057a6:	e00b      	b.n	80057c0 <UART_SetConfig+0x160>
 80057a8:	2300      	movs	r3, #0
 80057aa:	77fb      	strb	r3, [r7, #31]
 80057ac:	e061      	b.n	8005872 <UART_SetConfig+0x212>
 80057ae:	2302      	movs	r3, #2
 80057b0:	77fb      	strb	r3, [r7, #31]
 80057b2:	e05e      	b.n	8005872 <UART_SetConfig+0x212>
 80057b4:	2304      	movs	r3, #4
 80057b6:	77fb      	strb	r3, [r7, #31]
 80057b8:	e05b      	b.n	8005872 <UART_SetConfig+0x212>
 80057ba:	2308      	movs	r3, #8
 80057bc:	77fb      	strb	r3, [r7, #31]
 80057be:	e058      	b.n	8005872 <UART_SetConfig+0x212>
 80057c0:	2310      	movs	r3, #16
 80057c2:	77fb      	strb	r3, [r7, #31]
 80057c4:	e055      	b.n	8005872 <UART_SetConfig+0x212>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a47      	ldr	r2, [pc, #284]	@ (80058e8 <UART_SetConfig+0x288>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d124      	bne.n	800581a <UART_SetConfig+0x1ba>
 80057d0:	4b42      	ldr	r3, [pc, #264]	@ (80058dc <UART_SetConfig+0x27c>)
 80057d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80057d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057dc:	d011      	beq.n	8005802 <UART_SetConfig+0x1a2>
 80057de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80057e2:	d817      	bhi.n	8005814 <UART_SetConfig+0x1b4>
 80057e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057e8:	d011      	beq.n	800580e <UART_SetConfig+0x1ae>
 80057ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80057ee:	d811      	bhi.n	8005814 <UART_SetConfig+0x1b4>
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d003      	beq.n	80057fc <UART_SetConfig+0x19c>
 80057f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057f8:	d006      	beq.n	8005808 <UART_SetConfig+0x1a8>
 80057fa:	e00b      	b.n	8005814 <UART_SetConfig+0x1b4>
 80057fc:	2300      	movs	r3, #0
 80057fe:	77fb      	strb	r3, [r7, #31]
 8005800:	e037      	b.n	8005872 <UART_SetConfig+0x212>
 8005802:	2302      	movs	r3, #2
 8005804:	77fb      	strb	r3, [r7, #31]
 8005806:	e034      	b.n	8005872 <UART_SetConfig+0x212>
 8005808:	2304      	movs	r3, #4
 800580a:	77fb      	strb	r3, [r7, #31]
 800580c:	e031      	b.n	8005872 <UART_SetConfig+0x212>
 800580e:	2308      	movs	r3, #8
 8005810:	77fb      	strb	r3, [r7, #31]
 8005812:	e02e      	b.n	8005872 <UART_SetConfig+0x212>
 8005814:	2310      	movs	r3, #16
 8005816:	77fb      	strb	r3, [r7, #31]
 8005818:	e02b      	b.n	8005872 <UART_SetConfig+0x212>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a33      	ldr	r2, [pc, #204]	@ (80058ec <UART_SetConfig+0x28c>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d124      	bne.n	800586e <UART_SetConfig+0x20e>
 8005824:	4b2d      	ldr	r3, [pc, #180]	@ (80058dc <UART_SetConfig+0x27c>)
 8005826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005828:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800582c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005830:	d011      	beq.n	8005856 <UART_SetConfig+0x1f6>
 8005832:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005836:	d817      	bhi.n	8005868 <UART_SetConfig+0x208>
 8005838:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800583c:	d011      	beq.n	8005862 <UART_SetConfig+0x202>
 800583e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005842:	d811      	bhi.n	8005868 <UART_SetConfig+0x208>
 8005844:	2b00      	cmp	r3, #0
 8005846:	d003      	beq.n	8005850 <UART_SetConfig+0x1f0>
 8005848:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800584c:	d006      	beq.n	800585c <UART_SetConfig+0x1fc>
 800584e:	e00b      	b.n	8005868 <UART_SetConfig+0x208>
 8005850:	2300      	movs	r3, #0
 8005852:	77fb      	strb	r3, [r7, #31]
 8005854:	e00d      	b.n	8005872 <UART_SetConfig+0x212>
 8005856:	2302      	movs	r3, #2
 8005858:	77fb      	strb	r3, [r7, #31]
 800585a:	e00a      	b.n	8005872 <UART_SetConfig+0x212>
 800585c:	2304      	movs	r3, #4
 800585e:	77fb      	strb	r3, [r7, #31]
 8005860:	e007      	b.n	8005872 <UART_SetConfig+0x212>
 8005862:	2308      	movs	r3, #8
 8005864:	77fb      	strb	r3, [r7, #31]
 8005866:	e004      	b.n	8005872 <UART_SetConfig+0x212>
 8005868:	2310      	movs	r3, #16
 800586a:	77fb      	strb	r3, [r7, #31]
 800586c:	e001      	b.n	8005872 <UART_SetConfig+0x212>
 800586e:	2310      	movs	r3, #16
 8005870:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	69db      	ldr	r3, [r3, #28]
 8005876:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800587a:	d16b      	bne.n	8005954 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 800587c:	7ffb      	ldrb	r3, [r7, #31]
 800587e:	2b08      	cmp	r3, #8
 8005880:	d838      	bhi.n	80058f4 <UART_SetConfig+0x294>
 8005882:	a201      	add	r2, pc, #4	@ (adr r2, 8005888 <UART_SetConfig+0x228>)
 8005884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005888:	080058ad 	.word	0x080058ad
 800588c:	080058b5 	.word	0x080058b5
 8005890:	080058bd 	.word	0x080058bd
 8005894:	080058f5 	.word	0x080058f5
 8005898:	080058c3 	.word	0x080058c3
 800589c:	080058f5 	.word	0x080058f5
 80058a0:	080058f5 	.word	0x080058f5
 80058a4:	080058f5 	.word	0x080058f5
 80058a8:	080058cb 	.word	0x080058cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058ac:	f7ff fb9e 	bl	8004fec <HAL_RCC_GetPCLK1Freq>
 80058b0:	61b8      	str	r0, [r7, #24]
        break;
 80058b2:	e024      	b.n	80058fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058b4:	f7ff fbbc 	bl	8005030 <HAL_RCC_GetPCLK2Freq>
 80058b8:	61b8      	str	r0, [r7, #24]
        break;
 80058ba:	e020      	b.n	80058fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058bc:	4b0c      	ldr	r3, [pc, #48]	@ (80058f0 <UART_SetConfig+0x290>)
 80058be:	61bb      	str	r3, [r7, #24]
        break;
 80058c0:	e01d      	b.n	80058fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80058c2:	f7ff fb33 	bl	8004f2c <HAL_RCC_GetSysClockFreq>
 80058c6:	61b8      	str	r0, [r7, #24]
        break;
 80058c8:	e019      	b.n	80058fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058ce:	61bb      	str	r3, [r7, #24]
        break;
 80058d0:	e015      	b.n	80058fe <UART_SetConfig+0x29e>
 80058d2:	bf00      	nop
 80058d4:	efff69f3 	.word	0xefff69f3
 80058d8:	40013800 	.word	0x40013800
 80058dc:	40021000 	.word	0x40021000
 80058e0:	40004400 	.word	0x40004400
 80058e4:	40004800 	.word	0x40004800
 80058e8:	40004c00 	.word	0x40004c00
 80058ec:	40005000 	.word	0x40005000
 80058f0:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80058f4:	2300      	movs	r3, #0
 80058f6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	77bb      	strb	r3, [r7, #30]
        break;
 80058fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d073      	beq.n	80059ec <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005904:	69bb      	ldr	r3, [r7, #24]
 8005906:	005a      	lsls	r2, r3, #1
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	085b      	lsrs	r3, r3, #1
 800590e:	441a      	add	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	fbb2 f3f3 	udiv	r3, r2, r3
 8005918:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	2b0f      	cmp	r3, #15
 800591e:	d916      	bls.n	800594e <UART_SetConfig+0x2ee>
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005926:	d212      	bcs.n	800594e <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	b29b      	uxth	r3, r3
 800592c:	f023 030f 	bic.w	r3, r3, #15
 8005930:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	085b      	lsrs	r3, r3, #1
 8005936:	b29b      	uxth	r3, r3
 8005938:	f003 0307 	and.w	r3, r3, #7
 800593c:	b29a      	uxth	r2, r3
 800593e:	89fb      	ldrh	r3, [r7, #14]
 8005940:	4313      	orrs	r3, r2
 8005942:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	89fa      	ldrh	r2, [r7, #14]
 800594a:	60da      	str	r2, [r3, #12]
 800594c:	e04e      	b.n	80059ec <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	77bb      	strb	r3, [r7, #30]
 8005952:	e04b      	b.n	80059ec <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005954:	7ffb      	ldrb	r3, [r7, #31]
 8005956:	2b08      	cmp	r3, #8
 8005958:	d827      	bhi.n	80059aa <UART_SetConfig+0x34a>
 800595a:	a201      	add	r2, pc, #4	@ (adr r2, 8005960 <UART_SetConfig+0x300>)
 800595c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005960:	08005985 	.word	0x08005985
 8005964:	0800598d 	.word	0x0800598d
 8005968:	08005995 	.word	0x08005995
 800596c:	080059ab 	.word	0x080059ab
 8005970:	0800599b 	.word	0x0800599b
 8005974:	080059ab 	.word	0x080059ab
 8005978:	080059ab 	.word	0x080059ab
 800597c:	080059ab 	.word	0x080059ab
 8005980:	080059a3 	.word	0x080059a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005984:	f7ff fb32 	bl	8004fec <HAL_RCC_GetPCLK1Freq>
 8005988:	61b8      	str	r0, [r7, #24]
        break;
 800598a:	e013      	b.n	80059b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800598c:	f7ff fb50 	bl	8005030 <HAL_RCC_GetPCLK2Freq>
 8005990:	61b8      	str	r0, [r7, #24]
        break;
 8005992:	e00f      	b.n	80059b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005994:	4b1b      	ldr	r3, [pc, #108]	@ (8005a04 <UART_SetConfig+0x3a4>)
 8005996:	61bb      	str	r3, [r7, #24]
        break;
 8005998:	e00c      	b.n	80059b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800599a:	f7ff fac7 	bl	8004f2c <HAL_RCC_GetSysClockFreq>
 800599e:	61b8      	str	r0, [r7, #24]
        break;
 80059a0:	e008      	b.n	80059b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059a6:	61bb      	str	r3, [r7, #24]
        break;
 80059a8:	e004      	b.n	80059b4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80059aa:	2300      	movs	r3, #0
 80059ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	77bb      	strb	r3, [r7, #30]
        break;
 80059b2:	bf00      	nop
    }

    if (pclk != 0U)
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d018      	beq.n	80059ec <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	085a      	lsrs	r2, r3, #1
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	441a      	add	r2, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	2b0f      	cmp	r3, #15
 80059d2:	d909      	bls.n	80059e8 <UART_SetConfig+0x388>
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059da:	d205      	bcs.n	80059e8 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	b29a      	uxth	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	60da      	str	r2, [r3, #12]
 80059e6:	e001      	b.n	80059ec <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80059f8:	7fbb      	ldrb	r3, [r7, #30]
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3720      	adds	r7, #32
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	007a1200 	.word	0x007a1200

08005a08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a14:	f003 0308 	and.w	r3, r3, #8
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d00a      	beq.n	8005a32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	685b      	ldr	r3, [r3, #4]
 8005a22:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	430a      	orrs	r2, r1
 8005a30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a36:	f003 0301 	and.w	r3, r3, #1
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d00a      	beq.n	8005a54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	430a      	orrs	r2, r1
 8005a52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a58:	f003 0302 	and.w	r3, r3, #2
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d00a      	beq.n	8005a76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	430a      	orrs	r2, r1
 8005a74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a7a:	f003 0304 	and.w	r3, r3, #4
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00a      	beq.n	8005a98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	430a      	orrs	r2, r1
 8005a96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a9c:	f003 0310 	and.w	r3, r3, #16
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d00a      	beq.n	8005aba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	430a      	orrs	r2, r1
 8005ab8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005abe:	f003 0320 	and.w	r3, r3, #32
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d00a      	beq.n	8005adc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	430a      	orrs	r2, r1
 8005ada:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d01a      	beq.n	8005b1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	430a      	orrs	r2, r1
 8005afc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b06:	d10a      	bne.n	8005b1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	430a      	orrs	r2, r1
 8005b1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00a      	beq.n	8005b40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	430a      	orrs	r2, r1
 8005b3e:	605a      	str	r2, [r3, #4]
  }
}
 8005b40:	bf00      	nop
 8005b42:	370c      	adds	r7, #12
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr

08005b4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b098      	sub	sp, #96	@ 0x60
 8005b50:	af02      	add	r7, sp, #8
 8005b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005b5c:	f7fc ff20 	bl	80029a0 <HAL_GetTick>
 8005b60:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 0308 	and.w	r3, r3, #8
 8005b6c:	2b08      	cmp	r3, #8
 8005b6e:	d12e      	bne.n	8005bce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f000 f88c 	bl	8005c9c <UART_WaitOnFlagUntilTimeout>
 8005b84:	4603      	mov	r3, r0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d021      	beq.n	8005bce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b92:	e853 3f00 	ldrex	r3, [r3]
 8005b96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ba8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005baa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005bae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bb0:	e841 2300 	strex	r3, r2, [r1]
 8005bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005bb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d1e6      	bne.n	8005b8a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2220      	movs	r2, #32
 8005bc0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e062      	b.n	8005c94 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0304 	and.w	r3, r3, #4
 8005bd8:	2b04      	cmp	r3, #4
 8005bda:	d149      	bne.n	8005c70 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bdc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005be4:	2200      	movs	r2, #0
 8005be6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 f856 	bl	8005c9c <UART_WaitOnFlagUntilTimeout>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d03c      	beq.n	8005c70 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfe:	e853 3f00 	ldrex	r3, [r3]
 8005c02:	623b      	str	r3, [r7, #32]
   return(result);
 8005c04:	6a3b      	ldr	r3, [r7, #32]
 8005c06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	461a      	mov	r2, r3
 8005c12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c14:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c16:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005c1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c1c:	e841 2300 	strex	r3, r2, [r1]
 8005c20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d1e6      	bne.n	8005bf6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	3308      	adds	r3, #8
 8005c2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	e853 3f00 	ldrex	r3, [r3]
 8005c36:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f023 0301 	bic.w	r3, r3, #1
 8005c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	3308      	adds	r3, #8
 8005c46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c48:	61fa      	str	r2, [r7, #28]
 8005c4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c4c:	69b9      	ldr	r1, [r7, #24]
 8005c4e:	69fa      	ldr	r2, [r7, #28]
 8005c50:	e841 2300 	strex	r3, r2, [r1]
 8005c54:	617b      	str	r3, [r7, #20]
   return(result);
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1e5      	bne.n	8005c28 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2220      	movs	r2, #32
 8005c60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c6c:	2303      	movs	r3, #3
 8005c6e:	e011      	b.n	8005c94 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2220      	movs	r2, #32
 8005c74:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2220      	movs	r2, #32
 8005c7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3758      	adds	r7, #88	@ 0x58
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b084      	sub	sp, #16
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	60f8      	str	r0, [r7, #12]
 8005ca4:	60b9      	str	r1, [r7, #8]
 8005ca6:	603b      	str	r3, [r7, #0]
 8005ca8:	4613      	mov	r3, r2
 8005caa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cac:	e04f      	b.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cb4:	d04b      	beq.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005cb6:	f7fc fe73 	bl	80029a0 <HAL_GetTick>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	69ba      	ldr	r2, [r7, #24]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d302      	bcc.n	8005ccc <UART_WaitOnFlagUntilTimeout+0x30>
 8005cc6:	69bb      	ldr	r3, [r7, #24]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d101      	bne.n	8005cd0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e04e      	b.n	8005d6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f003 0304 	and.w	r3, r3, #4
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d037      	beq.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	2b80      	cmp	r3, #128	@ 0x80
 8005ce2:	d034      	beq.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	2b40      	cmp	r3, #64	@ 0x40
 8005ce8:	d031      	beq.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	69db      	ldr	r3, [r3, #28]
 8005cf0:	f003 0308 	and.w	r3, r3, #8
 8005cf4:	2b08      	cmp	r3, #8
 8005cf6:	d110      	bne.n	8005d1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2208      	movs	r2, #8
 8005cfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 f838 	bl	8005d76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2208      	movs	r2, #8
 8005d0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e029      	b.n	8005d6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	69db      	ldr	r3, [r3, #28]
 8005d20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d28:	d111      	bne.n	8005d4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005d32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d34:	68f8      	ldr	r0, [r7, #12]
 8005d36:	f000 f81e 	bl	8005d76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2220      	movs	r2, #32
 8005d3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e00f      	b.n	8005d6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	69da      	ldr	r2, [r3, #28]
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	4013      	ands	r3, r2
 8005d58:	68ba      	ldr	r2, [r7, #8]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	bf0c      	ite	eq
 8005d5e:	2301      	moveq	r3, #1
 8005d60:	2300      	movne	r3, #0
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	461a      	mov	r2, r3
 8005d66:	79fb      	ldrb	r3, [r7, #7]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d0a0      	beq.n	8005cae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d6c:	2300      	movs	r3, #0
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3710      	adds	r7, #16
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}

08005d76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d76:	b480      	push	{r7}
 8005d78:	b095      	sub	sp, #84	@ 0x54
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d86:	e853 3f00 	ldrex	r3, [r3]
 8005d8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	461a      	mov	r2, r3
 8005d9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d9e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005da2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005da4:	e841 2300 	strex	r3, r2, [r1]
 8005da8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d1e6      	bne.n	8005d7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	3308      	adds	r3, #8
 8005db6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db8:	6a3b      	ldr	r3, [r7, #32]
 8005dba:	e853 3f00 	ldrex	r3, [r3]
 8005dbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	f023 0301 	bic.w	r3, r3, #1
 8005dc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	3308      	adds	r3, #8
 8005dce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005dd0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dd8:	e841 2300 	strex	r3, r2, [r1]
 8005ddc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d1e5      	bne.n	8005db0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d118      	bne.n	8005e1e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	e853 3f00 	ldrex	r3, [r3]
 8005df8:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	f023 0310 	bic.w	r3, r3, #16
 8005e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	461a      	mov	r2, r3
 8005e08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e0a:	61bb      	str	r3, [r7, #24]
 8005e0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e0e:	6979      	ldr	r1, [r7, #20]
 8005e10:	69ba      	ldr	r2, [r7, #24]
 8005e12:	e841 2300 	strex	r3, r2, [r1]
 8005e16:	613b      	str	r3, [r7, #16]
   return(result);
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d1e6      	bne.n	8005dec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2220      	movs	r2, #32
 8005e22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005e32:	bf00      	nop
 8005e34:	3754      	adds	r7, #84	@ 0x54
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr

08005e3e <__cvt>:
 8005e3e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e42:	ec57 6b10 	vmov	r6, r7, d0
 8005e46:	2f00      	cmp	r7, #0
 8005e48:	460c      	mov	r4, r1
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	463b      	mov	r3, r7
 8005e4e:	bfbb      	ittet	lt
 8005e50:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005e54:	461f      	movlt	r7, r3
 8005e56:	2300      	movge	r3, #0
 8005e58:	232d      	movlt	r3, #45	@ 0x2d
 8005e5a:	700b      	strb	r3, [r1, #0]
 8005e5c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e5e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005e62:	4691      	mov	r9, r2
 8005e64:	f023 0820 	bic.w	r8, r3, #32
 8005e68:	bfbc      	itt	lt
 8005e6a:	4632      	movlt	r2, r6
 8005e6c:	4616      	movlt	r6, r2
 8005e6e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005e72:	d005      	beq.n	8005e80 <__cvt+0x42>
 8005e74:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005e78:	d100      	bne.n	8005e7c <__cvt+0x3e>
 8005e7a:	3401      	adds	r4, #1
 8005e7c:	2102      	movs	r1, #2
 8005e7e:	e000      	b.n	8005e82 <__cvt+0x44>
 8005e80:	2103      	movs	r1, #3
 8005e82:	ab03      	add	r3, sp, #12
 8005e84:	9301      	str	r3, [sp, #4]
 8005e86:	ab02      	add	r3, sp, #8
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	ec47 6b10 	vmov	d0, r6, r7
 8005e8e:	4653      	mov	r3, sl
 8005e90:	4622      	mov	r2, r4
 8005e92:	f000 fe59 	bl	8006b48 <_dtoa_r>
 8005e96:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005e9a:	4605      	mov	r5, r0
 8005e9c:	d119      	bne.n	8005ed2 <__cvt+0x94>
 8005e9e:	f019 0f01 	tst.w	r9, #1
 8005ea2:	d00e      	beq.n	8005ec2 <__cvt+0x84>
 8005ea4:	eb00 0904 	add.w	r9, r0, r4
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	2300      	movs	r3, #0
 8005eac:	4630      	mov	r0, r6
 8005eae:	4639      	mov	r1, r7
 8005eb0:	f7fa fe12 	bl	8000ad8 <__aeabi_dcmpeq>
 8005eb4:	b108      	cbz	r0, 8005eba <__cvt+0x7c>
 8005eb6:	f8cd 900c 	str.w	r9, [sp, #12]
 8005eba:	2230      	movs	r2, #48	@ 0x30
 8005ebc:	9b03      	ldr	r3, [sp, #12]
 8005ebe:	454b      	cmp	r3, r9
 8005ec0:	d31e      	bcc.n	8005f00 <__cvt+0xc2>
 8005ec2:	9b03      	ldr	r3, [sp, #12]
 8005ec4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005ec6:	1b5b      	subs	r3, r3, r5
 8005ec8:	4628      	mov	r0, r5
 8005eca:	6013      	str	r3, [r2, #0]
 8005ecc:	b004      	add	sp, #16
 8005ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ed2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ed6:	eb00 0904 	add.w	r9, r0, r4
 8005eda:	d1e5      	bne.n	8005ea8 <__cvt+0x6a>
 8005edc:	7803      	ldrb	r3, [r0, #0]
 8005ede:	2b30      	cmp	r3, #48	@ 0x30
 8005ee0:	d10a      	bne.n	8005ef8 <__cvt+0xba>
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	4630      	mov	r0, r6
 8005ee8:	4639      	mov	r1, r7
 8005eea:	f7fa fdf5 	bl	8000ad8 <__aeabi_dcmpeq>
 8005eee:	b918      	cbnz	r0, 8005ef8 <__cvt+0xba>
 8005ef0:	f1c4 0401 	rsb	r4, r4, #1
 8005ef4:	f8ca 4000 	str.w	r4, [sl]
 8005ef8:	f8da 3000 	ldr.w	r3, [sl]
 8005efc:	4499      	add	r9, r3
 8005efe:	e7d3      	b.n	8005ea8 <__cvt+0x6a>
 8005f00:	1c59      	adds	r1, r3, #1
 8005f02:	9103      	str	r1, [sp, #12]
 8005f04:	701a      	strb	r2, [r3, #0]
 8005f06:	e7d9      	b.n	8005ebc <__cvt+0x7e>

08005f08 <__exponent>:
 8005f08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f0a:	2900      	cmp	r1, #0
 8005f0c:	bfba      	itte	lt
 8005f0e:	4249      	neglt	r1, r1
 8005f10:	232d      	movlt	r3, #45	@ 0x2d
 8005f12:	232b      	movge	r3, #43	@ 0x2b
 8005f14:	2909      	cmp	r1, #9
 8005f16:	7002      	strb	r2, [r0, #0]
 8005f18:	7043      	strb	r3, [r0, #1]
 8005f1a:	dd29      	ble.n	8005f70 <__exponent+0x68>
 8005f1c:	f10d 0307 	add.w	r3, sp, #7
 8005f20:	461d      	mov	r5, r3
 8005f22:	270a      	movs	r7, #10
 8005f24:	461a      	mov	r2, r3
 8005f26:	fbb1 f6f7 	udiv	r6, r1, r7
 8005f2a:	fb07 1416 	mls	r4, r7, r6, r1
 8005f2e:	3430      	adds	r4, #48	@ 0x30
 8005f30:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005f34:	460c      	mov	r4, r1
 8005f36:	2c63      	cmp	r4, #99	@ 0x63
 8005f38:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005f3c:	4631      	mov	r1, r6
 8005f3e:	dcf1      	bgt.n	8005f24 <__exponent+0x1c>
 8005f40:	3130      	adds	r1, #48	@ 0x30
 8005f42:	1e94      	subs	r4, r2, #2
 8005f44:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005f48:	1c41      	adds	r1, r0, #1
 8005f4a:	4623      	mov	r3, r4
 8005f4c:	42ab      	cmp	r3, r5
 8005f4e:	d30a      	bcc.n	8005f66 <__exponent+0x5e>
 8005f50:	f10d 0309 	add.w	r3, sp, #9
 8005f54:	1a9b      	subs	r3, r3, r2
 8005f56:	42ac      	cmp	r4, r5
 8005f58:	bf88      	it	hi
 8005f5a:	2300      	movhi	r3, #0
 8005f5c:	3302      	adds	r3, #2
 8005f5e:	4403      	add	r3, r0
 8005f60:	1a18      	subs	r0, r3, r0
 8005f62:	b003      	add	sp, #12
 8005f64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f66:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005f6a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005f6e:	e7ed      	b.n	8005f4c <__exponent+0x44>
 8005f70:	2330      	movs	r3, #48	@ 0x30
 8005f72:	3130      	adds	r1, #48	@ 0x30
 8005f74:	7083      	strb	r3, [r0, #2]
 8005f76:	70c1      	strb	r1, [r0, #3]
 8005f78:	1d03      	adds	r3, r0, #4
 8005f7a:	e7f1      	b.n	8005f60 <__exponent+0x58>

08005f7c <_printf_float>:
 8005f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f80:	b08d      	sub	sp, #52	@ 0x34
 8005f82:	460c      	mov	r4, r1
 8005f84:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005f88:	4616      	mov	r6, r2
 8005f8a:	461f      	mov	r7, r3
 8005f8c:	4605      	mov	r5, r0
 8005f8e:	f000 fcdb 	bl	8006948 <_localeconv_r>
 8005f92:	6803      	ldr	r3, [r0, #0]
 8005f94:	9304      	str	r3, [sp, #16]
 8005f96:	4618      	mov	r0, r3
 8005f98:	f7fa f972 	bl	8000280 <strlen>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fa0:	f8d8 3000 	ldr.w	r3, [r8]
 8005fa4:	9005      	str	r0, [sp, #20]
 8005fa6:	3307      	adds	r3, #7
 8005fa8:	f023 0307 	bic.w	r3, r3, #7
 8005fac:	f103 0208 	add.w	r2, r3, #8
 8005fb0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005fb4:	f8d4 b000 	ldr.w	fp, [r4]
 8005fb8:	f8c8 2000 	str.w	r2, [r8]
 8005fbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005fc0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005fc4:	9307      	str	r3, [sp, #28]
 8005fc6:	f8cd 8018 	str.w	r8, [sp, #24]
 8005fca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005fce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fd2:	4b9c      	ldr	r3, [pc, #624]	@ (8006244 <_printf_float+0x2c8>)
 8005fd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005fd8:	f7fa fdb0 	bl	8000b3c <__aeabi_dcmpun>
 8005fdc:	bb70      	cbnz	r0, 800603c <_printf_float+0xc0>
 8005fde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005fe2:	4b98      	ldr	r3, [pc, #608]	@ (8006244 <_printf_float+0x2c8>)
 8005fe4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005fe8:	f7fa fd8a 	bl	8000b00 <__aeabi_dcmple>
 8005fec:	bb30      	cbnz	r0, 800603c <_printf_float+0xc0>
 8005fee:	2200      	movs	r2, #0
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	4640      	mov	r0, r8
 8005ff4:	4649      	mov	r1, r9
 8005ff6:	f7fa fd79 	bl	8000aec <__aeabi_dcmplt>
 8005ffa:	b110      	cbz	r0, 8006002 <_printf_float+0x86>
 8005ffc:	232d      	movs	r3, #45	@ 0x2d
 8005ffe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006002:	4a91      	ldr	r2, [pc, #580]	@ (8006248 <_printf_float+0x2cc>)
 8006004:	4b91      	ldr	r3, [pc, #580]	@ (800624c <_printf_float+0x2d0>)
 8006006:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800600a:	bf94      	ite	ls
 800600c:	4690      	movls	r8, r2
 800600e:	4698      	movhi	r8, r3
 8006010:	2303      	movs	r3, #3
 8006012:	6123      	str	r3, [r4, #16]
 8006014:	f02b 0304 	bic.w	r3, fp, #4
 8006018:	6023      	str	r3, [r4, #0]
 800601a:	f04f 0900 	mov.w	r9, #0
 800601e:	9700      	str	r7, [sp, #0]
 8006020:	4633      	mov	r3, r6
 8006022:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006024:	4621      	mov	r1, r4
 8006026:	4628      	mov	r0, r5
 8006028:	f000 f9d2 	bl	80063d0 <_printf_common>
 800602c:	3001      	adds	r0, #1
 800602e:	f040 808d 	bne.w	800614c <_printf_float+0x1d0>
 8006032:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006036:	b00d      	add	sp, #52	@ 0x34
 8006038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800603c:	4642      	mov	r2, r8
 800603e:	464b      	mov	r3, r9
 8006040:	4640      	mov	r0, r8
 8006042:	4649      	mov	r1, r9
 8006044:	f7fa fd7a 	bl	8000b3c <__aeabi_dcmpun>
 8006048:	b140      	cbz	r0, 800605c <_printf_float+0xe0>
 800604a:	464b      	mov	r3, r9
 800604c:	2b00      	cmp	r3, #0
 800604e:	bfbc      	itt	lt
 8006050:	232d      	movlt	r3, #45	@ 0x2d
 8006052:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006056:	4a7e      	ldr	r2, [pc, #504]	@ (8006250 <_printf_float+0x2d4>)
 8006058:	4b7e      	ldr	r3, [pc, #504]	@ (8006254 <_printf_float+0x2d8>)
 800605a:	e7d4      	b.n	8006006 <_printf_float+0x8a>
 800605c:	6863      	ldr	r3, [r4, #4]
 800605e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006062:	9206      	str	r2, [sp, #24]
 8006064:	1c5a      	adds	r2, r3, #1
 8006066:	d13b      	bne.n	80060e0 <_printf_float+0x164>
 8006068:	2306      	movs	r3, #6
 800606a:	6063      	str	r3, [r4, #4]
 800606c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006070:	2300      	movs	r3, #0
 8006072:	6022      	str	r2, [r4, #0]
 8006074:	9303      	str	r3, [sp, #12]
 8006076:	ab0a      	add	r3, sp, #40	@ 0x28
 8006078:	e9cd a301 	strd	sl, r3, [sp, #4]
 800607c:	ab09      	add	r3, sp, #36	@ 0x24
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	6861      	ldr	r1, [r4, #4]
 8006082:	ec49 8b10 	vmov	d0, r8, r9
 8006086:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800608a:	4628      	mov	r0, r5
 800608c:	f7ff fed7 	bl	8005e3e <__cvt>
 8006090:	9b06      	ldr	r3, [sp, #24]
 8006092:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006094:	2b47      	cmp	r3, #71	@ 0x47
 8006096:	4680      	mov	r8, r0
 8006098:	d129      	bne.n	80060ee <_printf_float+0x172>
 800609a:	1cc8      	adds	r0, r1, #3
 800609c:	db02      	blt.n	80060a4 <_printf_float+0x128>
 800609e:	6863      	ldr	r3, [r4, #4]
 80060a0:	4299      	cmp	r1, r3
 80060a2:	dd41      	ble.n	8006128 <_printf_float+0x1ac>
 80060a4:	f1aa 0a02 	sub.w	sl, sl, #2
 80060a8:	fa5f fa8a 	uxtb.w	sl, sl
 80060ac:	3901      	subs	r1, #1
 80060ae:	4652      	mov	r2, sl
 80060b0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80060b4:	9109      	str	r1, [sp, #36]	@ 0x24
 80060b6:	f7ff ff27 	bl	8005f08 <__exponent>
 80060ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060bc:	1813      	adds	r3, r2, r0
 80060be:	2a01      	cmp	r2, #1
 80060c0:	4681      	mov	r9, r0
 80060c2:	6123      	str	r3, [r4, #16]
 80060c4:	dc02      	bgt.n	80060cc <_printf_float+0x150>
 80060c6:	6822      	ldr	r2, [r4, #0]
 80060c8:	07d2      	lsls	r2, r2, #31
 80060ca:	d501      	bpl.n	80060d0 <_printf_float+0x154>
 80060cc:	3301      	adds	r3, #1
 80060ce:	6123      	str	r3, [r4, #16]
 80060d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d0a2      	beq.n	800601e <_printf_float+0xa2>
 80060d8:	232d      	movs	r3, #45	@ 0x2d
 80060da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060de:	e79e      	b.n	800601e <_printf_float+0xa2>
 80060e0:	9a06      	ldr	r2, [sp, #24]
 80060e2:	2a47      	cmp	r2, #71	@ 0x47
 80060e4:	d1c2      	bne.n	800606c <_printf_float+0xf0>
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1c0      	bne.n	800606c <_printf_float+0xf0>
 80060ea:	2301      	movs	r3, #1
 80060ec:	e7bd      	b.n	800606a <_printf_float+0xee>
 80060ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80060f2:	d9db      	bls.n	80060ac <_printf_float+0x130>
 80060f4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80060f8:	d118      	bne.n	800612c <_printf_float+0x1b0>
 80060fa:	2900      	cmp	r1, #0
 80060fc:	6863      	ldr	r3, [r4, #4]
 80060fe:	dd0b      	ble.n	8006118 <_printf_float+0x19c>
 8006100:	6121      	str	r1, [r4, #16]
 8006102:	b913      	cbnz	r3, 800610a <_printf_float+0x18e>
 8006104:	6822      	ldr	r2, [r4, #0]
 8006106:	07d0      	lsls	r0, r2, #31
 8006108:	d502      	bpl.n	8006110 <_printf_float+0x194>
 800610a:	3301      	adds	r3, #1
 800610c:	440b      	add	r3, r1
 800610e:	6123      	str	r3, [r4, #16]
 8006110:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006112:	f04f 0900 	mov.w	r9, #0
 8006116:	e7db      	b.n	80060d0 <_printf_float+0x154>
 8006118:	b913      	cbnz	r3, 8006120 <_printf_float+0x1a4>
 800611a:	6822      	ldr	r2, [r4, #0]
 800611c:	07d2      	lsls	r2, r2, #31
 800611e:	d501      	bpl.n	8006124 <_printf_float+0x1a8>
 8006120:	3302      	adds	r3, #2
 8006122:	e7f4      	b.n	800610e <_printf_float+0x192>
 8006124:	2301      	movs	r3, #1
 8006126:	e7f2      	b.n	800610e <_printf_float+0x192>
 8006128:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800612c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800612e:	4299      	cmp	r1, r3
 8006130:	db05      	blt.n	800613e <_printf_float+0x1c2>
 8006132:	6823      	ldr	r3, [r4, #0]
 8006134:	6121      	str	r1, [r4, #16]
 8006136:	07d8      	lsls	r0, r3, #31
 8006138:	d5ea      	bpl.n	8006110 <_printf_float+0x194>
 800613a:	1c4b      	adds	r3, r1, #1
 800613c:	e7e7      	b.n	800610e <_printf_float+0x192>
 800613e:	2900      	cmp	r1, #0
 8006140:	bfd4      	ite	le
 8006142:	f1c1 0202 	rsble	r2, r1, #2
 8006146:	2201      	movgt	r2, #1
 8006148:	4413      	add	r3, r2
 800614a:	e7e0      	b.n	800610e <_printf_float+0x192>
 800614c:	6823      	ldr	r3, [r4, #0]
 800614e:	055a      	lsls	r2, r3, #21
 8006150:	d407      	bmi.n	8006162 <_printf_float+0x1e6>
 8006152:	6923      	ldr	r3, [r4, #16]
 8006154:	4642      	mov	r2, r8
 8006156:	4631      	mov	r1, r6
 8006158:	4628      	mov	r0, r5
 800615a:	47b8      	blx	r7
 800615c:	3001      	adds	r0, #1
 800615e:	d12b      	bne.n	80061b8 <_printf_float+0x23c>
 8006160:	e767      	b.n	8006032 <_printf_float+0xb6>
 8006162:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006166:	f240 80dd 	bls.w	8006324 <_printf_float+0x3a8>
 800616a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800616e:	2200      	movs	r2, #0
 8006170:	2300      	movs	r3, #0
 8006172:	f7fa fcb1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006176:	2800      	cmp	r0, #0
 8006178:	d033      	beq.n	80061e2 <_printf_float+0x266>
 800617a:	4a37      	ldr	r2, [pc, #220]	@ (8006258 <_printf_float+0x2dc>)
 800617c:	2301      	movs	r3, #1
 800617e:	4631      	mov	r1, r6
 8006180:	4628      	mov	r0, r5
 8006182:	47b8      	blx	r7
 8006184:	3001      	adds	r0, #1
 8006186:	f43f af54 	beq.w	8006032 <_printf_float+0xb6>
 800618a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800618e:	4543      	cmp	r3, r8
 8006190:	db02      	blt.n	8006198 <_printf_float+0x21c>
 8006192:	6823      	ldr	r3, [r4, #0]
 8006194:	07d8      	lsls	r0, r3, #31
 8006196:	d50f      	bpl.n	80061b8 <_printf_float+0x23c>
 8006198:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800619c:	4631      	mov	r1, r6
 800619e:	4628      	mov	r0, r5
 80061a0:	47b8      	blx	r7
 80061a2:	3001      	adds	r0, #1
 80061a4:	f43f af45 	beq.w	8006032 <_printf_float+0xb6>
 80061a8:	f04f 0900 	mov.w	r9, #0
 80061ac:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80061b0:	f104 0a1a 	add.w	sl, r4, #26
 80061b4:	45c8      	cmp	r8, r9
 80061b6:	dc09      	bgt.n	80061cc <_printf_float+0x250>
 80061b8:	6823      	ldr	r3, [r4, #0]
 80061ba:	079b      	lsls	r3, r3, #30
 80061bc:	f100 8103 	bmi.w	80063c6 <_printf_float+0x44a>
 80061c0:	68e0      	ldr	r0, [r4, #12]
 80061c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061c4:	4298      	cmp	r0, r3
 80061c6:	bfb8      	it	lt
 80061c8:	4618      	movlt	r0, r3
 80061ca:	e734      	b.n	8006036 <_printf_float+0xba>
 80061cc:	2301      	movs	r3, #1
 80061ce:	4652      	mov	r2, sl
 80061d0:	4631      	mov	r1, r6
 80061d2:	4628      	mov	r0, r5
 80061d4:	47b8      	blx	r7
 80061d6:	3001      	adds	r0, #1
 80061d8:	f43f af2b 	beq.w	8006032 <_printf_float+0xb6>
 80061dc:	f109 0901 	add.w	r9, r9, #1
 80061e0:	e7e8      	b.n	80061b4 <_printf_float+0x238>
 80061e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	dc39      	bgt.n	800625c <_printf_float+0x2e0>
 80061e8:	4a1b      	ldr	r2, [pc, #108]	@ (8006258 <_printf_float+0x2dc>)
 80061ea:	2301      	movs	r3, #1
 80061ec:	4631      	mov	r1, r6
 80061ee:	4628      	mov	r0, r5
 80061f0:	47b8      	blx	r7
 80061f2:	3001      	adds	r0, #1
 80061f4:	f43f af1d 	beq.w	8006032 <_printf_float+0xb6>
 80061f8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80061fc:	ea59 0303 	orrs.w	r3, r9, r3
 8006200:	d102      	bne.n	8006208 <_printf_float+0x28c>
 8006202:	6823      	ldr	r3, [r4, #0]
 8006204:	07d9      	lsls	r1, r3, #31
 8006206:	d5d7      	bpl.n	80061b8 <_printf_float+0x23c>
 8006208:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800620c:	4631      	mov	r1, r6
 800620e:	4628      	mov	r0, r5
 8006210:	47b8      	blx	r7
 8006212:	3001      	adds	r0, #1
 8006214:	f43f af0d 	beq.w	8006032 <_printf_float+0xb6>
 8006218:	f04f 0a00 	mov.w	sl, #0
 800621c:	f104 0b1a 	add.w	fp, r4, #26
 8006220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006222:	425b      	negs	r3, r3
 8006224:	4553      	cmp	r3, sl
 8006226:	dc01      	bgt.n	800622c <_printf_float+0x2b0>
 8006228:	464b      	mov	r3, r9
 800622a:	e793      	b.n	8006154 <_printf_float+0x1d8>
 800622c:	2301      	movs	r3, #1
 800622e:	465a      	mov	r2, fp
 8006230:	4631      	mov	r1, r6
 8006232:	4628      	mov	r0, r5
 8006234:	47b8      	blx	r7
 8006236:	3001      	adds	r0, #1
 8006238:	f43f aefb 	beq.w	8006032 <_printf_float+0xb6>
 800623c:	f10a 0a01 	add.w	sl, sl, #1
 8006240:	e7ee      	b.n	8006220 <_printf_float+0x2a4>
 8006242:	bf00      	nop
 8006244:	7fefffff 	.word	0x7fefffff
 8006248:	08009be0 	.word	0x08009be0
 800624c:	08009be4 	.word	0x08009be4
 8006250:	08009be8 	.word	0x08009be8
 8006254:	08009bec 	.word	0x08009bec
 8006258:	08009bf0 	.word	0x08009bf0
 800625c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800625e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006262:	4553      	cmp	r3, sl
 8006264:	bfa8      	it	ge
 8006266:	4653      	movge	r3, sl
 8006268:	2b00      	cmp	r3, #0
 800626a:	4699      	mov	r9, r3
 800626c:	dc36      	bgt.n	80062dc <_printf_float+0x360>
 800626e:	f04f 0b00 	mov.w	fp, #0
 8006272:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006276:	f104 021a 	add.w	r2, r4, #26
 800627a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800627c:	9306      	str	r3, [sp, #24]
 800627e:	eba3 0309 	sub.w	r3, r3, r9
 8006282:	455b      	cmp	r3, fp
 8006284:	dc31      	bgt.n	80062ea <_printf_float+0x36e>
 8006286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006288:	459a      	cmp	sl, r3
 800628a:	dc3a      	bgt.n	8006302 <_printf_float+0x386>
 800628c:	6823      	ldr	r3, [r4, #0]
 800628e:	07da      	lsls	r2, r3, #31
 8006290:	d437      	bmi.n	8006302 <_printf_float+0x386>
 8006292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006294:	ebaa 0903 	sub.w	r9, sl, r3
 8006298:	9b06      	ldr	r3, [sp, #24]
 800629a:	ebaa 0303 	sub.w	r3, sl, r3
 800629e:	4599      	cmp	r9, r3
 80062a0:	bfa8      	it	ge
 80062a2:	4699      	movge	r9, r3
 80062a4:	f1b9 0f00 	cmp.w	r9, #0
 80062a8:	dc33      	bgt.n	8006312 <_printf_float+0x396>
 80062aa:	f04f 0800 	mov.w	r8, #0
 80062ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80062b2:	f104 0b1a 	add.w	fp, r4, #26
 80062b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062b8:	ebaa 0303 	sub.w	r3, sl, r3
 80062bc:	eba3 0309 	sub.w	r3, r3, r9
 80062c0:	4543      	cmp	r3, r8
 80062c2:	f77f af79 	ble.w	80061b8 <_printf_float+0x23c>
 80062c6:	2301      	movs	r3, #1
 80062c8:	465a      	mov	r2, fp
 80062ca:	4631      	mov	r1, r6
 80062cc:	4628      	mov	r0, r5
 80062ce:	47b8      	blx	r7
 80062d0:	3001      	adds	r0, #1
 80062d2:	f43f aeae 	beq.w	8006032 <_printf_float+0xb6>
 80062d6:	f108 0801 	add.w	r8, r8, #1
 80062da:	e7ec      	b.n	80062b6 <_printf_float+0x33a>
 80062dc:	4642      	mov	r2, r8
 80062de:	4631      	mov	r1, r6
 80062e0:	4628      	mov	r0, r5
 80062e2:	47b8      	blx	r7
 80062e4:	3001      	adds	r0, #1
 80062e6:	d1c2      	bne.n	800626e <_printf_float+0x2f2>
 80062e8:	e6a3      	b.n	8006032 <_printf_float+0xb6>
 80062ea:	2301      	movs	r3, #1
 80062ec:	4631      	mov	r1, r6
 80062ee:	4628      	mov	r0, r5
 80062f0:	9206      	str	r2, [sp, #24]
 80062f2:	47b8      	blx	r7
 80062f4:	3001      	adds	r0, #1
 80062f6:	f43f ae9c 	beq.w	8006032 <_printf_float+0xb6>
 80062fa:	9a06      	ldr	r2, [sp, #24]
 80062fc:	f10b 0b01 	add.w	fp, fp, #1
 8006300:	e7bb      	b.n	800627a <_printf_float+0x2fe>
 8006302:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006306:	4631      	mov	r1, r6
 8006308:	4628      	mov	r0, r5
 800630a:	47b8      	blx	r7
 800630c:	3001      	adds	r0, #1
 800630e:	d1c0      	bne.n	8006292 <_printf_float+0x316>
 8006310:	e68f      	b.n	8006032 <_printf_float+0xb6>
 8006312:	9a06      	ldr	r2, [sp, #24]
 8006314:	464b      	mov	r3, r9
 8006316:	4442      	add	r2, r8
 8006318:	4631      	mov	r1, r6
 800631a:	4628      	mov	r0, r5
 800631c:	47b8      	blx	r7
 800631e:	3001      	adds	r0, #1
 8006320:	d1c3      	bne.n	80062aa <_printf_float+0x32e>
 8006322:	e686      	b.n	8006032 <_printf_float+0xb6>
 8006324:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006328:	f1ba 0f01 	cmp.w	sl, #1
 800632c:	dc01      	bgt.n	8006332 <_printf_float+0x3b6>
 800632e:	07db      	lsls	r3, r3, #31
 8006330:	d536      	bpl.n	80063a0 <_printf_float+0x424>
 8006332:	2301      	movs	r3, #1
 8006334:	4642      	mov	r2, r8
 8006336:	4631      	mov	r1, r6
 8006338:	4628      	mov	r0, r5
 800633a:	47b8      	blx	r7
 800633c:	3001      	adds	r0, #1
 800633e:	f43f ae78 	beq.w	8006032 <_printf_float+0xb6>
 8006342:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006346:	4631      	mov	r1, r6
 8006348:	4628      	mov	r0, r5
 800634a:	47b8      	blx	r7
 800634c:	3001      	adds	r0, #1
 800634e:	f43f ae70 	beq.w	8006032 <_printf_float+0xb6>
 8006352:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006356:	2200      	movs	r2, #0
 8006358:	2300      	movs	r3, #0
 800635a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800635e:	f7fa fbbb 	bl	8000ad8 <__aeabi_dcmpeq>
 8006362:	b9c0      	cbnz	r0, 8006396 <_printf_float+0x41a>
 8006364:	4653      	mov	r3, sl
 8006366:	f108 0201 	add.w	r2, r8, #1
 800636a:	4631      	mov	r1, r6
 800636c:	4628      	mov	r0, r5
 800636e:	47b8      	blx	r7
 8006370:	3001      	adds	r0, #1
 8006372:	d10c      	bne.n	800638e <_printf_float+0x412>
 8006374:	e65d      	b.n	8006032 <_printf_float+0xb6>
 8006376:	2301      	movs	r3, #1
 8006378:	465a      	mov	r2, fp
 800637a:	4631      	mov	r1, r6
 800637c:	4628      	mov	r0, r5
 800637e:	47b8      	blx	r7
 8006380:	3001      	adds	r0, #1
 8006382:	f43f ae56 	beq.w	8006032 <_printf_float+0xb6>
 8006386:	f108 0801 	add.w	r8, r8, #1
 800638a:	45d0      	cmp	r8, sl
 800638c:	dbf3      	blt.n	8006376 <_printf_float+0x3fa>
 800638e:	464b      	mov	r3, r9
 8006390:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006394:	e6df      	b.n	8006156 <_printf_float+0x1da>
 8006396:	f04f 0800 	mov.w	r8, #0
 800639a:	f104 0b1a 	add.w	fp, r4, #26
 800639e:	e7f4      	b.n	800638a <_printf_float+0x40e>
 80063a0:	2301      	movs	r3, #1
 80063a2:	4642      	mov	r2, r8
 80063a4:	e7e1      	b.n	800636a <_printf_float+0x3ee>
 80063a6:	2301      	movs	r3, #1
 80063a8:	464a      	mov	r2, r9
 80063aa:	4631      	mov	r1, r6
 80063ac:	4628      	mov	r0, r5
 80063ae:	47b8      	blx	r7
 80063b0:	3001      	adds	r0, #1
 80063b2:	f43f ae3e 	beq.w	8006032 <_printf_float+0xb6>
 80063b6:	f108 0801 	add.w	r8, r8, #1
 80063ba:	68e3      	ldr	r3, [r4, #12]
 80063bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80063be:	1a5b      	subs	r3, r3, r1
 80063c0:	4543      	cmp	r3, r8
 80063c2:	dcf0      	bgt.n	80063a6 <_printf_float+0x42a>
 80063c4:	e6fc      	b.n	80061c0 <_printf_float+0x244>
 80063c6:	f04f 0800 	mov.w	r8, #0
 80063ca:	f104 0919 	add.w	r9, r4, #25
 80063ce:	e7f4      	b.n	80063ba <_printf_float+0x43e>

080063d0 <_printf_common>:
 80063d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063d4:	4616      	mov	r6, r2
 80063d6:	4698      	mov	r8, r3
 80063d8:	688a      	ldr	r2, [r1, #8]
 80063da:	690b      	ldr	r3, [r1, #16]
 80063dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063e0:	4293      	cmp	r3, r2
 80063e2:	bfb8      	it	lt
 80063e4:	4613      	movlt	r3, r2
 80063e6:	6033      	str	r3, [r6, #0]
 80063e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80063ec:	4607      	mov	r7, r0
 80063ee:	460c      	mov	r4, r1
 80063f0:	b10a      	cbz	r2, 80063f6 <_printf_common+0x26>
 80063f2:	3301      	adds	r3, #1
 80063f4:	6033      	str	r3, [r6, #0]
 80063f6:	6823      	ldr	r3, [r4, #0]
 80063f8:	0699      	lsls	r1, r3, #26
 80063fa:	bf42      	ittt	mi
 80063fc:	6833      	ldrmi	r3, [r6, #0]
 80063fe:	3302      	addmi	r3, #2
 8006400:	6033      	strmi	r3, [r6, #0]
 8006402:	6825      	ldr	r5, [r4, #0]
 8006404:	f015 0506 	ands.w	r5, r5, #6
 8006408:	d106      	bne.n	8006418 <_printf_common+0x48>
 800640a:	f104 0a19 	add.w	sl, r4, #25
 800640e:	68e3      	ldr	r3, [r4, #12]
 8006410:	6832      	ldr	r2, [r6, #0]
 8006412:	1a9b      	subs	r3, r3, r2
 8006414:	42ab      	cmp	r3, r5
 8006416:	dc26      	bgt.n	8006466 <_printf_common+0x96>
 8006418:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800641c:	6822      	ldr	r2, [r4, #0]
 800641e:	3b00      	subs	r3, #0
 8006420:	bf18      	it	ne
 8006422:	2301      	movne	r3, #1
 8006424:	0692      	lsls	r2, r2, #26
 8006426:	d42b      	bmi.n	8006480 <_printf_common+0xb0>
 8006428:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800642c:	4641      	mov	r1, r8
 800642e:	4638      	mov	r0, r7
 8006430:	47c8      	blx	r9
 8006432:	3001      	adds	r0, #1
 8006434:	d01e      	beq.n	8006474 <_printf_common+0xa4>
 8006436:	6823      	ldr	r3, [r4, #0]
 8006438:	6922      	ldr	r2, [r4, #16]
 800643a:	f003 0306 	and.w	r3, r3, #6
 800643e:	2b04      	cmp	r3, #4
 8006440:	bf02      	ittt	eq
 8006442:	68e5      	ldreq	r5, [r4, #12]
 8006444:	6833      	ldreq	r3, [r6, #0]
 8006446:	1aed      	subeq	r5, r5, r3
 8006448:	68a3      	ldr	r3, [r4, #8]
 800644a:	bf0c      	ite	eq
 800644c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006450:	2500      	movne	r5, #0
 8006452:	4293      	cmp	r3, r2
 8006454:	bfc4      	itt	gt
 8006456:	1a9b      	subgt	r3, r3, r2
 8006458:	18ed      	addgt	r5, r5, r3
 800645a:	2600      	movs	r6, #0
 800645c:	341a      	adds	r4, #26
 800645e:	42b5      	cmp	r5, r6
 8006460:	d11a      	bne.n	8006498 <_printf_common+0xc8>
 8006462:	2000      	movs	r0, #0
 8006464:	e008      	b.n	8006478 <_printf_common+0xa8>
 8006466:	2301      	movs	r3, #1
 8006468:	4652      	mov	r2, sl
 800646a:	4641      	mov	r1, r8
 800646c:	4638      	mov	r0, r7
 800646e:	47c8      	blx	r9
 8006470:	3001      	adds	r0, #1
 8006472:	d103      	bne.n	800647c <_printf_common+0xac>
 8006474:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006478:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800647c:	3501      	adds	r5, #1
 800647e:	e7c6      	b.n	800640e <_printf_common+0x3e>
 8006480:	18e1      	adds	r1, r4, r3
 8006482:	1c5a      	adds	r2, r3, #1
 8006484:	2030      	movs	r0, #48	@ 0x30
 8006486:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800648a:	4422      	add	r2, r4
 800648c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006490:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006494:	3302      	adds	r3, #2
 8006496:	e7c7      	b.n	8006428 <_printf_common+0x58>
 8006498:	2301      	movs	r3, #1
 800649a:	4622      	mov	r2, r4
 800649c:	4641      	mov	r1, r8
 800649e:	4638      	mov	r0, r7
 80064a0:	47c8      	blx	r9
 80064a2:	3001      	adds	r0, #1
 80064a4:	d0e6      	beq.n	8006474 <_printf_common+0xa4>
 80064a6:	3601      	adds	r6, #1
 80064a8:	e7d9      	b.n	800645e <_printf_common+0x8e>
	...

080064ac <_printf_i>:
 80064ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064b0:	7e0f      	ldrb	r7, [r1, #24]
 80064b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80064b4:	2f78      	cmp	r7, #120	@ 0x78
 80064b6:	4691      	mov	r9, r2
 80064b8:	4680      	mov	r8, r0
 80064ba:	460c      	mov	r4, r1
 80064bc:	469a      	mov	sl, r3
 80064be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80064c2:	d807      	bhi.n	80064d4 <_printf_i+0x28>
 80064c4:	2f62      	cmp	r7, #98	@ 0x62
 80064c6:	d80a      	bhi.n	80064de <_printf_i+0x32>
 80064c8:	2f00      	cmp	r7, #0
 80064ca:	f000 80d2 	beq.w	8006672 <_printf_i+0x1c6>
 80064ce:	2f58      	cmp	r7, #88	@ 0x58
 80064d0:	f000 80b9 	beq.w	8006646 <_printf_i+0x19a>
 80064d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80064dc:	e03a      	b.n	8006554 <_printf_i+0xa8>
 80064de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80064e2:	2b15      	cmp	r3, #21
 80064e4:	d8f6      	bhi.n	80064d4 <_printf_i+0x28>
 80064e6:	a101      	add	r1, pc, #4	@ (adr r1, 80064ec <_printf_i+0x40>)
 80064e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064ec:	08006545 	.word	0x08006545
 80064f0:	08006559 	.word	0x08006559
 80064f4:	080064d5 	.word	0x080064d5
 80064f8:	080064d5 	.word	0x080064d5
 80064fc:	080064d5 	.word	0x080064d5
 8006500:	080064d5 	.word	0x080064d5
 8006504:	08006559 	.word	0x08006559
 8006508:	080064d5 	.word	0x080064d5
 800650c:	080064d5 	.word	0x080064d5
 8006510:	080064d5 	.word	0x080064d5
 8006514:	080064d5 	.word	0x080064d5
 8006518:	08006659 	.word	0x08006659
 800651c:	08006583 	.word	0x08006583
 8006520:	08006613 	.word	0x08006613
 8006524:	080064d5 	.word	0x080064d5
 8006528:	080064d5 	.word	0x080064d5
 800652c:	0800667b 	.word	0x0800667b
 8006530:	080064d5 	.word	0x080064d5
 8006534:	08006583 	.word	0x08006583
 8006538:	080064d5 	.word	0x080064d5
 800653c:	080064d5 	.word	0x080064d5
 8006540:	0800661b 	.word	0x0800661b
 8006544:	6833      	ldr	r3, [r6, #0]
 8006546:	1d1a      	adds	r2, r3, #4
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	6032      	str	r2, [r6, #0]
 800654c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006550:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006554:	2301      	movs	r3, #1
 8006556:	e09d      	b.n	8006694 <_printf_i+0x1e8>
 8006558:	6833      	ldr	r3, [r6, #0]
 800655a:	6820      	ldr	r0, [r4, #0]
 800655c:	1d19      	adds	r1, r3, #4
 800655e:	6031      	str	r1, [r6, #0]
 8006560:	0606      	lsls	r6, r0, #24
 8006562:	d501      	bpl.n	8006568 <_printf_i+0xbc>
 8006564:	681d      	ldr	r5, [r3, #0]
 8006566:	e003      	b.n	8006570 <_printf_i+0xc4>
 8006568:	0645      	lsls	r5, r0, #25
 800656a:	d5fb      	bpl.n	8006564 <_printf_i+0xb8>
 800656c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006570:	2d00      	cmp	r5, #0
 8006572:	da03      	bge.n	800657c <_printf_i+0xd0>
 8006574:	232d      	movs	r3, #45	@ 0x2d
 8006576:	426d      	negs	r5, r5
 8006578:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800657c:	4859      	ldr	r0, [pc, #356]	@ (80066e4 <_printf_i+0x238>)
 800657e:	230a      	movs	r3, #10
 8006580:	e011      	b.n	80065a6 <_printf_i+0xfa>
 8006582:	6821      	ldr	r1, [r4, #0]
 8006584:	6833      	ldr	r3, [r6, #0]
 8006586:	0608      	lsls	r0, r1, #24
 8006588:	f853 5b04 	ldr.w	r5, [r3], #4
 800658c:	d402      	bmi.n	8006594 <_printf_i+0xe8>
 800658e:	0649      	lsls	r1, r1, #25
 8006590:	bf48      	it	mi
 8006592:	b2ad      	uxthmi	r5, r5
 8006594:	2f6f      	cmp	r7, #111	@ 0x6f
 8006596:	4853      	ldr	r0, [pc, #332]	@ (80066e4 <_printf_i+0x238>)
 8006598:	6033      	str	r3, [r6, #0]
 800659a:	bf14      	ite	ne
 800659c:	230a      	movne	r3, #10
 800659e:	2308      	moveq	r3, #8
 80065a0:	2100      	movs	r1, #0
 80065a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80065a6:	6866      	ldr	r6, [r4, #4]
 80065a8:	60a6      	str	r6, [r4, #8]
 80065aa:	2e00      	cmp	r6, #0
 80065ac:	bfa2      	ittt	ge
 80065ae:	6821      	ldrge	r1, [r4, #0]
 80065b0:	f021 0104 	bicge.w	r1, r1, #4
 80065b4:	6021      	strge	r1, [r4, #0]
 80065b6:	b90d      	cbnz	r5, 80065bc <_printf_i+0x110>
 80065b8:	2e00      	cmp	r6, #0
 80065ba:	d04b      	beq.n	8006654 <_printf_i+0x1a8>
 80065bc:	4616      	mov	r6, r2
 80065be:	fbb5 f1f3 	udiv	r1, r5, r3
 80065c2:	fb03 5711 	mls	r7, r3, r1, r5
 80065c6:	5dc7      	ldrb	r7, [r0, r7]
 80065c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80065cc:	462f      	mov	r7, r5
 80065ce:	42bb      	cmp	r3, r7
 80065d0:	460d      	mov	r5, r1
 80065d2:	d9f4      	bls.n	80065be <_printf_i+0x112>
 80065d4:	2b08      	cmp	r3, #8
 80065d6:	d10b      	bne.n	80065f0 <_printf_i+0x144>
 80065d8:	6823      	ldr	r3, [r4, #0]
 80065da:	07df      	lsls	r7, r3, #31
 80065dc:	d508      	bpl.n	80065f0 <_printf_i+0x144>
 80065de:	6923      	ldr	r3, [r4, #16]
 80065e0:	6861      	ldr	r1, [r4, #4]
 80065e2:	4299      	cmp	r1, r3
 80065e4:	bfde      	ittt	le
 80065e6:	2330      	movle	r3, #48	@ 0x30
 80065e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80065ec:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80065f0:	1b92      	subs	r2, r2, r6
 80065f2:	6122      	str	r2, [r4, #16]
 80065f4:	f8cd a000 	str.w	sl, [sp]
 80065f8:	464b      	mov	r3, r9
 80065fa:	aa03      	add	r2, sp, #12
 80065fc:	4621      	mov	r1, r4
 80065fe:	4640      	mov	r0, r8
 8006600:	f7ff fee6 	bl	80063d0 <_printf_common>
 8006604:	3001      	adds	r0, #1
 8006606:	d14a      	bne.n	800669e <_printf_i+0x1f2>
 8006608:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800660c:	b004      	add	sp, #16
 800660e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006612:	6823      	ldr	r3, [r4, #0]
 8006614:	f043 0320 	orr.w	r3, r3, #32
 8006618:	6023      	str	r3, [r4, #0]
 800661a:	4833      	ldr	r0, [pc, #204]	@ (80066e8 <_printf_i+0x23c>)
 800661c:	2778      	movs	r7, #120	@ 0x78
 800661e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006622:	6823      	ldr	r3, [r4, #0]
 8006624:	6831      	ldr	r1, [r6, #0]
 8006626:	061f      	lsls	r7, r3, #24
 8006628:	f851 5b04 	ldr.w	r5, [r1], #4
 800662c:	d402      	bmi.n	8006634 <_printf_i+0x188>
 800662e:	065f      	lsls	r7, r3, #25
 8006630:	bf48      	it	mi
 8006632:	b2ad      	uxthmi	r5, r5
 8006634:	6031      	str	r1, [r6, #0]
 8006636:	07d9      	lsls	r1, r3, #31
 8006638:	bf44      	itt	mi
 800663a:	f043 0320 	orrmi.w	r3, r3, #32
 800663e:	6023      	strmi	r3, [r4, #0]
 8006640:	b11d      	cbz	r5, 800664a <_printf_i+0x19e>
 8006642:	2310      	movs	r3, #16
 8006644:	e7ac      	b.n	80065a0 <_printf_i+0xf4>
 8006646:	4827      	ldr	r0, [pc, #156]	@ (80066e4 <_printf_i+0x238>)
 8006648:	e7e9      	b.n	800661e <_printf_i+0x172>
 800664a:	6823      	ldr	r3, [r4, #0]
 800664c:	f023 0320 	bic.w	r3, r3, #32
 8006650:	6023      	str	r3, [r4, #0]
 8006652:	e7f6      	b.n	8006642 <_printf_i+0x196>
 8006654:	4616      	mov	r6, r2
 8006656:	e7bd      	b.n	80065d4 <_printf_i+0x128>
 8006658:	6833      	ldr	r3, [r6, #0]
 800665a:	6825      	ldr	r5, [r4, #0]
 800665c:	6961      	ldr	r1, [r4, #20]
 800665e:	1d18      	adds	r0, r3, #4
 8006660:	6030      	str	r0, [r6, #0]
 8006662:	062e      	lsls	r6, r5, #24
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	d501      	bpl.n	800666c <_printf_i+0x1c0>
 8006668:	6019      	str	r1, [r3, #0]
 800666a:	e002      	b.n	8006672 <_printf_i+0x1c6>
 800666c:	0668      	lsls	r0, r5, #25
 800666e:	d5fb      	bpl.n	8006668 <_printf_i+0x1bc>
 8006670:	8019      	strh	r1, [r3, #0]
 8006672:	2300      	movs	r3, #0
 8006674:	6123      	str	r3, [r4, #16]
 8006676:	4616      	mov	r6, r2
 8006678:	e7bc      	b.n	80065f4 <_printf_i+0x148>
 800667a:	6833      	ldr	r3, [r6, #0]
 800667c:	1d1a      	adds	r2, r3, #4
 800667e:	6032      	str	r2, [r6, #0]
 8006680:	681e      	ldr	r6, [r3, #0]
 8006682:	6862      	ldr	r2, [r4, #4]
 8006684:	2100      	movs	r1, #0
 8006686:	4630      	mov	r0, r6
 8006688:	f7f9 fdaa 	bl	80001e0 <memchr>
 800668c:	b108      	cbz	r0, 8006692 <_printf_i+0x1e6>
 800668e:	1b80      	subs	r0, r0, r6
 8006690:	6060      	str	r0, [r4, #4]
 8006692:	6863      	ldr	r3, [r4, #4]
 8006694:	6123      	str	r3, [r4, #16]
 8006696:	2300      	movs	r3, #0
 8006698:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800669c:	e7aa      	b.n	80065f4 <_printf_i+0x148>
 800669e:	6923      	ldr	r3, [r4, #16]
 80066a0:	4632      	mov	r2, r6
 80066a2:	4649      	mov	r1, r9
 80066a4:	4640      	mov	r0, r8
 80066a6:	47d0      	blx	sl
 80066a8:	3001      	adds	r0, #1
 80066aa:	d0ad      	beq.n	8006608 <_printf_i+0x15c>
 80066ac:	6823      	ldr	r3, [r4, #0]
 80066ae:	079b      	lsls	r3, r3, #30
 80066b0:	d413      	bmi.n	80066da <_printf_i+0x22e>
 80066b2:	68e0      	ldr	r0, [r4, #12]
 80066b4:	9b03      	ldr	r3, [sp, #12]
 80066b6:	4298      	cmp	r0, r3
 80066b8:	bfb8      	it	lt
 80066ba:	4618      	movlt	r0, r3
 80066bc:	e7a6      	b.n	800660c <_printf_i+0x160>
 80066be:	2301      	movs	r3, #1
 80066c0:	4632      	mov	r2, r6
 80066c2:	4649      	mov	r1, r9
 80066c4:	4640      	mov	r0, r8
 80066c6:	47d0      	blx	sl
 80066c8:	3001      	adds	r0, #1
 80066ca:	d09d      	beq.n	8006608 <_printf_i+0x15c>
 80066cc:	3501      	adds	r5, #1
 80066ce:	68e3      	ldr	r3, [r4, #12]
 80066d0:	9903      	ldr	r1, [sp, #12]
 80066d2:	1a5b      	subs	r3, r3, r1
 80066d4:	42ab      	cmp	r3, r5
 80066d6:	dcf2      	bgt.n	80066be <_printf_i+0x212>
 80066d8:	e7eb      	b.n	80066b2 <_printf_i+0x206>
 80066da:	2500      	movs	r5, #0
 80066dc:	f104 0619 	add.w	r6, r4, #25
 80066e0:	e7f5      	b.n	80066ce <_printf_i+0x222>
 80066e2:	bf00      	nop
 80066e4:	08009bf2 	.word	0x08009bf2
 80066e8:	08009c03 	.word	0x08009c03

080066ec <std>:
 80066ec:	2300      	movs	r3, #0
 80066ee:	b510      	push	{r4, lr}
 80066f0:	4604      	mov	r4, r0
 80066f2:	e9c0 3300 	strd	r3, r3, [r0]
 80066f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066fa:	6083      	str	r3, [r0, #8]
 80066fc:	8181      	strh	r1, [r0, #12]
 80066fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8006700:	81c2      	strh	r2, [r0, #14]
 8006702:	6183      	str	r3, [r0, #24]
 8006704:	4619      	mov	r1, r3
 8006706:	2208      	movs	r2, #8
 8006708:	305c      	adds	r0, #92	@ 0x5c
 800670a:	f000 f914 	bl	8006936 <memset>
 800670e:	4b0d      	ldr	r3, [pc, #52]	@ (8006744 <std+0x58>)
 8006710:	6263      	str	r3, [r4, #36]	@ 0x24
 8006712:	4b0d      	ldr	r3, [pc, #52]	@ (8006748 <std+0x5c>)
 8006714:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006716:	4b0d      	ldr	r3, [pc, #52]	@ (800674c <std+0x60>)
 8006718:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800671a:	4b0d      	ldr	r3, [pc, #52]	@ (8006750 <std+0x64>)
 800671c:	6323      	str	r3, [r4, #48]	@ 0x30
 800671e:	4b0d      	ldr	r3, [pc, #52]	@ (8006754 <std+0x68>)
 8006720:	6224      	str	r4, [r4, #32]
 8006722:	429c      	cmp	r4, r3
 8006724:	d006      	beq.n	8006734 <std+0x48>
 8006726:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800672a:	4294      	cmp	r4, r2
 800672c:	d002      	beq.n	8006734 <std+0x48>
 800672e:	33d0      	adds	r3, #208	@ 0xd0
 8006730:	429c      	cmp	r4, r3
 8006732:	d105      	bne.n	8006740 <std+0x54>
 8006734:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006738:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800673c:	f000 b978 	b.w	8006a30 <__retarget_lock_init_recursive>
 8006740:	bd10      	pop	{r4, pc}
 8006742:	bf00      	nop
 8006744:	080068b1 	.word	0x080068b1
 8006748:	080068d3 	.word	0x080068d3
 800674c:	0800690b 	.word	0x0800690b
 8006750:	0800692f 	.word	0x0800692f
 8006754:	20000374 	.word	0x20000374

08006758 <stdio_exit_handler>:
 8006758:	4a02      	ldr	r2, [pc, #8]	@ (8006764 <stdio_exit_handler+0xc>)
 800675a:	4903      	ldr	r1, [pc, #12]	@ (8006768 <stdio_exit_handler+0x10>)
 800675c:	4803      	ldr	r0, [pc, #12]	@ (800676c <stdio_exit_handler+0x14>)
 800675e:	f000 b869 	b.w	8006834 <_fwalk_sglue>
 8006762:	bf00      	nop
 8006764:	2000000c 	.word	0x2000000c
 8006768:	0800838d 	.word	0x0800838d
 800676c:	2000001c 	.word	0x2000001c

08006770 <cleanup_stdio>:
 8006770:	6841      	ldr	r1, [r0, #4]
 8006772:	4b0c      	ldr	r3, [pc, #48]	@ (80067a4 <cleanup_stdio+0x34>)
 8006774:	4299      	cmp	r1, r3
 8006776:	b510      	push	{r4, lr}
 8006778:	4604      	mov	r4, r0
 800677a:	d001      	beq.n	8006780 <cleanup_stdio+0x10>
 800677c:	f001 fe06 	bl	800838c <_fflush_r>
 8006780:	68a1      	ldr	r1, [r4, #8]
 8006782:	4b09      	ldr	r3, [pc, #36]	@ (80067a8 <cleanup_stdio+0x38>)
 8006784:	4299      	cmp	r1, r3
 8006786:	d002      	beq.n	800678e <cleanup_stdio+0x1e>
 8006788:	4620      	mov	r0, r4
 800678a:	f001 fdff 	bl	800838c <_fflush_r>
 800678e:	68e1      	ldr	r1, [r4, #12]
 8006790:	4b06      	ldr	r3, [pc, #24]	@ (80067ac <cleanup_stdio+0x3c>)
 8006792:	4299      	cmp	r1, r3
 8006794:	d004      	beq.n	80067a0 <cleanup_stdio+0x30>
 8006796:	4620      	mov	r0, r4
 8006798:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800679c:	f001 bdf6 	b.w	800838c <_fflush_r>
 80067a0:	bd10      	pop	{r4, pc}
 80067a2:	bf00      	nop
 80067a4:	20000374 	.word	0x20000374
 80067a8:	200003dc 	.word	0x200003dc
 80067ac:	20000444 	.word	0x20000444

080067b0 <global_stdio_init.part.0>:
 80067b0:	b510      	push	{r4, lr}
 80067b2:	4b0b      	ldr	r3, [pc, #44]	@ (80067e0 <global_stdio_init.part.0+0x30>)
 80067b4:	4c0b      	ldr	r4, [pc, #44]	@ (80067e4 <global_stdio_init.part.0+0x34>)
 80067b6:	4a0c      	ldr	r2, [pc, #48]	@ (80067e8 <global_stdio_init.part.0+0x38>)
 80067b8:	601a      	str	r2, [r3, #0]
 80067ba:	4620      	mov	r0, r4
 80067bc:	2200      	movs	r2, #0
 80067be:	2104      	movs	r1, #4
 80067c0:	f7ff ff94 	bl	80066ec <std>
 80067c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80067c8:	2201      	movs	r2, #1
 80067ca:	2109      	movs	r1, #9
 80067cc:	f7ff ff8e 	bl	80066ec <std>
 80067d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80067d4:	2202      	movs	r2, #2
 80067d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067da:	2112      	movs	r1, #18
 80067dc:	f7ff bf86 	b.w	80066ec <std>
 80067e0:	200004ac 	.word	0x200004ac
 80067e4:	20000374 	.word	0x20000374
 80067e8:	08006759 	.word	0x08006759

080067ec <__sfp_lock_acquire>:
 80067ec:	4801      	ldr	r0, [pc, #4]	@ (80067f4 <__sfp_lock_acquire+0x8>)
 80067ee:	f000 b920 	b.w	8006a32 <__retarget_lock_acquire_recursive>
 80067f2:	bf00      	nop
 80067f4:	200004b5 	.word	0x200004b5

080067f8 <__sfp_lock_release>:
 80067f8:	4801      	ldr	r0, [pc, #4]	@ (8006800 <__sfp_lock_release+0x8>)
 80067fa:	f000 b91b 	b.w	8006a34 <__retarget_lock_release_recursive>
 80067fe:	bf00      	nop
 8006800:	200004b5 	.word	0x200004b5

08006804 <__sinit>:
 8006804:	b510      	push	{r4, lr}
 8006806:	4604      	mov	r4, r0
 8006808:	f7ff fff0 	bl	80067ec <__sfp_lock_acquire>
 800680c:	6a23      	ldr	r3, [r4, #32]
 800680e:	b11b      	cbz	r3, 8006818 <__sinit+0x14>
 8006810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006814:	f7ff bff0 	b.w	80067f8 <__sfp_lock_release>
 8006818:	4b04      	ldr	r3, [pc, #16]	@ (800682c <__sinit+0x28>)
 800681a:	6223      	str	r3, [r4, #32]
 800681c:	4b04      	ldr	r3, [pc, #16]	@ (8006830 <__sinit+0x2c>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d1f5      	bne.n	8006810 <__sinit+0xc>
 8006824:	f7ff ffc4 	bl	80067b0 <global_stdio_init.part.0>
 8006828:	e7f2      	b.n	8006810 <__sinit+0xc>
 800682a:	bf00      	nop
 800682c:	08006771 	.word	0x08006771
 8006830:	200004ac 	.word	0x200004ac

08006834 <_fwalk_sglue>:
 8006834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006838:	4607      	mov	r7, r0
 800683a:	4688      	mov	r8, r1
 800683c:	4614      	mov	r4, r2
 800683e:	2600      	movs	r6, #0
 8006840:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006844:	f1b9 0901 	subs.w	r9, r9, #1
 8006848:	d505      	bpl.n	8006856 <_fwalk_sglue+0x22>
 800684a:	6824      	ldr	r4, [r4, #0]
 800684c:	2c00      	cmp	r4, #0
 800684e:	d1f7      	bne.n	8006840 <_fwalk_sglue+0xc>
 8006850:	4630      	mov	r0, r6
 8006852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006856:	89ab      	ldrh	r3, [r5, #12]
 8006858:	2b01      	cmp	r3, #1
 800685a:	d907      	bls.n	800686c <_fwalk_sglue+0x38>
 800685c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006860:	3301      	adds	r3, #1
 8006862:	d003      	beq.n	800686c <_fwalk_sglue+0x38>
 8006864:	4629      	mov	r1, r5
 8006866:	4638      	mov	r0, r7
 8006868:	47c0      	blx	r8
 800686a:	4306      	orrs	r6, r0
 800686c:	3568      	adds	r5, #104	@ 0x68
 800686e:	e7e9      	b.n	8006844 <_fwalk_sglue+0x10>

08006870 <siprintf>:
 8006870:	b40e      	push	{r1, r2, r3}
 8006872:	b500      	push	{lr}
 8006874:	b09c      	sub	sp, #112	@ 0x70
 8006876:	ab1d      	add	r3, sp, #116	@ 0x74
 8006878:	9002      	str	r0, [sp, #8]
 800687a:	9006      	str	r0, [sp, #24]
 800687c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006880:	4809      	ldr	r0, [pc, #36]	@ (80068a8 <siprintf+0x38>)
 8006882:	9107      	str	r1, [sp, #28]
 8006884:	9104      	str	r1, [sp, #16]
 8006886:	4909      	ldr	r1, [pc, #36]	@ (80068ac <siprintf+0x3c>)
 8006888:	f853 2b04 	ldr.w	r2, [r3], #4
 800688c:	9105      	str	r1, [sp, #20]
 800688e:	6800      	ldr	r0, [r0, #0]
 8006890:	9301      	str	r3, [sp, #4]
 8006892:	a902      	add	r1, sp, #8
 8006894:	f001 fbfa 	bl	800808c <_svfiprintf_r>
 8006898:	9b02      	ldr	r3, [sp, #8]
 800689a:	2200      	movs	r2, #0
 800689c:	701a      	strb	r2, [r3, #0]
 800689e:	b01c      	add	sp, #112	@ 0x70
 80068a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80068a4:	b003      	add	sp, #12
 80068a6:	4770      	bx	lr
 80068a8:	20000018 	.word	0x20000018
 80068ac:	ffff0208 	.word	0xffff0208

080068b0 <__sread>:
 80068b0:	b510      	push	{r4, lr}
 80068b2:	460c      	mov	r4, r1
 80068b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068b8:	f000 f86c 	bl	8006994 <_read_r>
 80068bc:	2800      	cmp	r0, #0
 80068be:	bfab      	itete	ge
 80068c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80068c2:	89a3      	ldrhlt	r3, [r4, #12]
 80068c4:	181b      	addge	r3, r3, r0
 80068c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80068ca:	bfac      	ite	ge
 80068cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80068ce:	81a3      	strhlt	r3, [r4, #12]
 80068d0:	bd10      	pop	{r4, pc}

080068d2 <__swrite>:
 80068d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068d6:	461f      	mov	r7, r3
 80068d8:	898b      	ldrh	r3, [r1, #12]
 80068da:	05db      	lsls	r3, r3, #23
 80068dc:	4605      	mov	r5, r0
 80068de:	460c      	mov	r4, r1
 80068e0:	4616      	mov	r6, r2
 80068e2:	d505      	bpl.n	80068f0 <__swrite+0x1e>
 80068e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068e8:	2302      	movs	r3, #2
 80068ea:	2200      	movs	r2, #0
 80068ec:	f000 f840 	bl	8006970 <_lseek_r>
 80068f0:	89a3      	ldrh	r3, [r4, #12]
 80068f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068fa:	81a3      	strh	r3, [r4, #12]
 80068fc:	4632      	mov	r2, r6
 80068fe:	463b      	mov	r3, r7
 8006900:	4628      	mov	r0, r5
 8006902:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006906:	f000 b857 	b.w	80069b8 <_write_r>

0800690a <__sseek>:
 800690a:	b510      	push	{r4, lr}
 800690c:	460c      	mov	r4, r1
 800690e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006912:	f000 f82d 	bl	8006970 <_lseek_r>
 8006916:	1c43      	adds	r3, r0, #1
 8006918:	89a3      	ldrh	r3, [r4, #12]
 800691a:	bf15      	itete	ne
 800691c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800691e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006922:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006926:	81a3      	strheq	r3, [r4, #12]
 8006928:	bf18      	it	ne
 800692a:	81a3      	strhne	r3, [r4, #12]
 800692c:	bd10      	pop	{r4, pc}

0800692e <__sclose>:
 800692e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006932:	f000 b80d 	b.w	8006950 <_close_r>

08006936 <memset>:
 8006936:	4402      	add	r2, r0
 8006938:	4603      	mov	r3, r0
 800693a:	4293      	cmp	r3, r2
 800693c:	d100      	bne.n	8006940 <memset+0xa>
 800693e:	4770      	bx	lr
 8006940:	f803 1b01 	strb.w	r1, [r3], #1
 8006944:	e7f9      	b.n	800693a <memset+0x4>
	...

08006948 <_localeconv_r>:
 8006948:	4800      	ldr	r0, [pc, #0]	@ (800694c <_localeconv_r+0x4>)
 800694a:	4770      	bx	lr
 800694c:	20000158 	.word	0x20000158

08006950 <_close_r>:
 8006950:	b538      	push	{r3, r4, r5, lr}
 8006952:	4d06      	ldr	r5, [pc, #24]	@ (800696c <_close_r+0x1c>)
 8006954:	2300      	movs	r3, #0
 8006956:	4604      	mov	r4, r0
 8006958:	4608      	mov	r0, r1
 800695a:	602b      	str	r3, [r5, #0]
 800695c:	f7fb fead 	bl	80026ba <_close>
 8006960:	1c43      	adds	r3, r0, #1
 8006962:	d102      	bne.n	800696a <_close_r+0x1a>
 8006964:	682b      	ldr	r3, [r5, #0]
 8006966:	b103      	cbz	r3, 800696a <_close_r+0x1a>
 8006968:	6023      	str	r3, [r4, #0]
 800696a:	bd38      	pop	{r3, r4, r5, pc}
 800696c:	200004b0 	.word	0x200004b0

08006970 <_lseek_r>:
 8006970:	b538      	push	{r3, r4, r5, lr}
 8006972:	4d07      	ldr	r5, [pc, #28]	@ (8006990 <_lseek_r+0x20>)
 8006974:	4604      	mov	r4, r0
 8006976:	4608      	mov	r0, r1
 8006978:	4611      	mov	r1, r2
 800697a:	2200      	movs	r2, #0
 800697c:	602a      	str	r2, [r5, #0]
 800697e:	461a      	mov	r2, r3
 8006980:	f7fb fec2 	bl	8002708 <_lseek>
 8006984:	1c43      	adds	r3, r0, #1
 8006986:	d102      	bne.n	800698e <_lseek_r+0x1e>
 8006988:	682b      	ldr	r3, [r5, #0]
 800698a:	b103      	cbz	r3, 800698e <_lseek_r+0x1e>
 800698c:	6023      	str	r3, [r4, #0]
 800698e:	bd38      	pop	{r3, r4, r5, pc}
 8006990:	200004b0 	.word	0x200004b0

08006994 <_read_r>:
 8006994:	b538      	push	{r3, r4, r5, lr}
 8006996:	4d07      	ldr	r5, [pc, #28]	@ (80069b4 <_read_r+0x20>)
 8006998:	4604      	mov	r4, r0
 800699a:	4608      	mov	r0, r1
 800699c:	4611      	mov	r1, r2
 800699e:	2200      	movs	r2, #0
 80069a0:	602a      	str	r2, [r5, #0]
 80069a2:	461a      	mov	r2, r3
 80069a4:	f7fb fe50 	bl	8002648 <_read>
 80069a8:	1c43      	adds	r3, r0, #1
 80069aa:	d102      	bne.n	80069b2 <_read_r+0x1e>
 80069ac:	682b      	ldr	r3, [r5, #0]
 80069ae:	b103      	cbz	r3, 80069b2 <_read_r+0x1e>
 80069b0:	6023      	str	r3, [r4, #0]
 80069b2:	bd38      	pop	{r3, r4, r5, pc}
 80069b4:	200004b0 	.word	0x200004b0

080069b8 <_write_r>:
 80069b8:	b538      	push	{r3, r4, r5, lr}
 80069ba:	4d07      	ldr	r5, [pc, #28]	@ (80069d8 <_write_r+0x20>)
 80069bc:	4604      	mov	r4, r0
 80069be:	4608      	mov	r0, r1
 80069c0:	4611      	mov	r1, r2
 80069c2:	2200      	movs	r2, #0
 80069c4:	602a      	str	r2, [r5, #0]
 80069c6:	461a      	mov	r2, r3
 80069c8:	f7fb fe5b 	bl	8002682 <_write>
 80069cc:	1c43      	adds	r3, r0, #1
 80069ce:	d102      	bne.n	80069d6 <_write_r+0x1e>
 80069d0:	682b      	ldr	r3, [r5, #0]
 80069d2:	b103      	cbz	r3, 80069d6 <_write_r+0x1e>
 80069d4:	6023      	str	r3, [r4, #0]
 80069d6:	bd38      	pop	{r3, r4, r5, pc}
 80069d8:	200004b0 	.word	0x200004b0

080069dc <__errno>:
 80069dc:	4b01      	ldr	r3, [pc, #4]	@ (80069e4 <__errno+0x8>)
 80069de:	6818      	ldr	r0, [r3, #0]
 80069e0:	4770      	bx	lr
 80069e2:	bf00      	nop
 80069e4:	20000018 	.word	0x20000018

080069e8 <__libc_init_array>:
 80069e8:	b570      	push	{r4, r5, r6, lr}
 80069ea:	4d0d      	ldr	r5, [pc, #52]	@ (8006a20 <__libc_init_array+0x38>)
 80069ec:	4c0d      	ldr	r4, [pc, #52]	@ (8006a24 <__libc_init_array+0x3c>)
 80069ee:	1b64      	subs	r4, r4, r5
 80069f0:	10a4      	asrs	r4, r4, #2
 80069f2:	2600      	movs	r6, #0
 80069f4:	42a6      	cmp	r6, r4
 80069f6:	d109      	bne.n	8006a0c <__libc_init_array+0x24>
 80069f8:	4d0b      	ldr	r5, [pc, #44]	@ (8006a28 <__libc_init_array+0x40>)
 80069fa:	4c0c      	ldr	r4, [pc, #48]	@ (8006a2c <__libc_init_array+0x44>)
 80069fc:	f002 ffc2 	bl	8009984 <_init>
 8006a00:	1b64      	subs	r4, r4, r5
 8006a02:	10a4      	asrs	r4, r4, #2
 8006a04:	2600      	movs	r6, #0
 8006a06:	42a6      	cmp	r6, r4
 8006a08:	d105      	bne.n	8006a16 <__libc_init_array+0x2e>
 8006a0a:	bd70      	pop	{r4, r5, r6, pc}
 8006a0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a10:	4798      	blx	r3
 8006a12:	3601      	adds	r6, #1
 8006a14:	e7ee      	b.n	80069f4 <__libc_init_array+0xc>
 8006a16:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a1a:	4798      	blx	r3
 8006a1c:	3601      	adds	r6, #1
 8006a1e:	e7f2      	b.n	8006a06 <__libc_init_array+0x1e>
 8006a20:	08009f88 	.word	0x08009f88
 8006a24:	08009f88 	.word	0x08009f88
 8006a28:	08009f88 	.word	0x08009f88
 8006a2c:	08009f8c 	.word	0x08009f8c

08006a30 <__retarget_lock_init_recursive>:
 8006a30:	4770      	bx	lr

08006a32 <__retarget_lock_acquire_recursive>:
 8006a32:	4770      	bx	lr

08006a34 <__retarget_lock_release_recursive>:
 8006a34:	4770      	bx	lr

08006a36 <quorem>:
 8006a36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a3a:	6903      	ldr	r3, [r0, #16]
 8006a3c:	690c      	ldr	r4, [r1, #16]
 8006a3e:	42a3      	cmp	r3, r4
 8006a40:	4607      	mov	r7, r0
 8006a42:	db7e      	blt.n	8006b42 <quorem+0x10c>
 8006a44:	3c01      	subs	r4, #1
 8006a46:	f101 0814 	add.w	r8, r1, #20
 8006a4a:	00a3      	lsls	r3, r4, #2
 8006a4c:	f100 0514 	add.w	r5, r0, #20
 8006a50:	9300      	str	r3, [sp, #0]
 8006a52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a56:	9301      	str	r3, [sp, #4]
 8006a58:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a60:	3301      	adds	r3, #1
 8006a62:	429a      	cmp	r2, r3
 8006a64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a68:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a6c:	d32e      	bcc.n	8006acc <quorem+0x96>
 8006a6e:	f04f 0a00 	mov.w	sl, #0
 8006a72:	46c4      	mov	ip, r8
 8006a74:	46ae      	mov	lr, r5
 8006a76:	46d3      	mov	fp, sl
 8006a78:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006a7c:	b298      	uxth	r0, r3
 8006a7e:	fb06 a000 	mla	r0, r6, r0, sl
 8006a82:	0c02      	lsrs	r2, r0, #16
 8006a84:	0c1b      	lsrs	r3, r3, #16
 8006a86:	fb06 2303 	mla	r3, r6, r3, r2
 8006a8a:	f8de 2000 	ldr.w	r2, [lr]
 8006a8e:	b280      	uxth	r0, r0
 8006a90:	b292      	uxth	r2, r2
 8006a92:	1a12      	subs	r2, r2, r0
 8006a94:	445a      	add	r2, fp
 8006a96:	f8de 0000 	ldr.w	r0, [lr]
 8006a9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006aa4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006aa8:	b292      	uxth	r2, r2
 8006aaa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006aae:	45e1      	cmp	r9, ip
 8006ab0:	f84e 2b04 	str.w	r2, [lr], #4
 8006ab4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006ab8:	d2de      	bcs.n	8006a78 <quorem+0x42>
 8006aba:	9b00      	ldr	r3, [sp, #0]
 8006abc:	58eb      	ldr	r3, [r5, r3]
 8006abe:	b92b      	cbnz	r3, 8006acc <quorem+0x96>
 8006ac0:	9b01      	ldr	r3, [sp, #4]
 8006ac2:	3b04      	subs	r3, #4
 8006ac4:	429d      	cmp	r5, r3
 8006ac6:	461a      	mov	r2, r3
 8006ac8:	d32f      	bcc.n	8006b2a <quorem+0xf4>
 8006aca:	613c      	str	r4, [r7, #16]
 8006acc:	4638      	mov	r0, r7
 8006ace:	f001 f979 	bl	8007dc4 <__mcmp>
 8006ad2:	2800      	cmp	r0, #0
 8006ad4:	db25      	blt.n	8006b22 <quorem+0xec>
 8006ad6:	4629      	mov	r1, r5
 8006ad8:	2000      	movs	r0, #0
 8006ada:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ade:	f8d1 c000 	ldr.w	ip, [r1]
 8006ae2:	fa1f fe82 	uxth.w	lr, r2
 8006ae6:	fa1f f38c 	uxth.w	r3, ip
 8006aea:	eba3 030e 	sub.w	r3, r3, lr
 8006aee:	4403      	add	r3, r0
 8006af0:	0c12      	lsrs	r2, r2, #16
 8006af2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006af6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b00:	45c1      	cmp	r9, r8
 8006b02:	f841 3b04 	str.w	r3, [r1], #4
 8006b06:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006b0a:	d2e6      	bcs.n	8006ada <quorem+0xa4>
 8006b0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b10:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b14:	b922      	cbnz	r2, 8006b20 <quorem+0xea>
 8006b16:	3b04      	subs	r3, #4
 8006b18:	429d      	cmp	r5, r3
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	d30b      	bcc.n	8006b36 <quorem+0x100>
 8006b1e:	613c      	str	r4, [r7, #16]
 8006b20:	3601      	adds	r6, #1
 8006b22:	4630      	mov	r0, r6
 8006b24:	b003      	add	sp, #12
 8006b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b2a:	6812      	ldr	r2, [r2, #0]
 8006b2c:	3b04      	subs	r3, #4
 8006b2e:	2a00      	cmp	r2, #0
 8006b30:	d1cb      	bne.n	8006aca <quorem+0x94>
 8006b32:	3c01      	subs	r4, #1
 8006b34:	e7c6      	b.n	8006ac4 <quorem+0x8e>
 8006b36:	6812      	ldr	r2, [r2, #0]
 8006b38:	3b04      	subs	r3, #4
 8006b3a:	2a00      	cmp	r2, #0
 8006b3c:	d1ef      	bne.n	8006b1e <quorem+0xe8>
 8006b3e:	3c01      	subs	r4, #1
 8006b40:	e7ea      	b.n	8006b18 <quorem+0xe2>
 8006b42:	2000      	movs	r0, #0
 8006b44:	e7ee      	b.n	8006b24 <quorem+0xee>
	...

08006b48 <_dtoa_r>:
 8006b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b4c:	69c7      	ldr	r7, [r0, #28]
 8006b4e:	b099      	sub	sp, #100	@ 0x64
 8006b50:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006b54:	ec55 4b10 	vmov	r4, r5, d0
 8006b58:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006b5a:	9109      	str	r1, [sp, #36]	@ 0x24
 8006b5c:	4683      	mov	fp, r0
 8006b5e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006b60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006b62:	b97f      	cbnz	r7, 8006b84 <_dtoa_r+0x3c>
 8006b64:	2010      	movs	r0, #16
 8006b66:	f000 fdfd 	bl	8007764 <malloc>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006b70:	b920      	cbnz	r0, 8006b7c <_dtoa_r+0x34>
 8006b72:	4ba7      	ldr	r3, [pc, #668]	@ (8006e10 <_dtoa_r+0x2c8>)
 8006b74:	21ef      	movs	r1, #239	@ 0xef
 8006b76:	48a7      	ldr	r0, [pc, #668]	@ (8006e14 <_dtoa_r+0x2cc>)
 8006b78:	f001 fc68 	bl	800844c <__assert_func>
 8006b7c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006b80:	6007      	str	r7, [r0, #0]
 8006b82:	60c7      	str	r7, [r0, #12]
 8006b84:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006b88:	6819      	ldr	r1, [r3, #0]
 8006b8a:	b159      	cbz	r1, 8006ba4 <_dtoa_r+0x5c>
 8006b8c:	685a      	ldr	r2, [r3, #4]
 8006b8e:	604a      	str	r2, [r1, #4]
 8006b90:	2301      	movs	r3, #1
 8006b92:	4093      	lsls	r3, r2
 8006b94:	608b      	str	r3, [r1, #8]
 8006b96:	4658      	mov	r0, fp
 8006b98:	f000 feda 	bl	8007950 <_Bfree>
 8006b9c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	601a      	str	r2, [r3, #0]
 8006ba4:	1e2b      	subs	r3, r5, #0
 8006ba6:	bfb9      	ittee	lt
 8006ba8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006bac:	9303      	strlt	r3, [sp, #12]
 8006bae:	2300      	movge	r3, #0
 8006bb0:	6033      	strge	r3, [r6, #0]
 8006bb2:	9f03      	ldr	r7, [sp, #12]
 8006bb4:	4b98      	ldr	r3, [pc, #608]	@ (8006e18 <_dtoa_r+0x2d0>)
 8006bb6:	bfbc      	itt	lt
 8006bb8:	2201      	movlt	r2, #1
 8006bba:	6032      	strlt	r2, [r6, #0]
 8006bbc:	43bb      	bics	r3, r7
 8006bbe:	d112      	bne.n	8006be6 <_dtoa_r+0x9e>
 8006bc0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006bc2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006bc6:	6013      	str	r3, [r2, #0]
 8006bc8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006bcc:	4323      	orrs	r3, r4
 8006bce:	f000 854d 	beq.w	800766c <_dtoa_r+0xb24>
 8006bd2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006bd4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006e2c <_dtoa_r+0x2e4>
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	f000 854f 	beq.w	800767c <_dtoa_r+0xb34>
 8006bde:	f10a 0303 	add.w	r3, sl, #3
 8006be2:	f000 bd49 	b.w	8007678 <_dtoa_r+0xb30>
 8006be6:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006bea:	2200      	movs	r2, #0
 8006bec:	ec51 0b17 	vmov	r0, r1, d7
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006bf6:	f7f9 ff6f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006bfa:	4680      	mov	r8, r0
 8006bfc:	b158      	cbz	r0, 8006c16 <_dtoa_r+0xce>
 8006bfe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006c00:	2301      	movs	r3, #1
 8006c02:	6013      	str	r3, [r2, #0]
 8006c04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c06:	b113      	cbz	r3, 8006c0e <_dtoa_r+0xc6>
 8006c08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006c0a:	4b84      	ldr	r3, [pc, #528]	@ (8006e1c <_dtoa_r+0x2d4>)
 8006c0c:	6013      	str	r3, [r2, #0]
 8006c0e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006e30 <_dtoa_r+0x2e8>
 8006c12:	f000 bd33 	b.w	800767c <_dtoa_r+0xb34>
 8006c16:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006c1a:	aa16      	add	r2, sp, #88	@ 0x58
 8006c1c:	a917      	add	r1, sp, #92	@ 0x5c
 8006c1e:	4658      	mov	r0, fp
 8006c20:	f001 f980 	bl	8007f24 <__d2b>
 8006c24:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006c28:	4681      	mov	r9, r0
 8006c2a:	2e00      	cmp	r6, #0
 8006c2c:	d077      	beq.n	8006d1e <_dtoa_r+0x1d6>
 8006c2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c30:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006c34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c3c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006c40:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006c44:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006c48:	4619      	mov	r1, r3
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	4b74      	ldr	r3, [pc, #464]	@ (8006e20 <_dtoa_r+0x2d8>)
 8006c4e:	f7f9 fb23 	bl	8000298 <__aeabi_dsub>
 8006c52:	a369      	add	r3, pc, #420	@ (adr r3, 8006df8 <_dtoa_r+0x2b0>)
 8006c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c58:	f7f9 fcd6 	bl	8000608 <__aeabi_dmul>
 8006c5c:	a368      	add	r3, pc, #416	@ (adr r3, 8006e00 <_dtoa_r+0x2b8>)
 8006c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c62:	f7f9 fb1b 	bl	800029c <__adddf3>
 8006c66:	4604      	mov	r4, r0
 8006c68:	4630      	mov	r0, r6
 8006c6a:	460d      	mov	r5, r1
 8006c6c:	f7f9 fc62 	bl	8000534 <__aeabi_i2d>
 8006c70:	a365      	add	r3, pc, #404	@ (adr r3, 8006e08 <_dtoa_r+0x2c0>)
 8006c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c76:	f7f9 fcc7 	bl	8000608 <__aeabi_dmul>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	4620      	mov	r0, r4
 8006c80:	4629      	mov	r1, r5
 8006c82:	f7f9 fb0b 	bl	800029c <__adddf3>
 8006c86:	4604      	mov	r4, r0
 8006c88:	460d      	mov	r5, r1
 8006c8a:	f7f9 ff6d 	bl	8000b68 <__aeabi_d2iz>
 8006c8e:	2200      	movs	r2, #0
 8006c90:	4607      	mov	r7, r0
 8006c92:	2300      	movs	r3, #0
 8006c94:	4620      	mov	r0, r4
 8006c96:	4629      	mov	r1, r5
 8006c98:	f7f9 ff28 	bl	8000aec <__aeabi_dcmplt>
 8006c9c:	b140      	cbz	r0, 8006cb0 <_dtoa_r+0x168>
 8006c9e:	4638      	mov	r0, r7
 8006ca0:	f7f9 fc48 	bl	8000534 <__aeabi_i2d>
 8006ca4:	4622      	mov	r2, r4
 8006ca6:	462b      	mov	r3, r5
 8006ca8:	f7f9 ff16 	bl	8000ad8 <__aeabi_dcmpeq>
 8006cac:	b900      	cbnz	r0, 8006cb0 <_dtoa_r+0x168>
 8006cae:	3f01      	subs	r7, #1
 8006cb0:	2f16      	cmp	r7, #22
 8006cb2:	d851      	bhi.n	8006d58 <_dtoa_r+0x210>
 8006cb4:	4b5b      	ldr	r3, [pc, #364]	@ (8006e24 <_dtoa_r+0x2dc>)
 8006cb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006cc2:	f7f9 ff13 	bl	8000aec <__aeabi_dcmplt>
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	d048      	beq.n	8006d5c <_dtoa_r+0x214>
 8006cca:	3f01      	subs	r7, #1
 8006ccc:	2300      	movs	r3, #0
 8006cce:	9312      	str	r3, [sp, #72]	@ 0x48
 8006cd0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006cd2:	1b9b      	subs	r3, r3, r6
 8006cd4:	1e5a      	subs	r2, r3, #1
 8006cd6:	bf44      	itt	mi
 8006cd8:	f1c3 0801 	rsbmi	r8, r3, #1
 8006cdc:	2300      	movmi	r3, #0
 8006cde:	9208      	str	r2, [sp, #32]
 8006ce0:	bf54      	ite	pl
 8006ce2:	f04f 0800 	movpl.w	r8, #0
 8006ce6:	9308      	strmi	r3, [sp, #32]
 8006ce8:	2f00      	cmp	r7, #0
 8006cea:	db39      	blt.n	8006d60 <_dtoa_r+0x218>
 8006cec:	9b08      	ldr	r3, [sp, #32]
 8006cee:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006cf0:	443b      	add	r3, r7
 8006cf2:	9308      	str	r3, [sp, #32]
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cfa:	2b09      	cmp	r3, #9
 8006cfc:	d864      	bhi.n	8006dc8 <_dtoa_r+0x280>
 8006cfe:	2b05      	cmp	r3, #5
 8006d00:	bfc4      	itt	gt
 8006d02:	3b04      	subgt	r3, #4
 8006d04:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006d06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d08:	f1a3 0302 	sub.w	r3, r3, #2
 8006d0c:	bfcc      	ite	gt
 8006d0e:	2400      	movgt	r4, #0
 8006d10:	2401      	movle	r4, #1
 8006d12:	2b03      	cmp	r3, #3
 8006d14:	d863      	bhi.n	8006dde <_dtoa_r+0x296>
 8006d16:	e8df f003 	tbb	[pc, r3]
 8006d1a:	372a      	.short	0x372a
 8006d1c:	5535      	.short	0x5535
 8006d1e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006d22:	441e      	add	r6, r3
 8006d24:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006d28:	2b20      	cmp	r3, #32
 8006d2a:	bfc1      	itttt	gt
 8006d2c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006d30:	409f      	lslgt	r7, r3
 8006d32:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006d36:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006d3a:	bfd6      	itet	le
 8006d3c:	f1c3 0320 	rsble	r3, r3, #32
 8006d40:	ea47 0003 	orrgt.w	r0, r7, r3
 8006d44:	fa04 f003 	lslle.w	r0, r4, r3
 8006d48:	f7f9 fbe4 	bl	8000514 <__aeabi_ui2d>
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006d52:	3e01      	subs	r6, #1
 8006d54:	9214      	str	r2, [sp, #80]	@ 0x50
 8006d56:	e777      	b.n	8006c48 <_dtoa_r+0x100>
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e7b8      	b.n	8006cce <_dtoa_r+0x186>
 8006d5c:	9012      	str	r0, [sp, #72]	@ 0x48
 8006d5e:	e7b7      	b.n	8006cd0 <_dtoa_r+0x188>
 8006d60:	427b      	negs	r3, r7
 8006d62:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d64:	2300      	movs	r3, #0
 8006d66:	eba8 0807 	sub.w	r8, r8, r7
 8006d6a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d6c:	e7c4      	b.n	8006cf8 <_dtoa_r+0x1b0>
 8006d6e:	2300      	movs	r3, #0
 8006d70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	dc35      	bgt.n	8006de4 <_dtoa_r+0x29c>
 8006d78:	2301      	movs	r3, #1
 8006d7a:	9300      	str	r3, [sp, #0]
 8006d7c:	9307      	str	r3, [sp, #28]
 8006d7e:	461a      	mov	r2, r3
 8006d80:	920e      	str	r2, [sp, #56]	@ 0x38
 8006d82:	e00b      	b.n	8006d9c <_dtoa_r+0x254>
 8006d84:	2301      	movs	r3, #1
 8006d86:	e7f3      	b.n	8006d70 <_dtoa_r+0x228>
 8006d88:	2300      	movs	r3, #0
 8006d8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006d8e:	18fb      	adds	r3, r7, r3
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	3301      	adds	r3, #1
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	9307      	str	r3, [sp, #28]
 8006d98:	bfb8      	it	lt
 8006d9a:	2301      	movlt	r3, #1
 8006d9c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006da0:	2100      	movs	r1, #0
 8006da2:	2204      	movs	r2, #4
 8006da4:	f102 0514 	add.w	r5, r2, #20
 8006da8:	429d      	cmp	r5, r3
 8006daa:	d91f      	bls.n	8006dec <_dtoa_r+0x2a4>
 8006dac:	6041      	str	r1, [r0, #4]
 8006dae:	4658      	mov	r0, fp
 8006db0:	f000 fd8e 	bl	80078d0 <_Balloc>
 8006db4:	4682      	mov	sl, r0
 8006db6:	2800      	cmp	r0, #0
 8006db8:	d13c      	bne.n	8006e34 <_dtoa_r+0x2ec>
 8006dba:	4b1b      	ldr	r3, [pc, #108]	@ (8006e28 <_dtoa_r+0x2e0>)
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	f240 11af 	movw	r1, #431	@ 0x1af
 8006dc2:	e6d8      	b.n	8006b76 <_dtoa_r+0x2e>
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e7e0      	b.n	8006d8a <_dtoa_r+0x242>
 8006dc8:	2401      	movs	r4, #1
 8006dca:	2300      	movs	r3, #0
 8006dcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006dce:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006dd0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006dd4:	9300      	str	r3, [sp, #0]
 8006dd6:	9307      	str	r3, [sp, #28]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	2312      	movs	r3, #18
 8006ddc:	e7d0      	b.n	8006d80 <_dtoa_r+0x238>
 8006dde:	2301      	movs	r3, #1
 8006de0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006de2:	e7f5      	b.n	8006dd0 <_dtoa_r+0x288>
 8006de4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006de6:	9300      	str	r3, [sp, #0]
 8006de8:	9307      	str	r3, [sp, #28]
 8006dea:	e7d7      	b.n	8006d9c <_dtoa_r+0x254>
 8006dec:	3101      	adds	r1, #1
 8006dee:	0052      	lsls	r2, r2, #1
 8006df0:	e7d8      	b.n	8006da4 <_dtoa_r+0x25c>
 8006df2:	bf00      	nop
 8006df4:	f3af 8000 	nop.w
 8006df8:	636f4361 	.word	0x636f4361
 8006dfc:	3fd287a7 	.word	0x3fd287a7
 8006e00:	8b60c8b3 	.word	0x8b60c8b3
 8006e04:	3fc68a28 	.word	0x3fc68a28
 8006e08:	509f79fb 	.word	0x509f79fb
 8006e0c:	3fd34413 	.word	0x3fd34413
 8006e10:	08009c21 	.word	0x08009c21
 8006e14:	08009c38 	.word	0x08009c38
 8006e18:	7ff00000 	.word	0x7ff00000
 8006e1c:	08009bf1 	.word	0x08009bf1
 8006e20:	3ff80000 	.word	0x3ff80000
 8006e24:	08009d30 	.word	0x08009d30
 8006e28:	08009c90 	.word	0x08009c90
 8006e2c:	08009c1d 	.word	0x08009c1d
 8006e30:	08009bf0 	.word	0x08009bf0
 8006e34:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006e38:	6018      	str	r0, [r3, #0]
 8006e3a:	9b07      	ldr	r3, [sp, #28]
 8006e3c:	2b0e      	cmp	r3, #14
 8006e3e:	f200 80a4 	bhi.w	8006f8a <_dtoa_r+0x442>
 8006e42:	2c00      	cmp	r4, #0
 8006e44:	f000 80a1 	beq.w	8006f8a <_dtoa_r+0x442>
 8006e48:	2f00      	cmp	r7, #0
 8006e4a:	dd33      	ble.n	8006eb4 <_dtoa_r+0x36c>
 8006e4c:	4bad      	ldr	r3, [pc, #692]	@ (8007104 <_dtoa_r+0x5bc>)
 8006e4e:	f007 020f 	and.w	r2, r7, #15
 8006e52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e56:	ed93 7b00 	vldr	d7, [r3]
 8006e5a:	05f8      	lsls	r0, r7, #23
 8006e5c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006e60:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006e64:	d516      	bpl.n	8006e94 <_dtoa_r+0x34c>
 8006e66:	4ba8      	ldr	r3, [pc, #672]	@ (8007108 <_dtoa_r+0x5c0>)
 8006e68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e70:	f7f9 fcf4 	bl	800085c <__aeabi_ddiv>
 8006e74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e78:	f004 040f 	and.w	r4, r4, #15
 8006e7c:	2603      	movs	r6, #3
 8006e7e:	4da2      	ldr	r5, [pc, #648]	@ (8007108 <_dtoa_r+0x5c0>)
 8006e80:	b954      	cbnz	r4, 8006e98 <_dtoa_r+0x350>
 8006e82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e8a:	f7f9 fce7 	bl	800085c <__aeabi_ddiv>
 8006e8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e92:	e028      	b.n	8006ee6 <_dtoa_r+0x39e>
 8006e94:	2602      	movs	r6, #2
 8006e96:	e7f2      	b.n	8006e7e <_dtoa_r+0x336>
 8006e98:	07e1      	lsls	r1, r4, #31
 8006e9a:	d508      	bpl.n	8006eae <_dtoa_r+0x366>
 8006e9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ea0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ea4:	f7f9 fbb0 	bl	8000608 <__aeabi_dmul>
 8006ea8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006eac:	3601      	adds	r6, #1
 8006eae:	1064      	asrs	r4, r4, #1
 8006eb0:	3508      	adds	r5, #8
 8006eb2:	e7e5      	b.n	8006e80 <_dtoa_r+0x338>
 8006eb4:	f000 80d2 	beq.w	800705c <_dtoa_r+0x514>
 8006eb8:	427c      	negs	r4, r7
 8006eba:	4b92      	ldr	r3, [pc, #584]	@ (8007104 <_dtoa_r+0x5bc>)
 8006ebc:	4d92      	ldr	r5, [pc, #584]	@ (8007108 <_dtoa_r+0x5c0>)
 8006ebe:	f004 020f 	and.w	r2, r4, #15
 8006ec2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ece:	f7f9 fb9b 	bl	8000608 <__aeabi_dmul>
 8006ed2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ed6:	1124      	asrs	r4, r4, #4
 8006ed8:	2300      	movs	r3, #0
 8006eda:	2602      	movs	r6, #2
 8006edc:	2c00      	cmp	r4, #0
 8006ede:	f040 80b2 	bne.w	8007046 <_dtoa_r+0x4fe>
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d1d3      	bne.n	8006e8e <_dtoa_r+0x346>
 8006ee6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006ee8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	f000 80b7 	beq.w	8007060 <_dtoa_r+0x518>
 8006ef2:	4b86      	ldr	r3, [pc, #536]	@ (800710c <_dtoa_r+0x5c4>)
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	4629      	mov	r1, r5
 8006efa:	f7f9 fdf7 	bl	8000aec <__aeabi_dcmplt>
 8006efe:	2800      	cmp	r0, #0
 8006f00:	f000 80ae 	beq.w	8007060 <_dtoa_r+0x518>
 8006f04:	9b07      	ldr	r3, [sp, #28]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	f000 80aa 	beq.w	8007060 <_dtoa_r+0x518>
 8006f0c:	9b00      	ldr	r3, [sp, #0]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	dd37      	ble.n	8006f82 <_dtoa_r+0x43a>
 8006f12:	1e7b      	subs	r3, r7, #1
 8006f14:	9304      	str	r3, [sp, #16]
 8006f16:	4620      	mov	r0, r4
 8006f18:	4b7d      	ldr	r3, [pc, #500]	@ (8007110 <_dtoa_r+0x5c8>)
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	4629      	mov	r1, r5
 8006f1e:	f7f9 fb73 	bl	8000608 <__aeabi_dmul>
 8006f22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f26:	9c00      	ldr	r4, [sp, #0]
 8006f28:	3601      	adds	r6, #1
 8006f2a:	4630      	mov	r0, r6
 8006f2c:	f7f9 fb02 	bl	8000534 <__aeabi_i2d>
 8006f30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f34:	f7f9 fb68 	bl	8000608 <__aeabi_dmul>
 8006f38:	4b76      	ldr	r3, [pc, #472]	@ (8007114 <_dtoa_r+0x5cc>)
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f7f9 f9ae 	bl	800029c <__adddf3>
 8006f40:	4605      	mov	r5, r0
 8006f42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006f46:	2c00      	cmp	r4, #0
 8006f48:	f040 808d 	bne.w	8007066 <_dtoa_r+0x51e>
 8006f4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f50:	4b71      	ldr	r3, [pc, #452]	@ (8007118 <_dtoa_r+0x5d0>)
 8006f52:	2200      	movs	r2, #0
 8006f54:	f7f9 f9a0 	bl	8000298 <__aeabi_dsub>
 8006f58:	4602      	mov	r2, r0
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006f60:	462a      	mov	r2, r5
 8006f62:	4633      	mov	r3, r6
 8006f64:	f7f9 fde0 	bl	8000b28 <__aeabi_dcmpgt>
 8006f68:	2800      	cmp	r0, #0
 8006f6a:	f040 828b 	bne.w	8007484 <_dtoa_r+0x93c>
 8006f6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f72:	462a      	mov	r2, r5
 8006f74:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006f78:	f7f9 fdb8 	bl	8000aec <__aeabi_dcmplt>
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	f040 8128 	bne.w	80071d2 <_dtoa_r+0x68a>
 8006f82:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006f86:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006f8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	f2c0 815a 	blt.w	8007246 <_dtoa_r+0x6fe>
 8006f92:	2f0e      	cmp	r7, #14
 8006f94:	f300 8157 	bgt.w	8007246 <_dtoa_r+0x6fe>
 8006f98:	4b5a      	ldr	r3, [pc, #360]	@ (8007104 <_dtoa_r+0x5bc>)
 8006f9a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006f9e:	ed93 7b00 	vldr	d7, [r3]
 8006fa2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	ed8d 7b00 	vstr	d7, [sp]
 8006faa:	da03      	bge.n	8006fb4 <_dtoa_r+0x46c>
 8006fac:	9b07      	ldr	r3, [sp, #28]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f340 8101 	ble.w	80071b6 <_dtoa_r+0x66e>
 8006fb4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006fb8:	4656      	mov	r6, sl
 8006fba:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fbe:	4620      	mov	r0, r4
 8006fc0:	4629      	mov	r1, r5
 8006fc2:	f7f9 fc4b 	bl	800085c <__aeabi_ddiv>
 8006fc6:	f7f9 fdcf 	bl	8000b68 <__aeabi_d2iz>
 8006fca:	4680      	mov	r8, r0
 8006fcc:	f7f9 fab2 	bl	8000534 <__aeabi_i2d>
 8006fd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fd4:	f7f9 fb18 	bl	8000608 <__aeabi_dmul>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	460b      	mov	r3, r1
 8006fdc:	4620      	mov	r0, r4
 8006fde:	4629      	mov	r1, r5
 8006fe0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006fe4:	f7f9 f958 	bl	8000298 <__aeabi_dsub>
 8006fe8:	f806 4b01 	strb.w	r4, [r6], #1
 8006fec:	9d07      	ldr	r5, [sp, #28]
 8006fee:	eba6 040a 	sub.w	r4, r6, sl
 8006ff2:	42a5      	cmp	r5, r4
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	460b      	mov	r3, r1
 8006ff8:	f040 8117 	bne.w	800722a <_dtoa_r+0x6e2>
 8006ffc:	f7f9 f94e 	bl	800029c <__adddf3>
 8007000:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007004:	4604      	mov	r4, r0
 8007006:	460d      	mov	r5, r1
 8007008:	f7f9 fd8e 	bl	8000b28 <__aeabi_dcmpgt>
 800700c:	2800      	cmp	r0, #0
 800700e:	f040 80f9 	bne.w	8007204 <_dtoa_r+0x6bc>
 8007012:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007016:	4620      	mov	r0, r4
 8007018:	4629      	mov	r1, r5
 800701a:	f7f9 fd5d 	bl	8000ad8 <__aeabi_dcmpeq>
 800701e:	b118      	cbz	r0, 8007028 <_dtoa_r+0x4e0>
 8007020:	f018 0f01 	tst.w	r8, #1
 8007024:	f040 80ee 	bne.w	8007204 <_dtoa_r+0x6bc>
 8007028:	4649      	mov	r1, r9
 800702a:	4658      	mov	r0, fp
 800702c:	f000 fc90 	bl	8007950 <_Bfree>
 8007030:	2300      	movs	r3, #0
 8007032:	7033      	strb	r3, [r6, #0]
 8007034:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007036:	3701      	adds	r7, #1
 8007038:	601f      	str	r7, [r3, #0]
 800703a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800703c:	2b00      	cmp	r3, #0
 800703e:	f000 831d 	beq.w	800767c <_dtoa_r+0xb34>
 8007042:	601e      	str	r6, [r3, #0]
 8007044:	e31a      	b.n	800767c <_dtoa_r+0xb34>
 8007046:	07e2      	lsls	r2, r4, #31
 8007048:	d505      	bpl.n	8007056 <_dtoa_r+0x50e>
 800704a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800704e:	f7f9 fadb 	bl	8000608 <__aeabi_dmul>
 8007052:	3601      	adds	r6, #1
 8007054:	2301      	movs	r3, #1
 8007056:	1064      	asrs	r4, r4, #1
 8007058:	3508      	adds	r5, #8
 800705a:	e73f      	b.n	8006edc <_dtoa_r+0x394>
 800705c:	2602      	movs	r6, #2
 800705e:	e742      	b.n	8006ee6 <_dtoa_r+0x39e>
 8007060:	9c07      	ldr	r4, [sp, #28]
 8007062:	9704      	str	r7, [sp, #16]
 8007064:	e761      	b.n	8006f2a <_dtoa_r+0x3e2>
 8007066:	4b27      	ldr	r3, [pc, #156]	@ (8007104 <_dtoa_r+0x5bc>)
 8007068:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800706a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800706e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007072:	4454      	add	r4, sl
 8007074:	2900      	cmp	r1, #0
 8007076:	d053      	beq.n	8007120 <_dtoa_r+0x5d8>
 8007078:	4928      	ldr	r1, [pc, #160]	@ (800711c <_dtoa_r+0x5d4>)
 800707a:	2000      	movs	r0, #0
 800707c:	f7f9 fbee 	bl	800085c <__aeabi_ddiv>
 8007080:	4633      	mov	r3, r6
 8007082:	462a      	mov	r2, r5
 8007084:	f7f9 f908 	bl	8000298 <__aeabi_dsub>
 8007088:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800708c:	4656      	mov	r6, sl
 800708e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007092:	f7f9 fd69 	bl	8000b68 <__aeabi_d2iz>
 8007096:	4605      	mov	r5, r0
 8007098:	f7f9 fa4c 	bl	8000534 <__aeabi_i2d>
 800709c:	4602      	mov	r2, r0
 800709e:	460b      	mov	r3, r1
 80070a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070a4:	f7f9 f8f8 	bl	8000298 <__aeabi_dsub>
 80070a8:	3530      	adds	r5, #48	@ 0x30
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80070b2:	f806 5b01 	strb.w	r5, [r6], #1
 80070b6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80070ba:	f7f9 fd17 	bl	8000aec <__aeabi_dcmplt>
 80070be:	2800      	cmp	r0, #0
 80070c0:	d171      	bne.n	80071a6 <_dtoa_r+0x65e>
 80070c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070c6:	4911      	ldr	r1, [pc, #68]	@ (800710c <_dtoa_r+0x5c4>)
 80070c8:	2000      	movs	r0, #0
 80070ca:	f7f9 f8e5 	bl	8000298 <__aeabi_dsub>
 80070ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80070d2:	f7f9 fd0b 	bl	8000aec <__aeabi_dcmplt>
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f040 8095 	bne.w	8007206 <_dtoa_r+0x6be>
 80070dc:	42a6      	cmp	r6, r4
 80070de:	f43f af50 	beq.w	8006f82 <_dtoa_r+0x43a>
 80070e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80070e6:	4b0a      	ldr	r3, [pc, #40]	@ (8007110 <_dtoa_r+0x5c8>)
 80070e8:	2200      	movs	r2, #0
 80070ea:	f7f9 fa8d 	bl	8000608 <__aeabi_dmul>
 80070ee:	4b08      	ldr	r3, [pc, #32]	@ (8007110 <_dtoa_r+0x5c8>)
 80070f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80070f4:	2200      	movs	r2, #0
 80070f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070fa:	f7f9 fa85 	bl	8000608 <__aeabi_dmul>
 80070fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007102:	e7c4      	b.n	800708e <_dtoa_r+0x546>
 8007104:	08009d30 	.word	0x08009d30
 8007108:	08009d08 	.word	0x08009d08
 800710c:	3ff00000 	.word	0x3ff00000
 8007110:	40240000 	.word	0x40240000
 8007114:	401c0000 	.word	0x401c0000
 8007118:	40140000 	.word	0x40140000
 800711c:	3fe00000 	.word	0x3fe00000
 8007120:	4631      	mov	r1, r6
 8007122:	4628      	mov	r0, r5
 8007124:	f7f9 fa70 	bl	8000608 <__aeabi_dmul>
 8007128:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800712c:	9415      	str	r4, [sp, #84]	@ 0x54
 800712e:	4656      	mov	r6, sl
 8007130:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007134:	f7f9 fd18 	bl	8000b68 <__aeabi_d2iz>
 8007138:	4605      	mov	r5, r0
 800713a:	f7f9 f9fb 	bl	8000534 <__aeabi_i2d>
 800713e:	4602      	mov	r2, r0
 8007140:	460b      	mov	r3, r1
 8007142:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007146:	f7f9 f8a7 	bl	8000298 <__aeabi_dsub>
 800714a:	3530      	adds	r5, #48	@ 0x30
 800714c:	f806 5b01 	strb.w	r5, [r6], #1
 8007150:	4602      	mov	r2, r0
 8007152:	460b      	mov	r3, r1
 8007154:	42a6      	cmp	r6, r4
 8007156:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800715a:	f04f 0200 	mov.w	r2, #0
 800715e:	d124      	bne.n	80071aa <_dtoa_r+0x662>
 8007160:	4bac      	ldr	r3, [pc, #688]	@ (8007414 <_dtoa_r+0x8cc>)
 8007162:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007166:	f7f9 f899 	bl	800029c <__adddf3>
 800716a:	4602      	mov	r2, r0
 800716c:	460b      	mov	r3, r1
 800716e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007172:	f7f9 fcd9 	bl	8000b28 <__aeabi_dcmpgt>
 8007176:	2800      	cmp	r0, #0
 8007178:	d145      	bne.n	8007206 <_dtoa_r+0x6be>
 800717a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800717e:	49a5      	ldr	r1, [pc, #660]	@ (8007414 <_dtoa_r+0x8cc>)
 8007180:	2000      	movs	r0, #0
 8007182:	f7f9 f889 	bl	8000298 <__aeabi_dsub>
 8007186:	4602      	mov	r2, r0
 8007188:	460b      	mov	r3, r1
 800718a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800718e:	f7f9 fcad 	bl	8000aec <__aeabi_dcmplt>
 8007192:	2800      	cmp	r0, #0
 8007194:	f43f aef5 	beq.w	8006f82 <_dtoa_r+0x43a>
 8007198:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800719a:	1e73      	subs	r3, r6, #1
 800719c:	9315      	str	r3, [sp, #84]	@ 0x54
 800719e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80071a2:	2b30      	cmp	r3, #48	@ 0x30
 80071a4:	d0f8      	beq.n	8007198 <_dtoa_r+0x650>
 80071a6:	9f04      	ldr	r7, [sp, #16]
 80071a8:	e73e      	b.n	8007028 <_dtoa_r+0x4e0>
 80071aa:	4b9b      	ldr	r3, [pc, #620]	@ (8007418 <_dtoa_r+0x8d0>)
 80071ac:	f7f9 fa2c 	bl	8000608 <__aeabi_dmul>
 80071b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071b4:	e7bc      	b.n	8007130 <_dtoa_r+0x5e8>
 80071b6:	d10c      	bne.n	80071d2 <_dtoa_r+0x68a>
 80071b8:	4b98      	ldr	r3, [pc, #608]	@ (800741c <_dtoa_r+0x8d4>)
 80071ba:	2200      	movs	r2, #0
 80071bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80071c0:	f7f9 fa22 	bl	8000608 <__aeabi_dmul>
 80071c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80071c8:	f7f9 fca4 	bl	8000b14 <__aeabi_dcmpge>
 80071cc:	2800      	cmp	r0, #0
 80071ce:	f000 8157 	beq.w	8007480 <_dtoa_r+0x938>
 80071d2:	2400      	movs	r4, #0
 80071d4:	4625      	mov	r5, r4
 80071d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80071d8:	43db      	mvns	r3, r3
 80071da:	9304      	str	r3, [sp, #16]
 80071dc:	4656      	mov	r6, sl
 80071de:	2700      	movs	r7, #0
 80071e0:	4621      	mov	r1, r4
 80071e2:	4658      	mov	r0, fp
 80071e4:	f000 fbb4 	bl	8007950 <_Bfree>
 80071e8:	2d00      	cmp	r5, #0
 80071ea:	d0dc      	beq.n	80071a6 <_dtoa_r+0x65e>
 80071ec:	b12f      	cbz	r7, 80071fa <_dtoa_r+0x6b2>
 80071ee:	42af      	cmp	r7, r5
 80071f0:	d003      	beq.n	80071fa <_dtoa_r+0x6b2>
 80071f2:	4639      	mov	r1, r7
 80071f4:	4658      	mov	r0, fp
 80071f6:	f000 fbab 	bl	8007950 <_Bfree>
 80071fa:	4629      	mov	r1, r5
 80071fc:	4658      	mov	r0, fp
 80071fe:	f000 fba7 	bl	8007950 <_Bfree>
 8007202:	e7d0      	b.n	80071a6 <_dtoa_r+0x65e>
 8007204:	9704      	str	r7, [sp, #16]
 8007206:	4633      	mov	r3, r6
 8007208:	461e      	mov	r6, r3
 800720a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800720e:	2a39      	cmp	r2, #57	@ 0x39
 8007210:	d107      	bne.n	8007222 <_dtoa_r+0x6da>
 8007212:	459a      	cmp	sl, r3
 8007214:	d1f8      	bne.n	8007208 <_dtoa_r+0x6c0>
 8007216:	9a04      	ldr	r2, [sp, #16]
 8007218:	3201      	adds	r2, #1
 800721a:	9204      	str	r2, [sp, #16]
 800721c:	2230      	movs	r2, #48	@ 0x30
 800721e:	f88a 2000 	strb.w	r2, [sl]
 8007222:	781a      	ldrb	r2, [r3, #0]
 8007224:	3201      	adds	r2, #1
 8007226:	701a      	strb	r2, [r3, #0]
 8007228:	e7bd      	b.n	80071a6 <_dtoa_r+0x65e>
 800722a:	4b7b      	ldr	r3, [pc, #492]	@ (8007418 <_dtoa_r+0x8d0>)
 800722c:	2200      	movs	r2, #0
 800722e:	f7f9 f9eb 	bl	8000608 <__aeabi_dmul>
 8007232:	2200      	movs	r2, #0
 8007234:	2300      	movs	r3, #0
 8007236:	4604      	mov	r4, r0
 8007238:	460d      	mov	r5, r1
 800723a:	f7f9 fc4d 	bl	8000ad8 <__aeabi_dcmpeq>
 800723e:	2800      	cmp	r0, #0
 8007240:	f43f aebb 	beq.w	8006fba <_dtoa_r+0x472>
 8007244:	e6f0      	b.n	8007028 <_dtoa_r+0x4e0>
 8007246:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007248:	2a00      	cmp	r2, #0
 800724a:	f000 80db 	beq.w	8007404 <_dtoa_r+0x8bc>
 800724e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007250:	2a01      	cmp	r2, #1
 8007252:	f300 80bf 	bgt.w	80073d4 <_dtoa_r+0x88c>
 8007256:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007258:	2a00      	cmp	r2, #0
 800725a:	f000 80b7 	beq.w	80073cc <_dtoa_r+0x884>
 800725e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007262:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007264:	4646      	mov	r6, r8
 8007266:	9a08      	ldr	r2, [sp, #32]
 8007268:	2101      	movs	r1, #1
 800726a:	441a      	add	r2, r3
 800726c:	4658      	mov	r0, fp
 800726e:	4498      	add	r8, r3
 8007270:	9208      	str	r2, [sp, #32]
 8007272:	f000 fc21 	bl	8007ab8 <__i2b>
 8007276:	4605      	mov	r5, r0
 8007278:	b15e      	cbz	r6, 8007292 <_dtoa_r+0x74a>
 800727a:	9b08      	ldr	r3, [sp, #32]
 800727c:	2b00      	cmp	r3, #0
 800727e:	dd08      	ble.n	8007292 <_dtoa_r+0x74a>
 8007280:	42b3      	cmp	r3, r6
 8007282:	9a08      	ldr	r2, [sp, #32]
 8007284:	bfa8      	it	ge
 8007286:	4633      	movge	r3, r6
 8007288:	eba8 0803 	sub.w	r8, r8, r3
 800728c:	1af6      	subs	r6, r6, r3
 800728e:	1ad3      	subs	r3, r2, r3
 8007290:	9308      	str	r3, [sp, #32]
 8007292:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007294:	b1f3      	cbz	r3, 80072d4 <_dtoa_r+0x78c>
 8007296:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 80b7 	beq.w	800740c <_dtoa_r+0x8c4>
 800729e:	b18c      	cbz	r4, 80072c4 <_dtoa_r+0x77c>
 80072a0:	4629      	mov	r1, r5
 80072a2:	4622      	mov	r2, r4
 80072a4:	4658      	mov	r0, fp
 80072a6:	f000 fcc7 	bl	8007c38 <__pow5mult>
 80072aa:	464a      	mov	r2, r9
 80072ac:	4601      	mov	r1, r0
 80072ae:	4605      	mov	r5, r0
 80072b0:	4658      	mov	r0, fp
 80072b2:	f000 fc17 	bl	8007ae4 <__multiply>
 80072b6:	4649      	mov	r1, r9
 80072b8:	9004      	str	r0, [sp, #16]
 80072ba:	4658      	mov	r0, fp
 80072bc:	f000 fb48 	bl	8007950 <_Bfree>
 80072c0:	9b04      	ldr	r3, [sp, #16]
 80072c2:	4699      	mov	r9, r3
 80072c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072c6:	1b1a      	subs	r2, r3, r4
 80072c8:	d004      	beq.n	80072d4 <_dtoa_r+0x78c>
 80072ca:	4649      	mov	r1, r9
 80072cc:	4658      	mov	r0, fp
 80072ce:	f000 fcb3 	bl	8007c38 <__pow5mult>
 80072d2:	4681      	mov	r9, r0
 80072d4:	2101      	movs	r1, #1
 80072d6:	4658      	mov	r0, fp
 80072d8:	f000 fbee 	bl	8007ab8 <__i2b>
 80072dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80072de:	4604      	mov	r4, r0
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	f000 81cf 	beq.w	8007684 <_dtoa_r+0xb3c>
 80072e6:	461a      	mov	r2, r3
 80072e8:	4601      	mov	r1, r0
 80072ea:	4658      	mov	r0, fp
 80072ec:	f000 fca4 	bl	8007c38 <__pow5mult>
 80072f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	4604      	mov	r4, r0
 80072f6:	f300 8095 	bgt.w	8007424 <_dtoa_r+0x8dc>
 80072fa:	9b02      	ldr	r3, [sp, #8]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	f040 8087 	bne.w	8007410 <_dtoa_r+0x8c8>
 8007302:	9b03      	ldr	r3, [sp, #12]
 8007304:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007308:	2b00      	cmp	r3, #0
 800730a:	f040 8089 	bne.w	8007420 <_dtoa_r+0x8d8>
 800730e:	9b03      	ldr	r3, [sp, #12]
 8007310:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007314:	0d1b      	lsrs	r3, r3, #20
 8007316:	051b      	lsls	r3, r3, #20
 8007318:	b12b      	cbz	r3, 8007326 <_dtoa_r+0x7de>
 800731a:	9b08      	ldr	r3, [sp, #32]
 800731c:	3301      	adds	r3, #1
 800731e:	9308      	str	r3, [sp, #32]
 8007320:	f108 0801 	add.w	r8, r8, #1
 8007324:	2301      	movs	r3, #1
 8007326:	930a      	str	r3, [sp, #40]	@ 0x28
 8007328:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800732a:	2b00      	cmp	r3, #0
 800732c:	f000 81b0 	beq.w	8007690 <_dtoa_r+0xb48>
 8007330:	6923      	ldr	r3, [r4, #16]
 8007332:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007336:	6918      	ldr	r0, [r3, #16]
 8007338:	f000 fb72 	bl	8007a20 <__hi0bits>
 800733c:	f1c0 0020 	rsb	r0, r0, #32
 8007340:	9b08      	ldr	r3, [sp, #32]
 8007342:	4418      	add	r0, r3
 8007344:	f010 001f 	ands.w	r0, r0, #31
 8007348:	d077      	beq.n	800743a <_dtoa_r+0x8f2>
 800734a:	f1c0 0320 	rsb	r3, r0, #32
 800734e:	2b04      	cmp	r3, #4
 8007350:	dd6b      	ble.n	800742a <_dtoa_r+0x8e2>
 8007352:	9b08      	ldr	r3, [sp, #32]
 8007354:	f1c0 001c 	rsb	r0, r0, #28
 8007358:	4403      	add	r3, r0
 800735a:	4480      	add	r8, r0
 800735c:	4406      	add	r6, r0
 800735e:	9308      	str	r3, [sp, #32]
 8007360:	f1b8 0f00 	cmp.w	r8, #0
 8007364:	dd05      	ble.n	8007372 <_dtoa_r+0x82a>
 8007366:	4649      	mov	r1, r9
 8007368:	4642      	mov	r2, r8
 800736a:	4658      	mov	r0, fp
 800736c:	f000 fcbe 	bl	8007cec <__lshift>
 8007370:	4681      	mov	r9, r0
 8007372:	9b08      	ldr	r3, [sp, #32]
 8007374:	2b00      	cmp	r3, #0
 8007376:	dd05      	ble.n	8007384 <_dtoa_r+0x83c>
 8007378:	4621      	mov	r1, r4
 800737a:	461a      	mov	r2, r3
 800737c:	4658      	mov	r0, fp
 800737e:	f000 fcb5 	bl	8007cec <__lshift>
 8007382:	4604      	mov	r4, r0
 8007384:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007386:	2b00      	cmp	r3, #0
 8007388:	d059      	beq.n	800743e <_dtoa_r+0x8f6>
 800738a:	4621      	mov	r1, r4
 800738c:	4648      	mov	r0, r9
 800738e:	f000 fd19 	bl	8007dc4 <__mcmp>
 8007392:	2800      	cmp	r0, #0
 8007394:	da53      	bge.n	800743e <_dtoa_r+0x8f6>
 8007396:	1e7b      	subs	r3, r7, #1
 8007398:	9304      	str	r3, [sp, #16]
 800739a:	4649      	mov	r1, r9
 800739c:	2300      	movs	r3, #0
 800739e:	220a      	movs	r2, #10
 80073a0:	4658      	mov	r0, fp
 80073a2:	f000 faf7 	bl	8007994 <__multadd>
 80073a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073a8:	4681      	mov	r9, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f000 8172 	beq.w	8007694 <_dtoa_r+0xb4c>
 80073b0:	2300      	movs	r3, #0
 80073b2:	4629      	mov	r1, r5
 80073b4:	220a      	movs	r2, #10
 80073b6:	4658      	mov	r0, fp
 80073b8:	f000 faec 	bl	8007994 <__multadd>
 80073bc:	9b00      	ldr	r3, [sp, #0]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	4605      	mov	r5, r0
 80073c2:	dc67      	bgt.n	8007494 <_dtoa_r+0x94c>
 80073c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073c6:	2b02      	cmp	r3, #2
 80073c8:	dc41      	bgt.n	800744e <_dtoa_r+0x906>
 80073ca:	e063      	b.n	8007494 <_dtoa_r+0x94c>
 80073cc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80073ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80073d2:	e746      	b.n	8007262 <_dtoa_r+0x71a>
 80073d4:	9b07      	ldr	r3, [sp, #28]
 80073d6:	1e5c      	subs	r4, r3, #1
 80073d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073da:	42a3      	cmp	r3, r4
 80073dc:	bfbf      	itttt	lt
 80073de:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80073e0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80073e2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80073e4:	1ae3      	sublt	r3, r4, r3
 80073e6:	bfb4      	ite	lt
 80073e8:	18d2      	addlt	r2, r2, r3
 80073ea:	1b1c      	subge	r4, r3, r4
 80073ec:	9b07      	ldr	r3, [sp, #28]
 80073ee:	bfbc      	itt	lt
 80073f0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80073f2:	2400      	movlt	r4, #0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	bfb5      	itete	lt
 80073f8:	eba8 0603 	sublt.w	r6, r8, r3
 80073fc:	9b07      	ldrge	r3, [sp, #28]
 80073fe:	2300      	movlt	r3, #0
 8007400:	4646      	movge	r6, r8
 8007402:	e730      	b.n	8007266 <_dtoa_r+0x71e>
 8007404:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007406:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007408:	4646      	mov	r6, r8
 800740a:	e735      	b.n	8007278 <_dtoa_r+0x730>
 800740c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800740e:	e75c      	b.n	80072ca <_dtoa_r+0x782>
 8007410:	2300      	movs	r3, #0
 8007412:	e788      	b.n	8007326 <_dtoa_r+0x7de>
 8007414:	3fe00000 	.word	0x3fe00000
 8007418:	40240000 	.word	0x40240000
 800741c:	40140000 	.word	0x40140000
 8007420:	9b02      	ldr	r3, [sp, #8]
 8007422:	e780      	b.n	8007326 <_dtoa_r+0x7de>
 8007424:	2300      	movs	r3, #0
 8007426:	930a      	str	r3, [sp, #40]	@ 0x28
 8007428:	e782      	b.n	8007330 <_dtoa_r+0x7e8>
 800742a:	d099      	beq.n	8007360 <_dtoa_r+0x818>
 800742c:	9a08      	ldr	r2, [sp, #32]
 800742e:	331c      	adds	r3, #28
 8007430:	441a      	add	r2, r3
 8007432:	4498      	add	r8, r3
 8007434:	441e      	add	r6, r3
 8007436:	9208      	str	r2, [sp, #32]
 8007438:	e792      	b.n	8007360 <_dtoa_r+0x818>
 800743a:	4603      	mov	r3, r0
 800743c:	e7f6      	b.n	800742c <_dtoa_r+0x8e4>
 800743e:	9b07      	ldr	r3, [sp, #28]
 8007440:	9704      	str	r7, [sp, #16]
 8007442:	2b00      	cmp	r3, #0
 8007444:	dc20      	bgt.n	8007488 <_dtoa_r+0x940>
 8007446:	9300      	str	r3, [sp, #0]
 8007448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800744a:	2b02      	cmp	r3, #2
 800744c:	dd1e      	ble.n	800748c <_dtoa_r+0x944>
 800744e:	9b00      	ldr	r3, [sp, #0]
 8007450:	2b00      	cmp	r3, #0
 8007452:	f47f aec0 	bne.w	80071d6 <_dtoa_r+0x68e>
 8007456:	4621      	mov	r1, r4
 8007458:	2205      	movs	r2, #5
 800745a:	4658      	mov	r0, fp
 800745c:	f000 fa9a 	bl	8007994 <__multadd>
 8007460:	4601      	mov	r1, r0
 8007462:	4604      	mov	r4, r0
 8007464:	4648      	mov	r0, r9
 8007466:	f000 fcad 	bl	8007dc4 <__mcmp>
 800746a:	2800      	cmp	r0, #0
 800746c:	f77f aeb3 	ble.w	80071d6 <_dtoa_r+0x68e>
 8007470:	4656      	mov	r6, sl
 8007472:	2331      	movs	r3, #49	@ 0x31
 8007474:	f806 3b01 	strb.w	r3, [r6], #1
 8007478:	9b04      	ldr	r3, [sp, #16]
 800747a:	3301      	adds	r3, #1
 800747c:	9304      	str	r3, [sp, #16]
 800747e:	e6ae      	b.n	80071de <_dtoa_r+0x696>
 8007480:	9c07      	ldr	r4, [sp, #28]
 8007482:	9704      	str	r7, [sp, #16]
 8007484:	4625      	mov	r5, r4
 8007486:	e7f3      	b.n	8007470 <_dtoa_r+0x928>
 8007488:	9b07      	ldr	r3, [sp, #28]
 800748a:	9300      	str	r3, [sp, #0]
 800748c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800748e:	2b00      	cmp	r3, #0
 8007490:	f000 8104 	beq.w	800769c <_dtoa_r+0xb54>
 8007494:	2e00      	cmp	r6, #0
 8007496:	dd05      	ble.n	80074a4 <_dtoa_r+0x95c>
 8007498:	4629      	mov	r1, r5
 800749a:	4632      	mov	r2, r6
 800749c:	4658      	mov	r0, fp
 800749e:	f000 fc25 	bl	8007cec <__lshift>
 80074a2:	4605      	mov	r5, r0
 80074a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d05a      	beq.n	8007560 <_dtoa_r+0xa18>
 80074aa:	6869      	ldr	r1, [r5, #4]
 80074ac:	4658      	mov	r0, fp
 80074ae:	f000 fa0f 	bl	80078d0 <_Balloc>
 80074b2:	4606      	mov	r6, r0
 80074b4:	b928      	cbnz	r0, 80074c2 <_dtoa_r+0x97a>
 80074b6:	4b84      	ldr	r3, [pc, #528]	@ (80076c8 <_dtoa_r+0xb80>)
 80074b8:	4602      	mov	r2, r0
 80074ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80074be:	f7ff bb5a 	b.w	8006b76 <_dtoa_r+0x2e>
 80074c2:	692a      	ldr	r2, [r5, #16]
 80074c4:	3202      	adds	r2, #2
 80074c6:	0092      	lsls	r2, r2, #2
 80074c8:	f105 010c 	add.w	r1, r5, #12
 80074cc:	300c      	adds	r0, #12
 80074ce:	f000 ffaf 	bl	8008430 <memcpy>
 80074d2:	2201      	movs	r2, #1
 80074d4:	4631      	mov	r1, r6
 80074d6:	4658      	mov	r0, fp
 80074d8:	f000 fc08 	bl	8007cec <__lshift>
 80074dc:	f10a 0301 	add.w	r3, sl, #1
 80074e0:	9307      	str	r3, [sp, #28]
 80074e2:	9b00      	ldr	r3, [sp, #0]
 80074e4:	4453      	add	r3, sl
 80074e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80074e8:	9b02      	ldr	r3, [sp, #8]
 80074ea:	f003 0301 	and.w	r3, r3, #1
 80074ee:	462f      	mov	r7, r5
 80074f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80074f2:	4605      	mov	r5, r0
 80074f4:	9b07      	ldr	r3, [sp, #28]
 80074f6:	4621      	mov	r1, r4
 80074f8:	3b01      	subs	r3, #1
 80074fa:	4648      	mov	r0, r9
 80074fc:	9300      	str	r3, [sp, #0]
 80074fe:	f7ff fa9a 	bl	8006a36 <quorem>
 8007502:	4639      	mov	r1, r7
 8007504:	9002      	str	r0, [sp, #8]
 8007506:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800750a:	4648      	mov	r0, r9
 800750c:	f000 fc5a 	bl	8007dc4 <__mcmp>
 8007510:	462a      	mov	r2, r5
 8007512:	9008      	str	r0, [sp, #32]
 8007514:	4621      	mov	r1, r4
 8007516:	4658      	mov	r0, fp
 8007518:	f000 fc70 	bl	8007dfc <__mdiff>
 800751c:	68c2      	ldr	r2, [r0, #12]
 800751e:	4606      	mov	r6, r0
 8007520:	bb02      	cbnz	r2, 8007564 <_dtoa_r+0xa1c>
 8007522:	4601      	mov	r1, r0
 8007524:	4648      	mov	r0, r9
 8007526:	f000 fc4d 	bl	8007dc4 <__mcmp>
 800752a:	4602      	mov	r2, r0
 800752c:	4631      	mov	r1, r6
 800752e:	4658      	mov	r0, fp
 8007530:	920e      	str	r2, [sp, #56]	@ 0x38
 8007532:	f000 fa0d 	bl	8007950 <_Bfree>
 8007536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007538:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800753a:	9e07      	ldr	r6, [sp, #28]
 800753c:	ea43 0102 	orr.w	r1, r3, r2
 8007540:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007542:	4319      	orrs	r1, r3
 8007544:	d110      	bne.n	8007568 <_dtoa_r+0xa20>
 8007546:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800754a:	d029      	beq.n	80075a0 <_dtoa_r+0xa58>
 800754c:	9b08      	ldr	r3, [sp, #32]
 800754e:	2b00      	cmp	r3, #0
 8007550:	dd02      	ble.n	8007558 <_dtoa_r+0xa10>
 8007552:	9b02      	ldr	r3, [sp, #8]
 8007554:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007558:	9b00      	ldr	r3, [sp, #0]
 800755a:	f883 8000 	strb.w	r8, [r3]
 800755e:	e63f      	b.n	80071e0 <_dtoa_r+0x698>
 8007560:	4628      	mov	r0, r5
 8007562:	e7bb      	b.n	80074dc <_dtoa_r+0x994>
 8007564:	2201      	movs	r2, #1
 8007566:	e7e1      	b.n	800752c <_dtoa_r+0x9e4>
 8007568:	9b08      	ldr	r3, [sp, #32]
 800756a:	2b00      	cmp	r3, #0
 800756c:	db04      	blt.n	8007578 <_dtoa_r+0xa30>
 800756e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007570:	430b      	orrs	r3, r1
 8007572:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007574:	430b      	orrs	r3, r1
 8007576:	d120      	bne.n	80075ba <_dtoa_r+0xa72>
 8007578:	2a00      	cmp	r2, #0
 800757a:	dded      	ble.n	8007558 <_dtoa_r+0xa10>
 800757c:	4649      	mov	r1, r9
 800757e:	2201      	movs	r2, #1
 8007580:	4658      	mov	r0, fp
 8007582:	f000 fbb3 	bl	8007cec <__lshift>
 8007586:	4621      	mov	r1, r4
 8007588:	4681      	mov	r9, r0
 800758a:	f000 fc1b 	bl	8007dc4 <__mcmp>
 800758e:	2800      	cmp	r0, #0
 8007590:	dc03      	bgt.n	800759a <_dtoa_r+0xa52>
 8007592:	d1e1      	bne.n	8007558 <_dtoa_r+0xa10>
 8007594:	f018 0f01 	tst.w	r8, #1
 8007598:	d0de      	beq.n	8007558 <_dtoa_r+0xa10>
 800759a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800759e:	d1d8      	bne.n	8007552 <_dtoa_r+0xa0a>
 80075a0:	9a00      	ldr	r2, [sp, #0]
 80075a2:	2339      	movs	r3, #57	@ 0x39
 80075a4:	7013      	strb	r3, [r2, #0]
 80075a6:	4633      	mov	r3, r6
 80075a8:	461e      	mov	r6, r3
 80075aa:	3b01      	subs	r3, #1
 80075ac:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80075b0:	2a39      	cmp	r2, #57	@ 0x39
 80075b2:	d052      	beq.n	800765a <_dtoa_r+0xb12>
 80075b4:	3201      	adds	r2, #1
 80075b6:	701a      	strb	r2, [r3, #0]
 80075b8:	e612      	b.n	80071e0 <_dtoa_r+0x698>
 80075ba:	2a00      	cmp	r2, #0
 80075bc:	dd07      	ble.n	80075ce <_dtoa_r+0xa86>
 80075be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80075c2:	d0ed      	beq.n	80075a0 <_dtoa_r+0xa58>
 80075c4:	9a00      	ldr	r2, [sp, #0]
 80075c6:	f108 0301 	add.w	r3, r8, #1
 80075ca:	7013      	strb	r3, [r2, #0]
 80075cc:	e608      	b.n	80071e0 <_dtoa_r+0x698>
 80075ce:	9b07      	ldr	r3, [sp, #28]
 80075d0:	9a07      	ldr	r2, [sp, #28]
 80075d2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80075d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075d8:	4293      	cmp	r3, r2
 80075da:	d028      	beq.n	800762e <_dtoa_r+0xae6>
 80075dc:	4649      	mov	r1, r9
 80075de:	2300      	movs	r3, #0
 80075e0:	220a      	movs	r2, #10
 80075e2:	4658      	mov	r0, fp
 80075e4:	f000 f9d6 	bl	8007994 <__multadd>
 80075e8:	42af      	cmp	r7, r5
 80075ea:	4681      	mov	r9, r0
 80075ec:	f04f 0300 	mov.w	r3, #0
 80075f0:	f04f 020a 	mov.w	r2, #10
 80075f4:	4639      	mov	r1, r7
 80075f6:	4658      	mov	r0, fp
 80075f8:	d107      	bne.n	800760a <_dtoa_r+0xac2>
 80075fa:	f000 f9cb 	bl	8007994 <__multadd>
 80075fe:	4607      	mov	r7, r0
 8007600:	4605      	mov	r5, r0
 8007602:	9b07      	ldr	r3, [sp, #28]
 8007604:	3301      	adds	r3, #1
 8007606:	9307      	str	r3, [sp, #28]
 8007608:	e774      	b.n	80074f4 <_dtoa_r+0x9ac>
 800760a:	f000 f9c3 	bl	8007994 <__multadd>
 800760e:	4629      	mov	r1, r5
 8007610:	4607      	mov	r7, r0
 8007612:	2300      	movs	r3, #0
 8007614:	220a      	movs	r2, #10
 8007616:	4658      	mov	r0, fp
 8007618:	f000 f9bc 	bl	8007994 <__multadd>
 800761c:	4605      	mov	r5, r0
 800761e:	e7f0      	b.n	8007602 <_dtoa_r+0xaba>
 8007620:	9b00      	ldr	r3, [sp, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	bfcc      	ite	gt
 8007626:	461e      	movgt	r6, r3
 8007628:	2601      	movle	r6, #1
 800762a:	4456      	add	r6, sl
 800762c:	2700      	movs	r7, #0
 800762e:	4649      	mov	r1, r9
 8007630:	2201      	movs	r2, #1
 8007632:	4658      	mov	r0, fp
 8007634:	f000 fb5a 	bl	8007cec <__lshift>
 8007638:	4621      	mov	r1, r4
 800763a:	4681      	mov	r9, r0
 800763c:	f000 fbc2 	bl	8007dc4 <__mcmp>
 8007640:	2800      	cmp	r0, #0
 8007642:	dcb0      	bgt.n	80075a6 <_dtoa_r+0xa5e>
 8007644:	d102      	bne.n	800764c <_dtoa_r+0xb04>
 8007646:	f018 0f01 	tst.w	r8, #1
 800764a:	d1ac      	bne.n	80075a6 <_dtoa_r+0xa5e>
 800764c:	4633      	mov	r3, r6
 800764e:	461e      	mov	r6, r3
 8007650:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007654:	2a30      	cmp	r2, #48	@ 0x30
 8007656:	d0fa      	beq.n	800764e <_dtoa_r+0xb06>
 8007658:	e5c2      	b.n	80071e0 <_dtoa_r+0x698>
 800765a:	459a      	cmp	sl, r3
 800765c:	d1a4      	bne.n	80075a8 <_dtoa_r+0xa60>
 800765e:	9b04      	ldr	r3, [sp, #16]
 8007660:	3301      	adds	r3, #1
 8007662:	9304      	str	r3, [sp, #16]
 8007664:	2331      	movs	r3, #49	@ 0x31
 8007666:	f88a 3000 	strb.w	r3, [sl]
 800766a:	e5b9      	b.n	80071e0 <_dtoa_r+0x698>
 800766c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800766e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80076cc <_dtoa_r+0xb84>
 8007672:	b11b      	cbz	r3, 800767c <_dtoa_r+0xb34>
 8007674:	f10a 0308 	add.w	r3, sl, #8
 8007678:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800767a:	6013      	str	r3, [r2, #0]
 800767c:	4650      	mov	r0, sl
 800767e:	b019      	add	sp, #100	@ 0x64
 8007680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007686:	2b01      	cmp	r3, #1
 8007688:	f77f ae37 	ble.w	80072fa <_dtoa_r+0x7b2>
 800768c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800768e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007690:	2001      	movs	r0, #1
 8007692:	e655      	b.n	8007340 <_dtoa_r+0x7f8>
 8007694:	9b00      	ldr	r3, [sp, #0]
 8007696:	2b00      	cmp	r3, #0
 8007698:	f77f aed6 	ble.w	8007448 <_dtoa_r+0x900>
 800769c:	4656      	mov	r6, sl
 800769e:	4621      	mov	r1, r4
 80076a0:	4648      	mov	r0, r9
 80076a2:	f7ff f9c8 	bl	8006a36 <quorem>
 80076a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80076aa:	f806 8b01 	strb.w	r8, [r6], #1
 80076ae:	9b00      	ldr	r3, [sp, #0]
 80076b0:	eba6 020a 	sub.w	r2, r6, sl
 80076b4:	4293      	cmp	r3, r2
 80076b6:	ddb3      	ble.n	8007620 <_dtoa_r+0xad8>
 80076b8:	4649      	mov	r1, r9
 80076ba:	2300      	movs	r3, #0
 80076bc:	220a      	movs	r2, #10
 80076be:	4658      	mov	r0, fp
 80076c0:	f000 f968 	bl	8007994 <__multadd>
 80076c4:	4681      	mov	r9, r0
 80076c6:	e7ea      	b.n	800769e <_dtoa_r+0xb56>
 80076c8:	08009c90 	.word	0x08009c90
 80076cc:	08009c14 	.word	0x08009c14

080076d0 <_free_r>:
 80076d0:	b538      	push	{r3, r4, r5, lr}
 80076d2:	4605      	mov	r5, r0
 80076d4:	2900      	cmp	r1, #0
 80076d6:	d041      	beq.n	800775c <_free_r+0x8c>
 80076d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076dc:	1f0c      	subs	r4, r1, #4
 80076de:	2b00      	cmp	r3, #0
 80076e0:	bfb8      	it	lt
 80076e2:	18e4      	addlt	r4, r4, r3
 80076e4:	f000 f8e8 	bl	80078b8 <__malloc_lock>
 80076e8:	4a1d      	ldr	r2, [pc, #116]	@ (8007760 <_free_r+0x90>)
 80076ea:	6813      	ldr	r3, [r2, #0]
 80076ec:	b933      	cbnz	r3, 80076fc <_free_r+0x2c>
 80076ee:	6063      	str	r3, [r4, #4]
 80076f0:	6014      	str	r4, [r2, #0]
 80076f2:	4628      	mov	r0, r5
 80076f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076f8:	f000 b8e4 	b.w	80078c4 <__malloc_unlock>
 80076fc:	42a3      	cmp	r3, r4
 80076fe:	d908      	bls.n	8007712 <_free_r+0x42>
 8007700:	6820      	ldr	r0, [r4, #0]
 8007702:	1821      	adds	r1, r4, r0
 8007704:	428b      	cmp	r3, r1
 8007706:	bf01      	itttt	eq
 8007708:	6819      	ldreq	r1, [r3, #0]
 800770a:	685b      	ldreq	r3, [r3, #4]
 800770c:	1809      	addeq	r1, r1, r0
 800770e:	6021      	streq	r1, [r4, #0]
 8007710:	e7ed      	b.n	80076ee <_free_r+0x1e>
 8007712:	461a      	mov	r2, r3
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	b10b      	cbz	r3, 800771c <_free_r+0x4c>
 8007718:	42a3      	cmp	r3, r4
 800771a:	d9fa      	bls.n	8007712 <_free_r+0x42>
 800771c:	6811      	ldr	r1, [r2, #0]
 800771e:	1850      	adds	r0, r2, r1
 8007720:	42a0      	cmp	r0, r4
 8007722:	d10b      	bne.n	800773c <_free_r+0x6c>
 8007724:	6820      	ldr	r0, [r4, #0]
 8007726:	4401      	add	r1, r0
 8007728:	1850      	adds	r0, r2, r1
 800772a:	4283      	cmp	r3, r0
 800772c:	6011      	str	r1, [r2, #0]
 800772e:	d1e0      	bne.n	80076f2 <_free_r+0x22>
 8007730:	6818      	ldr	r0, [r3, #0]
 8007732:	685b      	ldr	r3, [r3, #4]
 8007734:	6053      	str	r3, [r2, #4]
 8007736:	4408      	add	r0, r1
 8007738:	6010      	str	r0, [r2, #0]
 800773a:	e7da      	b.n	80076f2 <_free_r+0x22>
 800773c:	d902      	bls.n	8007744 <_free_r+0x74>
 800773e:	230c      	movs	r3, #12
 8007740:	602b      	str	r3, [r5, #0]
 8007742:	e7d6      	b.n	80076f2 <_free_r+0x22>
 8007744:	6820      	ldr	r0, [r4, #0]
 8007746:	1821      	adds	r1, r4, r0
 8007748:	428b      	cmp	r3, r1
 800774a:	bf04      	itt	eq
 800774c:	6819      	ldreq	r1, [r3, #0]
 800774e:	685b      	ldreq	r3, [r3, #4]
 8007750:	6063      	str	r3, [r4, #4]
 8007752:	bf04      	itt	eq
 8007754:	1809      	addeq	r1, r1, r0
 8007756:	6021      	streq	r1, [r4, #0]
 8007758:	6054      	str	r4, [r2, #4]
 800775a:	e7ca      	b.n	80076f2 <_free_r+0x22>
 800775c:	bd38      	pop	{r3, r4, r5, pc}
 800775e:	bf00      	nop
 8007760:	200004bc 	.word	0x200004bc

08007764 <malloc>:
 8007764:	4b02      	ldr	r3, [pc, #8]	@ (8007770 <malloc+0xc>)
 8007766:	4601      	mov	r1, r0
 8007768:	6818      	ldr	r0, [r3, #0]
 800776a:	f000 b825 	b.w	80077b8 <_malloc_r>
 800776e:	bf00      	nop
 8007770:	20000018 	.word	0x20000018

08007774 <sbrk_aligned>:
 8007774:	b570      	push	{r4, r5, r6, lr}
 8007776:	4e0f      	ldr	r6, [pc, #60]	@ (80077b4 <sbrk_aligned+0x40>)
 8007778:	460c      	mov	r4, r1
 800777a:	6831      	ldr	r1, [r6, #0]
 800777c:	4605      	mov	r5, r0
 800777e:	b911      	cbnz	r1, 8007786 <sbrk_aligned+0x12>
 8007780:	f000 fe46 	bl	8008410 <_sbrk_r>
 8007784:	6030      	str	r0, [r6, #0]
 8007786:	4621      	mov	r1, r4
 8007788:	4628      	mov	r0, r5
 800778a:	f000 fe41 	bl	8008410 <_sbrk_r>
 800778e:	1c43      	adds	r3, r0, #1
 8007790:	d103      	bne.n	800779a <sbrk_aligned+0x26>
 8007792:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007796:	4620      	mov	r0, r4
 8007798:	bd70      	pop	{r4, r5, r6, pc}
 800779a:	1cc4      	adds	r4, r0, #3
 800779c:	f024 0403 	bic.w	r4, r4, #3
 80077a0:	42a0      	cmp	r0, r4
 80077a2:	d0f8      	beq.n	8007796 <sbrk_aligned+0x22>
 80077a4:	1a21      	subs	r1, r4, r0
 80077a6:	4628      	mov	r0, r5
 80077a8:	f000 fe32 	bl	8008410 <_sbrk_r>
 80077ac:	3001      	adds	r0, #1
 80077ae:	d1f2      	bne.n	8007796 <sbrk_aligned+0x22>
 80077b0:	e7ef      	b.n	8007792 <sbrk_aligned+0x1e>
 80077b2:	bf00      	nop
 80077b4:	200004b8 	.word	0x200004b8

080077b8 <_malloc_r>:
 80077b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077bc:	1ccd      	adds	r5, r1, #3
 80077be:	f025 0503 	bic.w	r5, r5, #3
 80077c2:	3508      	adds	r5, #8
 80077c4:	2d0c      	cmp	r5, #12
 80077c6:	bf38      	it	cc
 80077c8:	250c      	movcc	r5, #12
 80077ca:	2d00      	cmp	r5, #0
 80077cc:	4606      	mov	r6, r0
 80077ce:	db01      	blt.n	80077d4 <_malloc_r+0x1c>
 80077d0:	42a9      	cmp	r1, r5
 80077d2:	d904      	bls.n	80077de <_malloc_r+0x26>
 80077d4:	230c      	movs	r3, #12
 80077d6:	6033      	str	r3, [r6, #0]
 80077d8:	2000      	movs	r0, #0
 80077da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077de:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80078b4 <_malloc_r+0xfc>
 80077e2:	f000 f869 	bl	80078b8 <__malloc_lock>
 80077e6:	f8d8 3000 	ldr.w	r3, [r8]
 80077ea:	461c      	mov	r4, r3
 80077ec:	bb44      	cbnz	r4, 8007840 <_malloc_r+0x88>
 80077ee:	4629      	mov	r1, r5
 80077f0:	4630      	mov	r0, r6
 80077f2:	f7ff ffbf 	bl	8007774 <sbrk_aligned>
 80077f6:	1c43      	adds	r3, r0, #1
 80077f8:	4604      	mov	r4, r0
 80077fa:	d158      	bne.n	80078ae <_malloc_r+0xf6>
 80077fc:	f8d8 4000 	ldr.w	r4, [r8]
 8007800:	4627      	mov	r7, r4
 8007802:	2f00      	cmp	r7, #0
 8007804:	d143      	bne.n	800788e <_malloc_r+0xd6>
 8007806:	2c00      	cmp	r4, #0
 8007808:	d04b      	beq.n	80078a2 <_malloc_r+0xea>
 800780a:	6823      	ldr	r3, [r4, #0]
 800780c:	4639      	mov	r1, r7
 800780e:	4630      	mov	r0, r6
 8007810:	eb04 0903 	add.w	r9, r4, r3
 8007814:	f000 fdfc 	bl	8008410 <_sbrk_r>
 8007818:	4581      	cmp	r9, r0
 800781a:	d142      	bne.n	80078a2 <_malloc_r+0xea>
 800781c:	6821      	ldr	r1, [r4, #0]
 800781e:	1a6d      	subs	r5, r5, r1
 8007820:	4629      	mov	r1, r5
 8007822:	4630      	mov	r0, r6
 8007824:	f7ff ffa6 	bl	8007774 <sbrk_aligned>
 8007828:	3001      	adds	r0, #1
 800782a:	d03a      	beq.n	80078a2 <_malloc_r+0xea>
 800782c:	6823      	ldr	r3, [r4, #0]
 800782e:	442b      	add	r3, r5
 8007830:	6023      	str	r3, [r4, #0]
 8007832:	f8d8 3000 	ldr.w	r3, [r8]
 8007836:	685a      	ldr	r2, [r3, #4]
 8007838:	bb62      	cbnz	r2, 8007894 <_malloc_r+0xdc>
 800783a:	f8c8 7000 	str.w	r7, [r8]
 800783e:	e00f      	b.n	8007860 <_malloc_r+0xa8>
 8007840:	6822      	ldr	r2, [r4, #0]
 8007842:	1b52      	subs	r2, r2, r5
 8007844:	d420      	bmi.n	8007888 <_malloc_r+0xd0>
 8007846:	2a0b      	cmp	r2, #11
 8007848:	d917      	bls.n	800787a <_malloc_r+0xc2>
 800784a:	1961      	adds	r1, r4, r5
 800784c:	42a3      	cmp	r3, r4
 800784e:	6025      	str	r5, [r4, #0]
 8007850:	bf18      	it	ne
 8007852:	6059      	strne	r1, [r3, #4]
 8007854:	6863      	ldr	r3, [r4, #4]
 8007856:	bf08      	it	eq
 8007858:	f8c8 1000 	streq.w	r1, [r8]
 800785c:	5162      	str	r2, [r4, r5]
 800785e:	604b      	str	r3, [r1, #4]
 8007860:	4630      	mov	r0, r6
 8007862:	f000 f82f 	bl	80078c4 <__malloc_unlock>
 8007866:	f104 000b 	add.w	r0, r4, #11
 800786a:	1d23      	adds	r3, r4, #4
 800786c:	f020 0007 	bic.w	r0, r0, #7
 8007870:	1ac2      	subs	r2, r0, r3
 8007872:	bf1c      	itt	ne
 8007874:	1a1b      	subne	r3, r3, r0
 8007876:	50a3      	strne	r3, [r4, r2]
 8007878:	e7af      	b.n	80077da <_malloc_r+0x22>
 800787a:	6862      	ldr	r2, [r4, #4]
 800787c:	42a3      	cmp	r3, r4
 800787e:	bf0c      	ite	eq
 8007880:	f8c8 2000 	streq.w	r2, [r8]
 8007884:	605a      	strne	r2, [r3, #4]
 8007886:	e7eb      	b.n	8007860 <_malloc_r+0xa8>
 8007888:	4623      	mov	r3, r4
 800788a:	6864      	ldr	r4, [r4, #4]
 800788c:	e7ae      	b.n	80077ec <_malloc_r+0x34>
 800788e:	463c      	mov	r4, r7
 8007890:	687f      	ldr	r7, [r7, #4]
 8007892:	e7b6      	b.n	8007802 <_malloc_r+0x4a>
 8007894:	461a      	mov	r2, r3
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	42a3      	cmp	r3, r4
 800789a:	d1fb      	bne.n	8007894 <_malloc_r+0xdc>
 800789c:	2300      	movs	r3, #0
 800789e:	6053      	str	r3, [r2, #4]
 80078a0:	e7de      	b.n	8007860 <_malloc_r+0xa8>
 80078a2:	230c      	movs	r3, #12
 80078a4:	6033      	str	r3, [r6, #0]
 80078a6:	4630      	mov	r0, r6
 80078a8:	f000 f80c 	bl	80078c4 <__malloc_unlock>
 80078ac:	e794      	b.n	80077d8 <_malloc_r+0x20>
 80078ae:	6005      	str	r5, [r0, #0]
 80078b0:	e7d6      	b.n	8007860 <_malloc_r+0xa8>
 80078b2:	bf00      	nop
 80078b4:	200004bc 	.word	0x200004bc

080078b8 <__malloc_lock>:
 80078b8:	4801      	ldr	r0, [pc, #4]	@ (80078c0 <__malloc_lock+0x8>)
 80078ba:	f7ff b8ba 	b.w	8006a32 <__retarget_lock_acquire_recursive>
 80078be:	bf00      	nop
 80078c0:	200004b4 	.word	0x200004b4

080078c4 <__malloc_unlock>:
 80078c4:	4801      	ldr	r0, [pc, #4]	@ (80078cc <__malloc_unlock+0x8>)
 80078c6:	f7ff b8b5 	b.w	8006a34 <__retarget_lock_release_recursive>
 80078ca:	bf00      	nop
 80078cc:	200004b4 	.word	0x200004b4

080078d0 <_Balloc>:
 80078d0:	b570      	push	{r4, r5, r6, lr}
 80078d2:	69c6      	ldr	r6, [r0, #28]
 80078d4:	4604      	mov	r4, r0
 80078d6:	460d      	mov	r5, r1
 80078d8:	b976      	cbnz	r6, 80078f8 <_Balloc+0x28>
 80078da:	2010      	movs	r0, #16
 80078dc:	f7ff ff42 	bl	8007764 <malloc>
 80078e0:	4602      	mov	r2, r0
 80078e2:	61e0      	str	r0, [r4, #28]
 80078e4:	b920      	cbnz	r0, 80078f0 <_Balloc+0x20>
 80078e6:	4b18      	ldr	r3, [pc, #96]	@ (8007948 <_Balloc+0x78>)
 80078e8:	4818      	ldr	r0, [pc, #96]	@ (800794c <_Balloc+0x7c>)
 80078ea:	216b      	movs	r1, #107	@ 0x6b
 80078ec:	f000 fdae 	bl	800844c <__assert_func>
 80078f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078f4:	6006      	str	r6, [r0, #0]
 80078f6:	60c6      	str	r6, [r0, #12]
 80078f8:	69e6      	ldr	r6, [r4, #28]
 80078fa:	68f3      	ldr	r3, [r6, #12]
 80078fc:	b183      	cbz	r3, 8007920 <_Balloc+0x50>
 80078fe:	69e3      	ldr	r3, [r4, #28]
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007906:	b9b8      	cbnz	r0, 8007938 <_Balloc+0x68>
 8007908:	2101      	movs	r1, #1
 800790a:	fa01 f605 	lsl.w	r6, r1, r5
 800790e:	1d72      	adds	r2, r6, #5
 8007910:	0092      	lsls	r2, r2, #2
 8007912:	4620      	mov	r0, r4
 8007914:	f000 fdb8 	bl	8008488 <_calloc_r>
 8007918:	b160      	cbz	r0, 8007934 <_Balloc+0x64>
 800791a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800791e:	e00e      	b.n	800793e <_Balloc+0x6e>
 8007920:	2221      	movs	r2, #33	@ 0x21
 8007922:	2104      	movs	r1, #4
 8007924:	4620      	mov	r0, r4
 8007926:	f000 fdaf 	bl	8008488 <_calloc_r>
 800792a:	69e3      	ldr	r3, [r4, #28]
 800792c:	60f0      	str	r0, [r6, #12]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d1e4      	bne.n	80078fe <_Balloc+0x2e>
 8007934:	2000      	movs	r0, #0
 8007936:	bd70      	pop	{r4, r5, r6, pc}
 8007938:	6802      	ldr	r2, [r0, #0]
 800793a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800793e:	2300      	movs	r3, #0
 8007940:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007944:	e7f7      	b.n	8007936 <_Balloc+0x66>
 8007946:	bf00      	nop
 8007948:	08009c21 	.word	0x08009c21
 800794c:	08009ca1 	.word	0x08009ca1

08007950 <_Bfree>:
 8007950:	b570      	push	{r4, r5, r6, lr}
 8007952:	69c6      	ldr	r6, [r0, #28]
 8007954:	4605      	mov	r5, r0
 8007956:	460c      	mov	r4, r1
 8007958:	b976      	cbnz	r6, 8007978 <_Bfree+0x28>
 800795a:	2010      	movs	r0, #16
 800795c:	f7ff ff02 	bl	8007764 <malloc>
 8007960:	4602      	mov	r2, r0
 8007962:	61e8      	str	r0, [r5, #28]
 8007964:	b920      	cbnz	r0, 8007970 <_Bfree+0x20>
 8007966:	4b09      	ldr	r3, [pc, #36]	@ (800798c <_Bfree+0x3c>)
 8007968:	4809      	ldr	r0, [pc, #36]	@ (8007990 <_Bfree+0x40>)
 800796a:	218f      	movs	r1, #143	@ 0x8f
 800796c:	f000 fd6e 	bl	800844c <__assert_func>
 8007970:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007974:	6006      	str	r6, [r0, #0]
 8007976:	60c6      	str	r6, [r0, #12]
 8007978:	b13c      	cbz	r4, 800798a <_Bfree+0x3a>
 800797a:	69eb      	ldr	r3, [r5, #28]
 800797c:	6862      	ldr	r2, [r4, #4]
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007984:	6021      	str	r1, [r4, #0]
 8007986:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800798a:	bd70      	pop	{r4, r5, r6, pc}
 800798c:	08009c21 	.word	0x08009c21
 8007990:	08009ca1 	.word	0x08009ca1

08007994 <__multadd>:
 8007994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007998:	690d      	ldr	r5, [r1, #16]
 800799a:	4607      	mov	r7, r0
 800799c:	460c      	mov	r4, r1
 800799e:	461e      	mov	r6, r3
 80079a0:	f101 0c14 	add.w	ip, r1, #20
 80079a4:	2000      	movs	r0, #0
 80079a6:	f8dc 3000 	ldr.w	r3, [ip]
 80079aa:	b299      	uxth	r1, r3
 80079ac:	fb02 6101 	mla	r1, r2, r1, r6
 80079b0:	0c1e      	lsrs	r6, r3, #16
 80079b2:	0c0b      	lsrs	r3, r1, #16
 80079b4:	fb02 3306 	mla	r3, r2, r6, r3
 80079b8:	b289      	uxth	r1, r1
 80079ba:	3001      	adds	r0, #1
 80079bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80079c0:	4285      	cmp	r5, r0
 80079c2:	f84c 1b04 	str.w	r1, [ip], #4
 80079c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80079ca:	dcec      	bgt.n	80079a6 <__multadd+0x12>
 80079cc:	b30e      	cbz	r6, 8007a12 <__multadd+0x7e>
 80079ce:	68a3      	ldr	r3, [r4, #8]
 80079d0:	42ab      	cmp	r3, r5
 80079d2:	dc19      	bgt.n	8007a08 <__multadd+0x74>
 80079d4:	6861      	ldr	r1, [r4, #4]
 80079d6:	4638      	mov	r0, r7
 80079d8:	3101      	adds	r1, #1
 80079da:	f7ff ff79 	bl	80078d0 <_Balloc>
 80079de:	4680      	mov	r8, r0
 80079e0:	b928      	cbnz	r0, 80079ee <__multadd+0x5a>
 80079e2:	4602      	mov	r2, r0
 80079e4:	4b0c      	ldr	r3, [pc, #48]	@ (8007a18 <__multadd+0x84>)
 80079e6:	480d      	ldr	r0, [pc, #52]	@ (8007a1c <__multadd+0x88>)
 80079e8:	21ba      	movs	r1, #186	@ 0xba
 80079ea:	f000 fd2f 	bl	800844c <__assert_func>
 80079ee:	6922      	ldr	r2, [r4, #16]
 80079f0:	3202      	adds	r2, #2
 80079f2:	f104 010c 	add.w	r1, r4, #12
 80079f6:	0092      	lsls	r2, r2, #2
 80079f8:	300c      	adds	r0, #12
 80079fa:	f000 fd19 	bl	8008430 <memcpy>
 80079fe:	4621      	mov	r1, r4
 8007a00:	4638      	mov	r0, r7
 8007a02:	f7ff ffa5 	bl	8007950 <_Bfree>
 8007a06:	4644      	mov	r4, r8
 8007a08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a0c:	3501      	adds	r5, #1
 8007a0e:	615e      	str	r6, [r3, #20]
 8007a10:	6125      	str	r5, [r4, #16]
 8007a12:	4620      	mov	r0, r4
 8007a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a18:	08009c90 	.word	0x08009c90
 8007a1c:	08009ca1 	.word	0x08009ca1

08007a20 <__hi0bits>:
 8007a20:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007a24:	4603      	mov	r3, r0
 8007a26:	bf36      	itet	cc
 8007a28:	0403      	lslcc	r3, r0, #16
 8007a2a:	2000      	movcs	r0, #0
 8007a2c:	2010      	movcc	r0, #16
 8007a2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a32:	bf3c      	itt	cc
 8007a34:	021b      	lslcc	r3, r3, #8
 8007a36:	3008      	addcc	r0, #8
 8007a38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a3c:	bf3c      	itt	cc
 8007a3e:	011b      	lslcc	r3, r3, #4
 8007a40:	3004      	addcc	r0, #4
 8007a42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a46:	bf3c      	itt	cc
 8007a48:	009b      	lslcc	r3, r3, #2
 8007a4a:	3002      	addcc	r0, #2
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	db05      	blt.n	8007a5c <__hi0bits+0x3c>
 8007a50:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007a54:	f100 0001 	add.w	r0, r0, #1
 8007a58:	bf08      	it	eq
 8007a5a:	2020      	moveq	r0, #32
 8007a5c:	4770      	bx	lr

08007a5e <__lo0bits>:
 8007a5e:	6803      	ldr	r3, [r0, #0]
 8007a60:	4602      	mov	r2, r0
 8007a62:	f013 0007 	ands.w	r0, r3, #7
 8007a66:	d00b      	beq.n	8007a80 <__lo0bits+0x22>
 8007a68:	07d9      	lsls	r1, r3, #31
 8007a6a:	d421      	bmi.n	8007ab0 <__lo0bits+0x52>
 8007a6c:	0798      	lsls	r0, r3, #30
 8007a6e:	bf49      	itett	mi
 8007a70:	085b      	lsrmi	r3, r3, #1
 8007a72:	089b      	lsrpl	r3, r3, #2
 8007a74:	2001      	movmi	r0, #1
 8007a76:	6013      	strmi	r3, [r2, #0]
 8007a78:	bf5c      	itt	pl
 8007a7a:	6013      	strpl	r3, [r2, #0]
 8007a7c:	2002      	movpl	r0, #2
 8007a7e:	4770      	bx	lr
 8007a80:	b299      	uxth	r1, r3
 8007a82:	b909      	cbnz	r1, 8007a88 <__lo0bits+0x2a>
 8007a84:	0c1b      	lsrs	r3, r3, #16
 8007a86:	2010      	movs	r0, #16
 8007a88:	b2d9      	uxtb	r1, r3
 8007a8a:	b909      	cbnz	r1, 8007a90 <__lo0bits+0x32>
 8007a8c:	3008      	adds	r0, #8
 8007a8e:	0a1b      	lsrs	r3, r3, #8
 8007a90:	0719      	lsls	r1, r3, #28
 8007a92:	bf04      	itt	eq
 8007a94:	091b      	lsreq	r3, r3, #4
 8007a96:	3004      	addeq	r0, #4
 8007a98:	0799      	lsls	r1, r3, #30
 8007a9a:	bf04      	itt	eq
 8007a9c:	089b      	lsreq	r3, r3, #2
 8007a9e:	3002      	addeq	r0, #2
 8007aa0:	07d9      	lsls	r1, r3, #31
 8007aa2:	d403      	bmi.n	8007aac <__lo0bits+0x4e>
 8007aa4:	085b      	lsrs	r3, r3, #1
 8007aa6:	f100 0001 	add.w	r0, r0, #1
 8007aaa:	d003      	beq.n	8007ab4 <__lo0bits+0x56>
 8007aac:	6013      	str	r3, [r2, #0]
 8007aae:	4770      	bx	lr
 8007ab0:	2000      	movs	r0, #0
 8007ab2:	4770      	bx	lr
 8007ab4:	2020      	movs	r0, #32
 8007ab6:	4770      	bx	lr

08007ab8 <__i2b>:
 8007ab8:	b510      	push	{r4, lr}
 8007aba:	460c      	mov	r4, r1
 8007abc:	2101      	movs	r1, #1
 8007abe:	f7ff ff07 	bl	80078d0 <_Balloc>
 8007ac2:	4602      	mov	r2, r0
 8007ac4:	b928      	cbnz	r0, 8007ad2 <__i2b+0x1a>
 8007ac6:	4b05      	ldr	r3, [pc, #20]	@ (8007adc <__i2b+0x24>)
 8007ac8:	4805      	ldr	r0, [pc, #20]	@ (8007ae0 <__i2b+0x28>)
 8007aca:	f240 1145 	movw	r1, #325	@ 0x145
 8007ace:	f000 fcbd 	bl	800844c <__assert_func>
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	6144      	str	r4, [r0, #20]
 8007ad6:	6103      	str	r3, [r0, #16]
 8007ad8:	bd10      	pop	{r4, pc}
 8007ada:	bf00      	nop
 8007adc:	08009c90 	.word	0x08009c90
 8007ae0:	08009ca1 	.word	0x08009ca1

08007ae4 <__multiply>:
 8007ae4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae8:	4614      	mov	r4, r2
 8007aea:	690a      	ldr	r2, [r1, #16]
 8007aec:	6923      	ldr	r3, [r4, #16]
 8007aee:	429a      	cmp	r2, r3
 8007af0:	bfa8      	it	ge
 8007af2:	4623      	movge	r3, r4
 8007af4:	460f      	mov	r7, r1
 8007af6:	bfa4      	itt	ge
 8007af8:	460c      	movge	r4, r1
 8007afa:	461f      	movge	r7, r3
 8007afc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007b00:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007b04:	68a3      	ldr	r3, [r4, #8]
 8007b06:	6861      	ldr	r1, [r4, #4]
 8007b08:	eb0a 0609 	add.w	r6, sl, r9
 8007b0c:	42b3      	cmp	r3, r6
 8007b0e:	b085      	sub	sp, #20
 8007b10:	bfb8      	it	lt
 8007b12:	3101      	addlt	r1, #1
 8007b14:	f7ff fedc 	bl	80078d0 <_Balloc>
 8007b18:	b930      	cbnz	r0, 8007b28 <__multiply+0x44>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	4b44      	ldr	r3, [pc, #272]	@ (8007c30 <__multiply+0x14c>)
 8007b1e:	4845      	ldr	r0, [pc, #276]	@ (8007c34 <__multiply+0x150>)
 8007b20:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007b24:	f000 fc92 	bl	800844c <__assert_func>
 8007b28:	f100 0514 	add.w	r5, r0, #20
 8007b2c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007b30:	462b      	mov	r3, r5
 8007b32:	2200      	movs	r2, #0
 8007b34:	4543      	cmp	r3, r8
 8007b36:	d321      	bcc.n	8007b7c <__multiply+0x98>
 8007b38:	f107 0114 	add.w	r1, r7, #20
 8007b3c:	f104 0214 	add.w	r2, r4, #20
 8007b40:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007b44:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007b48:	9302      	str	r3, [sp, #8]
 8007b4a:	1b13      	subs	r3, r2, r4
 8007b4c:	3b15      	subs	r3, #21
 8007b4e:	f023 0303 	bic.w	r3, r3, #3
 8007b52:	3304      	adds	r3, #4
 8007b54:	f104 0715 	add.w	r7, r4, #21
 8007b58:	42ba      	cmp	r2, r7
 8007b5a:	bf38      	it	cc
 8007b5c:	2304      	movcc	r3, #4
 8007b5e:	9301      	str	r3, [sp, #4]
 8007b60:	9b02      	ldr	r3, [sp, #8]
 8007b62:	9103      	str	r1, [sp, #12]
 8007b64:	428b      	cmp	r3, r1
 8007b66:	d80c      	bhi.n	8007b82 <__multiply+0x9e>
 8007b68:	2e00      	cmp	r6, #0
 8007b6a:	dd03      	ble.n	8007b74 <__multiply+0x90>
 8007b6c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d05b      	beq.n	8007c2c <__multiply+0x148>
 8007b74:	6106      	str	r6, [r0, #16]
 8007b76:	b005      	add	sp, #20
 8007b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b7c:	f843 2b04 	str.w	r2, [r3], #4
 8007b80:	e7d8      	b.n	8007b34 <__multiply+0x50>
 8007b82:	f8b1 a000 	ldrh.w	sl, [r1]
 8007b86:	f1ba 0f00 	cmp.w	sl, #0
 8007b8a:	d024      	beq.n	8007bd6 <__multiply+0xf2>
 8007b8c:	f104 0e14 	add.w	lr, r4, #20
 8007b90:	46a9      	mov	r9, r5
 8007b92:	f04f 0c00 	mov.w	ip, #0
 8007b96:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007b9a:	f8d9 3000 	ldr.w	r3, [r9]
 8007b9e:	fa1f fb87 	uxth.w	fp, r7
 8007ba2:	b29b      	uxth	r3, r3
 8007ba4:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ba8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007bac:	f8d9 7000 	ldr.w	r7, [r9]
 8007bb0:	4463      	add	r3, ip
 8007bb2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007bb6:	fb0a c70b 	mla	r7, sl, fp, ip
 8007bba:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007bbe:	b29b      	uxth	r3, r3
 8007bc0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007bc4:	4572      	cmp	r2, lr
 8007bc6:	f849 3b04 	str.w	r3, [r9], #4
 8007bca:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007bce:	d8e2      	bhi.n	8007b96 <__multiply+0xb2>
 8007bd0:	9b01      	ldr	r3, [sp, #4]
 8007bd2:	f845 c003 	str.w	ip, [r5, r3]
 8007bd6:	9b03      	ldr	r3, [sp, #12]
 8007bd8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007bdc:	3104      	adds	r1, #4
 8007bde:	f1b9 0f00 	cmp.w	r9, #0
 8007be2:	d021      	beq.n	8007c28 <__multiply+0x144>
 8007be4:	682b      	ldr	r3, [r5, #0]
 8007be6:	f104 0c14 	add.w	ip, r4, #20
 8007bea:	46ae      	mov	lr, r5
 8007bec:	f04f 0a00 	mov.w	sl, #0
 8007bf0:	f8bc b000 	ldrh.w	fp, [ip]
 8007bf4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007bf8:	fb09 770b 	mla	r7, r9, fp, r7
 8007bfc:	4457      	add	r7, sl
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c04:	f84e 3b04 	str.w	r3, [lr], #4
 8007c08:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c10:	f8be 3000 	ldrh.w	r3, [lr]
 8007c14:	fb09 330a 	mla	r3, r9, sl, r3
 8007c18:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007c1c:	4562      	cmp	r2, ip
 8007c1e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c22:	d8e5      	bhi.n	8007bf0 <__multiply+0x10c>
 8007c24:	9f01      	ldr	r7, [sp, #4]
 8007c26:	51eb      	str	r3, [r5, r7]
 8007c28:	3504      	adds	r5, #4
 8007c2a:	e799      	b.n	8007b60 <__multiply+0x7c>
 8007c2c:	3e01      	subs	r6, #1
 8007c2e:	e79b      	b.n	8007b68 <__multiply+0x84>
 8007c30:	08009c90 	.word	0x08009c90
 8007c34:	08009ca1 	.word	0x08009ca1

08007c38 <__pow5mult>:
 8007c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c3c:	4615      	mov	r5, r2
 8007c3e:	f012 0203 	ands.w	r2, r2, #3
 8007c42:	4607      	mov	r7, r0
 8007c44:	460e      	mov	r6, r1
 8007c46:	d007      	beq.n	8007c58 <__pow5mult+0x20>
 8007c48:	4c25      	ldr	r4, [pc, #148]	@ (8007ce0 <__pow5mult+0xa8>)
 8007c4a:	3a01      	subs	r2, #1
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c52:	f7ff fe9f 	bl	8007994 <__multadd>
 8007c56:	4606      	mov	r6, r0
 8007c58:	10ad      	asrs	r5, r5, #2
 8007c5a:	d03d      	beq.n	8007cd8 <__pow5mult+0xa0>
 8007c5c:	69fc      	ldr	r4, [r7, #28]
 8007c5e:	b97c      	cbnz	r4, 8007c80 <__pow5mult+0x48>
 8007c60:	2010      	movs	r0, #16
 8007c62:	f7ff fd7f 	bl	8007764 <malloc>
 8007c66:	4602      	mov	r2, r0
 8007c68:	61f8      	str	r0, [r7, #28]
 8007c6a:	b928      	cbnz	r0, 8007c78 <__pow5mult+0x40>
 8007c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ce4 <__pow5mult+0xac>)
 8007c6e:	481e      	ldr	r0, [pc, #120]	@ (8007ce8 <__pow5mult+0xb0>)
 8007c70:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007c74:	f000 fbea 	bl	800844c <__assert_func>
 8007c78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c7c:	6004      	str	r4, [r0, #0]
 8007c7e:	60c4      	str	r4, [r0, #12]
 8007c80:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007c84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c88:	b94c      	cbnz	r4, 8007c9e <__pow5mult+0x66>
 8007c8a:	f240 2171 	movw	r1, #625	@ 0x271
 8007c8e:	4638      	mov	r0, r7
 8007c90:	f7ff ff12 	bl	8007ab8 <__i2b>
 8007c94:	2300      	movs	r3, #0
 8007c96:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c9a:	4604      	mov	r4, r0
 8007c9c:	6003      	str	r3, [r0, #0]
 8007c9e:	f04f 0900 	mov.w	r9, #0
 8007ca2:	07eb      	lsls	r3, r5, #31
 8007ca4:	d50a      	bpl.n	8007cbc <__pow5mult+0x84>
 8007ca6:	4631      	mov	r1, r6
 8007ca8:	4622      	mov	r2, r4
 8007caa:	4638      	mov	r0, r7
 8007cac:	f7ff ff1a 	bl	8007ae4 <__multiply>
 8007cb0:	4631      	mov	r1, r6
 8007cb2:	4680      	mov	r8, r0
 8007cb4:	4638      	mov	r0, r7
 8007cb6:	f7ff fe4b 	bl	8007950 <_Bfree>
 8007cba:	4646      	mov	r6, r8
 8007cbc:	106d      	asrs	r5, r5, #1
 8007cbe:	d00b      	beq.n	8007cd8 <__pow5mult+0xa0>
 8007cc0:	6820      	ldr	r0, [r4, #0]
 8007cc2:	b938      	cbnz	r0, 8007cd4 <__pow5mult+0x9c>
 8007cc4:	4622      	mov	r2, r4
 8007cc6:	4621      	mov	r1, r4
 8007cc8:	4638      	mov	r0, r7
 8007cca:	f7ff ff0b 	bl	8007ae4 <__multiply>
 8007cce:	6020      	str	r0, [r4, #0]
 8007cd0:	f8c0 9000 	str.w	r9, [r0]
 8007cd4:	4604      	mov	r4, r0
 8007cd6:	e7e4      	b.n	8007ca2 <__pow5mult+0x6a>
 8007cd8:	4630      	mov	r0, r6
 8007cda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cde:	bf00      	nop
 8007ce0:	08009cfc 	.word	0x08009cfc
 8007ce4:	08009c21 	.word	0x08009c21
 8007ce8:	08009ca1 	.word	0x08009ca1

08007cec <__lshift>:
 8007cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cf0:	460c      	mov	r4, r1
 8007cf2:	6849      	ldr	r1, [r1, #4]
 8007cf4:	6923      	ldr	r3, [r4, #16]
 8007cf6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007cfa:	68a3      	ldr	r3, [r4, #8]
 8007cfc:	4607      	mov	r7, r0
 8007cfe:	4691      	mov	r9, r2
 8007d00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d04:	f108 0601 	add.w	r6, r8, #1
 8007d08:	42b3      	cmp	r3, r6
 8007d0a:	db0b      	blt.n	8007d24 <__lshift+0x38>
 8007d0c:	4638      	mov	r0, r7
 8007d0e:	f7ff fddf 	bl	80078d0 <_Balloc>
 8007d12:	4605      	mov	r5, r0
 8007d14:	b948      	cbnz	r0, 8007d2a <__lshift+0x3e>
 8007d16:	4602      	mov	r2, r0
 8007d18:	4b28      	ldr	r3, [pc, #160]	@ (8007dbc <__lshift+0xd0>)
 8007d1a:	4829      	ldr	r0, [pc, #164]	@ (8007dc0 <__lshift+0xd4>)
 8007d1c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007d20:	f000 fb94 	bl	800844c <__assert_func>
 8007d24:	3101      	adds	r1, #1
 8007d26:	005b      	lsls	r3, r3, #1
 8007d28:	e7ee      	b.n	8007d08 <__lshift+0x1c>
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	f100 0114 	add.w	r1, r0, #20
 8007d30:	f100 0210 	add.w	r2, r0, #16
 8007d34:	4618      	mov	r0, r3
 8007d36:	4553      	cmp	r3, sl
 8007d38:	db33      	blt.n	8007da2 <__lshift+0xb6>
 8007d3a:	6920      	ldr	r0, [r4, #16]
 8007d3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d40:	f104 0314 	add.w	r3, r4, #20
 8007d44:	f019 091f 	ands.w	r9, r9, #31
 8007d48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d50:	d02b      	beq.n	8007daa <__lshift+0xbe>
 8007d52:	f1c9 0e20 	rsb	lr, r9, #32
 8007d56:	468a      	mov	sl, r1
 8007d58:	2200      	movs	r2, #0
 8007d5a:	6818      	ldr	r0, [r3, #0]
 8007d5c:	fa00 f009 	lsl.w	r0, r0, r9
 8007d60:	4310      	orrs	r0, r2
 8007d62:	f84a 0b04 	str.w	r0, [sl], #4
 8007d66:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d6a:	459c      	cmp	ip, r3
 8007d6c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007d70:	d8f3      	bhi.n	8007d5a <__lshift+0x6e>
 8007d72:	ebac 0304 	sub.w	r3, ip, r4
 8007d76:	3b15      	subs	r3, #21
 8007d78:	f023 0303 	bic.w	r3, r3, #3
 8007d7c:	3304      	adds	r3, #4
 8007d7e:	f104 0015 	add.w	r0, r4, #21
 8007d82:	4584      	cmp	ip, r0
 8007d84:	bf38      	it	cc
 8007d86:	2304      	movcc	r3, #4
 8007d88:	50ca      	str	r2, [r1, r3]
 8007d8a:	b10a      	cbz	r2, 8007d90 <__lshift+0xa4>
 8007d8c:	f108 0602 	add.w	r6, r8, #2
 8007d90:	3e01      	subs	r6, #1
 8007d92:	4638      	mov	r0, r7
 8007d94:	612e      	str	r6, [r5, #16]
 8007d96:	4621      	mov	r1, r4
 8007d98:	f7ff fdda 	bl	8007950 <_Bfree>
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007da2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007da6:	3301      	adds	r3, #1
 8007da8:	e7c5      	b.n	8007d36 <__lshift+0x4a>
 8007daa:	3904      	subs	r1, #4
 8007dac:	f853 2b04 	ldr.w	r2, [r3], #4
 8007db0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007db4:	459c      	cmp	ip, r3
 8007db6:	d8f9      	bhi.n	8007dac <__lshift+0xc0>
 8007db8:	e7ea      	b.n	8007d90 <__lshift+0xa4>
 8007dba:	bf00      	nop
 8007dbc:	08009c90 	.word	0x08009c90
 8007dc0:	08009ca1 	.word	0x08009ca1

08007dc4 <__mcmp>:
 8007dc4:	690a      	ldr	r2, [r1, #16]
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	6900      	ldr	r0, [r0, #16]
 8007dca:	1a80      	subs	r0, r0, r2
 8007dcc:	b530      	push	{r4, r5, lr}
 8007dce:	d10e      	bne.n	8007dee <__mcmp+0x2a>
 8007dd0:	3314      	adds	r3, #20
 8007dd2:	3114      	adds	r1, #20
 8007dd4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007dd8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007ddc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007de0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007de4:	4295      	cmp	r5, r2
 8007de6:	d003      	beq.n	8007df0 <__mcmp+0x2c>
 8007de8:	d205      	bcs.n	8007df6 <__mcmp+0x32>
 8007dea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007dee:	bd30      	pop	{r4, r5, pc}
 8007df0:	42a3      	cmp	r3, r4
 8007df2:	d3f3      	bcc.n	8007ddc <__mcmp+0x18>
 8007df4:	e7fb      	b.n	8007dee <__mcmp+0x2a>
 8007df6:	2001      	movs	r0, #1
 8007df8:	e7f9      	b.n	8007dee <__mcmp+0x2a>
	...

08007dfc <__mdiff>:
 8007dfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e00:	4689      	mov	r9, r1
 8007e02:	4606      	mov	r6, r0
 8007e04:	4611      	mov	r1, r2
 8007e06:	4648      	mov	r0, r9
 8007e08:	4614      	mov	r4, r2
 8007e0a:	f7ff ffdb 	bl	8007dc4 <__mcmp>
 8007e0e:	1e05      	subs	r5, r0, #0
 8007e10:	d112      	bne.n	8007e38 <__mdiff+0x3c>
 8007e12:	4629      	mov	r1, r5
 8007e14:	4630      	mov	r0, r6
 8007e16:	f7ff fd5b 	bl	80078d0 <_Balloc>
 8007e1a:	4602      	mov	r2, r0
 8007e1c:	b928      	cbnz	r0, 8007e2a <__mdiff+0x2e>
 8007e1e:	4b3f      	ldr	r3, [pc, #252]	@ (8007f1c <__mdiff+0x120>)
 8007e20:	f240 2137 	movw	r1, #567	@ 0x237
 8007e24:	483e      	ldr	r0, [pc, #248]	@ (8007f20 <__mdiff+0x124>)
 8007e26:	f000 fb11 	bl	800844c <__assert_func>
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007e30:	4610      	mov	r0, r2
 8007e32:	b003      	add	sp, #12
 8007e34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e38:	bfbc      	itt	lt
 8007e3a:	464b      	movlt	r3, r9
 8007e3c:	46a1      	movlt	r9, r4
 8007e3e:	4630      	mov	r0, r6
 8007e40:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e44:	bfba      	itte	lt
 8007e46:	461c      	movlt	r4, r3
 8007e48:	2501      	movlt	r5, #1
 8007e4a:	2500      	movge	r5, #0
 8007e4c:	f7ff fd40 	bl	80078d0 <_Balloc>
 8007e50:	4602      	mov	r2, r0
 8007e52:	b918      	cbnz	r0, 8007e5c <__mdiff+0x60>
 8007e54:	4b31      	ldr	r3, [pc, #196]	@ (8007f1c <__mdiff+0x120>)
 8007e56:	f240 2145 	movw	r1, #581	@ 0x245
 8007e5a:	e7e3      	b.n	8007e24 <__mdiff+0x28>
 8007e5c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e60:	6926      	ldr	r6, [r4, #16]
 8007e62:	60c5      	str	r5, [r0, #12]
 8007e64:	f109 0310 	add.w	r3, r9, #16
 8007e68:	f109 0514 	add.w	r5, r9, #20
 8007e6c:	f104 0e14 	add.w	lr, r4, #20
 8007e70:	f100 0b14 	add.w	fp, r0, #20
 8007e74:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007e78:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007e7c:	9301      	str	r3, [sp, #4]
 8007e7e:	46d9      	mov	r9, fp
 8007e80:	f04f 0c00 	mov.w	ip, #0
 8007e84:	9b01      	ldr	r3, [sp, #4]
 8007e86:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007e8a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007e8e:	9301      	str	r3, [sp, #4]
 8007e90:	fa1f f38a 	uxth.w	r3, sl
 8007e94:	4619      	mov	r1, r3
 8007e96:	b283      	uxth	r3, r0
 8007e98:	1acb      	subs	r3, r1, r3
 8007e9a:	0c00      	lsrs	r0, r0, #16
 8007e9c:	4463      	add	r3, ip
 8007e9e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007ea2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007ea6:	b29b      	uxth	r3, r3
 8007ea8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007eac:	4576      	cmp	r6, lr
 8007eae:	f849 3b04 	str.w	r3, [r9], #4
 8007eb2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007eb6:	d8e5      	bhi.n	8007e84 <__mdiff+0x88>
 8007eb8:	1b33      	subs	r3, r6, r4
 8007eba:	3b15      	subs	r3, #21
 8007ebc:	f023 0303 	bic.w	r3, r3, #3
 8007ec0:	3415      	adds	r4, #21
 8007ec2:	3304      	adds	r3, #4
 8007ec4:	42a6      	cmp	r6, r4
 8007ec6:	bf38      	it	cc
 8007ec8:	2304      	movcc	r3, #4
 8007eca:	441d      	add	r5, r3
 8007ecc:	445b      	add	r3, fp
 8007ece:	461e      	mov	r6, r3
 8007ed0:	462c      	mov	r4, r5
 8007ed2:	4544      	cmp	r4, r8
 8007ed4:	d30e      	bcc.n	8007ef4 <__mdiff+0xf8>
 8007ed6:	f108 0103 	add.w	r1, r8, #3
 8007eda:	1b49      	subs	r1, r1, r5
 8007edc:	f021 0103 	bic.w	r1, r1, #3
 8007ee0:	3d03      	subs	r5, #3
 8007ee2:	45a8      	cmp	r8, r5
 8007ee4:	bf38      	it	cc
 8007ee6:	2100      	movcc	r1, #0
 8007ee8:	440b      	add	r3, r1
 8007eea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007eee:	b191      	cbz	r1, 8007f16 <__mdiff+0x11a>
 8007ef0:	6117      	str	r7, [r2, #16]
 8007ef2:	e79d      	b.n	8007e30 <__mdiff+0x34>
 8007ef4:	f854 1b04 	ldr.w	r1, [r4], #4
 8007ef8:	46e6      	mov	lr, ip
 8007efa:	0c08      	lsrs	r0, r1, #16
 8007efc:	fa1c fc81 	uxtah	ip, ip, r1
 8007f00:	4471      	add	r1, lr
 8007f02:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f06:	b289      	uxth	r1, r1
 8007f08:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f0c:	f846 1b04 	str.w	r1, [r6], #4
 8007f10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f14:	e7dd      	b.n	8007ed2 <__mdiff+0xd6>
 8007f16:	3f01      	subs	r7, #1
 8007f18:	e7e7      	b.n	8007eea <__mdiff+0xee>
 8007f1a:	bf00      	nop
 8007f1c:	08009c90 	.word	0x08009c90
 8007f20:	08009ca1 	.word	0x08009ca1

08007f24 <__d2b>:
 8007f24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f28:	460f      	mov	r7, r1
 8007f2a:	2101      	movs	r1, #1
 8007f2c:	ec59 8b10 	vmov	r8, r9, d0
 8007f30:	4616      	mov	r6, r2
 8007f32:	f7ff fccd 	bl	80078d0 <_Balloc>
 8007f36:	4604      	mov	r4, r0
 8007f38:	b930      	cbnz	r0, 8007f48 <__d2b+0x24>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	4b23      	ldr	r3, [pc, #140]	@ (8007fcc <__d2b+0xa8>)
 8007f3e:	4824      	ldr	r0, [pc, #144]	@ (8007fd0 <__d2b+0xac>)
 8007f40:	f240 310f 	movw	r1, #783	@ 0x30f
 8007f44:	f000 fa82 	bl	800844c <__assert_func>
 8007f48:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007f4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f50:	b10d      	cbz	r5, 8007f56 <__d2b+0x32>
 8007f52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f56:	9301      	str	r3, [sp, #4]
 8007f58:	f1b8 0300 	subs.w	r3, r8, #0
 8007f5c:	d023      	beq.n	8007fa6 <__d2b+0x82>
 8007f5e:	4668      	mov	r0, sp
 8007f60:	9300      	str	r3, [sp, #0]
 8007f62:	f7ff fd7c 	bl	8007a5e <__lo0bits>
 8007f66:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f6a:	b1d0      	cbz	r0, 8007fa2 <__d2b+0x7e>
 8007f6c:	f1c0 0320 	rsb	r3, r0, #32
 8007f70:	fa02 f303 	lsl.w	r3, r2, r3
 8007f74:	430b      	orrs	r3, r1
 8007f76:	40c2      	lsrs	r2, r0
 8007f78:	6163      	str	r3, [r4, #20]
 8007f7a:	9201      	str	r2, [sp, #4]
 8007f7c:	9b01      	ldr	r3, [sp, #4]
 8007f7e:	61a3      	str	r3, [r4, #24]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	bf0c      	ite	eq
 8007f84:	2201      	moveq	r2, #1
 8007f86:	2202      	movne	r2, #2
 8007f88:	6122      	str	r2, [r4, #16]
 8007f8a:	b1a5      	cbz	r5, 8007fb6 <__d2b+0x92>
 8007f8c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007f90:	4405      	add	r5, r0
 8007f92:	603d      	str	r5, [r7, #0]
 8007f94:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007f98:	6030      	str	r0, [r6, #0]
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	b003      	add	sp, #12
 8007f9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007fa2:	6161      	str	r1, [r4, #20]
 8007fa4:	e7ea      	b.n	8007f7c <__d2b+0x58>
 8007fa6:	a801      	add	r0, sp, #4
 8007fa8:	f7ff fd59 	bl	8007a5e <__lo0bits>
 8007fac:	9b01      	ldr	r3, [sp, #4]
 8007fae:	6163      	str	r3, [r4, #20]
 8007fb0:	3020      	adds	r0, #32
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	e7e8      	b.n	8007f88 <__d2b+0x64>
 8007fb6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007fba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007fbe:	6038      	str	r0, [r7, #0]
 8007fc0:	6918      	ldr	r0, [r3, #16]
 8007fc2:	f7ff fd2d 	bl	8007a20 <__hi0bits>
 8007fc6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007fca:	e7e5      	b.n	8007f98 <__d2b+0x74>
 8007fcc:	08009c90 	.word	0x08009c90
 8007fd0:	08009ca1 	.word	0x08009ca1

08007fd4 <__ssputs_r>:
 8007fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fd8:	688e      	ldr	r6, [r1, #8]
 8007fda:	461f      	mov	r7, r3
 8007fdc:	42be      	cmp	r6, r7
 8007fde:	680b      	ldr	r3, [r1, #0]
 8007fe0:	4682      	mov	sl, r0
 8007fe2:	460c      	mov	r4, r1
 8007fe4:	4690      	mov	r8, r2
 8007fe6:	d82d      	bhi.n	8008044 <__ssputs_r+0x70>
 8007fe8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007fec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007ff0:	d026      	beq.n	8008040 <__ssputs_r+0x6c>
 8007ff2:	6965      	ldr	r5, [r4, #20]
 8007ff4:	6909      	ldr	r1, [r1, #16]
 8007ff6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ffa:	eba3 0901 	sub.w	r9, r3, r1
 8007ffe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008002:	1c7b      	adds	r3, r7, #1
 8008004:	444b      	add	r3, r9
 8008006:	106d      	asrs	r5, r5, #1
 8008008:	429d      	cmp	r5, r3
 800800a:	bf38      	it	cc
 800800c:	461d      	movcc	r5, r3
 800800e:	0553      	lsls	r3, r2, #21
 8008010:	d527      	bpl.n	8008062 <__ssputs_r+0x8e>
 8008012:	4629      	mov	r1, r5
 8008014:	f7ff fbd0 	bl	80077b8 <_malloc_r>
 8008018:	4606      	mov	r6, r0
 800801a:	b360      	cbz	r0, 8008076 <__ssputs_r+0xa2>
 800801c:	6921      	ldr	r1, [r4, #16]
 800801e:	464a      	mov	r2, r9
 8008020:	f000 fa06 	bl	8008430 <memcpy>
 8008024:	89a3      	ldrh	r3, [r4, #12]
 8008026:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800802a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800802e:	81a3      	strh	r3, [r4, #12]
 8008030:	6126      	str	r6, [r4, #16]
 8008032:	6165      	str	r5, [r4, #20]
 8008034:	444e      	add	r6, r9
 8008036:	eba5 0509 	sub.w	r5, r5, r9
 800803a:	6026      	str	r6, [r4, #0]
 800803c:	60a5      	str	r5, [r4, #8]
 800803e:	463e      	mov	r6, r7
 8008040:	42be      	cmp	r6, r7
 8008042:	d900      	bls.n	8008046 <__ssputs_r+0x72>
 8008044:	463e      	mov	r6, r7
 8008046:	6820      	ldr	r0, [r4, #0]
 8008048:	4632      	mov	r2, r6
 800804a:	4641      	mov	r1, r8
 800804c:	f000 f9c6 	bl	80083dc <memmove>
 8008050:	68a3      	ldr	r3, [r4, #8]
 8008052:	1b9b      	subs	r3, r3, r6
 8008054:	60a3      	str	r3, [r4, #8]
 8008056:	6823      	ldr	r3, [r4, #0]
 8008058:	4433      	add	r3, r6
 800805a:	6023      	str	r3, [r4, #0]
 800805c:	2000      	movs	r0, #0
 800805e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008062:	462a      	mov	r2, r5
 8008064:	f000 fa36 	bl	80084d4 <_realloc_r>
 8008068:	4606      	mov	r6, r0
 800806a:	2800      	cmp	r0, #0
 800806c:	d1e0      	bne.n	8008030 <__ssputs_r+0x5c>
 800806e:	6921      	ldr	r1, [r4, #16]
 8008070:	4650      	mov	r0, sl
 8008072:	f7ff fb2d 	bl	80076d0 <_free_r>
 8008076:	230c      	movs	r3, #12
 8008078:	f8ca 3000 	str.w	r3, [sl]
 800807c:	89a3      	ldrh	r3, [r4, #12]
 800807e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008082:	81a3      	strh	r3, [r4, #12]
 8008084:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008088:	e7e9      	b.n	800805e <__ssputs_r+0x8a>
	...

0800808c <_svfiprintf_r>:
 800808c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008090:	4698      	mov	r8, r3
 8008092:	898b      	ldrh	r3, [r1, #12]
 8008094:	061b      	lsls	r3, r3, #24
 8008096:	b09d      	sub	sp, #116	@ 0x74
 8008098:	4607      	mov	r7, r0
 800809a:	460d      	mov	r5, r1
 800809c:	4614      	mov	r4, r2
 800809e:	d510      	bpl.n	80080c2 <_svfiprintf_r+0x36>
 80080a0:	690b      	ldr	r3, [r1, #16]
 80080a2:	b973      	cbnz	r3, 80080c2 <_svfiprintf_r+0x36>
 80080a4:	2140      	movs	r1, #64	@ 0x40
 80080a6:	f7ff fb87 	bl	80077b8 <_malloc_r>
 80080aa:	6028      	str	r0, [r5, #0]
 80080ac:	6128      	str	r0, [r5, #16]
 80080ae:	b930      	cbnz	r0, 80080be <_svfiprintf_r+0x32>
 80080b0:	230c      	movs	r3, #12
 80080b2:	603b      	str	r3, [r7, #0]
 80080b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80080b8:	b01d      	add	sp, #116	@ 0x74
 80080ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080be:	2340      	movs	r3, #64	@ 0x40
 80080c0:	616b      	str	r3, [r5, #20]
 80080c2:	2300      	movs	r3, #0
 80080c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80080c6:	2320      	movs	r3, #32
 80080c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80080cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80080d0:	2330      	movs	r3, #48	@ 0x30
 80080d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008270 <_svfiprintf_r+0x1e4>
 80080d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80080da:	f04f 0901 	mov.w	r9, #1
 80080de:	4623      	mov	r3, r4
 80080e0:	469a      	mov	sl, r3
 80080e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80080e6:	b10a      	cbz	r2, 80080ec <_svfiprintf_r+0x60>
 80080e8:	2a25      	cmp	r2, #37	@ 0x25
 80080ea:	d1f9      	bne.n	80080e0 <_svfiprintf_r+0x54>
 80080ec:	ebba 0b04 	subs.w	fp, sl, r4
 80080f0:	d00b      	beq.n	800810a <_svfiprintf_r+0x7e>
 80080f2:	465b      	mov	r3, fp
 80080f4:	4622      	mov	r2, r4
 80080f6:	4629      	mov	r1, r5
 80080f8:	4638      	mov	r0, r7
 80080fa:	f7ff ff6b 	bl	8007fd4 <__ssputs_r>
 80080fe:	3001      	adds	r0, #1
 8008100:	f000 80a7 	beq.w	8008252 <_svfiprintf_r+0x1c6>
 8008104:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008106:	445a      	add	r2, fp
 8008108:	9209      	str	r2, [sp, #36]	@ 0x24
 800810a:	f89a 3000 	ldrb.w	r3, [sl]
 800810e:	2b00      	cmp	r3, #0
 8008110:	f000 809f 	beq.w	8008252 <_svfiprintf_r+0x1c6>
 8008114:	2300      	movs	r3, #0
 8008116:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800811a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800811e:	f10a 0a01 	add.w	sl, sl, #1
 8008122:	9304      	str	r3, [sp, #16]
 8008124:	9307      	str	r3, [sp, #28]
 8008126:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800812a:	931a      	str	r3, [sp, #104]	@ 0x68
 800812c:	4654      	mov	r4, sl
 800812e:	2205      	movs	r2, #5
 8008130:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008134:	484e      	ldr	r0, [pc, #312]	@ (8008270 <_svfiprintf_r+0x1e4>)
 8008136:	f7f8 f853 	bl	80001e0 <memchr>
 800813a:	9a04      	ldr	r2, [sp, #16]
 800813c:	b9d8      	cbnz	r0, 8008176 <_svfiprintf_r+0xea>
 800813e:	06d0      	lsls	r0, r2, #27
 8008140:	bf44      	itt	mi
 8008142:	2320      	movmi	r3, #32
 8008144:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008148:	0711      	lsls	r1, r2, #28
 800814a:	bf44      	itt	mi
 800814c:	232b      	movmi	r3, #43	@ 0x2b
 800814e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008152:	f89a 3000 	ldrb.w	r3, [sl]
 8008156:	2b2a      	cmp	r3, #42	@ 0x2a
 8008158:	d015      	beq.n	8008186 <_svfiprintf_r+0xfa>
 800815a:	9a07      	ldr	r2, [sp, #28]
 800815c:	4654      	mov	r4, sl
 800815e:	2000      	movs	r0, #0
 8008160:	f04f 0c0a 	mov.w	ip, #10
 8008164:	4621      	mov	r1, r4
 8008166:	f811 3b01 	ldrb.w	r3, [r1], #1
 800816a:	3b30      	subs	r3, #48	@ 0x30
 800816c:	2b09      	cmp	r3, #9
 800816e:	d94b      	bls.n	8008208 <_svfiprintf_r+0x17c>
 8008170:	b1b0      	cbz	r0, 80081a0 <_svfiprintf_r+0x114>
 8008172:	9207      	str	r2, [sp, #28]
 8008174:	e014      	b.n	80081a0 <_svfiprintf_r+0x114>
 8008176:	eba0 0308 	sub.w	r3, r0, r8
 800817a:	fa09 f303 	lsl.w	r3, r9, r3
 800817e:	4313      	orrs	r3, r2
 8008180:	9304      	str	r3, [sp, #16]
 8008182:	46a2      	mov	sl, r4
 8008184:	e7d2      	b.n	800812c <_svfiprintf_r+0xa0>
 8008186:	9b03      	ldr	r3, [sp, #12]
 8008188:	1d19      	adds	r1, r3, #4
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	9103      	str	r1, [sp, #12]
 800818e:	2b00      	cmp	r3, #0
 8008190:	bfbb      	ittet	lt
 8008192:	425b      	neglt	r3, r3
 8008194:	f042 0202 	orrlt.w	r2, r2, #2
 8008198:	9307      	strge	r3, [sp, #28]
 800819a:	9307      	strlt	r3, [sp, #28]
 800819c:	bfb8      	it	lt
 800819e:	9204      	strlt	r2, [sp, #16]
 80081a0:	7823      	ldrb	r3, [r4, #0]
 80081a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80081a4:	d10a      	bne.n	80081bc <_svfiprintf_r+0x130>
 80081a6:	7863      	ldrb	r3, [r4, #1]
 80081a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80081aa:	d132      	bne.n	8008212 <_svfiprintf_r+0x186>
 80081ac:	9b03      	ldr	r3, [sp, #12]
 80081ae:	1d1a      	adds	r2, r3, #4
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	9203      	str	r2, [sp, #12]
 80081b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80081b8:	3402      	adds	r4, #2
 80081ba:	9305      	str	r3, [sp, #20]
 80081bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008280 <_svfiprintf_r+0x1f4>
 80081c0:	7821      	ldrb	r1, [r4, #0]
 80081c2:	2203      	movs	r2, #3
 80081c4:	4650      	mov	r0, sl
 80081c6:	f7f8 f80b 	bl	80001e0 <memchr>
 80081ca:	b138      	cbz	r0, 80081dc <_svfiprintf_r+0x150>
 80081cc:	9b04      	ldr	r3, [sp, #16]
 80081ce:	eba0 000a 	sub.w	r0, r0, sl
 80081d2:	2240      	movs	r2, #64	@ 0x40
 80081d4:	4082      	lsls	r2, r0
 80081d6:	4313      	orrs	r3, r2
 80081d8:	3401      	adds	r4, #1
 80081da:	9304      	str	r3, [sp, #16]
 80081dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081e0:	4824      	ldr	r0, [pc, #144]	@ (8008274 <_svfiprintf_r+0x1e8>)
 80081e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80081e6:	2206      	movs	r2, #6
 80081e8:	f7f7 fffa 	bl	80001e0 <memchr>
 80081ec:	2800      	cmp	r0, #0
 80081ee:	d036      	beq.n	800825e <_svfiprintf_r+0x1d2>
 80081f0:	4b21      	ldr	r3, [pc, #132]	@ (8008278 <_svfiprintf_r+0x1ec>)
 80081f2:	bb1b      	cbnz	r3, 800823c <_svfiprintf_r+0x1b0>
 80081f4:	9b03      	ldr	r3, [sp, #12]
 80081f6:	3307      	adds	r3, #7
 80081f8:	f023 0307 	bic.w	r3, r3, #7
 80081fc:	3308      	adds	r3, #8
 80081fe:	9303      	str	r3, [sp, #12]
 8008200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008202:	4433      	add	r3, r6
 8008204:	9309      	str	r3, [sp, #36]	@ 0x24
 8008206:	e76a      	b.n	80080de <_svfiprintf_r+0x52>
 8008208:	fb0c 3202 	mla	r2, ip, r2, r3
 800820c:	460c      	mov	r4, r1
 800820e:	2001      	movs	r0, #1
 8008210:	e7a8      	b.n	8008164 <_svfiprintf_r+0xd8>
 8008212:	2300      	movs	r3, #0
 8008214:	3401      	adds	r4, #1
 8008216:	9305      	str	r3, [sp, #20]
 8008218:	4619      	mov	r1, r3
 800821a:	f04f 0c0a 	mov.w	ip, #10
 800821e:	4620      	mov	r0, r4
 8008220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008224:	3a30      	subs	r2, #48	@ 0x30
 8008226:	2a09      	cmp	r2, #9
 8008228:	d903      	bls.n	8008232 <_svfiprintf_r+0x1a6>
 800822a:	2b00      	cmp	r3, #0
 800822c:	d0c6      	beq.n	80081bc <_svfiprintf_r+0x130>
 800822e:	9105      	str	r1, [sp, #20]
 8008230:	e7c4      	b.n	80081bc <_svfiprintf_r+0x130>
 8008232:	fb0c 2101 	mla	r1, ip, r1, r2
 8008236:	4604      	mov	r4, r0
 8008238:	2301      	movs	r3, #1
 800823a:	e7f0      	b.n	800821e <_svfiprintf_r+0x192>
 800823c:	ab03      	add	r3, sp, #12
 800823e:	9300      	str	r3, [sp, #0]
 8008240:	462a      	mov	r2, r5
 8008242:	4b0e      	ldr	r3, [pc, #56]	@ (800827c <_svfiprintf_r+0x1f0>)
 8008244:	a904      	add	r1, sp, #16
 8008246:	4638      	mov	r0, r7
 8008248:	f7fd fe98 	bl	8005f7c <_printf_float>
 800824c:	1c42      	adds	r2, r0, #1
 800824e:	4606      	mov	r6, r0
 8008250:	d1d6      	bne.n	8008200 <_svfiprintf_r+0x174>
 8008252:	89ab      	ldrh	r3, [r5, #12]
 8008254:	065b      	lsls	r3, r3, #25
 8008256:	f53f af2d 	bmi.w	80080b4 <_svfiprintf_r+0x28>
 800825a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800825c:	e72c      	b.n	80080b8 <_svfiprintf_r+0x2c>
 800825e:	ab03      	add	r3, sp, #12
 8008260:	9300      	str	r3, [sp, #0]
 8008262:	462a      	mov	r2, r5
 8008264:	4b05      	ldr	r3, [pc, #20]	@ (800827c <_svfiprintf_r+0x1f0>)
 8008266:	a904      	add	r1, sp, #16
 8008268:	4638      	mov	r0, r7
 800826a:	f7fe f91f 	bl	80064ac <_printf_i>
 800826e:	e7ed      	b.n	800824c <_svfiprintf_r+0x1c0>
 8008270:	08009df8 	.word	0x08009df8
 8008274:	08009e02 	.word	0x08009e02
 8008278:	08005f7d 	.word	0x08005f7d
 800827c:	08007fd5 	.word	0x08007fd5
 8008280:	08009dfe 	.word	0x08009dfe

08008284 <__sflush_r>:
 8008284:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800828c:	0716      	lsls	r6, r2, #28
 800828e:	4605      	mov	r5, r0
 8008290:	460c      	mov	r4, r1
 8008292:	d454      	bmi.n	800833e <__sflush_r+0xba>
 8008294:	684b      	ldr	r3, [r1, #4]
 8008296:	2b00      	cmp	r3, #0
 8008298:	dc02      	bgt.n	80082a0 <__sflush_r+0x1c>
 800829a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800829c:	2b00      	cmp	r3, #0
 800829e:	dd48      	ble.n	8008332 <__sflush_r+0xae>
 80082a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80082a2:	2e00      	cmp	r6, #0
 80082a4:	d045      	beq.n	8008332 <__sflush_r+0xae>
 80082a6:	2300      	movs	r3, #0
 80082a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80082ac:	682f      	ldr	r7, [r5, #0]
 80082ae:	6a21      	ldr	r1, [r4, #32]
 80082b0:	602b      	str	r3, [r5, #0]
 80082b2:	d030      	beq.n	8008316 <__sflush_r+0x92>
 80082b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80082b6:	89a3      	ldrh	r3, [r4, #12]
 80082b8:	0759      	lsls	r1, r3, #29
 80082ba:	d505      	bpl.n	80082c8 <__sflush_r+0x44>
 80082bc:	6863      	ldr	r3, [r4, #4]
 80082be:	1ad2      	subs	r2, r2, r3
 80082c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80082c2:	b10b      	cbz	r3, 80082c8 <__sflush_r+0x44>
 80082c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80082c6:	1ad2      	subs	r2, r2, r3
 80082c8:	2300      	movs	r3, #0
 80082ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80082cc:	6a21      	ldr	r1, [r4, #32]
 80082ce:	4628      	mov	r0, r5
 80082d0:	47b0      	blx	r6
 80082d2:	1c43      	adds	r3, r0, #1
 80082d4:	89a3      	ldrh	r3, [r4, #12]
 80082d6:	d106      	bne.n	80082e6 <__sflush_r+0x62>
 80082d8:	6829      	ldr	r1, [r5, #0]
 80082da:	291d      	cmp	r1, #29
 80082dc:	d82b      	bhi.n	8008336 <__sflush_r+0xb2>
 80082de:	4a2a      	ldr	r2, [pc, #168]	@ (8008388 <__sflush_r+0x104>)
 80082e0:	410a      	asrs	r2, r1
 80082e2:	07d6      	lsls	r6, r2, #31
 80082e4:	d427      	bmi.n	8008336 <__sflush_r+0xb2>
 80082e6:	2200      	movs	r2, #0
 80082e8:	6062      	str	r2, [r4, #4]
 80082ea:	04d9      	lsls	r1, r3, #19
 80082ec:	6922      	ldr	r2, [r4, #16]
 80082ee:	6022      	str	r2, [r4, #0]
 80082f0:	d504      	bpl.n	80082fc <__sflush_r+0x78>
 80082f2:	1c42      	adds	r2, r0, #1
 80082f4:	d101      	bne.n	80082fa <__sflush_r+0x76>
 80082f6:	682b      	ldr	r3, [r5, #0]
 80082f8:	b903      	cbnz	r3, 80082fc <__sflush_r+0x78>
 80082fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80082fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082fe:	602f      	str	r7, [r5, #0]
 8008300:	b1b9      	cbz	r1, 8008332 <__sflush_r+0xae>
 8008302:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008306:	4299      	cmp	r1, r3
 8008308:	d002      	beq.n	8008310 <__sflush_r+0x8c>
 800830a:	4628      	mov	r0, r5
 800830c:	f7ff f9e0 	bl	80076d0 <_free_r>
 8008310:	2300      	movs	r3, #0
 8008312:	6363      	str	r3, [r4, #52]	@ 0x34
 8008314:	e00d      	b.n	8008332 <__sflush_r+0xae>
 8008316:	2301      	movs	r3, #1
 8008318:	4628      	mov	r0, r5
 800831a:	47b0      	blx	r6
 800831c:	4602      	mov	r2, r0
 800831e:	1c50      	adds	r0, r2, #1
 8008320:	d1c9      	bne.n	80082b6 <__sflush_r+0x32>
 8008322:	682b      	ldr	r3, [r5, #0]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d0c6      	beq.n	80082b6 <__sflush_r+0x32>
 8008328:	2b1d      	cmp	r3, #29
 800832a:	d001      	beq.n	8008330 <__sflush_r+0xac>
 800832c:	2b16      	cmp	r3, #22
 800832e:	d11e      	bne.n	800836e <__sflush_r+0xea>
 8008330:	602f      	str	r7, [r5, #0]
 8008332:	2000      	movs	r0, #0
 8008334:	e022      	b.n	800837c <__sflush_r+0xf8>
 8008336:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800833a:	b21b      	sxth	r3, r3
 800833c:	e01b      	b.n	8008376 <__sflush_r+0xf2>
 800833e:	690f      	ldr	r7, [r1, #16]
 8008340:	2f00      	cmp	r7, #0
 8008342:	d0f6      	beq.n	8008332 <__sflush_r+0xae>
 8008344:	0793      	lsls	r3, r2, #30
 8008346:	680e      	ldr	r6, [r1, #0]
 8008348:	bf08      	it	eq
 800834a:	694b      	ldreq	r3, [r1, #20]
 800834c:	600f      	str	r7, [r1, #0]
 800834e:	bf18      	it	ne
 8008350:	2300      	movne	r3, #0
 8008352:	eba6 0807 	sub.w	r8, r6, r7
 8008356:	608b      	str	r3, [r1, #8]
 8008358:	f1b8 0f00 	cmp.w	r8, #0
 800835c:	dde9      	ble.n	8008332 <__sflush_r+0xae>
 800835e:	6a21      	ldr	r1, [r4, #32]
 8008360:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008362:	4643      	mov	r3, r8
 8008364:	463a      	mov	r2, r7
 8008366:	4628      	mov	r0, r5
 8008368:	47b0      	blx	r6
 800836a:	2800      	cmp	r0, #0
 800836c:	dc08      	bgt.n	8008380 <__sflush_r+0xfc>
 800836e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008376:	81a3      	strh	r3, [r4, #12]
 8008378:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800837c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008380:	4407      	add	r7, r0
 8008382:	eba8 0800 	sub.w	r8, r8, r0
 8008386:	e7e7      	b.n	8008358 <__sflush_r+0xd4>
 8008388:	dfbffffe 	.word	0xdfbffffe

0800838c <_fflush_r>:
 800838c:	b538      	push	{r3, r4, r5, lr}
 800838e:	690b      	ldr	r3, [r1, #16]
 8008390:	4605      	mov	r5, r0
 8008392:	460c      	mov	r4, r1
 8008394:	b913      	cbnz	r3, 800839c <_fflush_r+0x10>
 8008396:	2500      	movs	r5, #0
 8008398:	4628      	mov	r0, r5
 800839a:	bd38      	pop	{r3, r4, r5, pc}
 800839c:	b118      	cbz	r0, 80083a6 <_fflush_r+0x1a>
 800839e:	6a03      	ldr	r3, [r0, #32]
 80083a0:	b90b      	cbnz	r3, 80083a6 <_fflush_r+0x1a>
 80083a2:	f7fe fa2f 	bl	8006804 <__sinit>
 80083a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d0f3      	beq.n	8008396 <_fflush_r+0xa>
 80083ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80083b0:	07d0      	lsls	r0, r2, #31
 80083b2:	d404      	bmi.n	80083be <_fflush_r+0x32>
 80083b4:	0599      	lsls	r1, r3, #22
 80083b6:	d402      	bmi.n	80083be <_fflush_r+0x32>
 80083b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083ba:	f7fe fb3a 	bl	8006a32 <__retarget_lock_acquire_recursive>
 80083be:	4628      	mov	r0, r5
 80083c0:	4621      	mov	r1, r4
 80083c2:	f7ff ff5f 	bl	8008284 <__sflush_r>
 80083c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80083c8:	07da      	lsls	r2, r3, #31
 80083ca:	4605      	mov	r5, r0
 80083cc:	d4e4      	bmi.n	8008398 <_fflush_r+0xc>
 80083ce:	89a3      	ldrh	r3, [r4, #12]
 80083d0:	059b      	lsls	r3, r3, #22
 80083d2:	d4e1      	bmi.n	8008398 <_fflush_r+0xc>
 80083d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083d6:	f7fe fb2d 	bl	8006a34 <__retarget_lock_release_recursive>
 80083da:	e7dd      	b.n	8008398 <_fflush_r+0xc>

080083dc <memmove>:
 80083dc:	4288      	cmp	r0, r1
 80083de:	b510      	push	{r4, lr}
 80083e0:	eb01 0402 	add.w	r4, r1, r2
 80083e4:	d902      	bls.n	80083ec <memmove+0x10>
 80083e6:	4284      	cmp	r4, r0
 80083e8:	4623      	mov	r3, r4
 80083ea:	d807      	bhi.n	80083fc <memmove+0x20>
 80083ec:	1e43      	subs	r3, r0, #1
 80083ee:	42a1      	cmp	r1, r4
 80083f0:	d008      	beq.n	8008404 <memmove+0x28>
 80083f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80083fa:	e7f8      	b.n	80083ee <memmove+0x12>
 80083fc:	4402      	add	r2, r0
 80083fe:	4601      	mov	r1, r0
 8008400:	428a      	cmp	r2, r1
 8008402:	d100      	bne.n	8008406 <memmove+0x2a>
 8008404:	bd10      	pop	{r4, pc}
 8008406:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800840a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800840e:	e7f7      	b.n	8008400 <memmove+0x24>

08008410 <_sbrk_r>:
 8008410:	b538      	push	{r3, r4, r5, lr}
 8008412:	4d06      	ldr	r5, [pc, #24]	@ (800842c <_sbrk_r+0x1c>)
 8008414:	2300      	movs	r3, #0
 8008416:	4604      	mov	r4, r0
 8008418:	4608      	mov	r0, r1
 800841a:	602b      	str	r3, [r5, #0]
 800841c:	f7fa f982 	bl	8002724 <_sbrk>
 8008420:	1c43      	adds	r3, r0, #1
 8008422:	d102      	bne.n	800842a <_sbrk_r+0x1a>
 8008424:	682b      	ldr	r3, [r5, #0]
 8008426:	b103      	cbz	r3, 800842a <_sbrk_r+0x1a>
 8008428:	6023      	str	r3, [r4, #0]
 800842a:	bd38      	pop	{r3, r4, r5, pc}
 800842c:	200004b0 	.word	0x200004b0

08008430 <memcpy>:
 8008430:	440a      	add	r2, r1
 8008432:	4291      	cmp	r1, r2
 8008434:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008438:	d100      	bne.n	800843c <memcpy+0xc>
 800843a:	4770      	bx	lr
 800843c:	b510      	push	{r4, lr}
 800843e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008442:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008446:	4291      	cmp	r1, r2
 8008448:	d1f9      	bne.n	800843e <memcpy+0xe>
 800844a:	bd10      	pop	{r4, pc}

0800844c <__assert_func>:
 800844c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800844e:	4614      	mov	r4, r2
 8008450:	461a      	mov	r2, r3
 8008452:	4b09      	ldr	r3, [pc, #36]	@ (8008478 <__assert_func+0x2c>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4605      	mov	r5, r0
 8008458:	68d8      	ldr	r0, [r3, #12]
 800845a:	b954      	cbnz	r4, 8008472 <__assert_func+0x26>
 800845c:	4b07      	ldr	r3, [pc, #28]	@ (800847c <__assert_func+0x30>)
 800845e:	461c      	mov	r4, r3
 8008460:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008464:	9100      	str	r1, [sp, #0]
 8008466:	462b      	mov	r3, r5
 8008468:	4905      	ldr	r1, [pc, #20]	@ (8008480 <__assert_func+0x34>)
 800846a:	f000 f86f 	bl	800854c <fiprintf>
 800846e:	f000 f87f 	bl	8008570 <abort>
 8008472:	4b04      	ldr	r3, [pc, #16]	@ (8008484 <__assert_func+0x38>)
 8008474:	e7f4      	b.n	8008460 <__assert_func+0x14>
 8008476:	bf00      	nop
 8008478:	20000018 	.word	0x20000018
 800847c:	08009e4e 	.word	0x08009e4e
 8008480:	08009e20 	.word	0x08009e20
 8008484:	08009e13 	.word	0x08009e13

08008488 <_calloc_r>:
 8008488:	b570      	push	{r4, r5, r6, lr}
 800848a:	fba1 5402 	umull	r5, r4, r1, r2
 800848e:	b93c      	cbnz	r4, 80084a0 <_calloc_r+0x18>
 8008490:	4629      	mov	r1, r5
 8008492:	f7ff f991 	bl	80077b8 <_malloc_r>
 8008496:	4606      	mov	r6, r0
 8008498:	b928      	cbnz	r0, 80084a6 <_calloc_r+0x1e>
 800849a:	2600      	movs	r6, #0
 800849c:	4630      	mov	r0, r6
 800849e:	bd70      	pop	{r4, r5, r6, pc}
 80084a0:	220c      	movs	r2, #12
 80084a2:	6002      	str	r2, [r0, #0]
 80084a4:	e7f9      	b.n	800849a <_calloc_r+0x12>
 80084a6:	462a      	mov	r2, r5
 80084a8:	4621      	mov	r1, r4
 80084aa:	f7fe fa44 	bl	8006936 <memset>
 80084ae:	e7f5      	b.n	800849c <_calloc_r+0x14>

080084b0 <__ascii_mbtowc>:
 80084b0:	b082      	sub	sp, #8
 80084b2:	b901      	cbnz	r1, 80084b6 <__ascii_mbtowc+0x6>
 80084b4:	a901      	add	r1, sp, #4
 80084b6:	b142      	cbz	r2, 80084ca <__ascii_mbtowc+0x1a>
 80084b8:	b14b      	cbz	r3, 80084ce <__ascii_mbtowc+0x1e>
 80084ba:	7813      	ldrb	r3, [r2, #0]
 80084bc:	600b      	str	r3, [r1, #0]
 80084be:	7812      	ldrb	r2, [r2, #0]
 80084c0:	1e10      	subs	r0, r2, #0
 80084c2:	bf18      	it	ne
 80084c4:	2001      	movne	r0, #1
 80084c6:	b002      	add	sp, #8
 80084c8:	4770      	bx	lr
 80084ca:	4610      	mov	r0, r2
 80084cc:	e7fb      	b.n	80084c6 <__ascii_mbtowc+0x16>
 80084ce:	f06f 0001 	mvn.w	r0, #1
 80084d2:	e7f8      	b.n	80084c6 <__ascii_mbtowc+0x16>

080084d4 <_realloc_r>:
 80084d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084d8:	4680      	mov	r8, r0
 80084da:	4615      	mov	r5, r2
 80084dc:	460c      	mov	r4, r1
 80084de:	b921      	cbnz	r1, 80084ea <_realloc_r+0x16>
 80084e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084e4:	4611      	mov	r1, r2
 80084e6:	f7ff b967 	b.w	80077b8 <_malloc_r>
 80084ea:	b92a      	cbnz	r2, 80084f8 <_realloc_r+0x24>
 80084ec:	f7ff f8f0 	bl	80076d0 <_free_r>
 80084f0:	2400      	movs	r4, #0
 80084f2:	4620      	mov	r0, r4
 80084f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084f8:	f000 f841 	bl	800857e <_malloc_usable_size_r>
 80084fc:	4285      	cmp	r5, r0
 80084fe:	4606      	mov	r6, r0
 8008500:	d802      	bhi.n	8008508 <_realloc_r+0x34>
 8008502:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008506:	d8f4      	bhi.n	80084f2 <_realloc_r+0x1e>
 8008508:	4629      	mov	r1, r5
 800850a:	4640      	mov	r0, r8
 800850c:	f7ff f954 	bl	80077b8 <_malloc_r>
 8008510:	4607      	mov	r7, r0
 8008512:	2800      	cmp	r0, #0
 8008514:	d0ec      	beq.n	80084f0 <_realloc_r+0x1c>
 8008516:	42b5      	cmp	r5, r6
 8008518:	462a      	mov	r2, r5
 800851a:	4621      	mov	r1, r4
 800851c:	bf28      	it	cs
 800851e:	4632      	movcs	r2, r6
 8008520:	f7ff ff86 	bl	8008430 <memcpy>
 8008524:	4621      	mov	r1, r4
 8008526:	4640      	mov	r0, r8
 8008528:	f7ff f8d2 	bl	80076d0 <_free_r>
 800852c:	463c      	mov	r4, r7
 800852e:	e7e0      	b.n	80084f2 <_realloc_r+0x1e>

08008530 <__ascii_wctomb>:
 8008530:	4603      	mov	r3, r0
 8008532:	4608      	mov	r0, r1
 8008534:	b141      	cbz	r1, 8008548 <__ascii_wctomb+0x18>
 8008536:	2aff      	cmp	r2, #255	@ 0xff
 8008538:	d904      	bls.n	8008544 <__ascii_wctomb+0x14>
 800853a:	228a      	movs	r2, #138	@ 0x8a
 800853c:	601a      	str	r2, [r3, #0]
 800853e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008542:	4770      	bx	lr
 8008544:	700a      	strb	r2, [r1, #0]
 8008546:	2001      	movs	r0, #1
 8008548:	4770      	bx	lr
	...

0800854c <fiprintf>:
 800854c:	b40e      	push	{r1, r2, r3}
 800854e:	b503      	push	{r0, r1, lr}
 8008550:	4601      	mov	r1, r0
 8008552:	ab03      	add	r3, sp, #12
 8008554:	4805      	ldr	r0, [pc, #20]	@ (800856c <fiprintf+0x20>)
 8008556:	f853 2b04 	ldr.w	r2, [r3], #4
 800855a:	6800      	ldr	r0, [r0, #0]
 800855c:	9301      	str	r3, [sp, #4]
 800855e:	f000 f83f 	bl	80085e0 <_vfiprintf_r>
 8008562:	b002      	add	sp, #8
 8008564:	f85d eb04 	ldr.w	lr, [sp], #4
 8008568:	b003      	add	sp, #12
 800856a:	4770      	bx	lr
 800856c:	20000018 	.word	0x20000018

08008570 <abort>:
 8008570:	b508      	push	{r3, lr}
 8008572:	2006      	movs	r0, #6
 8008574:	f000 fa08 	bl	8008988 <raise>
 8008578:	2001      	movs	r0, #1
 800857a:	f7fa f85a 	bl	8002632 <_exit>

0800857e <_malloc_usable_size_r>:
 800857e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008582:	1f18      	subs	r0, r3, #4
 8008584:	2b00      	cmp	r3, #0
 8008586:	bfbc      	itt	lt
 8008588:	580b      	ldrlt	r3, [r1, r0]
 800858a:	18c0      	addlt	r0, r0, r3
 800858c:	4770      	bx	lr

0800858e <__sfputc_r>:
 800858e:	6893      	ldr	r3, [r2, #8]
 8008590:	3b01      	subs	r3, #1
 8008592:	2b00      	cmp	r3, #0
 8008594:	b410      	push	{r4}
 8008596:	6093      	str	r3, [r2, #8]
 8008598:	da08      	bge.n	80085ac <__sfputc_r+0x1e>
 800859a:	6994      	ldr	r4, [r2, #24]
 800859c:	42a3      	cmp	r3, r4
 800859e:	db01      	blt.n	80085a4 <__sfputc_r+0x16>
 80085a0:	290a      	cmp	r1, #10
 80085a2:	d103      	bne.n	80085ac <__sfputc_r+0x1e>
 80085a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085a8:	f000 b932 	b.w	8008810 <__swbuf_r>
 80085ac:	6813      	ldr	r3, [r2, #0]
 80085ae:	1c58      	adds	r0, r3, #1
 80085b0:	6010      	str	r0, [r2, #0]
 80085b2:	7019      	strb	r1, [r3, #0]
 80085b4:	4608      	mov	r0, r1
 80085b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <__sfputs_r>:
 80085bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085be:	4606      	mov	r6, r0
 80085c0:	460f      	mov	r7, r1
 80085c2:	4614      	mov	r4, r2
 80085c4:	18d5      	adds	r5, r2, r3
 80085c6:	42ac      	cmp	r4, r5
 80085c8:	d101      	bne.n	80085ce <__sfputs_r+0x12>
 80085ca:	2000      	movs	r0, #0
 80085cc:	e007      	b.n	80085de <__sfputs_r+0x22>
 80085ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085d2:	463a      	mov	r2, r7
 80085d4:	4630      	mov	r0, r6
 80085d6:	f7ff ffda 	bl	800858e <__sfputc_r>
 80085da:	1c43      	adds	r3, r0, #1
 80085dc:	d1f3      	bne.n	80085c6 <__sfputs_r+0xa>
 80085de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080085e0 <_vfiprintf_r>:
 80085e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e4:	460d      	mov	r5, r1
 80085e6:	b09d      	sub	sp, #116	@ 0x74
 80085e8:	4614      	mov	r4, r2
 80085ea:	4698      	mov	r8, r3
 80085ec:	4606      	mov	r6, r0
 80085ee:	b118      	cbz	r0, 80085f8 <_vfiprintf_r+0x18>
 80085f0:	6a03      	ldr	r3, [r0, #32]
 80085f2:	b90b      	cbnz	r3, 80085f8 <_vfiprintf_r+0x18>
 80085f4:	f7fe f906 	bl	8006804 <__sinit>
 80085f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80085fa:	07d9      	lsls	r1, r3, #31
 80085fc:	d405      	bmi.n	800860a <_vfiprintf_r+0x2a>
 80085fe:	89ab      	ldrh	r3, [r5, #12]
 8008600:	059a      	lsls	r2, r3, #22
 8008602:	d402      	bmi.n	800860a <_vfiprintf_r+0x2a>
 8008604:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008606:	f7fe fa14 	bl	8006a32 <__retarget_lock_acquire_recursive>
 800860a:	89ab      	ldrh	r3, [r5, #12]
 800860c:	071b      	lsls	r3, r3, #28
 800860e:	d501      	bpl.n	8008614 <_vfiprintf_r+0x34>
 8008610:	692b      	ldr	r3, [r5, #16]
 8008612:	b99b      	cbnz	r3, 800863c <_vfiprintf_r+0x5c>
 8008614:	4629      	mov	r1, r5
 8008616:	4630      	mov	r0, r6
 8008618:	f000 f938 	bl	800888c <__swsetup_r>
 800861c:	b170      	cbz	r0, 800863c <_vfiprintf_r+0x5c>
 800861e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008620:	07dc      	lsls	r4, r3, #31
 8008622:	d504      	bpl.n	800862e <_vfiprintf_r+0x4e>
 8008624:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008628:	b01d      	add	sp, #116	@ 0x74
 800862a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800862e:	89ab      	ldrh	r3, [r5, #12]
 8008630:	0598      	lsls	r0, r3, #22
 8008632:	d4f7      	bmi.n	8008624 <_vfiprintf_r+0x44>
 8008634:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008636:	f7fe f9fd 	bl	8006a34 <__retarget_lock_release_recursive>
 800863a:	e7f3      	b.n	8008624 <_vfiprintf_r+0x44>
 800863c:	2300      	movs	r3, #0
 800863e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008640:	2320      	movs	r3, #32
 8008642:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008646:	f8cd 800c 	str.w	r8, [sp, #12]
 800864a:	2330      	movs	r3, #48	@ 0x30
 800864c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80087fc <_vfiprintf_r+0x21c>
 8008650:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008654:	f04f 0901 	mov.w	r9, #1
 8008658:	4623      	mov	r3, r4
 800865a:	469a      	mov	sl, r3
 800865c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008660:	b10a      	cbz	r2, 8008666 <_vfiprintf_r+0x86>
 8008662:	2a25      	cmp	r2, #37	@ 0x25
 8008664:	d1f9      	bne.n	800865a <_vfiprintf_r+0x7a>
 8008666:	ebba 0b04 	subs.w	fp, sl, r4
 800866a:	d00b      	beq.n	8008684 <_vfiprintf_r+0xa4>
 800866c:	465b      	mov	r3, fp
 800866e:	4622      	mov	r2, r4
 8008670:	4629      	mov	r1, r5
 8008672:	4630      	mov	r0, r6
 8008674:	f7ff ffa2 	bl	80085bc <__sfputs_r>
 8008678:	3001      	adds	r0, #1
 800867a:	f000 80a7 	beq.w	80087cc <_vfiprintf_r+0x1ec>
 800867e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008680:	445a      	add	r2, fp
 8008682:	9209      	str	r2, [sp, #36]	@ 0x24
 8008684:	f89a 3000 	ldrb.w	r3, [sl]
 8008688:	2b00      	cmp	r3, #0
 800868a:	f000 809f 	beq.w	80087cc <_vfiprintf_r+0x1ec>
 800868e:	2300      	movs	r3, #0
 8008690:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008694:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008698:	f10a 0a01 	add.w	sl, sl, #1
 800869c:	9304      	str	r3, [sp, #16]
 800869e:	9307      	str	r3, [sp, #28]
 80086a0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80086a4:	931a      	str	r3, [sp, #104]	@ 0x68
 80086a6:	4654      	mov	r4, sl
 80086a8:	2205      	movs	r2, #5
 80086aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086ae:	4853      	ldr	r0, [pc, #332]	@ (80087fc <_vfiprintf_r+0x21c>)
 80086b0:	f7f7 fd96 	bl	80001e0 <memchr>
 80086b4:	9a04      	ldr	r2, [sp, #16]
 80086b6:	b9d8      	cbnz	r0, 80086f0 <_vfiprintf_r+0x110>
 80086b8:	06d1      	lsls	r1, r2, #27
 80086ba:	bf44      	itt	mi
 80086bc:	2320      	movmi	r3, #32
 80086be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086c2:	0713      	lsls	r3, r2, #28
 80086c4:	bf44      	itt	mi
 80086c6:	232b      	movmi	r3, #43	@ 0x2b
 80086c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80086cc:	f89a 3000 	ldrb.w	r3, [sl]
 80086d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80086d2:	d015      	beq.n	8008700 <_vfiprintf_r+0x120>
 80086d4:	9a07      	ldr	r2, [sp, #28]
 80086d6:	4654      	mov	r4, sl
 80086d8:	2000      	movs	r0, #0
 80086da:	f04f 0c0a 	mov.w	ip, #10
 80086de:	4621      	mov	r1, r4
 80086e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086e4:	3b30      	subs	r3, #48	@ 0x30
 80086e6:	2b09      	cmp	r3, #9
 80086e8:	d94b      	bls.n	8008782 <_vfiprintf_r+0x1a2>
 80086ea:	b1b0      	cbz	r0, 800871a <_vfiprintf_r+0x13a>
 80086ec:	9207      	str	r2, [sp, #28]
 80086ee:	e014      	b.n	800871a <_vfiprintf_r+0x13a>
 80086f0:	eba0 0308 	sub.w	r3, r0, r8
 80086f4:	fa09 f303 	lsl.w	r3, r9, r3
 80086f8:	4313      	orrs	r3, r2
 80086fa:	9304      	str	r3, [sp, #16]
 80086fc:	46a2      	mov	sl, r4
 80086fe:	e7d2      	b.n	80086a6 <_vfiprintf_r+0xc6>
 8008700:	9b03      	ldr	r3, [sp, #12]
 8008702:	1d19      	adds	r1, r3, #4
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	9103      	str	r1, [sp, #12]
 8008708:	2b00      	cmp	r3, #0
 800870a:	bfbb      	ittet	lt
 800870c:	425b      	neglt	r3, r3
 800870e:	f042 0202 	orrlt.w	r2, r2, #2
 8008712:	9307      	strge	r3, [sp, #28]
 8008714:	9307      	strlt	r3, [sp, #28]
 8008716:	bfb8      	it	lt
 8008718:	9204      	strlt	r2, [sp, #16]
 800871a:	7823      	ldrb	r3, [r4, #0]
 800871c:	2b2e      	cmp	r3, #46	@ 0x2e
 800871e:	d10a      	bne.n	8008736 <_vfiprintf_r+0x156>
 8008720:	7863      	ldrb	r3, [r4, #1]
 8008722:	2b2a      	cmp	r3, #42	@ 0x2a
 8008724:	d132      	bne.n	800878c <_vfiprintf_r+0x1ac>
 8008726:	9b03      	ldr	r3, [sp, #12]
 8008728:	1d1a      	adds	r2, r3, #4
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	9203      	str	r2, [sp, #12]
 800872e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008732:	3402      	adds	r4, #2
 8008734:	9305      	str	r3, [sp, #20]
 8008736:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800880c <_vfiprintf_r+0x22c>
 800873a:	7821      	ldrb	r1, [r4, #0]
 800873c:	2203      	movs	r2, #3
 800873e:	4650      	mov	r0, sl
 8008740:	f7f7 fd4e 	bl	80001e0 <memchr>
 8008744:	b138      	cbz	r0, 8008756 <_vfiprintf_r+0x176>
 8008746:	9b04      	ldr	r3, [sp, #16]
 8008748:	eba0 000a 	sub.w	r0, r0, sl
 800874c:	2240      	movs	r2, #64	@ 0x40
 800874e:	4082      	lsls	r2, r0
 8008750:	4313      	orrs	r3, r2
 8008752:	3401      	adds	r4, #1
 8008754:	9304      	str	r3, [sp, #16]
 8008756:	f814 1b01 	ldrb.w	r1, [r4], #1
 800875a:	4829      	ldr	r0, [pc, #164]	@ (8008800 <_vfiprintf_r+0x220>)
 800875c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008760:	2206      	movs	r2, #6
 8008762:	f7f7 fd3d 	bl	80001e0 <memchr>
 8008766:	2800      	cmp	r0, #0
 8008768:	d03f      	beq.n	80087ea <_vfiprintf_r+0x20a>
 800876a:	4b26      	ldr	r3, [pc, #152]	@ (8008804 <_vfiprintf_r+0x224>)
 800876c:	bb1b      	cbnz	r3, 80087b6 <_vfiprintf_r+0x1d6>
 800876e:	9b03      	ldr	r3, [sp, #12]
 8008770:	3307      	adds	r3, #7
 8008772:	f023 0307 	bic.w	r3, r3, #7
 8008776:	3308      	adds	r3, #8
 8008778:	9303      	str	r3, [sp, #12]
 800877a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800877c:	443b      	add	r3, r7
 800877e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008780:	e76a      	b.n	8008658 <_vfiprintf_r+0x78>
 8008782:	fb0c 3202 	mla	r2, ip, r2, r3
 8008786:	460c      	mov	r4, r1
 8008788:	2001      	movs	r0, #1
 800878a:	e7a8      	b.n	80086de <_vfiprintf_r+0xfe>
 800878c:	2300      	movs	r3, #0
 800878e:	3401      	adds	r4, #1
 8008790:	9305      	str	r3, [sp, #20]
 8008792:	4619      	mov	r1, r3
 8008794:	f04f 0c0a 	mov.w	ip, #10
 8008798:	4620      	mov	r0, r4
 800879a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800879e:	3a30      	subs	r2, #48	@ 0x30
 80087a0:	2a09      	cmp	r2, #9
 80087a2:	d903      	bls.n	80087ac <_vfiprintf_r+0x1cc>
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d0c6      	beq.n	8008736 <_vfiprintf_r+0x156>
 80087a8:	9105      	str	r1, [sp, #20]
 80087aa:	e7c4      	b.n	8008736 <_vfiprintf_r+0x156>
 80087ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80087b0:	4604      	mov	r4, r0
 80087b2:	2301      	movs	r3, #1
 80087b4:	e7f0      	b.n	8008798 <_vfiprintf_r+0x1b8>
 80087b6:	ab03      	add	r3, sp, #12
 80087b8:	9300      	str	r3, [sp, #0]
 80087ba:	462a      	mov	r2, r5
 80087bc:	4b12      	ldr	r3, [pc, #72]	@ (8008808 <_vfiprintf_r+0x228>)
 80087be:	a904      	add	r1, sp, #16
 80087c0:	4630      	mov	r0, r6
 80087c2:	f7fd fbdb 	bl	8005f7c <_printf_float>
 80087c6:	4607      	mov	r7, r0
 80087c8:	1c78      	adds	r0, r7, #1
 80087ca:	d1d6      	bne.n	800877a <_vfiprintf_r+0x19a>
 80087cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087ce:	07d9      	lsls	r1, r3, #31
 80087d0:	d405      	bmi.n	80087de <_vfiprintf_r+0x1fe>
 80087d2:	89ab      	ldrh	r3, [r5, #12]
 80087d4:	059a      	lsls	r2, r3, #22
 80087d6:	d402      	bmi.n	80087de <_vfiprintf_r+0x1fe>
 80087d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087da:	f7fe f92b 	bl	8006a34 <__retarget_lock_release_recursive>
 80087de:	89ab      	ldrh	r3, [r5, #12]
 80087e0:	065b      	lsls	r3, r3, #25
 80087e2:	f53f af1f 	bmi.w	8008624 <_vfiprintf_r+0x44>
 80087e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087e8:	e71e      	b.n	8008628 <_vfiprintf_r+0x48>
 80087ea:	ab03      	add	r3, sp, #12
 80087ec:	9300      	str	r3, [sp, #0]
 80087ee:	462a      	mov	r2, r5
 80087f0:	4b05      	ldr	r3, [pc, #20]	@ (8008808 <_vfiprintf_r+0x228>)
 80087f2:	a904      	add	r1, sp, #16
 80087f4:	4630      	mov	r0, r6
 80087f6:	f7fd fe59 	bl	80064ac <_printf_i>
 80087fa:	e7e4      	b.n	80087c6 <_vfiprintf_r+0x1e6>
 80087fc:	08009df8 	.word	0x08009df8
 8008800:	08009e02 	.word	0x08009e02
 8008804:	08005f7d 	.word	0x08005f7d
 8008808:	080085bd 	.word	0x080085bd
 800880c:	08009dfe 	.word	0x08009dfe

08008810 <__swbuf_r>:
 8008810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008812:	460e      	mov	r6, r1
 8008814:	4614      	mov	r4, r2
 8008816:	4605      	mov	r5, r0
 8008818:	b118      	cbz	r0, 8008822 <__swbuf_r+0x12>
 800881a:	6a03      	ldr	r3, [r0, #32]
 800881c:	b90b      	cbnz	r3, 8008822 <__swbuf_r+0x12>
 800881e:	f7fd fff1 	bl	8006804 <__sinit>
 8008822:	69a3      	ldr	r3, [r4, #24]
 8008824:	60a3      	str	r3, [r4, #8]
 8008826:	89a3      	ldrh	r3, [r4, #12]
 8008828:	071a      	lsls	r2, r3, #28
 800882a:	d501      	bpl.n	8008830 <__swbuf_r+0x20>
 800882c:	6923      	ldr	r3, [r4, #16]
 800882e:	b943      	cbnz	r3, 8008842 <__swbuf_r+0x32>
 8008830:	4621      	mov	r1, r4
 8008832:	4628      	mov	r0, r5
 8008834:	f000 f82a 	bl	800888c <__swsetup_r>
 8008838:	b118      	cbz	r0, 8008842 <__swbuf_r+0x32>
 800883a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800883e:	4638      	mov	r0, r7
 8008840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008842:	6823      	ldr	r3, [r4, #0]
 8008844:	6922      	ldr	r2, [r4, #16]
 8008846:	1a98      	subs	r0, r3, r2
 8008848:	6963      	ldr	r3, [r4, #20]
 800884a:	b2f6      	uxtb	r6, r6
 800884c:	4283      	cmp	r3, r0
 800884e:	4637      	mov	r7, r6
 8008850:	dc05      	bgt.n	800885e <__swbuf_r+0x4e>
 8008852:	4621      	mov	r1, r4
 8008854:	4628      	mov	r0, r5
 8008856:	f7ff fd99 	bl	800838c <_fflush_r>
 800885a:	2800      	cmp	r0, #0
 800885c:	d1ed      	bne.n	800883a <__swbuf_r+0x2a>
 800885e:	68a3      	ldr	r3, [r4, #8]
 8008860:	3b01      	subs	r3, #1
 8008862:	60a3      	str	r3, [r4, #8]
 8008864:	6823      	ldr	r3, [r4, #0]
 8008866:	1c5a      	adds	r2, r3, #1
 8008868:	6022      	str	r2, [r4, #0]
 800886a:	701e      	strb	r6, [r3, #0]
 800886c:	6962      	ldr	r2, [r4, #20]
 800886e:	1c43      	adds	r3, r0, #1
 8008870:	429a      	cmp	r2, r3
 8008872:	d004      	beq.n	800887e <__swbuf_r+0x6e>
 8008874:	89a3      	ldrh	r3, [r4, #12]
 8008876:	07db      	lsls	r3, r3, #31
 8008878:	d5e1      	bpl.n	800883e <__swbuf_r+0x2e>
 800887a:	2e0a      	cmp	r6, #10
 800887c:	d1df      	bne.n	800883e <__swbuf_r+0x2e>
 800887e:	4621      	mov	r1, r4
 8008880:	4628      	mov	r0, r5
 8008882:	f7ff fd83 	bl	800838c <_fflush_r>
 8008886:	2800      	cmp	r0, #0
 8008888:	d0d9      	beq.n	800883e <__swbuf_r+0x2e>
 800888a:	e7d6      	b.n	800883a <__swbuf_r+0x2a>

0800888c <__swsetup_r>:
 800888c:	b538      	push	{r3, r4, r5, lr}
 800888e:	4b29      	ldr	r3, [pc, #164]	@ (8008934 <__swsetup_r+0xa8>)
 8008890:	4605      	mov	r5, r0
 8008892:	6818      	ldr	r0, [r3, #0]
 8008894:	460c      	mov	r4, r1
 8008896:	b118      	cbz	r0, 80088a0 <__swsetup_r+0x14>
 8008898:	6a03      	ldr	r3, [r0, #32]
 800889a:	b90b      	cbnz	r3, 80088a0 <__swsetup_r+0x14>
 800889c:	f7fd ffb2 	bl	8006804 <__sinit>
 80088a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088a4:	0719      	lsls	r1, r3, #28
 80088a6:	d422      	bmi.n	80088ee <__swsetup_r+0x62>
 80088a8:	06da      	lsls	r2, r3, #27
 80088aa:	d407      	bmi.n	80088bc <__swsetup_r+0x30>
 80088ac:	2209      	movs	r2, #9
 80088ae:	602a      	str	r2, [r5, #0]
 80088b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088b4:	81a3      	strh	r3, [r4, #12]
 80088b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80088ba:	e033      	b.n	8008924 <__swsetup_r+0x98>
 80088bc:	0758      	lsls	r0, r3, #29
 80088be:	d512      	bpl.n	80088e6 <__swsetup_r+0x5a>
 80088c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80088c2:	b141      	cbz	r1, 80088d6 <__swsetup_r+0x4a>
 80088c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088c8:	4299      	cmp	r1, r3
 80088ca:	d002      	beq.n	80088d2 <__swsetup_r+0x46>
 80088cc:	4628      	mov	r0, r5
 80088ce:	f7fe feff 	bl	80076d0 <_free_r>
 80088d2:	2300      	movs	r3, #0
 80088d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80088d6:	89a3      	ldrh	r3, [r4, #12]
 80088d8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80088dc:	81a3      	strh	r3, [r4, #12]
 80088de:	2300      	movs	r3, #0
 80088e0:	6063      	str	r3, [r4, #4]
 80088e2:	6923      	ldr	r3, [r4, #16]
 80088e4:	6023      	str	r3, [r4, #0]
 80088e6:	89a3      	ldrh	r3, [r4, #12]
 80088e8:	f043 0308 	orr.w	r3, r3, #8
 80088ec:	81a3      	strh	r3, [r4, #12]
 80088ee:	6923      	ldr	r3, [r4, #16]
 80088f0:	b94b      	cbnz	r3, 8008906 <__swsetup_r+0x7a>
 80088f2:	89a3      	ldrh	r3, [r4, #12]
 80088f4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80088f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088fc:	d003      	beq.n	8008906 <__swsetup_r+0x7a>
 80088fe:	4621      	mov	r1, r4
 8008900:	4628      	mov	r0, r5
 8008902:	f000 f883 	bl	8008a0c <__smakebuf_r>
 8008906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800890a:	f013 0201 	ands.w	r2, r3, #1
 800890e:	d00a      	beq.n	8008926 <__swsetup_r+0x9a>
 8008910:	2200      	movs	r2, #0
 8008912:	60a2      	str	r2, [r4, #8]
 8008914:	6962      	ldr	r2, [r4, #20]
 8008916:	4252      	negs	r2, r2
 8008918:	61a2      	str	r2, [r4, #24]
 800891a:	6922      	ldr	r2, [r4, #16]
 800891c:	b942      	cbnz	r2, 8008930 <__swsetup_r+0xa4>
 800891e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008922:	d1c5      	bne.n	80088b0 <__swsetup_r+0x24>
 8008924:	bd38      	pop	{r3, r4, r5, pc}
 8008926:	0799      	lsls	r1, r3, #30
 8008928:	bf58      	it	pl
 800892a:	6962      	ldrpl	r2, [r4, #20]
 800892c:	60a2      	str	r2, [r4, #8]
 800892e:	e7f4      	b.n	800891a <__swsetup_r+0x8e>
 8008930:	2000      	movs	r0, #0
 8008932:	e7f7      	b.n	8008924 <__swsetup_r+0x98>
 8008934:	20000018 	.word	0x20000018

08008938 <_raise_r>:
 8008938:	291f      	cmp	r1, #31
 800893a:	b538      	push	{r3, r4, r5, lr}
 800893c:	4605      	mov	r5, r0
 800893e:	460c      	mov	r4, r1
 8008940:	d904      	bls.n	800894c <_raise_r+0x14>
 8008942:	2316      	movs	r3, #22
 8008944:	6003      	str	r3, [r0, #0]
 8008946:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800894a:	bd38      	pop	{r3, r4, r5, pc}
 800894c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800894e:	b112      	cbz	r2, 8008956 <_raise_r+0x1e>
 8008950:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008954:	b94b      	cbnz	r3, 800896a <_raise_r+0x32>
 8008956:	4628      	mov	r0, r5
 8008958:	f000 f830 	bl	80089bc <_getpid_r>
 800895c:	4622      	mov	r2, r4
 800895e:	4601      	mov	r1, r0
 8008960:	4628      	mov	r0, r5
 8008962:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008966:	f000 b817 	b.w	8008998 <_kill_r>
 800896a:	2b01      	cmp	r3, #1
 800896c:	d00a      	beq.n	8008984 <_raise_r+0x4c>
 800896e:	1c59      	adds	r1, r3, #1
 8008970:	d103      	bne.n	800897a <_raise_r+0x42>
 8008972:	2316      	movs	r3, #22
 8008974:	6003      	str	r3, [r0, #0]
 8008976:	2001      	movs	r0, #1
 8008978:	e7e7      	b.n	800894a <_raise_r+0x12>
 800897a:	2100      	movs	r1, #0
 800897c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008980:	4620      	mov	r0, r4
 8008982:	4798      	blx	r3
 8008984:	2000      	movs	r0, #0
 8008986:	e7e0      	b.n	800894a <_raise_r+0x12>

08008988 <raise>:
 8008988:	4b02      	ldr	r3, [pc, #8]	@ (8008994 <raise+0xc>)
 800898a:	4601      	mov	r1, r0
 800898c:	6818      	ldr	r0, [r3, #0]
 800898e:	f7ff bfd3 	b.w	8008938 <_raise_r>
 8008992:	bf00      	nop
 8008994:	20000018 	.word	0x20000018

08008998 <_kill_r>:
 8008998:	b538      	push	{r3, r4, r5, lr}
 800899a:	4d07      	ldr	r5, [pc, #28]	@ (80089b8 <_kill_r+0x20>)
 800899c:	2300      	movs	r3, #0
 800899e:	4604      	mov	r4, r0
 80089a0:	4608      	mov	r0, r1
 80089a2:	4611      	mov	r1, r2
 80089a4:	602b      	str	r3, [r5, #0]
 80089a6:	f7f9 fe34 	bl	8002612 <_kill>
 80089aa:	1c43      	adds	r3, r0, #1
 80089ac:	d102      	bne.n	80089b4 <_kill_r+0x1c>
 80089ae:	682b      	ldr	r3, [r5, #0]
 80089b0:	b103      	cbz	r3, 80089b4 <_kill_r+0x1c>
 80089b2:	6023      	str	r3, [r4, #0]
 80089b4:	bd38      	pop	{r3, r4, r5, pc}
 80089b6:	bf00      	nop
 80089b8:	200004b0 	.word	0x200004b0

080089bc <_getpid_r>:
 80089bc:	f7f9 be21 	b.w	8002602 <_getpid>

080089c0 <__swhatbuf_r>:
 80089c0:	b570      	push	{r4, r5, r6, lr}
 80089c2:	460c      	mov	r4, r1
 80089c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089c8:	2900      	cmp	r1, #0
 80089ca:	b096      	sub	sp, #88	@ 0x58
 80089cc:	4615      	mov	r5, r2
 80089ce:	461e      	mov	r6, r3
 80089d0:	da0d      	bge.n	80089ee <__swhatbuf_r+0x2e>
 80089d2:	89a3      	ldrh	r3, [r4, #12]
 80089d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80089d8:	f04f 0100 	mov.w	r1, #0
 80089dc:	bf14      	ite	ne
 80089de:	2340      	movne	r3, #64	@ 0x40
 80089e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80089e4:	2000      	movs	r0, #0
 80089e6:	6031      	str	r1, [r6, #0]
 80089e8:	602b      	str	r3, [r5, #0]
 80089ea:	b016      	add	sp, #88	@ 0x58
 80089ec:	bd70      	pop	{r4, r5, r6, pc}
 80089ee:	466a      	mov	r2, sp
 80089f0:	f000 f848 	bl	8008a84 <_fstat_r>
 80089f4:	2800      	cmp	r0, #0
 80089f6:	dbec      	blt.n	80089d2 <__swhatbuf_r+0x12>
 80089f8:	9901      	ldr	r1, [sp, #4]
 80089fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80089fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a02:	4259      	negs	r1, r3
 8008a04:	4159      	adcs	r1, r3
 8008a06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a0a:	e7eb      	b.n	80089e4 <__swhatbuf_r+0x24>

08008a0c <__smakebuf_r>:
 8008a0c:	898b      	ldrh	r3, [r1, #12]
 8008a0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a10:	079d      	lsls	r5, r3, #30
 8008a12:	4606      	mov	r6, r0
 8008a14:	460c      	mov	r4, r1
 8008a16:	d507      	bpl.n	8008a28 <__smakebuf_r+0x1c>
 8008a18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008a1c:	6023      	str	r3, [r4, #0]
 8008a1e:	6123      	str	r3, [r4, #16]
 8008a20:	2301      	movs	r3, #1
 8008a22:	6163      	str	r3, [r4, #20]
 8008a24:	b003      	add	sp, #12
 8008a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a28:	ab01      	add	r3, sp, #4
 8008a2a:	466a      	mov	r2, sp
 8008a2c:	f7ff ffc8 	bl	80089c0 <__swhatbuf_r>
 8008a30:	9f00      	ldr	r7, [sp, #0]
 8008a32:	4605      	mov	r5, r0
 8008a34:	4639      	mov	r1, r7
 8008a36:	4630      	mov	r0, r6
 8008a38:	f7fe febe 	bl	80077b8 <_malloc_r>
 8008a3c:	b948      	cbnz	r0, 8008a52 <__smakebuf_r+0x46>
 8008a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a42:	059a      	lsls	r2, r3, #22
 8008a44:	d4ee      	bmi.n	8008a24 <__smakebuf_r+0x18>
 8008a46:	f023 0303 	bic.w	r3, r3, #3
 8008a4a:	f043 0302 	orr.w	r3, r3, #2
 8008a4e:	81a3      	strh	r3, [r4, #12]
 8008a50:	e7e2      	b.n	8008a18 <__smakebuf_r+0xc>
 8008a52:	89a3      	ldrh	r3, [r4, #12]
 8008a54:	6020      	str	r0, [r4, #0]
 8008a56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a5a:	81a3      	strh	r3, [r4, #12]
 8008a5c:	9b01      	ldr	r3, [sp, #4]
 8008a5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008a62:	b15b      	cbz	r3, 8008a7c <__smakebuf_r+0x70>
 8008a64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a68:	4630      	mov	r0, r6
 8008a6a:	f000 f81d 	bl	8008aa8 <_isatty_r>
 8008a6e:	b128      	cbz	r0, 8008a7c <__smakebuf_r+0x70>
 8008a70:	89a3      	ldrh	r3, [r4, #12]
 8008a72:	f023 0303 	bic.w	r3, r3, #3
 8008a76:	f043 0301 	orr.w	r3, r3, #1
 8008a7a:	81a3      	strh	r3, [r4, #12]
 8008a7c:	89a3      	ldrh	r3, [r4, #12]
 8008a7e:	431d      	orrs	r5, r3
 8008a80:	81a5      	strh	r5, [r4, #12]
 8008a82:	e7cf      	b.n	8008a24 <__smakebuf_r+0x18>

08008a84 <_fstat_r>:
 8008a84:	b538      	push	{r3, r4, r5, lr}
 8008a86:	4d07      	ldr	r5, [pc, #28]	@ (8008aa4 <_fstat_r+0x20>)
 8008a88:	2300      	movs	r3, #0
 8008a8a:	4604      	mov	r4, r0
 8008a8c:	4608      	mov	r0, r1
 8008a8e:	4611      	mov	r1, r2
 8008a90:	602b      	str	r3, [r5, #0]
 8008a92:	f7f9 fe1e 	bl	80026d2 <_fstat>
 8008a96:	1c43      	adds	r3, r0, #1
 8008a98:	d102      	bne.n	8008aa0 <_fstat_r+0x1c>
 8008a9a:	682b      	ldr	r3, [r5, #0]
 8008a9c:	b103      	cbz	r3, 8008aa0 <_fstat_r+0x1c>
 8008a9e:	6023      	str	r3, [r4, #0]
 8008aa0:	bd38      	pop	{r3, r4, r5, pc}
 8008aa2:	bf00      	nop
 8008aa4:	200004b0 	.word	0x200004b0

08008aa8 <_isatty_r>:
 8008aa8:	b538      	push	{r3, r4, r5, lr}
 8008aaa:	4d06      	ldr	r5, [pc, #24]	@ (8008ac4 <_isatty_r+0x1c>)
 8008aac:	2300      	movs	r3, #0
 8008aae:	4604      	mov	r4, r0
 8008ab0:	4608      	mov	r0, r1
 8008ab2:	602b      	str	r3, [r5, #0]
 8008ab4:	f7f9 fe1d 	bl	80026f2 <_isatty>
 8008ab8:	1c43      	adds	r3, r0, #1
 8008aba:	d102      	bne.n	8008ac2 <_isatty_r+0x1a>
 8008abc:	682b      	ldr	r3, [r5, #0]
 8008abe:	b103      	cbz	r3, 8008ac2 <_isatty_r+0x1a>
 8008ac0:	6023      	str	r3, [r4, #0]
 8008ac2:	bd38      	pop	{r3, r4, r5, pc}
 8008ac4:	200004b0 	.word	0x200004b0

08008ac8 <pow>:
 8008ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aca:	ed2d 8b02 	vpush	{d8}
 8008ace:	eeb0 8a40 	vmov.f32	s16, s0
 8008ad2:	eef0 8a60 	vmov.f32	s17, s1
 8008ad6:	ec55 4b11 	vmov	r4, r5, d1
 8008ada:	f000 f871 	bl	8008bc0 <__ieee754_pow>
 8008ade:	4622      	mov	r2, r4
 8008ae0:	462b      	mov	r3, r5
 8008ae2:	4620      	mov	r0, r4
 8008ae4:	4629      	mov	r1, r5
 8008ae6:	ec57 6b10 	vmov	r6, r7, d0
 8008aea:	f7f8 f827 	bl	8000b3c <__aeabi_dcmpun>
 8008aee:	2800      	cmp	r0, #0
 8008af0:	d13b      	bne.n	8008b6a <pow+0xa2>
 8008af2:	ec51 0b18 	vmov	r0, r1, d8
 8008af6:	2200      	movs	r2, #0
 8008af8:	2300      	movs	r3, #0
 8008afa:	f7f7 ffed 	bl	8000ad8 <__aeabi_dcmpeq>
 8008afe:	b1b8      	cbz	r0, 8008b30 <pow+0x68>
 8008b00:	2200      	movs	r2, #0
 8008b02:	2300      	movs	r3, #0
 8008b04:	4620      	mov	r0, r4
 8008b06:	4629      	mov	r1, r5
 8008b08:	f7f7 ffe6 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b0c:	2800      	cmp	r0, #0
 8008b0e:	d146      	bne.n	8008b9e <pow+0xd6>
 8008b10:	ec45 4b10 	vmov	d0, r4, r5
 8008b14:	f000 f848 	bl	8008ba8 <finite>
 8008b18:	b338      	cbz	r0, 8008b6a <pow+0xa2>
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	4620      	mov	r0, r4
 8008b20:	4629      	mov	r1, r5
 8008b22:	f7f7 ffe3 	bl	8000aec <__aeabi_dcmplt>
 8008b26:	b300      	cbz	r0, 8008b6a <pow+0xa2>
 8008b28:	f7fd ff58 	bl	80069dc <__errno>
 8008b2c:	2322      	movs	r3, #34	@ 0x22
 8008b2e:	e01b      	b.n	8008b68 <pow+0xa0>
 8008b30:	ec47 6b10 	vmov	d0, r6, r7
 8008b34:	f000 f838 	bl	8008ba8 <finite>
 8008b38:	b9e0      	cbnz	r0, 8008b74 <pow+0xac>
 8008b3a:	eeb0 0a48 	vmov.f32	s0, s16
 8008b3e:	eef0 0a68 	vmov.f32	s1, s17
 8008b42:	f000 f831 	bl	8008ba8 <finite>
 8008b46:	b1a8      	cbz	r0, 8008b74 <pow+0xac>
 8008b48:	ec45 4b10 	vmov	d0, r4, r5
 8008b4c:	f000 f82c 	bl	8008ba8 <finite>
 8008b50:	b180      	cbz	r0, 8008b74 <pow+0xac>
 8008b52:	4632      	mov	r2, r6
 8008b54:	463b      	mov	r3, r7
 8008b56:	4630      	mov	r0, r6
 8008b58:	4639      	mov	r1, r7
 8008b5a:	f7f7 ffef 	bl	8000b3c <__aeabi_dcmpun>
 8008b5e:	2800      	cmp	r0, #0
 8008b60:	d0e2      	beq.n	8008b28 <pow+0x60>
 8008b62:	f7fd ff3b 	bl	80069dc <__errno>
 8008b66:	2321      	movs	r3, #33	@ 0x21
 8008b68:	6003      	str	r3, [r0, #0]
 8008b6a:	ecbd 8b02 	vpop	{d8}
 8008b6e:	ec47 6b10 	vmov	d0, r6, r7
 8008b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b74:	2200      	movs	r2, #0
 8008b76:	2300      	movs	r3, #0
 8008b78:	4630      	mov	r0, r6
 8008b7a:	4639      	mov	r1, r7
 8008b7c:	f7f7 ffac 	bl	8000ad8 <__aeabi_dcmpeq>
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d0f2      	beq.n	8008b6a <pow+0xa2>
 8008b84:	eeb0 0a48 	vmov.f32	s0, s16
 8008b88:	eef0 0a68 	vmov.f32	s1, s17
 8008b8c:	f000 f80c 	bl	8008ba8 <finite>
 8008b90:	2800      	cmp	r0, #0
 8008b92:	d0ea      	beq.n	8008b6a <pow+0xa2>
 8008b94:	ec45 4b10 	vmov	d0, r4, r5
 8008b98:	f000 f806 	bl	8008ba8 <finite>
 8008b9c:	e7c3      	b.n	8008b26 <pow+0x5e>
 8008b9e:	4f01      	ldr	r7, [pc, #4]	@ (8008ba4 <pow+0xdc>)
 8008ba0:	2600      	movs	r6, #0
 8008ba2:	e7e2      	b.n	8008b6a <pow+0xa2>
 8008ba4:	3ff00000 	.word	0x3ff00000

08008ba8 <finite>:
 8008ba8:	b082      	sub	sp, #8
 8008baa:	ed8d 0b00 	vstr	d0, [sp]
 8008bae:	9801      	ldr	r0, [sp, #4]
 8008bb0:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8008bb4:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8008bb8:	0fc0      	lsrs	r0, r0, #31
 8008bba:	b002      	add	sp, #8
 8008bbc:	4770      	bx	lr
	...

08008bc0 <__ieee754_pow>:
 8008bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc4:	b091      	sub	sp, #68	@ 0x44
 8008bc6:	ed8d 1b00 	vstr	d1, [sp]
 8008bca:	e9dd 1900 	ldrd	r1, r9, [sp]
 8008bce:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8008bd2:	ea5a 0001 	orrs.w	r0, sl, r1
 8008bd6:	ec57 6b10 	vmov	r6, r7, d0
 8008bda:	d113      	bne.n	8008c04 <__ieee754_pow+0x44>
 8008bdc:	19b3      	adds	r3, r6, r6
 8008bde:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8008be2:	4152      	adcs	r2, r2
 8008be4:	4298      	cmp	r0, r3
 8008be6:	4b98      	ldr	r3, [pc, #608]	@ (8008e48 <__ieee754_pow+0x288>)
 8008be8:	4193      	sbcs	r3, r2
 8008bea:	f080 84ea 	bcs.w	80095c2 <__ieee754_pow+0xa02>
 8008bee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bf2:	4630      	mov	r0, r6
 8008bf4:	4639      	mov	r1, r7
 8008bf6:	f7f7 fb51 	bl	800029c <__adddf3>
 8008bfa:	ec41 0b10 	vmov	d0, r0, r1
 8008bfe:	b011      	add	sp, #68	@ 0x44
 8008c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c04:	4a91      	ldr	r2, [pc, #580]	@ (8008e4c <__ieee754_pow+0x28c>)
 8008c06:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8008c0a:	4590      	cmp	r8, r2
 8008c0c:	463d      	mov	r5, r7
 8008c0e:	4633      	mov	r3, r6
 8008c10:	d806      	bhi.n	8008c20 <__ieee754_pow+0x60>
 8008c12:	d101      	bne.n	8008c18 <__ieee754_pow+0x58>
 8008c14:	2e00      	cmp	r6, #0
 8008c16:	d1ea      	bne.n	8008bee <__ieee754_pow+0x2e>
 8008c18:	4592      	cmp	sl, r2
 8008c1a:	d801      	bhi.n	8008c20 <__ieee754_pow+0x60>
 8008c1c:	d10e      	bne.n	8008c3c <__ieee754_pow+0x7c>
 8008c1e:	b169      	cbz	r1, 8008c3c <__ieee754_pow+0x7c>
 8008c20:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8008c24:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8008c28:	431d      	orrs	r5, r3
 8008c2a:	d1e0      	bne.n	8008bee <__ieee754_pow+0x2e>
 8008c2c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008c30:	18db      	adds	r3, r3, r3
 8008c32:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8008c36:	4152      	adcs	r2, r2
 8008c38:	429d      	cmp	r5, r3
 8008c3a:	e7d4      	b.n	8008be6 <__ieee754_pow+0x26>
 8008c3c:	2d00      	cmp	r5, #0
 8008c3e:	46c3      	mov	fp, r8
 8008c40:	da3a      	bge.n	8008cb8 <__ieee754_pow+0xf8>
 8008c42:	4a83      	ldr	r2, [pc, #524]	@ (8008e50 <__ieee754_pow+0x290>)
 8008c44:	4592      	cmp	sl, r2
 8008c46:	d84d      	bhi.n	8008ce4 <__ieee754_pow+0x124>
 8008c48:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8008c4c:	4592      	cmp	sl, r2
 8008c4e:	f240 84c7 	bls.w	80095e0 <__ieee754_pow+0xa20>
 8008c52:	ea4f 522a 	mov.w	r2, sl, asr #20
 8008c56:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8008c5a:	2a14      	cmp	r2, #20
 8008c5c:	dd0f      	ble.n	8008c7e <__ieee754_pow+0xbe>
 8008c5e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8008c62:	fa21 f402 	lsr.w	r4, r1, r2
 8008c66:	fa04 f202 	lsl.w	r2, r4, r2
 8008c6a:	428a      	cmp	r2, r1
 8008c6c:	f040 84b8 	bne.w	80095e0 <__ieee754_pow+0xa20>
 8008c70:	f004 0401 	and.w	r4, r4, #1
 8008c74:	f1c4 0402 	rsb	r4, r4, #2
 8008c78:	2900      	cmp	r1, #0
 8008c7a:	d158      	bne.n	8008d2e <__ieee754_pow+0x16e>
 8008c7c:	e00e      	b.n	8008c9c <__ieee754_pow+0xdc>
 8008c7e:	2900      	cmp	r1, #0
 8008c80:	d154      	bne.n	8008d2c <__ieee754_pow+0x16c>
 8008c82:	f1c2 0214 	rsb	r2, r2, #20
 8008c86:	fa4a f402 	asr.w	r4, sl, r2
 8008c8a:	fa04 f202 	lsl.w	r2, r4, r2
 8008c8e:	4552      	cmp	r2, sl
 8008c90:	f040 84a3 	bne.w	80095da <__ieee754_pow+0xa1a>
 8008c94:	f004 0401 	and.w	r4, r4, #1
 8008c98:	f1c4 0402 	rsb	r4, r4, #2
 8008c9c:	4a6d      	ldr	r2, [pc, #436]	@ (8008e54 <__ieee754_pow+0x294>)
 8008c9e:	4592      	cmp	sl, r2
 8008ca0:	d12e      	bne.n	8008d00 <__ieee754_pow+0x140>
 8008ca2:	f1b9 0f00 	cmp.w	r9, #0
 8008ca6:	f280 8494 	bge.w	80095d2 <__ieee754_pow+0xa12>
 8008caa:	496a      	ldr	r1, [pc, #424]	@ (8008e54 <__ieee754_pow+0x294>)
 8008cac:	4632      	mov	r2, r6
 8008cae:	463b      	mov	r3, r7
 8008cb0:	2000      	movs	r0, #0
 8008cb2:	f7f7 fdd3 	bl	800085c <__aeabi_ddiv>
 8008cb6:	e7a0      	b.n	8008bfa <__ieee754_pow+0x3a>
 8008cb8:	2400      	movs	r4, #0
 8008cba:	bbc1      	cbnz	r1, 8008d2e <__ieee754_pow+0x16e>
 8008cbc:	4a63      	ldr	r2, [pc, #396]	@ (8008e4c <__ieee754_pow+0x28c>)
 8008cbe:	4592      	cmp	sl, r2
 8008cc0:	d1ec      	bne.n	8008c9c <__ieee754_pow+0xdc>
 8008cc2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8008cc6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8008cca:	431a      	orrs	r2, r3
 8008ccc:	f000 8479 	beq.w	80095c2 <__ieee754_pow+0xa02>
 8008cd0:	4b61      	ldr	r3, [pc, #388]	@ (8008e58 <__ieee754_pow+0x298>)
 8008cd2:	4598      	cmp	r8, r3
 8008cd4:	d908      	bls.n	8008ce8 <__ieee754_pow+0x128>
 8008cd6:	f1b9 0f00 	cmp.w	r9, #0
 8008cda:	f2c0 8476 	blt.w	80095ca <__ieee754_pow+0xa0a>
 8008cde:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ce2:	e78a      	b.n	8008bfa <__ieee754_pow+0x3a>
 8008ce4:	2402      	movs	r4, #2
 8008ce6:	e7e8      	b.n	8008cba <__ieee754_pow+0xfa>
 8008ce8:	f1b9 0f00 	cmp.w	r9, #0
 8008cec:	f04f 0000 	mov.w	r0, #0
 8008cf0:	f04f 0100 	mov.w	r1, #0
 8008cf4:	da81      	bge.n	8008bfa <__ieee754_pow+0x3a>
 8008cf6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008cfa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8008cfe:	e77c      	b.n	8008bfa <__ieee754_pow+0x3a>
 8008d00:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8008d04:	d106      	bne.n	8008d14 <__ieee754_pow+0x154>
 8008d06:	4632      	mov	r2, r6
 8008d08:	463b      	mov	r3, r7
 8008d0a:	4630      	mov	r0, r6
 8008d0c:	4639      	mov	r1, r7
 8008d0e:	f7f7 fc7b 	bl	8000608 <__aeabi_dmul>
 8008d12:	e772      	b.n	8008bfa <__ieee754_pow+0x3a>
 8008d14:	4a51      	ldr	r2, [pc, #324]	@ (8008e5c <__ieee754_pow+0x29c>)
 8008d16:	4591      	cmp	r9, r2
 8008d18:	d109      	bne.n	8008d2e <__ieee754_pow+0x16e>
 8008d1a:	2d00      	cmp	r5, #0
 8008d1c:	db07      	blt.n	8008d2e <__ieee754_pow+0x16e>
 8008d1e:	ec47 6b10 	vmov	d0, r6, r7
 8008d22:	b011      	add	sp, #68	@ 0x44
 8008d24:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d28:	f000 bd52 	b.w	80097d0 <__ieee754_sqrt>
 8008d2c:	2400      	movs	r4, #0
 8008d2e:	ec47 6b10 	vmov	d0, r6, r7
 8008d32:	9302      	str	r3, [sp, #8]
 8008d34:	f000 fc88 	bl	8009648 <fabs>
 8008d38:	9b02      	ldr	r3, [sp, #8]
 8008d3a:	ec51 0b10 	vmov	r0, r1, d0
 8008d3e:	bb53      	cbnz	r3, 8008d96 <__ieee754_pow+0x1d6>
 8008d40:	4b44      	ldr	r3, [pc, #272]	@ (8008e54 <__ieee754_pow+0x294>)
 8008d42:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8008d46:	429a      	cmp	r2, r3
 8008d48:	d002      	beq.n	8008d50 <__ieee754_pow+0x190>
 8008d4a:	f1b8 0f00 	cmp.w	r8, #0
 8008d4e:	d122      	bne.n	8008d96 <__ieee754_pow+0x1d6>
 8008d50:	f1b9 0f00 	cmp.w	r9, #0
 8008d54:	da05      	bge.n	8008d62 <__ieee754_pow+0x1a2>
 8008d56:	4602      	mov	r2, r0
 8008d58:	460b      	mov	r3, r1
 8008d5a:	2000      	movs	r0, #0
 8008d5c:	493d      	ldr	r1, [pc, #244]	@ (8008e54 <__ieee754_pow+0x294>)
 8008d5e:	f7f7 fd7d 	bl	800085c <__aeabi_ddiv>
 8008d62:	2d00      	cmp	r5, #0
 8008d64:	f6bf af49 	bge.w	8008bfa <__ieee754_pow+0x3a>
 8008d68:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8008d6c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8008d70:	ea58 0804 	orrs.w	r8, r8, r4
 8008d74:	d108      	bne.n	8008d88 <__ieee754_pow+0x1c8>
 8008d76:	4602      	mov	r2, r0
 8008d78:	460b      	mov	r3, r1
 8008d7a:	4610      	mov	r0, r2
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	f7f7 fa8b 	bl	8000298 <__aeabi_dsub>
 8008d82:	4602      	mov	r2, r0
 8008d84:	460b      	mov	r3, r1
 8008d86:	e794      	b.n	8008cb2 <__ieee754_pow+0xf2>
 8008d88:	2c01      	cmp	r4, #1
 8008d8a:	f47f af36 	bne.w	8008bfa <__ieee754_pow+0x3a>
 8008d8e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008d92:	4619      	mov	r1, r3
 8008d94:	e731      	b.n	8008bfa <__ieee754_pow+0x3a>
 8008d96:	0feb      	lsrs	r3, r5, #31
 8008d98:	3b01      	subs	r3, #1
 8008d9a:	ea53 0204 	orrs.w	r2, r3, r4
 8008d9e:	d102      	bne.n	8008da6 <__ieee754_pow+0x1e6>
 8008da0:	4632      	mov	r2, r6
 8008da2:	463b      	mov	r3, r7
 8008da4:	e7e9      	b.n	8008d7a <__ieee754_pow+0x1ba>
 8008da6:	3c01      	subs	r4, #1
 8008da8:	431c      	orrs	r4, r3
 8008daa:	d016      	beq.n	8008dda <__ieee754_pow+0x21a>
 8008dac:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8008e38 <__ieee754_pow+0x278>
 8008db0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8008db4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008db8:	f240 8112 	bls.w	8008fe0 <__ieee754_pow+0x420>
 8008dbc:	4b28      	ldr	r3, [pc, #160]	@ (8008e60 <__ieee754_pow+0x2a0>)
 8008dbe:	459a      	cmp	sl, r3
 8008dc0:	4b25      	ldr	r3, [pc, #148]	@ (8008e58 <__ieee754_pow+0x298>)
 8008dc2:	d916      	bls.n	8008df2 <__ieee754_pow+0x232>
 8008dc4:	4598      	cmp	r8, r3
 8008dc6:	d80b      	bhi.n	8008de0 <__ieee754_pow+0x220>
 8008dc8:	f1b9 0f00 	cmp.w	r9, #0
 8008dcc:	da0b      	bge.n	8008de6 <__ieee754_pow+0x226>
 8008dce:	2000      	movs	r0, #0
 8008dd0:	b011      	add	sp, #68	@ 0x44
 8008dd2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd6:	f000 bcf3 	b.w	80097c0 <__math_oflow>
 8008dda:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8008e40 <__ieee754_pow+0x280>
 8008dde:	e7e7      	b.n	8008db0 <__ieee754_pow+0x1f0>
 8008de0:	f1b9 0f00 	cmp.w	r9, #0
 8008de4:	dcf3      	bgt.n	8008dce <__ieee754_pow+0x20e>
 8008de6:	2000      	movs	r0, #0
 8008de8:	b011      	add	sp, #68	@ 0x44
 8008dea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dee:	f000 bcdf 	b.w	80097b0 <__math_uflow>
 8008df2:	4598      	cmp	r8, r3
 8008df4:	d20c      	bcs.n	8008e10 <__ieee754_pow+0x250>
 8008df6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	f7f7 fe75 	bl	8000aec <__aeabi_dcmplt>
 8008e02:	3800      	subs	r0, #0
 8008e04:	bf18      	it	ne
 8008e06:	2001      	movne	r0, #1
 8008e08:	f1b9 0f00 	cmp.w	r9, #0
 8008e0c:	daec      	bge.n	8008de8 <__ieee754_pow+0x228>
 8008e0e:	e7df      	b.n	8008dd0 <__ieee754_pow+0x210>
 8008e10:	4b10      	ldr	r3, [pc, #64]	@ (8008e54 <__ieee754_pow+0x294>)
 8008e12:	4598      	cmp	r8, r3
 8008e14:	f04f 0200 	mov.w	r2, #0
 8008e18:	d924      	bls.n	8008e64 <__ieee754_pow+0x2a4>
 8008e1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008e1e:	2300      	movs	r3, #0
 8008e20:	f7f7 fe64 	bl	8000aec <__aeabi_dcmplt>
 8008e24:	3800      	subs	r0, #0
 8008e26:	bf18      	it	ne
 8008e28:	2001      	movne	r0, #1
 8008e2a:	f1b9 0f00 	cmp.w	r9, #0
 8008e2e:	dccf      	bgt.n	8008dd0 <__ieee754_pow+0x210>
 8008e30:	e7da      	b.n	8008de8 <__ieee754_pow+0x228>
 8008e32:	bf00      	nop
 8008e34:	f3af 8000 	nop.w
 8008e38:	00000000 	.word	0x00000000
 8008e3c:	3ff00000 	.word	0x3ff00000
 8008e40:	00000000 	.word	0x00000000
 8008e44:	bff00000 	.word	0xbff00000
 8008e48:	fff00000 	.word	0xfff00000
 8008e4c:	7ff00000 	.word	0x7ff00000
 8008e50:	433fffff 	.word	0x433fffff
 8008e54:	3ff00000 	.word	0x3ff00000
 8008e58:	3fefffff 	.word	0x3fefffff
 8008e5c:	3fe00000 	.word	0x3fe00000
 8008e60:	43f00000 	.word	0x43f00000
 8008e64:	4b5a      	ldr	r3, [pc, #360]	@ (8008fd0 <__ieee754_pow+0x410>)
 8008e66:	f7f7 fa17 	bl	8000298 <__aeabi_dsub>
 8008e6a:	a351      	add	r3, pc, #324	@ (adr r3, 8008fb0 <__ieee754_pow+0x3f0>)
 8008e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e70:	4604      	mov	r4, r0
 8008e72:	460d      	mov	r5, r1
 8008e74:	f7f7 fbc8 	bl	8000608 <__aeabi_dmul>
 8008e78:	a34f      	add	r3, pc, #316	@ (adr r3, 8008fb8 <__ieee754_pow+0x3f8>)
 8008e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7e:	4606      	mov	r6, r0
 8008e80:	460f      	mov	r7, r1
 8008e82:	4620      	mov	r0, r4
 8008e84:	4629      	mov	r1, r5
 8008e86:	f7f7 fbbf 	bl	8000608 <__aeabi_dmul>
 8008e8a:	4b52      	ldr	r3, [pc, #328]	@ (8008fd4 <__ieee754_pow+0x414>)
 8008e8c:	4682      	mov	sl, r0
 8008e8e:	468b      	mov	fp, r1
 8008e90:	2200      	movs	r2, #0
 8008e92:	4620      	mov	r0, r4
 8008e94:	4629      	mov	r1, r5
 8008e96:	f7f7 fbb7 	bl	8000608 <__aeabi_dmul>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	460b      	mov	r3, r1
 8008e9e:	a148      	add	r1, pc, #288	@ (adr r1, 8008fc0 <__ieee754_pow+0x400>)
 8008ea0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008ea4:	f7f7 f9f8 	bl	8000298 <__aeabi_dsub>
 8008ea8:	4622      	mov	r2, r4
 8008eaa:	462b      	mov	r3, r5
 8008eac:	f7f7 fbac 	bl	8000608 <__aeabi_dmul>
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	460b      	mov	r3, r1
 8008eb4:	2000      	movs	r0, #0
 8008eb6:	4948      	ldr	r1, [pc, #288]	@ (8008fd8 <__ieee754_pow+0x418>)
 8008eb8:	f7f7 f9ee 	bl	8000298 <__aeabi_dsub>
 8008ebc:	4622      	mov	r2, r4
 8008ebe:	4680      	mov	r8, r0
 8008ec0:	4689      	mov	r9, r1
 8008ec2:	462b      	mov	r3, r5
 8008ec4:	4620      	mov	r0, r4
 8008ec6:	4629      	mov	r1, r5
 8008ec8:	f7f7 fb9e 	bl	8000608 <__aeabi_dmul>
 8008ecc:	4602      	mov	r2, r0
 8008ece:	460b      	mov	r3, r1
 8008ed0:	4640      	mov	r0, r8
 8008ed2:	4649      	mov	r1, r9
 8008ed4:	f7f7 fb98 	bl	8000608 <__aeabi_dmul>
 8008ed8:	a33b      	add	r3, pc, #236	@ (adr r3, 8008fc8 <__ieee754_pow+0x408>)
 8008eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ede:	f7f7 fb93 	bl	8000608 <__aeabi_dmul>
 8008ee2:	4602      	mov	r2, r0
 8008ee4:	460b      	mov	r3, r1
 8008ee6:	4650      	mov	r0, sl
 8008ee8:	4659      	mov	r1, fp
 8008eea:	f7f7 f9d5 	bl	8000298 <__aeabi_dsub>
 8008eee:	4602      	mov	r2, r0
 8008ef0:	460b      	mov	r3, r1
 8008ef2:	4680      	mov	r8, r0
 8008ef4:	4689      	mov	r9, r1
 8008ef6:	4630      	mov	r0, r6
 8008ef8:	4639      	mov	r1, r7
 8008efa:	f7f7 f9cf 	bl	800029c <__adddf3>
 8008efe:	2400      	movs	r4, #0
 8008f00:	4632      	mov	r2, r6
 8008f02:	463b      	mov	r3, r7
 8008f04:	4620      	mov	r0, r4
 8008f06:	460d      	mov	r5, r1
 8008f08:	f7f7 f9c6 	bl	8000298 <__aeabi_dsub>
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	460b      	mov	r3, r1
 8008f10:	4640      	mov	r0, r8
 8008f12:	4649      	mov	r1, r9
 8008f14:	f7f7 f9c0 	bl	8000298 <__aeabi_dsub>
 8008f18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f1c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008f20:	2300      	movs	r3, #0
 8008f22:	9304      	str	r3, [sp, #16]
 8008f24:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8008f28:	4606      	mov	r6, r0
 8008f2a:	460f      	mov	r7, r1
 8008f2c:	4652      	mov	r2, sl
 8008f2e:	465b      	mov	r3, fp
 8008f30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f34:	f7f7 f9b0 	bl	8000298 <__aeabi_dsub>
 8008f38:	4622      	mov	r2, r4
 8008f3a:	462b      	mov	r3, r5
 8008f3c:	f7f7 fb64 	bl	8000608 <__aeabi_dmul>
 8008f40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f44:	4680      	mov	r8, r0
 8008f46:	4689      	mov	r9, r1
 8008f48:	4630      	mov	r0, r6
 8008f4a:	4639      	mov	r1, r7
 8008f4c:	f7f7 fb5c 	bl	8000608 <__aeabi_dmul>
 8008f50:	4602      	mov	r2, r0
 8008f52:	460b      	mov	r3, r1
 8008f54:	4640      	mov	r0, r8
 8008f56:	4649      	mov	r1, r9
 8008f58:	f7f7 f9a0 	bl	800029c <__adddf3>
 8008f5c:	4652      	mov	r2, sl
 8008f5e:	465b      	mov	r3, fp
 8008f60:	4606      	mov	r6, r0
 8008f62:	460f      	mov	r7, r1
 8008f64:	4620      	mov	r0, r4
 8008f66:	4629      	mov	r1, r5
 8008f68:	f7f7 fb4e 	bl	8000608 <__aeabi_dmul>
 8008f6c:	460b      	mov	r3, r1
 8008f6e:	4602      	mov	r2, r0
 8008f70:	4680      	mov	r8, r0
 8008f72:	4689      	mov	r9, r1
 8008f74:	4630      	mov	r0, r6
 8008f76:	4639      	mov	r1, r7
 8008f78:	f7f7 f990 	bl	800029c <__adddf3>
 8008f7c:	4b17      	ldr	r3, [pc, #92]	@ (8008fdc <__ieee754_pow+0x41c>)
 8008f7e:	4299      	cmp	r1, r3
 8008f80:	4604      	mov	r4, r0
 8008f82:	460d      	mov	r5, r1
 8008f84:	468a      	mov	sl, r1
 8008f86:	468b      	mov	fp, r1
 8008f88:	f340 82ef 	ble.w	800956a <__ieee754_pow+0x9aa>
 8008f8c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8008f90:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8008f94:	4303      	orrs	r3, r0
 8008f96:	f000 81e8 	beq.w	800936a <__ieee754_pow+0x7aa>
 8008f9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	f7f7 fda3 	bl	8000aec <__aeabi_dcmplt>
 8008fa6:	3800      	subs	r0, #0
 8008fa8:	bf18      	it	ne
 8008faa:	2001      	movne	r0, #1
 8008fac:	e710      	b.n	8008dd0 <__ieee754_pow+0x210>
 8008fae:	bf00      	nop
 8008fb0:	60000000 	.word	0x60000000
 8008fb4:	3ff71547 	.word	0x3ff71547
 8008fb8:	f85ddf44 	.word	0xf85ddf44
 8008fbc:	3e54ae0b 	.word	0x3e54ae0b
 8008fc0:	55555555 	.word	0x55555555
 8008fc4:	3fd55555 	.word	0x3fd55555
 8008fc8:	652b82fe 	.word	0x652b82fe
 8008fcc:	3ff71547 	.word	0x3ff71547
 8008fd0:	3ff00000 	.word	0x3ff00000
 8008fd4:	3fd00000 	.word	0x3fd00000
 8008fd8:	3fe00000 	.word	0x3fe00000
 8008fdc:	408fffff 	.word	0x408fffff
 8008fe0:	4bd5      	ldr	r3, [pc, #852]	@ (8009338 <__ieee754_pow+0x778>)
 8008fe2:	402b      	ands	r3, r5
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	b92b      	cbnz	r3, 8008ff4 <__ieee754_pow+0x434>
 8008fe8:	4bd4      	ldr	r3, [pc, #848]	@ (800933c <__ieee754_pow+0x77c>)
 8008fea:	f7f7 fb0d 	bl	8000608 <__aeabi_dmul>
 8008fee:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8008ff2:	468b      	mov	fp, r1
 8008ff4:	ea4f 532b 	mov.w	r3, fp, asr #20
 8008ff8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008ffc:	4413      	add	r3, r2
 8008ffe:	930a      	str	r3, [sp, #40]	@ 0x28
 8009000:	4bcf      	ldr	r3, [pc, #828]	@ (8009340 <__ieee754_pow+0x780>)
 8009002:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8009006:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800900a:	459b      	cmp	fp, r3
 800900c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009010:	dd08      	ble.n	8009024 <__ieee754_pow+0x464>
 8009012:	4bcc      	ldr	r3, [pc, #816]	@ (8009344 <__ieee754_pow+0x784>)
 8009014:	459b      	cmp	fp, r3
 8009016:	f340 81a5 	ble.w	8009364 <__ieee754_pow+0x7a4>
 800901a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800901c:	3301      	adds	r3, #1
 800901e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009020:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009024:	f04f 0a00 	mov.w	sl, #0
 8009028:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800902c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800902e:	4bc6      	ldr	r3, [pc, #792]	@ (8009348 <__ieee754_pow+0x788>)
 8009030:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009034:	ed93 7b00 	vldr	d7, [r3]
 8009038:	4629      	mov	r1, r5
 800903a:	ec53 2b17 	vmov	r2, r3, d7
 800903e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009042:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009046:	f7f7 f927 	bl	8000298 <__aeabi_dsub>
 800904a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800904e:	4606      	mov	r6, r0
 8009050:	460f      	mov	r7, r1
 8009052:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009056:	f7f7 f921 	bl	800029c <__adddf3>
 800905a:	4602      	mov	r2, r0
 800905c:	460b      	mov	r3, r1
 800905e:	2000      	movs	r0, #0
 8009060:	49ba      	ldr	r1, [pc, #744]	@ (800934c <__ieee754_pow+0x78c>)
 8009062:	f7f7 fbfb 	bl	800085c <__aeabi_ddiv>
 8009066:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800906a:	4602      	mov	r2, r0
 800906c:	460b      	mov	r3, r1
 800906e:	4630      	mov	r0, r6
 8009070:	4639      	mov	r1, r7
 8009072:	f7f7 fac9 	bl	8000608 <__aeabi_dmul>
 8009076:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800907a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800907e:	106d      	asrs	r5, r5, #1
 8009080:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009084:	f04f 0b00 	mov.w	fp, #0
 8009088:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800908c:	4661      	mov	r1, ip
 800908e:	2200      	movs	r2, #0
 8009090:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009094:	4658      	mov	r0, fp
 8009096:	46e1      	mov	r9, ip
 8009098:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800909c:	4614      	mov	r4, r2
 800909e:	461d      	mov	r5, r3
 80090a0:	f7f7 fab2 	bl	8000608 <__aeabi_dmul>
 80090a4:	4602      	mov	r2, r0
 80090a6:	460b      	mov	r3, r1
 80090a8:	4630      	mov	r0, r6
 80090aa:	4639      	mov	r1, r7
 80090ac:	f7f7 f8f4 	bl	8000298 <__aeabi_dsub>
 80090b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80090b4:	4606      	mov	r6, r0
 80090b6:	460f      	mov	r7, r1
 80090b8:	4620      	mov	r0, r4
 80090ba:	4629      	mov	r1, r5
 80090bc:	f7f7 f8ec 	bl	8000298 <__aeabi_dsub>
 80090c0:	4602      	mov	r2, r0
 80090c2:	460b      	mov	r3, r1
 80090c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80090c8:	f7f7 f8e6 	bl	8000298 <__aeabi_dsub>
 80090cc:	465a      	mov	r2, fp
 80090ce:	464b      	mov	r3, r9
 80090d0:	f7f7 fa9a 	bl	8000608 <__aeabi_dmul>
 80090d4:	4602      	mov	r2, r0
 80090d6:	460b      	mov	r3, r1
 80090d8:	4630      	mov	r0, r6
 80090da:	4639      	mov	r1, r7
 80090dc:	f7f7 f8dc 	bl	8000298 <__aeabi_dsub>
 80090e0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80090e4:	f7f7 fa90 	bl	8000608 <__aeabi_dmul>
 80090e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80090f0:	4610      	mov	r0, r2
 80090f2:	4619      	mov	r1, r3
 80090f4:	f7f7 fa88 	bl	8000608 <__aeabi_dmul>
 80090f8:	a37d      	add	r3, pc, #500	@ (adr r3, 80092f0 <__ieee754_pow+0x730>)
 80090fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090fe:	4604      	mov	r4, r0
 8009100:	460d      	mov	r5, r1
 8009102:	f7f7 fa81 	bl	8000608 <__aeabi_dmul>
 8009106:	a37c      	add	r3, pc, #496	@ (adr r3, 80092f8 <__ieee754_pow+0x738>)
 8009108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910c:	f7f7 f8c6 	bl	800029c <__adddf3>
 8009110:	4622      	mov	r2, r4
 8009112:	462b      	mov	r3, r5
 8009114:	f7f7 fa78 	bl	8000608 <__aeabi_dmul>
 8009118:	a379      	add	r3, pc, #484	@ (adr r3, 8009300 <__ieee754_pow+0x740>)
 800911a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800911e:	f7f7 f8bd 	bl	800029c <__adddf3>
 8009122:	4622      	mov	r2, r4
 8009124:	462b      	mov	r3, r5
 8009126:	f7f7 fa6f 	bl	8000608 <__aeabi_dmul>
 800912a:	a377      	add	r3, pc, #476	@ (adr r3, 8009308 <__ieee754_pow+0x748>)
 800912c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009130:	f7f7 f8b4 	bl	800029c <__adddf3>
 8009134:	4622      	mov	r2, r4
 8009136:	462b      	mov	r3, r5
 8009138:	f7f7 fa66 	bl	8000608 <__aeabi_dmul>
 800913c:	a374      	add	r3, pc, #464	@ (adr r3, 8009310 <__ieee754_pow+0x750>)
 800913e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009142:	f7f7 f8ab 	bl	800029c <__adddf3>
 8009146:	4622      	mov	r2, r4
 8009148:	462b      	mov	r3, r5
 800914a:	f7f7 fa5d 	bl	8000608 <__aeabi_dmul>
 800914e:	a372      	add	r3, pc, #456	@ (adr r3, 8009318 <__ieee754_pow+0x758>)
 8009150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009154:	f7f7 f8a2 	bl	800029c <__adddf3>
 8009158:	4622      	mov	r2, r4
 800915a:	4606      	mov	r6, r0
 800915c:	460f      	mov	r7, r1
 800915e:	462b      	mov	r3, r5
 8009160:	4620      	mov	r0, r4
 8009162:	4629      	mov	r1, r5
 8009164:	f7f7 fa50 	bl	8000608 <__aeabi_dmul>
 8009168:	4602      	mov	r2, r0
 800916a:	460b      	mov	r3, r1
 800916c:	4630      	mov	r0, r6
 800916e:	4639      	mov	r1, r7
 8009170:	f7f7 fa4a 	bl	8000608 <__aeabi_dmul>
 8009174:	465a      	mov	r2, fp
 8009176:	4604      	mov	r4, r0
 8009178:	460d      	mov	r5, r1
 800917a:	464b      	mov	r3, r9
 800917c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009180:	f7f7 f88c 	bl	800029c <__adddf3>
 8009184:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009188:	f7f7 fa3e 	bl	8000608 <__aeabi_dmul>
 800918c:	4622      	mov	r2, r4
 800918e:	462b      	mov	r3, r5
 8009190:	f7f7 f884 	bl	800029c <__adddf3>
 8009194:	465a      	mov	r2, fp
 8009196:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800919a:	464b      	mov	r3, r9
 800919c:	4658      	mov	r0, fp
 800919e:	4649      	mov	r1, r9
 80091a0:	f7f7 fa32 	bl	8000608 <__aeabi_dmul>
 80091a4:	4b6a      	ldr	r3, [pc, #424]	@ (8009350 <__ieee754_pow+0x790>)
 80091a6:	2200      	movs	r2, #0
 80091a8:	4606      	mov	r6, r0
 80091aa:	460f      	mov	r7, r1
 80091ac:	f7f7 f876 	bl	800029c <__adddf3>
 80091b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80091b4:	f7f7 f872 	bl	800029c <__adddf3>
 80091b8:	46d8      	mov	r8, fp
 80091ba:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80091be:	460d      	mov	r5, r1
 80091c0:	465a      	mov	r2, fp
 80091c2:	460b      	mov	r3, r1
 80091c4:	4640      	mov	r0, r8
 80091c6:	4649      	mov	r1, r9
 80091c8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80091cc:	f7f7 fa1c 	bl	8000608 <__aeabi_dmul>
 80091d0:	465c      	mov	r4, fp
 80091d2:	4680      	mov	r8, r0
 80091d4:	4689      	mov	r9, r1
 80091d6:	4b5e      	ldr	r3, [pc, #376]	@ (8009350 <__ieee754_pow+0x790>)
 80091d8:	2200      	movs	r2, #0
 80091da:	4620      	mov	r0, r4
 80091dc:	4629      	mov	r1, r5
 80091de:	f7f7 f85b 	bl	8000298 <__aeabi_dsub>
 80091e2:	4632      	mov	r2, r6
 80091e4:	463b      	mov	r3, r7
 80091e6:	f7f7 f857 	bl	8000298 <__aeabi_dsub>
 80091ea:	4602      	mov	r2, r0
 80091ec:	460b      	mov	r3, r1
 80091ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80091f2:	f7f7 f851 	bl	8000298 <__aeabi_dsub>
 80091f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80091fa:	f7f7 fa05 	bl	8000608 <__aeabi_dmul>
 80091fe:	4622      	mov	r2, r4
 8009200:	4606      	mov	r6, r0
 8009202:	460f      	mov	r7, r1
 8009204:	462b      	mov	r3, r5
 8009206:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800920a:	f7f7 f9fd 	bl	8000608 <__aeabi_dmul>
 800920e:	4602      	mov	r2, r0
 8009210:	460b      	mov	r3, r1
 8009212:	4630      	mov	r0, r6
 8009214:	4639      	mov	r1, r7
 8009216:	f7f7 f841 	bl	800029c <__adddf3>
 800921a:	4606      	mov	r6, r0
 800921c:	460f      	mov	r7, r1
 800921e:	4602      	mov	r2, r0
 8009220:	460b      	mov	r3, r1
 8009222:	4640      	mov	r0, r8
 8009224:	4649      	mov	r1, r9
 8009226:	f7f7 f839 	bl	800029c <__adddf3>
 800922a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800922e:	a33c      	add	r3, pc, #240	@ (adr r3, 8009320 <__ieee754_pow+0x760>)
 8009230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009234:	4658      	mov	r0, fp
 8009236:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800923a:	460d      	mov	r5, r1
 800923c:	f7f7 f9e4 	bl	8000608 <__aeabi_dmul>
 8009240:	465c      	mov	r4, fp
 8009242:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009246:	4642      	mov	r2, r8
 8009248:	464b      	mov	r3, r9
 800924a:	4620      	mov	r0, r4
 800924c:	4629      	mov	r1, r5
 800924e:	f7f7 f823 	bl	8000298 <__aeabi_dsub>
 8009252:	4602      	mov	r2, r0
 8009254:	460b      	mov	r3, r1
 8009256:	4630      	mov	r0, r6
 8009258:	4639      	mov	r1, r7
 800925a:	f7f7 f81d 	bl	8000298 <__aeabi_dsub>
 800925e:	a332      	add	r3, pc, #200	@ (adr r3, 8009328 <__ieee754_pow+0x768>)
 8009260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009264:	f7f7 f9d0 	bl	8000608 <__aeabi_dmul>
 8009268:	a331      	add	r3, pc, #196	@ (adr r3, 8009330 <__ieee754_pow+0x770>)
 800926a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800926e:	4606      	mov	r6, r0
 8009270:	460f      	mov	r7, r1
 8009272:	4620      	mov	r0, r4
 8009274:	4629      	mov	r1, r5
 8009276:	f7f7 f9c7 	bl	8000608 <__aeabi_dmul>
 800927a:	4602      	mov	r2, r0
 800927c:	460b      	mov	r3, r1
 800927e:	4630      	mov	r0, r6
 8009280:	4639      	mov	r1, r7
 8009282:	f7f7 f80b 	bl	800029c <__adddf3>
 8009286:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009288:	4b32      	ldr	r3, [pc, #200]	@ (8009354 <__ieee754_pow+0x794>)
 800928a:	4413      	add	r3, r2
 800928c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009290:	f7f7 f804 	bl	800029c <__adddf3>
 8009294:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009298:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800929a:	f7f7 f94b 	bl	8000534 <__aeabi_i2d>
 800929e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80092a0:	4b2d      	ldr	r3, [pc, #180]	@ (8009358 <__ieee754_pow+0x798>)
 80092a2:	4413      	add	r3, r2
 80092a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80092a8:	4606      	mov	r6, r0
 80092aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80092ae:	460f      	mov	r7, r1
 80092b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092b4:	f7f6 fff2 	bl	800029c <__adddf3>
 80092b8:	4642      	mov	r2, r8
 80092ba:	464b      	mov	r3, r9
 80092bc:	f7f6 ffee 	bl	800029c <__adddf3>
 80092c0:	4632      	mov	r2, r6
 80092c2:	463b      	mov	r3, r7
 80092c4:	f7f6 ffea 	bl	800029c <__adddf3>
 80092c8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80092cc:	4632      	mov	r2, r6
 80092ce:	463b      	mov	r3, r7
 80092d0:	4658      	mov	r0, fp
 80092d2:	460d      	mov	r5, r1
 80092d4:	f7f6 ffe0 	bl	8000298 <__aeabi_dsub>
 80092d8:	4642      	mov	r2, r8
 80092da:	464b      	mov	r3, r9
 80092dc:	f7f6 ffdc 	bl	8000298 <__aeabi_dsub>
 80092e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092e4:	f7f6 ffd8 	bl	8000298 <__aeabi_dsub>
 80092e8:	465c      	mov	r4, fp
 80092ea:	4602      	mov	r2, r0
 80092ec:	e036      	b.n	800935c <__ieee754_pow+0x79c>
 80092ee:	bf00      	nop
 80092f0:	4a454eef 	.word	0x4a454eef
 80092f4:	3fca7e28 	.word	0x3fca7e28
 80092f8:	93c9db65 	.word	0x93c9db65
 80092fc:	3fcd864a 	.word	0x3fcd864a
 8009300:	a91d4101 	.word	0xa91d4101
 8009304:	3fd17460 	.word	0x3fd17460
 8009308:	518f264d 	.word	0x518f264d
 800930c:	3fd55555 	.word	0x3fd55555
 8009310:	db6fabff 	.word	0xdb6fabff
 8009314:	3fdb6db6 	.word	0x3fdb6db6
 8009318:	33333303 	.word	0x33333303
 800931c:	3fe33333 	.word	0x3fe33333
 8009320:	e0000000 	.word	0xe0000000
 8009324:	3feec709 	.word	0x3feec709
 8009328:	dc3a03fd 	.word	0xdc3a03fd
 800932c:	3feec709 	.word	0x3feec709
 8009330:	145b01f5 	.word	0x145b01f5
 8009334:	be3e2fe0 	.word	0xbe3e2fe0
 8009338:	7ff00000 	.word	0x7ff00000
 800933c:	43400000 	.word	0x43400000
 8009340:	0003988e 	.word	0x0003988e
 8009344:	000bb679 	.word	0x000bb679
 8009348:	08009f70 	.word	0x08009f70
 800934c:	3ff00000 	.word	0x3ff00000
 8009350:	40080000 	.word	0x40080000
 8009354:	08009f50 	.word	0x08009f50
 8009358:	08009f60 	.word	0x08009f60
 800935c:	460b      	mov	r3, r1
 800935e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009362:	e5d7      	b.n	8008f14 <__ieee754_pow+0x354>
 8009364:	f04f 0a01 	mov.w	sl, #1
 8009368:	e65e      	b.n	8009028 <__ieee754_pow+0x468>
 800936a:	a3b4      	add	r3, pc, #720	@ (adr r3, 800963c <__ieee754_pow+0xa7c>)
 800936c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009370:	4630      	mov	r0, r6
 8009372:	4639      	mov	r1, r7
 8009374:	f7f6 ff92 	bl	800029c <__adddf3>
 8009378:	4642      	mov	r2, r8
 800937a:	e9cd 0100 	strd	r0, r1, [sp]
 800937e:	464b      	mov	r3, r9
 8009380:	4620      	mov	r0, r4
 8009382:	4629      	mov	r1, r5
 8009384:	f7f6 ff88 	bl	8000298 <__aeabi_dsub>
 8009388:	4602      	mov	r2, r0
 800938a:	460b      	mov	r3, r1
 800938c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009390:	f7f7 fbca 	bl	8000b28 <__aeabi_dcmpgt>
 8009394:	2800      	cmp	r0, #0
 8009396:	f47f ae00 	bne.w	8008f9a <__ieee754_pow+0x3da>
 800939a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800939e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80093a2:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 80093a6:	fa43 fa0a 	asr.w	sl, r3, sl
 80093aa:	44da      	add	sl, fp
 80093ac:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80093b0:	489d      	ldr	r0, [pc, #628]	@ (8009628 <__ieee754_pow+0xa68>)
 80093b2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80093b6:	4108      	asrs	r0, r1
 80093b8:	ea00 030a 	and.w	r3, r0, sl
 80093bc:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80093c0:	f1c1 0114 	rsb	r1, r1, #20
 80093c4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80093c8:	fa4a fa01 	asr.w	sl, sl, r1
 80093cc:	f1bb 0f00 	cmp.w	fp, #0
 80093d0:	4640      	mov	r0, r8
 80093d2:	4649      	mov	r1, r9
 80093d4:	f04f 0200 	mov.w	r2, #0
 80093d8:	bfb8      	it	lt
 80093da:	f1ca 0a00 	rsblt	sl, sl, #0
 80093de:	f7f6 ff5b 	bl	8000298 <__aeabi_dsub>
 80093e2:	4680      	mov	r8, r0
 80093e4:	4689      	mov	r9, r1
 80093e6:	4632      	mov	r2, r6
 80093e8:	463b      	mov	r3, r7
 80093ea:	4640      	mov	r0, r8
 80093ec:	4649      	mov	r1, r9
 80093ee:	f7f6 ff55 	bl	800029c <__adddf3>
 80093f2:	2400      	movs	r4, #0
 80093f4:	a37c      	add	r3, pc, #496	@ (adr r3, 80095e8 <__ieee754_pow+0xa28>)
 80093f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093fa:	4620      	mov	r0, r4
 80093fc:	460d      	mov	r5, r1
 80093fe:	f7f7 f903 	bl	8000608 <__aeabi_dmul>
 8009402:	4642      	mov	r2, r8
 8009404:	e9cd 0100 	strd	r0, r1, [sp]
 8009408:	464b      	mov	r3, r9
 800940a:	4620      	mov	r0, r4
 800940c:	4629      	mov	r1, r5
 800940e:	f7f6 ff43 	bl	8000298 <__aeabi_dsub>
 8009412:	4602      	mov	r2, r0
 8009414:	460b      	mov	r3, r1
 8009416:	4630      	mov	r0, r6
 8009418:	4639      	mov	r1, r7
 800941a:	f7f6 ff3d 	bl	8000298 <__aeabi_dsub>
 800941e:	a374      	add	r3, pc, #464	@ (adr r3, 80095f0 <__ieee754_pow+0xa30>)
 8009420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009424:	f7f7 f8f0 	bl	8000608 <__aeabi_dmul>
 8009428:	a373      	add	r3, pc, #460	@ (adr r3, 80095f8 <__ieee754_pow+0xa38>)
 800942a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800942e:	4680      	mov	r8, r0
 8009430:	4689      	mov	r9, r1
 8009432:	4620      	mov	r0, r4
 8009434:	4629      	mov	r1, r5
 8009436:	f7f7 f8e7 	bl	8000608 <__aeabi_dmul>
 800943a:	4602      	mov	r2, r0
 800943c:	460b      	mov	r3, r1
 800943e:	4640      	mov	r0, r8
 8009440:	4649      	mov	r1, r9
 8009442:	f7f6 ff2b 	bl	800029c <__adddf3>
 8009446:	4604      	mov	r4, r0
 8009448:	460d      	mov	r5, r1
 800944a:	4602      	mov	r2, r0
 800944c:	460b      	mov	r3, r1
 800944e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009452:	f7f6 ff23 	bl	800029c <__adddf3>
 8009456:	e9dd 2300 	ldrd	r2, r3, [sp]
 800945a:	4680      	mov	r8, r0
 800945c:	4689      	mov	r9, r1
 800945e:	f7f6 ff1b 	bl	8000298 <__aeabi_dsub>
 8009462:	4602      	mov	r2, r0
 8009464:	460b      	mov	r3, r1
 8009466:	4620      	mov	r0, r4
 8009468:	4629      	mov	r1, r5
 800946a:	f7f6 ff15 	bl	8000298 <__aeabi_dsub>
 800946e:	4642      	mov	r2, r8
 8009470:	4606      	mov	r6, r0
 8009472:	460f      	mov	r7, r1
 8009474:	464b      	mov	r3, r9
 8009476:	4640      	mov	r0, r8
 8009478:	4649      	mov	r1, r9
 800947a:	f7f7 f8c5 	bl	8000608 <__aeabi_dmul>
 800947e:	a360      	add	r3, pc, #384	@ (adr r3, 8009600 <__ieee754_pow+0xa40>)
 8009480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009484:	4604      	mov	r4, r0
 8009486:	460d      	mov	r5, r1
 8009488:	f7f7 f8be 	bl	8000608 <__aeabi_dmul>
 800948c:	a35e      	add	r3, pc, #376	@ (adr r3, 8009608 <__ieee754_pow+0xa48>)
 800948e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009492:	f7f6 ff01 	bl	8000298 <__aeabi_dsub>
 8009496:	4622      	mov	r2, r4
 8009498:	462b      	mov	r3, r5
 800949a:	f7f7 f8b5 	bl	8000608 <__aeabi_dmul>
 800949e:	a35c      	add	r3, pc, #368	@ (adr r3, 8009610 <__ieee754_pow+0xa50>)
 80094a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094a4:	f7f6 fefa 	bl	800029c <__adddf3>
 80094a8:	4622      	mov	r2, r4
 80094aa:	462b      	mov	r3, r5
 80094ac:	f7f7 f8ac 	bl	8000608 <__aeabi_dmul>
 80094b0:	a359      	add	r3, pc, #356	@ (adr r3, 8009618 <__ieee754_pow+0xa58>)
 80094b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b6:	f7f6 feef 	bl	8000298 <__aeabi_dsub>
 80094ba:	4622      	mov	r2, r4
 80094bc:	462b      	mov	r3, r5
 80094be:	f7f7 f8a3 	bl	8000608 <__aeabi_dmul>
 80094c2:	a357      	add	r3, pc, #348	@ (adr r3, 8009620 <__ieee754_pow+0xa60>)
 80094c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c8:	f7f6 fee8 	bl	800029c <__adddf3>
 80094cc:	4622      	mov	r2, r4
 80094ce:	462b      	mov	r3, r5
 80094d0:	f7f7 f89a 	bl	8000608 <__aeabi_dmul>
 80094d4:	4602      	mov	r2, r0
 80094d6:	460b      	mov	r3, r1
 80094d8:	4640      	mov	r0, r8
 80094da:	4649      	mov	r1, r9
 80094dc:	f7f6 fedc 	bl	8000298 <__aeabi_dsub>
 80094e0:	4604      	mov	r4, r0
 80094e2:	460d      	mov	r5, r1
 80094e4:	4602      	mov	r2, r0
 80094e6:	460b      	mov	r3, r1
 80094e8:	4640      	mov	r0, r8
 80094ea:	4649      	mov	r1, r9
 80094ec:	f7f7 f88c 	bl	8000608 <__aeabi_dmul>
 80094f0:	2200      	movs	r2, #0
 80094f2:	e9cd 0100 	strd	r0, r1, [sp]
 80094f6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80094fa:	4620      	mov	r0, r4
 80094fc:	4629      	mov	r1, r5
 80094fe:	f7f6 fecb 	bl	8000298 <__aeabi_dsub>
 8009502:	4602      	mov	r2, r0
 8009504:	460b      	mov	r3, r1
 8009506:	e9dd 0100 	ldrd	r0, r1, [sp]
 800950a:	f7f7 f9a7 	bl	800085c <__aeabi_ddiv>
 800950e:	4632      	mov	r2, r6
 8009510:	4604      	mov	r4, r0
 8009512:	460d      	mov	r5, r1
 8009514:	463b      	mov	r3, r7
 8009516:	4640      	mov	r0, r8
 8009518:	4649      	mov	r1, r9
 800951a:	f7f7 f875 	bl	8000608 <__aeabi_dmul>
 800951e:	4632      	mov	r2, r6
 8009520:	463b      	mov	r3, r7
 8009522:	f7f6 febb 	bl	800029c <__adddf3>
 8009526:	4602      	mov	r2, r0
 8009528:	460b      	mov	r3, r1
 800952a:	4620      	mov	r0, r4
 800952c:	4629      	mov	r1, r5
 800952e:	f7f6 feb3 	bl	8000298 <__aeabi_dsub>
 8009532:	4642      	mov	r2, r8
 8009534:	464b      	mov	r3, r9
 8009536:	f7f6 feaf 	bl	8000298 <__aeabi_dsub>
 800953a:	460b      	mov	r3, r1
 800953c:	4602      	mov	r2, r0
 800953e:	493b      	ldr	r1, [pc, #236]	@ (800962c <__ieee754_pow+0xa6c>)
 8009540:	2000      	movs	r0, #0
 8009542:	f7f6 fea9 	bl	8000298 <__aeabi_dsub>
 8009546:	ec41 0b10 	vmov	d0, r0, r1
 800954a:	ee10 3a90 	vmov	r3, s1
 800954e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009552:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009556:	da30      	bge.n	80095ba <__ieee754_pow+0x9fa>
 8009558:	4650      	mov	r0, sl
 800955a:	f000 f87d 	bl	8009658 <scalbn>
 800955e:	ec51 0b10 	vmov	r0, r1, d0
 8009562:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009566:	f7ff bbd2 	b.w	8008d0e <__ieee754_pow+0x14e>
 800956a:	4c31      	ldr	r4, [pc, #196]	@ (8009630 <__ieee754_pow+0xa70>)
 800956c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009570:	42a3      	cmp	r3, r4
 8009572:	d91a      	bls.n	80095aa <__ieee754_pow+0x9ea>
 8009574:	4b2f      	ldr	r3, [pc, #188]	@ (8009634 <__ieee754_pow+0xa74>)
 8009576:	440b      	add	r3, r1
 8009578:	4303      	orrs	r3, r0
 800957a:	d009      	beq.n	8009590 <__ieee754_pow+0x9d0>
 800957c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009580:	2200      	movs	r2, #0
 8009582:	2300      	movs	r3, #0
 8009584:	f7f7 fab2 	bl	8000aec <__aeabi_dcmplt>
 8009588:	3800      	subs	r0, #0
 800958a:	bf18      	it	ne
 800958c:	2001      	movne	r0, #1
 800958e:	e42b      	b.n	8008de8 <__ieee754_pow+0x228>
 8009590:	4642      	mov	r2, r8
 8009592:	464b      	mov	r3, r9
 8009594:	f7f6 fe80 	bl	8000298 <__aeabi_dsub>
 8009598:	4632      	mov	r2, r6
 800959a:	463b      	mov	r3, r7
 800959c:	f7f7 faba 	bl	8000b14 <__aeabi_dcmpge>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	d1eb      	bne.n	800957c <__ieee754_pow+0x9bc>
 80095a4:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8009644 <__ieee754_pow+0xa84>
 80095a8:	e6f7      	b.n	800939a <__ieee754_pow+0x7da>
 80095aa:	469a      	mov	sl, r3
 80095ac:	4b22      	ldr	r3, [pc, #136]	@ (8009638 <__ieee754_pow+0xa78>)
 80095ae:	459a      	cmp	sl, r3
 80095b0:	f63f aef3 	bhi.w	800939a <__ieee754_pow+0x7da>
 80095b4:	f8dd a010 	ldr.w	sl, [sp, #16]
 80095b8:	e715      	b.n	80093e6 <__ieee754_pow+0x826>
 80095ba:	ec51 0b10 	vmov	r0, r1, d0
 80095be:	4619      	mov	r1, r3
 80095c0:	e7cf      	b.n	8009562 <__ieee754_pow+0x9a2>
 80095c2:	491a      	ldr	r1, [pc, #104]	@ (800962c <__ieee754_pow+0xa6c>)
 80095c4:	2000      	movs	r0, #0
 80095c6:	f7ff bb18 	b.w	8008bfa <__ieee754_pow+0x3a>
 80095ca:	2000      	movs	r0, #0
 80095cc:	2100      	movs	r1, #0
 80095ce:	f7ff bb14 	b.w	8008bfa <__ieee754_pow+0x3a>
 80095d2:	4630      	mov	r0, r6
 80095d4:	4639      	mov	r1, r7
 80095d6:	f7ff bb10 	b.w	8008bfa <__ieee754_pow+0x3a>
 80095da:	460c      	mov	r4, r1
 80095dc:	f7ff bb5e 	b.w	8008c9c <__ieee754_pow+0xdc>
 80095e0:	2400      	movs	r4, #0
 80095e2:	f7ff bb49 	b.w	8008c78 <__ieee754_pow+0xb8>
 80095e6:	bf00      	nop
 80095e8:	00000000 	.word	0x00000000
 80095ec:	3fe62e43 	.word	0x3fe62e43
 80095f0:	fefa39ef 	.word	0xfefa39ef
 80095f4:	3fe62e42 	.word	0x3fe62e42
 80095f8:	0ca86c39 	.word	0x0ca86c39
 80095fc:	be205c61 	.word	0xbe205c61
 8009600:	72bea4d0 	.word	0x72bea4d0
 8009604:	3e663769 	.word	0x3e663769
 8009608:	c5d26bf1 	.word	0xc5d26bf1
 800960c:	3ebbbd41 	.word	0x3ebbbd41
 8009610:	af25de2c 	.word	0xaf25de2c
 8009614:	3f11566a 	.word	0x3f11566a
 8009618:	16bebd93 	.word	0x16bebd93
 800961c:	3f66c16c 	.word	0x3f66c16c
 8009620:	5555553e 	.word	0x5555553e
 8009624:	3fc55555 	.word	0x3fc55555
 8009628:	fff00000 	.word	0xfff00000
 800962c:	3ff00000 	.word	0x3ff00000
 8009630:	4090cbff 	.word	0x4090cbff
 8009634:	3f6f3400 	.word	0x3f6f3400
 8009638:	3fe00000 	.word	0x3fe00000
 800963c:	652b82fe 	.word	0x652b82fe
 8009640:	3c971547 	.word	0x3c971547
 8009644:	4090cc00 	.word	0x4090cc00

08009648 <fabs>:
 8009648:	ec51 0b10 	vmov	r0, r1, d0
 800964c:	4602      	mov	r2, r0
 800964e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009652:	ec43 2b10 	vmov	d0, r2, r3
 8009656:	4770      	bx	lr

08009658 <scalbn>:
 8009658:	b570      	push	{r4, r5, r6, lr}
 800965a:	ec55 4b10 	vmov	r4, r5, d0
 800965e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009662:	4606      	mov	r6, r0
 8009664:	462b      	mov	r3, r5
 8009666:	b991      	cbnz	r1, 800968e <scalbn+0x36>
 8009668:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800966c:	4323      	orrs	r3, r4
 800966e:	d03d      	beq.n	80096ec <scalbn+0x94>
 8009670:	4b35      	ldr	r3, [pc, #212]	@ (8009748 <scalbn+0xf0>)
 8009672:	4620      	mov	r0, r4
 8009674:	4629      	mov	r1, r5
 8009676:	2200      	movs	r2, #0
 8009678:	f7f6 ffc6 	bl	8000608 <__aeabi_dmul>
 800967c:	4b33      	ldr	r3, [pc, #204]	@ (800974c <scalbn+0xf4>)
 800967e:	429e      	cmp	r6, r3
 8009680:	4604      	mov	r4, r0
 8009682:	460d      	mov	r5, r1
 8009684:	da0f      	bge.n	80096a6 <scalbn+0x4e>
 8009686:	a328      	add	r3, pc, #160	@ (adr r3, 8009728 <scalbn+0xd0>)
 8009688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800968c:	e01e      	b.n	80096cc <scalbn+0x74>
 800968e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8009692:	4291      	cmp	r1, r2
 8009694:	d10b      	bne.n	80096ae <scalbn+0x56>
 8009696:	4622      	mov	r2, r4
 8009698:	4620      	mov	r0, r4
 800969a:	4629      	mov	r1, r5
 800969c:	f7f6 fdfe 	bl	800029c <__adddf3>
 80096a0:	4604      	mov	r4, r0
 80096a2:	460d      	mov	r5, r1
 80096a4:	e022      	b.n	80096ec <scalbn+0x94>
 80096a6:	460b      	mov	r3, r1
 80096a8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80096ac:	3936      	subs	r1, #54	@ 0x36
 80096ae:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80096b2:	4296      	cmp	r6, r2
 80096b4:	dd0d      	ble.n	80096d2 <scalbn+0x7a>
 80096b6:	2d00      	cmp	r5, #0
 80096b8:	a11d      	add	r1, pc, #116	@ (adr r1, 8009730 <scalbn+0xd8>)
 80096ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096be:	da02      	bge.n	80096c6 <scalbn+0x6e>
 80096c0:	a11d      	add	r1, pc, #116	@ (adr r1, 8009738 <scalbn+0xe0>)
 80096c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096c6:	a31a      	add	r3, pc, #104	@ (adr r3, 8009730 <scalbn+0xd8>)
 80096c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096cc:	f7f6 ff9c 	bl	8000608 <__aeabi_dmul>
 80096d0:	e7e6      	b.n	80096a0 <scalbn+0x48>
 80096d2:	1872      	adds	r2, r6, r1
 80096d4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80096d8:	428a      	cmp	r2, r1
 80096da:	dcec      	bgt.n	80096b6 <scalbn+0x5e>
 80096dc:	2a00      	cmp	r2, #0
 80096de:	dd08      	ble.n	80096f2 <scalbn+0x9a>
 80096e0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80096e4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80096e8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80096ec:	ec45 4b10 	vmov	d0, r4, r5
 80096f0:	bd70      	pop	{r4, r5, r6, pc}
 80096f2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80096f6:	da08      	bge.n	800970a <scalbn+0xb2>
 80096f8:	2d00      	cmp	r5, #0
 80096fa:	a10b      	add	r1, pc, #44	@ (adr r1, 8009728 <scalbn+0xd0>)
 80096fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009700:	dac1      	bge.n	8009686 <scalbn+0x2e>
 8009702:	a10f      	add	r1, pc, #60	@ (adr r1, 8009740 <scalbn+0xe8>)
 8009704:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009708:	e7bd      	b.n	8009686 <scalbn+0x2e>
 800970a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800970e:	3236      	adds	r2, #54	@ 0x36
 8009710:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009714:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009718:	4620      	mov	r0, r4
 800971a:	4b0d      	ldr	r3, [pc, #52]	@ (8009750 <scalbn+0xf8>)
 800971c:	4629      	mov	r1, r5
 800971e:	2200      	movs	r2, #0
 8009720:	e7d4      	b.n	80096cc <scalbn+0x74>
 8009722:	bf00      	nop
 8009724:	f3af 8000 	nop.w
 8009728:	c2f8f359 	.word	0xc2f8f359
 800972c:	01a56e1f 	.word	0x01a56e1f
 8009730:	8800759c 	.word	0x8800759c
 8009734:	7e37e43c 	.word	0x7e37e43c
 8009738:	8800759c 	.word	0x8800759c
 800973c:	fe37e43c 	.word	0xfe37e43c
 8009740:	c2f8f359 	.word	0xc2f8f359
 8009744:	81a56e1f 	.word	0x81a56e1f
 8009748:	43500000 	.word	0x43500000
 800974c:	ffff3cb0 	.word	0xffff3cb0
 8009750:	3c900000 	.word	0x3c900000

08009754 <with_errno>:
 8009754:	b510      	push	{r4, lr}
 8009756:	ed2d 8b02 	vpush	{d8}
 800975a:	eeb0 8a40 	vmov.f32	s16, s0
 800975e:	eef0 8a60 	vmov.f32	s17, s1
 8009762:	4604      	mov	r4, r0
 8009764:	f7fd f93a 	bl	80069dc <__errno>
 8009768:	eeb0 0a48 	vmov.f32	s0, s16
 800976c:	eef0 0a68 	vmov.f32	s1, s17
 8009770:	ecbd 8b02 	vpop	{d8}
 8009774:	6004      	str	r4, [r0, #0]
 8009776:	bd10      	pop	{r4, pc}

08009778 <xflow>:
 8009778:	4603      	mov	r3, r0
 800977a:	b507      	push	{r0, r1, r2, lr}
 800977c:	ec51 0b10 	vmov	r0, r1, d0
 8009780:	b183      	cbz	r3, 80097a4 <xflow+0x2c>
 8009782:	4602      	mov	r2, r0
 8009784:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009788:	e9cd 2300 	strd	r2, r3, [sp]
 800978c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009790:	f7f6 ff3a 	bl	8000608 <__aeabi_dmul>
 8009794:	ec41 0b10 	vmov	d0, r0, r1
 8009798:	2022      	movs	r0, #34	@ 0x22
 800979a:	b003      	add	sp, #12
 800979c:	f85d eb04 	ldr.w	lr, [sp], #4
 80097a0:	f7ff bfd8 	b.w	8009754 <with_errno>
 80097a4:	4602      	mov	r2, r0
 80097a6:	460b      	mov	r3, r1
 80097a8:	e7ee      	b.n	8009788 <xflow+0x10>
 80097aa:	0000      	movs	r0, r0
 80097ac:	0000      	movs	r0, r0
	...

080097b0 <__math_uflow>:
 80097b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80097b8 <__math_uflow+0x8>
 80097b4:	f7ff bfe0 	b.w	8009778 <xflow>
 80097b8:	00000000 	.word	0x00000000
 80097bc:	10000000 	.word	0x10000000

080097c0 <__math_oflow>:
 80097c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80097c8 <__math_oflow+0x8>
 80097c4:	f7ff bfd8 	b.w	8009778 <xflow>
 80097c8:	00000000 	.word	0x00000000
 80097cc:	70000000 	.word	0x70000000

080097d0 <__ieee754_sqrt>:
 80097d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d4:	4a68      	ldr	r2, [pc, #416]	@ (8009978 <__ieee754_sqrt+0x1a8>)
 80097d6:	ec55 4b10 	vmov	r4, r5, d0
 80097da:	43aa      	bics	r2, r5
 80097dc:	462b      	mov	r3, r5
 80097de:	4621      	mov	r1, r4
 80097e0:	d110      	bne.n	8009804 <__ieee754_sqrt+0x34>
 80097e2:	4622      	mov	r2, r4
 80097e4:	4620      	mov	r0, r4
 80097e6:	4629      	mov	r1, r5
 80097e8:	f7f6 ff0e 	bl	8000608 <__aeabi_dmul>
 80097ec:	4602      	mov	r2, r0
 80097ee:	460b      	mov	r3, r1
 80097f0:	4620      	mov	r0, r4
 80097f2:	4629      	mov	r1, r5
 80097f4:	f7f6 fd52 	bl	800029c <__adddf3>
 80097f8:	4604      	mov	r4, r0
 80097fa:	460d      	mov	r5, r1
 80097fc:	ec45 4b10 	vmov	d0, r4, r5
 8009800:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009804:	2d00      	cmp	r5, #0
 8009806:	dc0e      	bgt.n	8009826 <__ieee754_sqrt+0x56>
 8009808:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800980c:	4322      	orrs	r2, r4
 800980e:	d0f5      	beq.n	80097fc <__ieee754_sqrt+0x2c>
 8009810:	b19d      	cbz	r5, 800983a <__ieee754_sqrt+0x6a>
 8009812:	4622      	mov	r2, r4
 8009814:	4620      	mov	r0, r4
 8009816:	4629      	mov	r1, r5
 8009818:	f7f6 fd3e 	bl	8000298 <__aeabi_dsub>
 800981c:	4602      	mov	r2, r0
 800981e:	460b      	mov	r3, r1
 8009820:	f7f7 f81c 	bl	800085c <__aeabi_ddiv>
 8009824:	e7e8      	b.n	80097f8 <__ieee754_sqrt+0x28>
 8009826:	152a      	asrs	r2, r5, #20
 8009828:	d115      	bne.n	8009856 <__ieee754_sqrt+0x86>
 800982a:	2000      	movs	r0, #0
 800982c:	e009      	b.n	8009842 <__ieee754_sqrt+0x72>
 800982e:	0acb      	lsrs	r3, r1, #11
 8009830:	3a15      	subs	r2, #21
 8009832:	0549      	lsls	r1, r1, #21
 8009834:	2b00      	cmp	r3, #0
 8009836:	d0fa      	beq.n	800982e <__ieee754_sqrt+0x5e>
 8009838:	e7f7      	b.n	800982a <__ieee754_sqrt+0x5a>
 800983a:	462a      	mov	r2, r5
 800983c:	e7fa      	b.n	8009834 <__ieee754_sqrt+0x64>
 800983e:	005b      	lsls	r3, r3, #1
 8009840:	3001      	adds	r0, #1
 8009842:	02dc      	lsls	r4, r3, #11
 8009844:	d5fb      	bpl.n	800983e <__ieee754_sqrt+0x6e>
 8009846:	1e44      	subs	r4, r0, #1
 8009848:	1b12      	subs	r2, r2, r4
 800984a:	f1c0 0420 	rsb	r4, r0, #32
 800984e:	fa21 f404 	lsr.w	r4, r1, r4
 8009852:	4323      	orrs	r3, r4
 8009854:	4081      	lsls	r1, r0
 8009856:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800985a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800985e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009862:	07d2      	lsls	r2, r2, #31
 8009864:	bf5c      	itt	pl
 8009866:	005b      	lslpl	r3, r3, #1
 8009868:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800986c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009870:	bf58      	it	pl
 8009872:	0049      	lslpl	r1, r1, #1
 8009874:	2600      	movs	r6, #0
 8009876:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800987a:	106d      	asrs	r5, r5, #1
 800987c:	0049      	lsls	r1, r1, #1
 800987e:	2016      	movs	r0, #22
 8009880:	4632      	mov	r2, r6
 8009882:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009886:	1917      	adds	r7, r2, r4
 8009888:	429f      	cmp	r7, r3
 800988a:	bfde      	ittt	le
 800988c:	193a      	addle	r2, r7, r4
 800988e:	1bdb      	suble	r3, r3, r7
 8009890:	1936      	addle	r6, r6, r4
 8009892:	0fcf      	lsrs	r7, r1, #31
 8009894:	3801      	subs	r0, #1
 8009896:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800989a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800989e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 80098a2:	d1f0      	bne.n	8009886 <__ieee754_sqrt+0xb6>
 80098a4:	4604      	mov	r4, r0
 80098a6:	2720      	movs	r7, #32
 80098a8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80098ac:	429a      	cmp	r2, r3
 80098ae:	eb00 0e0c 	add.w	lr, r0, ip
 80098b2:	db02      	blt.n	80098ba <__ieee754_sqrt+0xea>
 80098b4:	d113      	bne.n	80098de <__ieee754_sqrt+0x10e>
 80098b6:	458e      	cmp	lr, r1
 80098b8:	d811      	bhi.n	80098de <__ieee754_sqrt+0x10e>
 80098ba:	f1be 0f00 	cmp.w	lr, #0
 80098be:	eb0e 000c 	add.w	r0, lr, ip
 80098c2:	da42      	bge.n	800994a <__ieee754_sqrt+0x17a>
 80098c4:	2800      	cmp	r0, #0
 80098c6:	db40      	blt.n	800994a <__ieee754_sqrt+0x17a>
 80098c8:	f102 0801 	add.w	r8, r2, #1
 80098cc:	1a9b      	subs	r3, r3, r2
 80098ce:	458e      	cmp	lr, r1
 80098d0:	bf88      	it	hi
 80098d2:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 80098d6:	eba1 010e 	sub.w	r1, r1, lr
 80098da:	4464      	add	r4, ip
 80098dc:	4642      	mov	r2, r8
 80098de:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80098e2:	3f01      	subs	r7, #1
 80098e4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80098e8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80098ec:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80098f0:	d1dc      	bne.n	80098ac <__ieee754_sqrt+0xdc>
 80098f2:	4319      	orrs	r1, r3
 80098f4:	d01b      	beq.n	800992e <__ieee754_sqrt+0x15e>
 80098f6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800997c <__ieee754_sqrt+0x1ac>
 80098fa:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8009980 <__ieee754_sqrt+0x1b0>
 80098fe:	e9da 0100 	ldrd	r0, r1, [sl]
 8009902:	e9db 2300 	ldrd	r2, r3, [fp]
 8009906:	f7f6 fcc7 	bl	8000298 <__aeabi_dsub>
 800990a:	e9da 8900 	ldrd	r8, r9, [sl]
 800990e:	4602      	mov	r2, r0
 8009910:	460b      	mov	r3, r1
 8009912:	4640      	mov	r0, r8
 8009914:	4649      	mov	r1, r9
 8009916:	f7f7 f8f3 	bl	8000b00 <__aeabi_dcmple>
 800991a:	b140      	cbz	r0, 800992e <__ieee754_sqrt+0x15e>
 800991c:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8009920:	e9da 0100 	ldrd	r0, r1, [sl]
 8009924:	e9db 2300 	ldrd	r2, r3, [fp]
 8009928:	d111      	bne.n	800994e <__ieee754_sqrt+0x17e>
 800992a:	3601      	adds	r6, #1
 800992c:	463c      	mov	r4, r7
 800992e:	1072      	asrs	r2, r6, #1
 8009930:	0863      	lsrs	r3, r4, #1
 8009932:	07f1      	lsls	r1, r6, #31
 8009934:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8009938:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800993c:	bf48      	it	mi
 800993e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8009942:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8009946:	4618      	mov	r0, r3
 8009948:	e756      	b.n	80097f8 <__ieee754_sqrt+0x28>
 800994a:	4690      	mov	r8, r2
 800994c:	e7be      	b.n	80098cc <__ieee754_sqrt+0xfc>
 800994e:	f7f6 fca5 	bl	800029c <__adddf3>
 8009952:	e9da 8900 	ldrd	r8, r9, [sl]
 8009956:	4602      	mov	r2, r0
 8009958:	460b      	mov	r3, r1
 800995a:	4640      	mov	r0, r8
 800995c:	4649      	mov	r1, r9
 800995e:	f7f7 f8c5 	bl	8000aec <__aeabi_dcmplt>
 8009962:	b120      	cbz	r0, 800996e <__ieee754_sqrt+0x19e>
 8009964:	1ca0      	adds	r0, r4, #2
 8009966:	bf08      	it	eq
 8009968:	3601      	addeq	r6, #1
 800996a:	3402      	adds	r4, #2
 800996c:	e7df      	b.n	800992e <__ieee754_sqrt+0x15e>
 800996e:	1c63      	adds	r3, r4, #1
 8009970:	f023 0401 	bic.w	r4, r3, #1
 8009974:	e7db      	b.n	800992e <__ieee754_sqrt+0x15e>
 8009976:	bf00      	nop
 8009978:	7ff00000 	.word	0x7ff00000
 800997c:	200001e0 	.word	0x200001e0
 8009980:	200001d8 	.word	0x200001d8

08009984 <_init>:
 8009984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009986:	bf00      	nop
 8009988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800998a:	bc08      	pop	{r3}
 800998c:	469e      	mov	lr, r3
 800998e:	4770      	bx	lr

08009990 <_fini>:
 8009990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009992:	bf00      	nop
 8009994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009996:	bc08      	pop	{r3}
 8009998:	469e      	mov	lr, r3
 800999a:	4770      	bx	lr
