Pablo Abad , Valentin Puente , José Angel Gregorio , Pablo Prieto, Rotary router: an efficient architecture for CMP interconnection networks, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250678]
Abad, P., Puente, V., and Gregorio, J. A. 2009. MRR: Enabling fully adaptive multicast routing for CMP interconnection networks. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 355--366.
Pablo Abad , Pablo Prieto , Lucia G. Menezo , Adrín Colaso , Valentin Puente , Jose-Angel Gregorio, TOPAZ: An Open-Source Interconnection Network Simulator for Chip Multiprocessors and Supercomputers, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.99-106, May 09-11, 2012[doi>10.1109/NOCS.2012.19]
Agarwal, N., Peh, L.-S., and Jha, N. K. 2009. In-Network snoop ordering (INSO): Snoopy coherence on unordered interconnects. In Proceedings of the International Symposium on High Performance Computer Architecture (HPCA). 67--78.
Asanovic, K., Bodik, R., and Catanzaro, B. 2006. The landscape of parallel computing research: A view from Berkeley. Tech. rep. UCB/EECS-2006-183, EECS Department, University of California, Berkeley.
Chen Sun , Chia-Hsin Owen Chen , George Kurian , Lan Wei , Jason Miller , Anant Agarwal , Li-Shiuan Peh , Vladimir Stojanovic, DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.201-210, May 09-11, 2012[doi>10.1109/NOCS.2012.31]
Coppola, M., Locatelli, R., Maruccia, G., Pieralisi, L. and Scandurra, A. 2004. Spidergon: A novel on-chip communication network. In Proceedings of the IEEE International Symposium on System-on-Chip. 15--15.
Dally, W. J., and Seitz, C. L. 1986. The torus routing chip Distrib. Comput., 1, 187--196.
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Aérgia: exploiting packet latency slack in on-chip networks, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815976]
José Duato, A Theory of Deadlock-Free Adaptive Multicast Routing in Wormhole Networks, IEEE Transactions on Parallel and Distributed Systems, v.6 n.9, p.976-987, September 1995[doi>10.1109/71.466634]
Jose Duato , Sudhakar Yalamanchili , Lionel Ni, Interconnection Networks: An Engineering Approach, IEEE Computer Society Press, Los Alamitos, CA, 1997
Chris Fallin , Chris Craik , Onur Mutlu, CHIPPER: A low-complexity bufferless deflection router, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.144-155, February 12-16, 2011
Chris Fallin , Greg Nazario , Xiangyao Yu , Kevin Chang , Rachata Ausavarungnirun , Onur Mutlu, MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.1-10, May 09-11, 2012[doi>10.1109/NOCS.2012.8]
Hansson, A., Goossens, K., and Rădulescu, A. 2007. Avoiding message-dependent deadlock in network-based systems on chip. VLSI Des. 1--10. http://www.drdobbs.com/an-introduction-to-intel-quickpath-inter/216402907.
Mitchell Hayenga , Natalie Enright Jerger , Mikko Lipasti, SCARAB: a single cycle adaptive routing and bufferless network, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669144]
Wenmin Hu , Zhonghai Lu , Axel Jantsch , Hengzhu Liu, Power-efficient tree-based multicast support for networks-on-chip, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.363-368, January 25-28, 2011, Yokohama, Japan
INTEL, 2009. An introduction to the intel® quickPath interconnect. 1--22.
Natalie Enright Jerger , Li-Shiuan Peh , Mikko Lipasti, Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.229-240, June 21-25, 2008[doi>10.1109/ISCA.2008.12]
Karol, M., Hluchyj, M., and Morgan, S. 1987. Input versus output queueing on a space-division packet switch. IEEE Trans. Comm. 35. 1347--1356.
Chetana N. Keltcher , Kevin J. McGrath , Ardsher Ahmed , Pat Conway, The AMD Opteron Processor for Multiprocessor Servers, IEEE Micro, v.23 n.2, p.66-76, March 2003[doi>10.1109/MM.2003.1196116]
Tushar Krishna , Li-Shiuan Peh , Bradford M. Beckmann , Steven K. Reinhardt, Towards the ideal on-chip fabric for 1-to-many and many-to-1 communication, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155630]
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]
Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Wolf-Dietrich Weber , Anoop Gupta , John Hennessy , Mark Horowitz , Monica S. Lam, The Stanford Dash Multiprocessor, Computer, v.25 n.3, p.63-79, March 1992[doi>10.1109/2.121510]
Sheng Ma , Natalie Enright Jerger , Zhiying Wang, Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6169049]
Milo M. K. Martin , Mark D. Hill , David A. Wood, Token Coherence: A New Framework for Shared-Memory Multiprocessors, IEEE Micro, v.23 n.6, p.108-116, November 2003[doi>10.1109/MM.2003.1261394]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Michelogiannakis, G., Balfour, J., and Dally, W. J. 2009. Elastic-Buffer flow control for on-chip networks. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). 151--162.
Thomas Moscibroda , Onur Mutlu, A case for bufferless routing in on-chip networks, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555781]
Shubhendu S. Mukherjee , Peter Bannon , Steven Lang , Aaron Spink , David Webb, The Alpha 21364 Network Architecture, IEEE Micro, v.22 n.1, p.26-35, January 2002[doi>10.1109/40.988687]
Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]
Murali, S., Meloni, P., Angiolini, F., Atienza, D., Carta, S., Benini, L., Micheli, G., and Raffo, L. 2006. Designing message-dependent deadlock free networks on chips for application-specific systems on chips. In Proceedings of the International Conference on Very Large Scale Integration. 158--163.
Park, C., Badeau, R., Biro, L., Chang, J., Singh, T., Vash, J., Wang, B. and Wang, T. 2010. A 1.2 TB/s on-chip ring interconnect for 45nm 8-core enterprise Xeon® processor. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC). 180--181.
Arun Raghavan , Colin Blundell , Milo M.  K. Martin, Token tenure: PATCHing token counting using directory-based cache coherence, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.47-58, November 08-12, 2008[doi>10.1109/MICRO.2008.4771778]
Brian M. Rogers , Anil Krishna , Gordon B. Bell , Ken Vu , Xiaowei Jiang , Yan Solihin, Scaling the bandwidth wall: challenges in and avenues for CMP scaling, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555801]
Faizal Arya Samman , Thomas Hollstein , Manfred Glesner, Adaptive and deadlock-free tree-based multicast routing for networks-on-chip, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.7, p.1067-1080, July 2010[doi>10.1109/TVLSI.2009.2019758]
Yong Ho Song , Timothy Mark Pinkston, A Progressive Approach to Handling Message-Dependent Deadlock in Parallel Computer Systems, IEEE Transactions on Parallel and Distributed Systems, v.14 n.3, p.259-275, March 2003[doi>10.1109/TPDS.2003.1189584]
Peter van der Stok, Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices, Springer Publishing Company, Incorporated, 2011
Karin Strauss , Xiaowei Shen , Josep Torrellas, Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.327-342, December 01-05, 2007[doi>10.1109/MICRO.2007.43]
Dana Vantrease , Mikko H. Lipasti , Nathan Binkert, Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.132-143, February 12-16, 2011
