// Seed: 1210665348
module module_0 ();
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input wor id_4,
    output wor id_5,
    output supply1 id_6
);
  logic id_8;
  ;
  wire id_9 = id_2;
  logic [-1  +  -1 : 1 'b0] id_10 = id_9;
  assign id_10 = -1;
  wire id_11 = id_0;
  wire id_12;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_7;
  ;
  always_comb @(-1'b0, posedge -1'b0);
endmodule
