# ZedBoard


# Timing Specifications Constrain


# FPGA Pin Location Constrain

NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJA1_in_pin" LOC = "AA9"  |  IOSTANDARD = LVCMOS33;
NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJA1_out_pin<0>" LOC = "Y11"  |  IOSTANDARD = LVCMOS33;
NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJA1_out_pin<1>" LOC = "AA11"  |  IOSTANDARD = LVCMOS33;
NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJA1_out_pin<2>" LOC = "Y10"  |  IOSTANDARD = LVCMOS33;
NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin<0>" LOC = "W12"  |  IOSTANDARD = LVCMOS33;
NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin<1>" LOC = "W11"  |  IOSTANDARD = LVCMOS33;
NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin<2>" LOC = "V10"  |  IOSTANDARD = LVCMOS33;
NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin<3>" LOC = "W8"  |  IOSTANDARD = LVCMOS33;
NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin<4>" LOC = "V12"  |  IOSTANDARD = LVCMOS33;
NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin<5>" LOC = "W10"  |  IOSTANDARD = LVCMOS33;
NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin<6>" LOC = "V9"  |  IOSTANDARD = LVCMOS33;
NET "basicquadrotorcontrol_hdl_dut_pcore_0_PmodJB1_pin<7>" LOC = "V8"  |  IOSTANDARD = LVCMOS33;
