C:/intelFPGA/ver_diploma/5th_assignment/shift_register/shift_reg_test.sv {1 {vlog -work work -vopt -sv -stats=none C:/intelFPGA/ver_diploma/5th_assignment/shift_register/shift_reg_test.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package shift_reg_test_pkg
-- Importing package shift_reg_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/intelFPGA/ver_diploma/5th_assignment/shift_register/shift_reg_test.sv(11): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg

Top level modules:
	--none--

} {} {}} C:/intelFPGA/ver_diploma/5th_assignment/shift_register/shift_reg_env.sv {1 {vlog -work work -vopt -sv -stats=none C:/intelFPGA/ver_diploma/5th_assignment/shift_register/shift_reg_env.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling package shift_reg_env_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) C:/intelFPGA/ver_diploma/5th_assignment/shift_register/shift_reg_env.sv(10): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg

Top level modules:
	--none--

} {} {}} C:/intelFPGA/ver_diploma/5th_assignment/shift_register/shift_reg.v {1 {vlog -work work -vopt -stats=none C:/intelFPGA/ver_diploma/5th_assignment/shift_register/shift_reg.v
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling module shift_reg

Top level modules:
	shift_reg

} {} {}} C:/intelFPGA/ver_diploma/5th_assignment/shift_register/shift_reg_if.sv {1 {vlog -work work -vopt -sv -stats=none C:/intelFPGA/ver_diploma/5th_assignment/shift_register/shift_reg_if.sv
QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
-- Compiling interface shift_reg_if

Top level modules:
	--none--

} {} {}}
