Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jan 31 18:43:04 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 5000 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                 6436       -0.828      -28.108                     63                 6436       20.019        0.000                       0                  2489  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 21.000}     41.999          23.810          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.000        0.000                      0                 6436       -0.828      -28.108                     63                 6436       20.019        0.000                       0                  2489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :           63  Failing Endpoints,  Worst Slack       -0.828ns,  Total Violation      -28.108ns
PW    :            0  Failing Endpoints,  Worst Slack       20.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.225ns (5.024%)  route 4.254ns (94.976%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              21.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         20.950ns
    Time borrowed from endpoint:      2.456ns
    Open edge uncertainty:           -0.631ns
    Time given to startpoint:         1.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        2.090     3.384    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.971     4.479    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X45Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        1.475     2.654    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.654    
                         clock uncertainty           -0.631     2.023    
                         time borrowed                2.456     4.479    
  -------------------------------------------------------------------
                         required time                          4.479    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[30]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.225ns (5.069%)  route 4.214ns (94.931%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              21.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         20.944ns
    Time borrowed from endpoint:      2.427ns
    Open edge uncertainty:           -0.631ns
    Time given to startpoint:         1.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        2.090     3.384    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.931     4.439    design_1_i/top_0/inst/tdc1/delay_bufs[30]
    SLICE_X53Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[30]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.631     2.012    
                         time borrowed                2.427     4.439    
  -------------------------------------------------------------------
                         required time                          4.439    
                         arrival time                          -4.439    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[34]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.225ns (5.071%)  route 4.212ns (94.929%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              21.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         20.950ns
    Time borrowed from endpoint:      2.425ns
    Open edge uncertainty:           -0.631ns
    Time given to startpoint:         1.794ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        2.090     3.384    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.929     4.437    design_1_i/top_0/inst/tdc1/delay_bufs[34]
    SLICE_X53Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[34]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.631     2.012    
                         time borrowed                2.425     4.437    
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[25]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.225ns (5.087%)  route 4.198ns (94.913%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              21.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         20.930ns
    Time borrowed from endpoint:      2.411ns
    Open edge uncertainty:           -0.631ns
    Time given to startpoint:         1.780ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        2.090     3.384    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.915     4.423    design_1_i/top_0/inst/tdc1/delay_bufs[25]
    SLICE_X52Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[25]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.631     2.012    
                         time borrowed                2.411     4.423    
  -------------------------------------------------------------------
                         required time                          4.423    
                         arrival time                          -4.423    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.225ns (5.146%)  route 4.148ns (94.854%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              21.000ns
    Library setup time:              -0.070ns
    Computed max time borrow:         20.930ns
    Time borrowed from endpoint:      2.350ns
    Open edge uncertainty:           -0.631ns
    Time given to startpoint:         1.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        2.090     3.384    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.865     4.373    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X45Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        1.475     2.654    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y88         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.654    
                         clock uncertainty           -0.631     2.023    
                         time borrowed                2.350     4.373    
  -------------------------------------------------------------------
                         required time                          4.373    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[61]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.225ns (5.177%)  route 4.121ns (94.823%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              21.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         20.950ns
    Time borrowed from endpoint:      2.323ns
    Open edge uncertainty:           -0.631ns
    Time given to startpoint:         1.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        2.090     3.384    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.839     4.346    design_1_i/top_0/inst/tdc1/delay_bufs[61]
    SLICE_X47Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        1.476     2.655    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y89         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[61]/G
                         clock pessimism              0.000     2.655    
                         clock uncertainty           -0.631     2.024    
                         time borrowed                2.323     4.346    
  -------------------------------------------------------------------
                         required time                          4.346    
                         arrival time                          -4.346    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[42]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 0.225ns (5.193%)  route 4.108ns (94.807%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              21.000ns
    Library setup time:              -0.041ns
    Computed max time borrow:         20.958ns
    Time borrowed from endpoint:      2.321ns
    Open edge uncertainty:           -0.631ns
    Time given to startpoint:         1.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        2.090     3.384    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.825     4.333    design_1_i/top_0/inst/tdc1/delay_bufs[42]
    SLICE_X50Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[42]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.631     2.012    
                         time borrowed                2.321     4.333    
  -------------------------------------------------------------------
                         required time                          4.333    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[36]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.225ns (5.196%)  route 4.105ns (94.804%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              21.000ns
    Library setup time:              -0.050ns
    Computed max time borrow:         20.950ns
    Time borrowed from endpoint:      2.318ns
    Open edge uncertainty:           -0.631ns
    Time given to startpoint:         1.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        2.090     3.384    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.822     4.330    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X51Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[36]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.631     2.012    
                         time borrowed                2.318     4.330    
  -------------------------------------------------------------------
                         required time                          4.330    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[44]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 0.225ns (5.196%)  route 4.105ns (94.804%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              21.000ns
    Library setup time:              -0.024ns
    Computed max time borrow:         20.976ns
    Time borrowed from endpoint:      2.318ns
    Open edge uncertainty:           -0.631ns
    Time given to startpoint:         1.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        2.090     3.384    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.822     4.330    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X50Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[44]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.631     2.012    
                         time borrowed                2.318     4.330    
  -------------------------------------------------------------------
                         required time                          4.330    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[23]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 0.225ns (5.206%)  route 4.097ns (94.794%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              21.000ns
    Library setup time:              -0.056ns
    Computed max time borrow:         20.944ns
    Time borrowed from endpoint:      2.310ns
    Open edge uncertainty:           -0.631ns
    Time given to startpoint:         1.679ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        2.090     3.384    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.814     4.322    design_1_i/top_0/inst/tdc1/delay_bufs[23]
    SLICE_X51Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        1.464     2.643    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y90         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[23]/G
                         clock pessimism              0.000     2.643    
                         clock uncertainty           -0.631     2.012    
                         time borrowed                2.310     4.322    
  -------------------------------------------------------------------
                         required time                          4.322    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.828ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[2]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@21.000ns - clk_fpga_0 fall@21.000ns)
  Data Path Delay:        1.083ns  (logic 0.071ns (6.553%)  route 1.012ns (93.447%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 22.189 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.000 - 21.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    21.309    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.335 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.703    22.038    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.045    22.083 f  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.000    22.083    design_1_i/top_0/inst/tdc1/delay_bufs[2]
    SLICE_X48Y92         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    21.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.365 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.823    22.188    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y92         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[2]/G
                         clock pessimism              0.000    22.188    
                         clock uncertainty            0.631    22.819    
    SLICE_X48Y92         LDCE (Hold_ldce_G_D)         0.091    22.910    design_1_i/top_0/inst/tdc1/latches_reg[2]
  -------------------------------------------------------------------
                         required time                        -22.910    
                         arrival time                          22.083    
  -------------------------------------------------------------------
                         slack                                 -0.828    

Slack (VIOLATED) :        -0.564ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[0]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@21.000ns - clk_fpga_0 fall@21.000ns)
  Data Path Delay:        1.326ns  (logic 0.071ns (5.354%)  route 1.255ns (94.646%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 22.189 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.000 - 21.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    21.309    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.335 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.703    22.038    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.045    22.083 f  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.243    22.326    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X47Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    21.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.365 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.823    22.188    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[0]/G
                         clock pessimism              0.000    22.188    
                         clock uncertainty            0.631    22.819    
    SLICE_X47Y91         LDCE (Hold_ldce_G_D)         0.070    22.889    design_1_i/top_0/inst/tdc1/latches_reg[0]
  -------------------------------------------------------------------
                         required time                        -22.889    
                         arrival time                          22.326    
  -------------------------------------------------------------------
                         slack                                 -0.564    

Slack (VIOLATED) :        -0.544ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[47]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@21.000ns - clk_fpga_0 fall@21.000ns)
  Data Path Delay:        1.348ns  (logic 0.071ns (5.268%)  route 1.277ns (94.732%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 22.189 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.000 - 21.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    21.309    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.335 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.703    22.038    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.045    22.083 f  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.264    22.347    design_1_i/top_0/inst/tdc1/delay_bufs[47]
    SLICE_X47Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    21.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.365 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.823    22.188    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X47Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[47]/G
                         clock pessimism              0.000    22.188    
                         clock uncertainty            0.631    22.819    
    SLICE_X47Y91         LDCE (Hold_ldce_G_D)         0.072    22.891    design_1_i/top_0/inst/tdc1/latches_reg[47]
  -------------------------------------------------------------------
                         required time                        -22.891    
                         arrival time                          22.347    
  -------------------------------------------------------------------
                         slack                                 -0.544    

Slack (VIOLATED) :        -0.529ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[26]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@21.000ns - clk_fpga_0 fall@21.000ns)
  Data Path Delay:        1.361ns  (logic 0.071ns (5.216%)  route 1.290ns (94.784%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 22.189 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.000 - 21.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    21.309    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.335 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.703    22.038    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.045    22.083 f  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.278    22.361    design_1_i/top_0/inst/tdc1/delay_bufs[26]
    SLICE_X48Y90         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    21.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.365 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.823    22.188    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y90         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[26]/G
                         clock pessimism              0.000    22.188    
                         clock uncertainty            0.631    22.819    
    SLICE_X48Y90         LDCE (Hold_ldce_G_D)         0.070    22.889    design_1_i/top_0/inst/tdc1/latches_reg[26]
  -------------------------------------------------------------------
                         required time                        -22.889    
                         arrival time                          22.361    
  -------------------------------------------------------------------
                         slack                                 -0.529    

Slack (VIOLATED) :        -0.512ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@21.000ns - clk_fpga_0 fall@21.000ns)
  Data Path Delay:        1.378ns  (logic 0.071ns (5.152%)  route 1.307ns (94.848%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 22.189 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.000 - 21.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    21.309    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.335 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.703    22.038    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.045    22.083 f  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.295    22.378    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X49Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    21.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.365 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.823    22.188    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000    22.188    
                         clock uncertainty            0.631    22.819    
    SLICE_X49Y91         LDCE (Hold_ldce_G_D)         0.070    22.889    design_1_i/top_0/inst/tdc1/latches_reg[51]
  -------------------------------------------------------------------
                         required time                        -22.889    
                         arrival time                          22.378    
  -------------------------------------------------------------------
                         slack                                 -0.512    

Slack (VIOLATED) :        -0.508ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@21.000ns - clk_fpga_0 fall@21.000ns)
  Data Path Delay:        1.378ns  (logic 0.071ns (5.152%)  route 1.307ns (94.848%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 22.189 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.000 - 21.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    21.309    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.335 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.703    22.038    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.045    22.083 f  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.295    22.378    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X49Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    21.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.365 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.823    22.188    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X49Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000    22.188    
                         clock uncertainty            0.631    22.819    
    SLICE_X49Y91         LDCE (Hold_ldce_G_D)         0.066    22.885    design_1_i/top_0/inst/tdc1/latches_reg[50]
  -------------------------------------------------------------------
                         required time                        -22.885    
                         arrival time                          22.378    
  -------------------------------------------------------------------
                         slack                                 -0.508    

Slack (VIOLATED) :        -0.499ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[33]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@21.000ns - clk_fpga_0 fall@21.000ns)
  Data Path Delay:        1.382ns  (logic 0.071ns (5.136%)  route 1.311ns (94.864%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 22.185 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.000 - 21.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    21.309    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.335 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.703    22.038    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.045    22.083 f  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.299    22.382    design_1_i/top_0/inst/tdc1/delay_bufs[33]
    SLICE_X51Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    21.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.365 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.819    22.184    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[33]/G
                         clock pessimism              0.000    22.184    
                         clock uncertainty            0.631    22.815    
    SLICE_X51Y91         LDCE (Hold_ldce_G_D)         0.066    22.881    design_1_i/top_0/inst/tdc1/latches_reg[33]
  -------------------------------------------------------------------
                         required time                        -22.881    
                         arrival time                          22.382    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.499ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[48]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@21.000ns - clk_fpga_0 fall@21.000ns)
  Data Path Delay:        1.391ns  (logic 0.071ns (5.106%)  route 1.320ns (94.894%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 22.189 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.000 - 21.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    21.309    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.335 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.703    22.038    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.045    22.083 f  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.307    22.390    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X45Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    21.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.365 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.823    22.188    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X45Y91         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[48]/G
                         clock pessimism              0.000    22.188    
                         clock uncertainty            0.631    22.819    
    SLICE_X45Y91         LDCE (Hold_ldce_G_D)         0.070    22.889    design_1_i/top_0/inst/tdc1/latches_reg[48]
  -------------------------------------------------------------------
                         required time                        -22.889    
                         arrival time                          22.390    
  -------------------------------------------------------------------
                         slack                                 -0.499    

Slack (VIOLATED) :        -0.489ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[29]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@21.000ns - clk_fpga_0 fall@21.000ns)
  Data Path Delay:        1.393ns  (logic 0.071ns (5.098%)  route 1.322ns (94.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 22.185 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.000 - 21.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    21.309    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.335 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.703    22.038    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.045    22.083 f  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.309    22.392    design_1_i/top_0/inst/tdc1/delay_bufs[29]
    SLICE_X52Y92         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    21.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.365 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.819    22.184    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X52Y92         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[29]/G
                         clock pessimism              0.000    22.184    
                         clock uncertainty            0.631    22.815    
    SLICE_X52Y92         LDCE (Hold_ldce_G_D)         0.066    22.881    design_1_i/top_0/inst/tdc1/latches_reg[29]
  -------------------------------------------------------------------
                         required time                        -22.881    
                         arrival time                          22.392    
  -------------------------------------------------------------------
                         slack                                 -0.489    

Slack (VIOLATED) :        -0.487ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@21.000ns period=41.999ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[4]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@21.000ns period=41.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@21.000ns - clk_fpga_0 fall@21.000ns)
  Data Path Delay:        1.399ns  (logic 0.071ns (5.075%)  route 1.328ns (94.925%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 22.189 - 21.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 21.000 - 21.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.631ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.260ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    21.309    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.335 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.703    22.038    design_1_i/top_0/inst/tdc1/initial_bufs[255]
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.045    22.083 f  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=63, routed)          0.315    22.398    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X48Y92         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     21.000    21.000 f  
    PS7_X0Y0             PS7                          0.000    21.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    21.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    21.365 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2493, routed)        0.823    22.188    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X48Y92         LDCE                                         f  design_1_i/top_0/inst/tdc1/latches_reg[4]/G
                         clock pessimism              0.000    22.188    
                         clock uncertainty            0.631    22.819    
    SLICE_X48Y92         LDCE (Hold_ldce_G_D)         0.066    22.885    design_1_i/top_0/inst/tdc1/latches_reg[4]
  -------------------------------------------------------------------
                         required time                        -22.885    
                         arrival time                          22.398    
  -------------------------------------------------------------------
                         slack                                 -0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 21.000 }
Period(ns):         41.999
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         41.999      39.844     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         41.999      40.999     SLICE_X28Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         41.999      40.999     SLICE_X28Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         41.999      40.999     SLICE_X27Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         41.999      40.999     SLICE_X27Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         41.999      40.999     SLICE_X27Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         41.999      40.999     SLICE_X27Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         41.999      40.999     SLICE_X27Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[19]/C
Min Period        n/a     FDRE/C       n/a            1.000         41.999      40.999     SLICE_X32Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         41.999      40.999     SLICE_X27Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[20]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X42Y89    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X42Y89    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         21.000      20.019     SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         21.000      20.019     SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         21.000      20.019     SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         21.000      20.019     SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         21.000      20.019     SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         21.000      20.019     SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         21.000      20.019     SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         21.000      20.019     SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         21.000      20.019     SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK



