Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 12 16:58:25 2020
| Host         : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/filter_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 4.421ns (57.164%)  route 3.313ns (42.836%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_clk
    SLICE_X13Y10         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=67, routed)          1.620     3.049    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.173 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5/O
                         net (fo=1, routed)           1.255     4.428    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5_n_1
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841     8.269 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2/P[0]
                         net (fo=1, routed)           0.438     8.707    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/P[0]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[0])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 4.421ns (57.164%)  route 3.313ns (42.836%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_clk
    SLICE_X13Y10         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=67, routed)          1.620     3.049    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.173 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5/O
                         net (fo=1, routed)           1.255     4.428    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5_n_1
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[10])
                                                      3.841     8.269 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2/P[10]
                         net (fo=1, routed)           0.438     8.707    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/P[10]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[10])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 4.421ns (57.164%)  route 3.313ns (42.836%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_clk
    SLICE_X13Y10         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=67, routed)          1.620     3.049    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.173 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5/O
                         net (fo=1, routed)           1.255     4.428    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5_n_1
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      3.841     8.269 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2/P[11]
                         net (fo=1, routed)           0.438     8.707    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/P[11]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[11])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 4.421ns (57.164%)  route 3.313ns (42.836%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_clk
    SLICE_X13Y10         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=67, routed)          1.620     3.049    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.173 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5/O
                         net (fo=1, routed)           1.255     4.428    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5_n_1
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[12])
                                                      3.841     8.269 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2/P[12]
                         net (fo=1, routed)           0.438     8.707    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/P[12]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[12])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 4.421ns (57.164%)  route 3.313ns (42.836%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_clk
    SLICE_X13Y10         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=67, routed)          1.620     3.049    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.173 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5/O
                         net (fo=1, routed)           1.255     4.428    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5_n_1
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[13])
                                                      3.841     8.269 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2/P[13]
                         net (fo=1, routed)           0.438     8.707    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/P[13]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[13])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 4.421ns (57.164%)  route 3.313ns (42.836%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_clk
    SLICE_X13Y10         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=67, routed)          1.620     3.049    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.173 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5/O
                         net (fo=1, routed)           1.255     4.428    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5_n_1
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[14])
                                                      3.841     8.269 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2/P[14]
                         net (fo=1, routed)           0.438     8.707    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/P[14]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[14])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 4.421ns (57.164%)  route 3.313ns (42.836%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_clk
    SLICE_X13Y10         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=67, routed)          1.620     3.049    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.173 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5/O
                         net (fo=1, routed)           1.255     4.428    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5_n_1
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      3.841     8.269 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2/P[15]
                         net (fo=1, routed)           0.438     8.707    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/P[15]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[15])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 4.421ns (57.164%)  route 3.313ns (42.836%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_clk
    SLICE_X13Y10         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=67, routed)          1.620     3.049    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.173 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5/O
                         net (fo=1, routed)           1.255     4.428    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5_n_1
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[16])
                                                      3.841     8.269 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2/P[16]
                         net (fo=1, routed)           0.438     8.707    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/P[16]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 4.421ns (57.164%)  route 3.313ns (42.836%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_clk
    SLICE_X13Y10         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=67, routed)          1.620     3.049    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.173 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5/O
                         net (fo=1, routed)           1.255     4.428    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5_n_1
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[1])
                                                      3.841     8.269 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2/P[1]
                         net (fo=1, routed)           0.438     8.707    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/P[1]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[1])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 4.421ns (57.164%)  route 3.313ns (42.836%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.973     0.973    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_clk
    SLICE_X13Y10         FDRE                                         r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5_reg/Q
                         net (fo=67, routed)          1.620     3.049    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/ap_enable_reg_pp0_iter5
    SLICE_X28Y20         LUT4 (Prop_lut4_I1_O)        0.124     3.173 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5/O
                         net (fo=1, routed)           1.255     4.428    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2_i_5_n_1
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      3.841     8.269 r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/grp_fu_1962_p2/P[2]
                         net (fo=1, routed)           0.438     8.707    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/P[2]
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1373, unset)         0.924    10.924    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/ap_clk
    DSP48_X0Y9           DSP48E1                                      r  bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_C[2])
                                                     -1.701     9.188    bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_40/filter_mac_muladdocq_U50/filter_mac_muladdocq_DSP48_8_U/p
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.481    




