<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003608A1-20030102-D00000.TIF SYSTEM "US20030003608A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00001.TIF SYSTEM "US20030003608A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00002.TIF SYSTEM "US20030003608A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00003.TIF SYSTEM "US20030003608A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00004.TIF SYSTEM "US20030003608A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00005.TIF SYSTEM "US20030003608A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00006.TIF SYSTEM "US20030003608A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00007.TIF SYSTEM "US20030003608A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00008.TIF SYSTEM "US20030003608A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00009.TIF SYSTEM "US20030003608A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00010.TIF SYSTEM "US20030003608A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00011.TIF SYSTEM "US20030003608A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00012.TIF SYSTEM "US20030003608A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00013.TIF SYSTEM "US20030003608A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00014.TIF SYSTEM "US20030003608A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00015.TIF SYSTEM "US20030003608A1-20030102-D00015.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00016.TIF SYSTEM "US20030003608A1-20030102-D00016.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00017.TIF SYSTEM "US20030003608A1-20030102-D00017.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00018.TIF SYSTEM "US20030003608A1-20030102-D00018.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00019.TIF SYSTEM "US20030003608A1-20030102-D00019.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00020.TIF SYSTEM "US20030003608A1-20030102-D00020.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00021.TIF SYSTEM "US20030003608A1-20030102-D00021.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00022.TIF SYSTEM "US20030003608A1-20030102-D00022.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00023.TIF SYSTEM "US20030003608A1-20030102-D00023.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00024.TIF SYSTEM "US20030003608A1-20030102-D00024.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00025.TIF SYSTEM "US20030003608A1-20030102-D00025.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00026.TIF SYSTEM "US20030003608A1-20030102-D00026.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00027.TIF SYSTEM "US20030003608A1-20030102-D00027.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00028.TIF SYSTEM "US20030003608A1-20030102-D00028.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00029.TIF SYSTEM "US20030003608A1-20030102-D00029.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00030.TIF SYSTEM "US20030003608A1-20030102-D00030.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00031.TIF SYSTEM "US20030003608A1-20030102-D00031.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00032.TIF SYSTEM "US20030003608A1-20030102-D00032.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00033.TIF SYSTEM "US20030003608A1-20030102-D00033.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00034.TIF SYSTEM "US20030003608A1-20030102-D00034.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00035.TIF SYSTEM "US20030003608A1-20030102-D00035.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00036.TIF SYSTEM "US20030003608A1-20030102-D00036.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00037.TIF SYSTEM "US20030003608A1-20030102-D00037.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00038.TIF SYSTEM "US20030003608A1-20030102-D00038.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00039.TIF SYSTEM "US20030003608A1-20030102-D00039.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00040.TIF SYSTEM "US20030003608A1-20030102-D00040.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00041.TIF SYSTEM "US20030003608A1-20030102-D00041.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00042.TIF SYSTEM "US20030003608A1-20030102-D00042.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00043.TIF SYSTEM "US20030003608A1-20030102-D00043.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00044.TIF SYSTEM "US20030003608A1-20030102-D00044.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00045.TIF SYSTEM "US20030003608A1-20030102-D00045.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00046.TIF SYSTEM "US20030003608A1-20030102-D00046.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00047.TIF SYSTEM "US20030003608A1-20030102-D00047.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00048.TIF SYSTEM "US20030003608A1-20030102-D00048.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00049.TIF SYSTEM "US20030003608A1-20030102-D00049.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00050.TIF SYSTEM "US20030003608A1-20030102-D00050.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00051.TIF SYSTEM "US20030003608A1-20030102-D00051.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00052.TIF SYSTEM "US20030003608A1-20030102-D00052.TIF" NDATA TIF>
<!ENTITY US20030003608A1-20030102-D00053.TIF SYSTEM "US20030003608A1-20030102-D00053.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003608</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10101337</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020320</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>P2001-80452</doc-number>
</priority-application-number>
<filing-date>20010321</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>P2001-345984</doc-number>
</priority-application-number>
<filing-date>20011112</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/66</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>G01R031/26</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>014000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>016000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>401000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Semiconductor wafer with ID mark, equipment for and method of manufacturing semiconductor device from them</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Tsunetoshi</given-name>
<family-name>Arikado</family-name>
</name>
<residence>
<residence-non-us>
<city>Tokyo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Masao</given-name>
<family-name>Iwase</family-name>
</name>
<residence>
<residence-non-us>
<city>Yokohama-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Soichi</given-name>
<family-name>Nadahara</family-name>
</name>
<residence>
<residence-non-us>
<city>Yokohama-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Yuso</given-name>
<family-name>Udo</family-name>
</name>
<residence>
<residence-non-us>
<city>Tokyo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Yukihiro</given-name>
<family-name>Ushiku</family-name>
</name>
<residence>
<residence-non-us>
<city>Yokohama-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Shinichi</given-name>
<family-name>Nitta</family-name>
</name>
<residence>
<residence-non-us>
<city>Yokohama-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Moriya</given-name>
<family-name>Miyashita</family-name>
</name>
<residence>
<residence-non-us>
<city>Yokohama-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Junji</given-name>
<family-name>Sugamoto</family-name>
</name>
<residence>
<residence-non-us>
<city>Yokohama-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Hiroaki</given-name>
<family-name>Yamada</family-name>
</name>
<residence>
<residence-non-us>
<city>Yokohama-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Hajime</given-name>
<family-name>Nagano</family-name>
</name>
<residence>
<residence-non-us>
<city>Yokohama-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Katsujiro</given-name>
<family-name>Tanzawa</family-name>
</name>
<residence>
<residence-non-us>
<city>Yokohama-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Hiroshi</given-name>
<family-name>Matsushita</family-name>
</name>
<residence>
<residence-non-us>
<city>Yokohama-shi</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Norihiko</given-name>
<family-name>Tsuchiya</family-name>
</name>
<residence>
<residence-non-us>
<city>Tokyo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Katsuya</given-name>
<family-name>Okumura</family-name>
</name>
<residence>
<residence-non-us>
<city>Tokyo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>Finnegan, Henderson, Farabow,</name-1>
<name-2>Garrett &amp; Dunner, L.L.P.</name-2>
<address>
<address-1>1300 I Street, N.W.</address-1>
<city>Washington</city>
<state>DC</state>
<postalcode>20005-3315</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A semiconductor wafer has a bevel contour formed along the periphery thereof, products formed on the wafer, and an ID mark formed on the bevel contour. The ID mark shows at least the properties, manufacturing conditions, and test results of the products. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">CROSS REFERENCE TO RELATED APPLICATIONS </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This application is based upon and claims the benefit of priority from the prior Japanese Patent Applications No. P2001-80452 filed on Mar. 21, 2001 and No. P2001-345984 filed on Nov. 12, 2001, the entire contents of which are incorporated herein by reference. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> The present invention relates to a semiconductor wafer having an ID mark on the periphery thereof and a method of manufacturing such a semiconductor wafer. The present invention also relates to an equipment for and a method of manufacturing semiconductor device from such a semiconductor wafer. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Semiconductor device manufacturing involves several hundreds of processes each of which needs different conditions that must be strictly managed. Management of the process conditions of wafers employs markings made on the wafers. These markings consist of, for example, numerals, characters, and bar codes. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> A marking on a semiconductor wafer is used to identify the wafer and indicates, for example, the manufacturing history of the wafer. The marking may be a soft marking made on the surface of the wafer, or a hard marking made on the back of the wafer. The marking is composed of dots made by locally ablating the wafer with laser beam pulses. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The marking is formed in a limited area on a wafer so that it does not interfere with products formed on the wafer. The marking must be visible to workers, and therefore, usually extends from several millimeters to several centimeters causing relatively large space loss on the wafer. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The marking is formed by partly melting a wafer with a laser beam of large energy. A large energy laser beam scatters molten silicon particles around the marking, and the scattered particles spoil semiconductor device formed on the wafer. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> When the marking are formed on the surface of a wafer, the marking may disappear or become unrecognizable due to repetitive deposition and chemical mechanical polishing (CMP) processes carried out on the wafer. When the marking are formed on the back of a wafer, irregularities in the marking may cause focal errors in a lithography process and will impose the additional work of reversing the wafer in order to see the marking. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> To solve these problems, Japanese Patent Laid Open Publications 08-276284 disclose a technique of making a fine marking on a bevel contour formed along the periphery of a wafer. One of the related arts prepares a liquid crystal marking and passes a laser beam through the liquid crystal marking and an optical system, to form an image of the marking on a bevel contour of a wafer. The laser beam used here has moderate energy, causing no ablation or silicon particle scattering. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The related arts, however, also have problems. Even if wafers are individually provided with markings, the wafers are usually grouped into batches and are processed collectively batch by batch. Each batch includes, for example, 25 wafers. Wafer processing conditions are set for a batch not for individual wafers. The wafers in a batch are collectively handled and managed to have the same manufacturing history. Processing conditions set for a batch of wafers are determined to cover individual variations among the wafers. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> As a result, the processing conditions set for a batch of wafers involve redundancies such as a too long process time, deteriorating productivity and increasing costs. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> Markings on semiconductor wafers are managed batch by batch by a host computer. Through communication with the host computer, data such as products to be formed on wafers, manufacturing processes and conditions applied to the wafers, and measurements related to the wafers are handled. Communication with the host computer takes a long time, and to save time, only the processing conditions applied to each batch are usually communicated. It is difficult for the related arts to utilize, for example, film thicknesses measured on individual wafers to determine processing conditions applied to the wafers in the next manufacturing process. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> According to a first aspect of the present invention, a semiconductor wafer has a bevel contour formed along the periphery thereof, products formed on the wafer, and an ID mark formed on the bevel contour. The ID mark indicates, for example, the properties, manufacturing conditions, and test results of the products. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> According to a second aspect of the present invention, a semiconductor wafer has a base wafer, an insulating layer arranged on the base wafer, a monocrystalline silicon layer arranged on the insulating layer, products formed on the monocrystalline silicon layer, and an ID mark formed on the base wafer. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> According to a third aspect of the present invention, a semiconductor wafer has a circular first principal plane where semiconductor device is formed, a bevel contour formed along the periphery of the wafer, and a reference ID mark formed on the bevel contour to indicate a crystal orientation of the wafer. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> According to a fourth aspect of the present invention, a semiconductor wafer has a circular first principal plane where semiconductor device is formed, a reference ID mark formed on the wafer to indicate a crystal orientation of the wafer, a recess formed on the periphery of the wafer and having a bottom inclined with respect to the first principal plane, and an etch pit formed on the bottom of the recess and defined by second-orientation crystal faces that are different from first-orientation crystal faces exposed at the first principal plane. The etch pit on the bottom of the recess remains even after polishing processes are carried out on the wafer. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> According to a fifth aspect of the present invention, a semiconductor wafer has a circular base wafer, a bevel contour formed along the periphery of the base wafer, an insulating layer arranged on the base wafer, a monocrystalline silicon layer arranged on the insulating layer, and a reference position set on the periphery of the monocrystalline silicon layer to indicate a crystal orientation of the monocrystalline silicon layer. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> According to a sixth aspect of the present invention, an equipment for manufacturing semiconductor device has an orientation measuring unit to measure the crystal orientation of a wafer, and a marking unit to form a reference ID mark on the wafer according to the measured crystal orientation. The reference ID mark is used to identify the crystal orientation of the wafer. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> According to a seventh aspect of the present invention, an equipment for manufacturing semiconductor device has a wafer stage with a rotary mechanism, a light source to emit a light beam toward the rotation center of a principal plane of a wafer set on the wafer stage, a photodetector to measure the intensity of scattered light from crystal defects in the wafer, a computer to analyze the rotation angle dependence of the measured intensity, a marking unit to form a reference ID mark on the wafer to indicate a crystal orientation of the wafer, and a chamber covering at least the wafer stage, wafer, light source, and photodetector, to block external light. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> According to an eighth aspect of the present invention, an equipment for manufacturing semiconductor device has a wafer stage, a light source to emit light onto a principal plane of a wafer set on the wafer stage, a photodetector to measure the intensity of scattered light from etch pits formed on the principal plane, a computer to analyze the rotation angle dependence of the measured intensity, a marking unit to form a reference ID mark on the wafer to indicate a crystal orientation of the wafer, and a chamber covering at least the wafer stage, wafer, light source, and photodetector, to block external light. The photodetector has an annular photosensitive face surrounding a light emitting mouth of the light source and inclined with respect to the emitted light. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> According to a ninth aspect of the present invention, a method of manufacturing semiconductor device includes forming a bevel contour along the periphery of a wafer, forming products on the wafer, forming an ID mark on the bevel contour, reading the ID mark, and forming other products on the wafer according to the data read from the ID mark. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> According to a tenth aspect of the present invention, a method of manufacturing semiconductor device includes forming a recess on the periphery of a wafer, the recess having a bottom inclined with respect to a first principal plane of the wafer where the semiconductor device is formed, etching the wafer at different etching speeds depending on crystal orientations to form an etch pit on the bottom of the recess, finding a crystal orientation of the recess according to the shape of the etch pit, and providing the wafer with a reference ID mark indicating a crystal orientation of the wafer. The etch pit is defined by second-orientation crystal faces that are different from first-orientation crystal faces exposed at the first principal plane. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> According to an eleventh aspect of the present invention, a method of manufacturing semiconductor device includes emitting a light beam onto a principal plane of a wafer, measuring the intensity of scattered light from crystal defects in the wafer, analyzing the rotation angle dependence of the measured intensity, and determining a crystal orientation of the wafer according to the rotation angle dependence. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> According to a twelfth aspect of the present invention, a method of manufacturing a semiconductor wafer includes slicing a monocrystalline ingot into a wafer, etching a principal plane of the wafer with an alkali solution at different etching speeds depending on crystal orientations, to remove undulation on the principal plane, measuring a crystal orientation of the wafer from etch pits formed when etching the principal plane, forming a reference ID mark on the wafer to indicate the crystal orientation of the wafer, and removing the etch pits. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> According to a thirteenth aspect of the present invention, a method of manufacturing a semiconductor wafer includes forming a bevel contour along the periphery of a circular base wafer, putting a reference ID mark on the bevel contour to indicate a crystal orientation of an SOI layer wafer, forming the SOI layer wafer having a reference position indicating the crystal orientation of the SOI layer wafer, forming an insulating layer on a first principal plane of the SOI layer wafer, and bonding the base wafer to the insulating layer side of the SOI layer wafer with the reference ID mark being aligned with the reference position.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a perspective view partly showing a semiconductor wafer according to a first embodiment of the present invention; </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram showing a equipment for forming an ID marks on a semiconductor wafer; </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>C are a perspective views showing a method of manufacturing a semiconductor wafer according to a first embodiment of the present invention; </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4A</cross-reference> to <highlight><bold>4</bold></highlight>C partly show a bevel contour of a semiconductor wafer where an ID mark is formed according to a first embodiment of the present invention; </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a perspective view partly showing a semiconductor wafer according to a second embodiment of the present invention; </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is a table showing the marking durations of the second embodiment and a comparison example; </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> explains a technique of finding a bevel contour shape of a wafer according to a comparison example of the second embodiment; </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is a table showing the results of ID mark read tests according to modification 1 of the second embodiment; </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is a sectional view showing a bevel contour formed along the periphery of a semiconductor wafer and ID marks on the bevel contour; </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10</cross-reference> is a perspective view partly showing a semiconductor wafer having an ID mark on each side of a notch according to a third embodiment of the present invention; </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 11</cross-reference> is a perspective view partly showing a semiconductor wafer having ID marks on the right side of a notch according to a comparison example of the third embodiment; </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 12</cross-reference> is a table showing the time remained to make the ID marks of <cross-reference target="DRAWINGS">FIG. 11</cross-reference>; </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 13</cross-reference> is a plan view showing an SOI wafer according to a fourth embodiment of the present invention; </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 14</cross-reference> is a perspective view showing a notch formed on the SOI wafer of <cross-reference target="DRAWINGS">FIG. 13</cross-reference>; </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 15</cross-reference> is a sectional view showing a problem caused when using a laser beam to form a marking on a buried oxide film of an SOI wafer; </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 16</cross-reference> shows an ID mark formed on a bevel contour of an SOI wafer according to a modification of the fourth embodiment; </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 17</cross-reference> is a plan view showing a first principal plane of a semiconductor wafer according to a fifth embodiment of the present invention; </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 18</cross-reference> is an enlarged plan view showing a reference ID mark formed on a bevel contour of the wafer of <cross-reference target="DRAWINGS">FIG. 17</cross-reference>; </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 19</cross-reference> is an enlarged plan view showing a two-dimensional matrix code having an L-shaped guide cell and serving as a reference ID mark; </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 20</cross-reference> is a block diagram showing a semiconductor wafer manufacturing equipment according to a fifth embodiment of the present invention; </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 21</cross-reference> is a flowchart showing a semiconductor wafer manufacturing method achieved with the equipment of <cross-reference target="DRAWINGS">FIG. 20</cross-reference>; </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 22A</cross-reference> is a plan view showing a rotation angle of a wafer observed in a semiconductor device manufacturing process; </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 22B</cross-reference> shows a Laue image of the wafer of <cross-reference target="DRAWINGS">FIG. 22A</cross-reference> displayed on a display; </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 23A</cross-reference> is a plan view showing a rotation angle of the wafer of <cross-reference target="DRAWINGS">FIG. 22A</cross-reference> after rotational correction; </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 23B</cross-reference> shows a Laue image of the wafer of <cross-reference target="DRAWINGS">FIG. 23A</cross-reference>; </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 24</cross-reference> is a plan view showing a reference ID mark formed on the wafer of <cross-reference target="DRAWINGS">FIG. 23A</cross-reference>; </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 25</cross-reference> is a plan view showing a semiconductor wafer according to modification 1 of the fifth embodiment; </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 26</cross-reference> is a plan view showing a semiconductor wafer having reference ID marks between orthogonal crystal orientation lines according to modification 1 of the fifth embodiment; </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 27</cross-reference> is a plan view showing a semiconductor wafer according to modification 2 of the fifth embodiment; </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 28</cross-reference> is an enlarged plan view showing a reference ID mark formed on the periphery of the wafer of <cross-reference target="DRAWINGS">FIG. 27</cross-reference>; </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 29</cross-reference> is a block diagram showing a semiconductor wafer manufacturing equipment according to modification 4 of the fifth embodiment; </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 30A, 30B</cross-reference>, <highlight><bold>31</bold></highlight>A, and <highlight><bold>31</bold></highlight>B show the operations of a marking unit according to the modification 5 of the fifth embodiment; </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 32</cross-reference> is a block diagram showing a marking unit of a semiconductor wafer manufacturing equipment according to modification 6 of the fifth embodiment; </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 33</cross-reference> shows a two-dimensional dot matrix reference ID mark formed by the marking unit of <cross-reference target="DRAWINGS">FIG. 32</cross-reference> on the side face of a wafer; </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 34</cross-reference> shows a recessed reference ID mark formed by the marking unit of <cross-reference target="DRAWINGS">FIG. 32</cross-reference> on the side face of a wafer; </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 35</cross-reference> is a block diagram showing an equipment for measuring and evaluating the rotation angle dependence of the intensity of reflected light from an etch pit formed on a wafer and forming an orientation mark on the wafer, according to the sixth embodiment; </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 36</cross-reference> is a flowchart showing a semiconductor wafer manufacturing method according to an sixth embodiment of the present invention; </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 37</cross-reference> is a perspective view showing a wafer on which an orientation determining area is formed according to the method of <cross-reference target="DRAWINGS">FIG. 36</cross-reference>; </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 38</cross-reference> is a perspective view showing a wafer having an orientation determining area made according to the method of <cross-reference target="DRAWINGS">FIG. 36</cross-reference>; </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 39A and 39B</cross-reference> are sectional and plan views showing the orientation determining area of <cross-reference target="DRAWINGS">FIG. 38</cross-reference>; </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 40A and 40B</cross-reference> are perspective and plan views showing an etch pit formed in a (<highlight><bold>100</bold></highlight>) crystal face and defined by second-orientation crystal faces including a (<highlight><bold>111</bold></highlight>) crystal face and equivalent crystal faces; </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 41</cross-reference> is a sectional view showing an etch pit formed on the bottom of the orientation determining area of <cross-reference target="DRAWINGS">FIG. 38</cross-reference>; </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 42</cross-reference> shows orientation determining areas formed at different locations on a wafer, the shapes of etch pits formed in the orientation determining areas, and the intensity profiles of scattered light from the etch pits; </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 43</cross-reference> is a graph showing the measuring time for finding crystal orientation according to the sixth embodiment and a comparison example; </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 44</cross-reference> is a block diagram showing a semiconductor wafer manufacturing equipment according to modification 1 of the sixth embodiment; </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 45</cross-reference> is a perspective view showing the semiconductor wafer manufacturing equipment of the seventh embodiment; </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 46</cross-reference> explains the principle of a semiconductor wafer manufacturing equipment according to a seventh embodiment of the present invention; </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 47A</cross-reference> is a microscopic image showing a crystal defect called COP (crystal originated particle); </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 47B</cross-reference> is a microscopic image showing a crystal defect called BMD (bulk microdefect); </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 48</cross-reference> is a flowchart showing a semiconductor wafer manufacturing method achieved with the equipment of <cross-reference target="DRAWINGS">FIG. 45</cross-reference>; </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 49</cross-reference> is a graph showing the rotation angle dependence of the intensity of scattered light measured on a CZ wafer and an annealed wafer; </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 50</cross-reference> is a graph showing time durations for the determination of the wafer crystal orientation according to the seventh embodiment and a comparison example; </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 51</cross-reference> is a perspective view showing a semiconductor wafer manufacturing equipment according to the eighth embodiment; </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 52A and 52B</cross-reference> are sectional and bottom views showing a detecting unit according to the eighth embodiment; </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 53 and 54</cross-reference> are graphs showing the rotation angle dependence of scattered light evaluated by computer; </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 55A</cross-reference> shows a relationship between a distance (dL) between a parallel light flux and a photodetector and a distance (dW) between the photodetector and a wafer; </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 55B</cross-reference> is a graph showing an optimum value of dL/dW to improve detecting efficiency; </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 56</cross-reference> is a flowchart showing a semiconductor wafer manufacturing method according to the eighth embodiment; </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 57</cross-reference> shows a semiconductor wafer manufacturing flow including a wafer sampling stage according to the experimental example of the eighth embodiment; </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 58</cross-reference> is a perspective view showing an experimental equipment according to the experimental example of the eighth embodiment; </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 59</cross-reference> is a graph showing the intensity of scattered light measured by the equipment of <cross-reference target="DRAWINGS">FIG. 58</cross-reference> and the inclination angles of a photodetector; </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 60</cross-reference> shows a relationship between an inclination angle of a photodetector and scattered light from an etch pit; </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 61</cross-reference> is a graph showing the crystal orientation measuring time and marking time of the eighth embodiment and a comparison example; </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 62A</cross-reference> is a perspective view showing an SOI wafer according to an ninth embodiment of the present invention; </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 62B</cross-reference> is an enlarged view showing a notch and a reference ID mark formed on the wafer of <cross-reference target="DRAWINGS">FIG. 62A</cross-reference>; </paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 63A</cross-reference> is a perspective view showing the base wafer according to an ninth embodiment; </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 63B</cross-reference> is an enlarged view showing a reference ID mark formed on a bevel contour of the base wafer of <cross-reference target="DRAWINGS">FIG. 63A</cross-reference>; </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 64</cross-reference> is a flowchart showing a method of manufacturing a base wafer according to the ninth embodiment; </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 65A</cross-reference> is a perspective view showing the SOI layer wafer according to the ninth embodiment; </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 65B</cross-reference> is a sectional view showing the SOI layer wafer of <cross-reference target="DRAWINGS">FIG. 65A</cross-reference>; </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 66</cross-reference> is a flowchart showing a method of manufacturing an SOI layer wafer having a buried oxide film and an SOI layer according to the ninth embodiment; </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 67</cross-reference> is a flowchart showing a method of manufacturing the SOI wafer according to the ninth embodiment by bonding the base wafer of <cross-reference target="DRAWINGS">FIG. 63A</cross-reference> to the SOI layer wafer of <cross-reference target="DRAWINGS">FIG. 65A</cross-reference>; </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 68A</cross-reference> is a perspective view showing an SOI wafer according to modification 1 of the ninth embodiment; </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 68B</cross-reference> is an enlarged view showing a notch and a linear bar code formed on the SOI wafer of <cross-reference target="DRAWINGS">FIG. 68A</cross-reference>; </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 69A</cross-reference> is a perspective view showing an SOI wafer according to modification 2 of the ninth embodiment; </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 69B</cross-reference> is an enlarged view showing a notch and a bevel contour of a base wafer of the SOI wafer of <cross-reference target="DRAWINGS">FIG. 69A</cross-reference>; </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 70</cross-reference> is a flowchart showing a method of manufacturing a base wafer having a notch according to a comparison example of ninth embodiment; </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 71A</cross-reference> is a perspective view showing an SOI wafer formed according to the method of <cross-reference target="DRAWINGS">FIG. 70</cross-reference>; and </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 71B</cross-reference> is an enlarged view showing a mark formed on the periphery of the back of the SOI wafer of <cross-reference target="DRAWINGS">FIG. 71A</cross-reference>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF EMBODIMENTS </heading>
<paragraph id="P-0106" lvl="0"><number>&lsqb;0106&rsqb;</number> Various embodiments of the present invention will be described with reference to the accompanying drawings. It is to be noted that the same or similar reference numerals are applied to the same or similar parts and elements throughout the drawings, and the description of the same or similar parts and elements will be omitted or simplified. </paragraph>
<paragraph id="P-0107" lvl="0"><number>&lsqb;0107&rsqb;</number> First Embodiment </paragraph>
<paragraph id="P-0108" lvl="0"><number>&lsqb;0108&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the wafer <highlight><bold>11</bold></highlight> has a bevel contour <highlight><bold>12</bold></highlight> along the periphery of the wafer <highlight><bold>11</bold></highlight>, products <highlight><bold>15</bold></highlight> formed on the wafer <highlight><bold>11</bold></highlight>, and ID marks <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>14</bold></highlight><highlight><italic>d </italic></highlight>formed on the bevel contour <highlight><bold>12</bold></highlight>. The ID marks <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>14</bold></highlight><highlight><italic>d </italic></highlight>indicate product data such as the properties, manufacturing conditions, and test results of the products <highlight><bold>15</bold></highlight>. Whenever required, any manufacturing process may form an ID mark on the bevel contour <highlight><bold>12</bold></highlight> of the wafer <highlight><bold>11</bold></highlight>, and therefore, the number of ID marks on the bevel contour <highlight><bold>12</bold></highlight> is optional. The ID marks may contain, for example, the lot number, manufacturing number, functions, and test results of the products <highlight><bold>15</bold></highlight>. </paragraph>
<paragraph id="P-0109" lvl="0"><number>&lsqb;0109&rsqb;</number> The &ldquo;periphery&rdquo; of the wafer <highlight><bold>11</bold></highlight> includes an area where the bevel contour <highlight><bold>12</bold></highlight> is formed, a surface circumferential area of the wafer <highlight><bold>11</bold></highlight> where no products <highlight><bold>15</bold></highlight> are formed, the side face of the wafer <highlight><bold>11</bold></highlight>, and a back circumferential area of the wafer <highlight><bold>11</bold></highlight>. The products <highlight><bold>15</bold></highlight> are any products formed on the wafer <highlight><bold>11</bold></highlight> through a series of semiconductor device manufacturing processes. For example, the products <highlight><bold>15</bold></highlight> are n- and p-type semiconductor regions formed on the wafer <highlight><bold>11</bold></highlight>, insulators deposited on the wafer <highlight><bold>11</bold></highlight>, semiconductor and conductor films formed on the wafer <highlight><bold>11</bold></highlight>, and patterns formed on the wafer <highlight><bold>11</bold></highlight> by selectively removing the films. </paragraph>
<paragraph id="P-0110" lvl="0"><number>&lsqb;0110&rsqb;</number> The products <highlight><bold>15</bold></highlight> may be thermal oxide films formed by thermally oxidizing the wafer <highlight><bold>11</bold></highlight> in a clean atmosphere at high temperatures, insulating films such as oxide and nitride films deposited on the wafer <highlight><bold>11</bold></highlight> by, for example, CVD, resist films coated to and cured on the wafer <highlight><bold>11</bold></highlight>, resist patterns delineated by photolithography process, insulator patterns formed by selectively etching the insulating films with the resist patterns serving as masks, and semiconductor regions and films of given conduction types and values formed on the wafer <highlight><bold>11</bold></highlight> by ion implantation and thermal diffusion. The products <highlight><bold>15</bold></highlight> may be semiconductor devices such as transistors, capacitors, and metallic wiring, or intermediate products formed by, for example, deposition, impurity implantation, patterning, and etching. </paragraph>
<paragraph id="P-0111" lvl="0"><number>&lsqb;0111&rsqb;</number> The ID mark <highlight><bold>14</bold></highlight> may contain data related to the wafer <highlight><bold>11</bold></highlight>. For example, the ID mark <highlight><bold>14</bold></highlight> may contain the manufacturing history of the wafer <highlight><bold>11</bold></highlight> including data about monocrystalline ingot lifting, slicing, and lapping, the manufacturing conditions of the wafer <highlight><bold>11</bold></highlight>, and the properties and characteristics of the wafer <highlight><bold>11</bold></highlight>. The ID mark <highlight><bold>14</bold></highlight> may be a reference ID mark that is formed at a specific location on the wafer <highlight><bold>11</bold></highlight> to indicate the crystal orientation of a principal plane of the wafer <highlight><bold>11</bold></highlight>. The reference ID mark will be explained in detail in the fifth to ninth embodiments. </paragraph>
<paragraph id="P-0112" lvl="0"><number>&lsqb;0112&rsqb;</number> The ID mark <highlight><bold>14</bold></highlight> may consist of alphabets, numerals, a linear code, or a two-dimensional code. In the first embodiment of the present invention, the ID marks are two-dimensional codes if not specifically mentioned. The two-dimensional code consists of dots each being, for example, 5 &mgr;m wide and 0.5 &mgr;m high. The two-dimensional code may be a matrix of 8&times;32 dots, or 16&times;16 dots to indicate data related to the wafer <highlight><bold>11</bold></highlight> and products <highlight><bold>15</bold></highlight>. The two-dimensional code is very small, for example, 100 to 200 &mgr;m wide and 50 to 100 &mgr;m long, and therefore, is unreadable to human eyes. The ID marks <highlight><bold>14</bold></highlight>, therefore, are read by a reading device. </paragraph>
<paragraph id="P-0113" lvl="0"><number>&lsqb;0113&rsqb;</number> To make and read the ID marks <highlight><bold>14</bold></highlight>, the wafer <highlight><bold>11</bold></highlight> is provided with a reference position. In <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, the reference position is a notch <highlight><bold>13</bold></highlight> formed on the periphery of the wafer <highlight><bold>11</bold></highlight>. The notch <highlight><bold>13</bold></highlight> indicates a crystal orientation of the wafer <highlight><bold>11</bold></highlight>. The ID marks <highlight><bold>14</bold></highlight> are on the bevel contour <highlight><bold>12</bold></highlight>, and when the wafer <highlight><bold>11</bold></highlight> is stored with other wafers in a wafer cassette, the ID marks on the wafers are sequentially readable. </paragraph>
<paragraph id="P-0114" lvl="0"><number>&lsqb;0114&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 2, a</cross-reference> equipment for forming an ID marks <highlight><bold>14</bold></highlight> on a semiconductor wafer <highlight><bold>11</bold></highlight> has a He&mdash;Ne laser <highlight><bold>55</bold></highlight>, an optical lens <highlight><bold>56</bold></highlight>, and a CCD camera <highlight><bold>57</bold></highlight>. The He&mdash;Ne laser <highlight><bold>55</bold></highlight> emits He&mdash;Ne laser beam onto the bevel contour <highlight><bold>12</bold></highlight> of the wafer <highlight><bold>11</bold></highlight>. The He&mdash;Ne laser beam has a Gaussian energy distribution. The optical lens <highlight><bold>56</bold></highlight> focuses He&mdash;Ne laser beam above/on the surface of the bevel contour <highlight><bold>12</bold></highlight>. The CCD camera <highlight><bold>57</bold></highlight> monitors reflected light from the bevel contour <highlight><bold>12</bold></highlight>. </paragraph>
<paragraph id="P-0115" lvl="0"><number>&lsqb;0115&rsqb;</number> A method of manufacturing semiconductor device on the wafer <highlight><bold>11</bold></highlight> will be explained. </paragraph>
<paragraph id="P-0116" lvl="2"><number>&lsqb;0116&rsqb;</number> (1) In a first manufacturing process, as shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A, an ID mark <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>is formed on the bevel contour <highlight><bold>12</bold></highlight> of the wafer <highlight><bold>11</bold></highlight>. The ID mark <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>indicates, for example, a wafer identification number and the properties, manufacturing place, manufacturing start date, manufacturing processes, and person in charge of the products <highlight><bold>15</bold></highlight> formed on the wafer <highlight><bold>11</bold></highlight>. The ID mark <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>is positioned at, for example, 100 &mgr;m from the right edge of the notch <highlight><bold>13</bold></highlight>. The ID mark <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>is actually a matrix of dots formed by locally melting the surface of the bevel contour <highlight><bold>12</bold></highlight> with laser beam pulses passed through an optical system. </paragraph>
<paragraph id="P-0117" lvl="2"><number>&lsqb;0117&rsqb;</number> (2) Based on data stored in the ID mark <highlight><bold>14</bold></highlight><highlight><italic>a, </italic></highlight>a series of manufacturing processes are started. For example, an oxidation process is carried out first, followed by a chemical vapor deposition (CVD) process to form a mask film. The thickness of the mask film on each wafer is measured (wafers being processed in a batch). The measured thickness of each wafer is stored in a host computer. In <cross-reference target="DRAWINGS">FIG. 3</cross-reference>B, at the same time, the measured thickness is imprinted as an ID mark <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>adjacent to the ID mark <highlight><bold>14</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0118" lvl="0"><number>&lsqb;0118&rsqb;</number> According to the related arts, a wafer is sampled from among a batch of wafers, the film thickness of the sampled wafer is measured, and the measured thickness is stored as a typical film thickness of the batch in a host computer. Namely, the related arts use the film thickness of the sampled wafer as the representative film thickness of the batch of wafers. The wafers in the batch involve variations in their film thicknesses. To absorb the variations, the related arts add empirical values to the representative film thickness when setting manufacturing conditions for the next process to be carried out on the batch of wafers. </paragraph>
<paragraph id="P-0119" lvl="2"><number>&lsqb;0119&rsqb;</number> (3) The mask film on the wafer <highlight><bold>11</bold></highlight> is patterned with the use of resist and is processed by dry etching. Dry etching equipment reader reads the ID marks <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>14</bold></highlight><highlight><italic>b. </italic></highlight>According to the patterns to be formed and the type and thickness of the mask film read from the ID marks <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>14</bold></highlight><highlight><italic>b, </italic></highlight>the dry etching equipment determines the optimum etching conditions for the wafer <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0120" lvl="2"><number>&lsqb;0120&rsqb;</number> (4) The wafer <highlight><bold>11</bold></highlight> is cleaned several times, a first principal plane of the wafer <highlight><bold>11</bold></highlight> is selectively etched to form grooves, and the grooves are filled with a CVD film to form element isolation regions on the wafer <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0121" lvl="0"><number>&lsqb;0121&rsqb;</number> An ion implantation process is carried out to form wells on the wafer <highlight><bold>11</bold></highlight>, and a transistor process is carried out on the wafer <highlight><bold>11</bold></highlight>. A gate insulating film and gate electrodes are formed on the wafer <highlight><bold>11</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 3</cross-reference>C, as in the mask forming process, the gate electrode forming process forms an ID mark <highlight><bold>14</bold></highlight><highlight><italic>c </italic></highlight>adjacent to the ID mark <highlight><bold>14</bold></highlight><highlight><italic>b. </italic></highlight>The ID mark <highlight><bold>14</bold></highlight><highlight><italic>c </italic></highlight>indicates, for example, the thickness of the electrodes made by CVD. The thickness of electrodes is fed back to the dry etching process, to control the etching time of the wafer <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0122" lvl="2"><number>&lsqb;0122&rsqb;</number> (5) A source/drain forming process is carried out on the wafer <highlight><bold>11</bold></highlight>, and an ID mark <highlight><bold>14</bold></highlight><highlight><italic>d </italic></highlight>is formed adjacent to the ID mark <highlight><bold>14</bold></highlight><highlight><italic>c. </italic></highlight>The ID mark <highlight><bold>14</bold></highlight><highlight><italic>d </italic></highlight>indicates, for example, the thickness of a protective oxide film and is used to find the optimum ion implanting conditions for the wafer <highlight><bold>11</bold></highlight>. This information is useful to equalize transistor characteristics of the wafer <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0123" lvl="2"><number>&lsqb;0123&rsqb;</number> (6) If a wet etching process is required on the wafer <highlight><bold>11</bold></highlight>, an ID mark containing film thickness data is formed on the bevel contour <highlight><bold>12</bold></highlight>, As in the dry etching process. This ID mark is used to set the specific etching time for the wafer <highlight><bold>11</bold></highlight>, to provide a uniform finished shape. </paragraph>
<paragraph id="P-0124" lvl="0"><number>&lsqb;0124&rsqb;</number> In this way, a plurality of ID marks (<highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>14</bold></highlight><highlight><italic>d</italic></highlight>) containing data related to products formed in various processes are successively formed on the bevel contour <highlight><bold>12</bold></highlight> of the wafer <highlight><bold>11</bold></highlight> at intervals of, for example, 100 &mgr;m. From among the ID marks, a reader may read the rightmost ID mark from the notch <highlight><bold>13</bold></highlight> to access the latest data. </paragraph>
<paragraph id="P-0125" lvl="0"><number>&lsqb;0125&rsqb;</number> A manufacturing process directly forms an ID mark on the wafer <highlight><bold>11</bold></highlight>. Then, the next manufacturing process reads the ID mark and sets the optimum manufacturing conditions for the wafer <highlight><bold>11</bold></highlight> without accessing a host computer, to minimize manufacturing variations among wafers in a batch. ID marks (<highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>14</bold></highlight><highlight><italic>d</italic></highlight>) may be formed at a 45-, 90-, or 180-degree location with respect to the notch <highlight><bold>13</bold></highlight>. At any location, the ID marks must keep regular intervals. </paragraph>
<paragraph id="P-0126" lvl="0"><number>&lsqb;0126&rsqb;</number> According to the related arts, a single marking is used to manage a large amount of data. Such a single marking requires a long time to be read. On the other hand, the first embodiment forms an ID mark to represent a single manufacturing process, thus shortening the read time of the ID mark. </paragraph>
<paragraph id="P-0127" lvl="0"><number>&lsqb;0127&rsqb;</number> A method of forming an ID mark on a semiconductor wafer according to first embodiment will be explained with reference to <cross-reference target="DRAWINGS">FIGS. 4A</cross-reference> to <highlight><bold>4</bold></highlight>C. </paragraph>
<paragraph id="P-0128" lvl="2"><number>&lsqb;0128&rsqb;</number> (1) The method is executed at the start of a series of semiconductor device manufacturing processes. In <cross-reference target="DRAWINGS">FIG. 4</cross-reference>A, the bevel contour has irregularities <highlight><bold>17</bold></highlight> that are larger than those on a product forming area of the wafer <highlight><bold>16</bold></highlight>. The irregularities on the bevel contour are each, for example, 0.2 &mgr;m in size and 0.2 &mgr;m in height. </paragraph>
<paragraph id="P-0129" lvl="2"><number>&lsqb;0129&rsqb;</number> (2) In <cross-reference target="DRAWINGS">FIG. 4</cross-reference>B, an He&mdash;Ne laser beam <highlight><bold>18</bold></highlight> is emitted onto the bevel contour of the wafer <highlight><bold>16</bold></highlight>. The He&mdash;Ne laser beam <highlight><bold>18</bold></highlight> has a Gaussian energy distribution and focuses above the surface of the bevel contour. The laser beam <highlight><bold>18</bold></highlight> melts the irregularities <highlight><bold>17</bold></highlight>. The molten irregularities recrystallize to flatten the bevel contour surface. </paragraph>
<paragraph id="P-0130" lvl="2"><number>&lsqb;0130&rsqb;</number> (3) In <cross-reference target="DRAWINGS">FIG. 4</cross-reference>C, an He&mdash;Ne laser beam <highlight><bold>19</bold></highlight> is emitted toward the bevel contour surface. The He&mdash;Ne laser beam <highlight><bold>19</bold></highlight> has a Gaussian energy distribution and focuses on the bevel contour surface to melt the same. The molten bevel contour surface recrystallizes to form a dot <highlight><bold>20</bold></highlight> having a size of, for example, 5 &mgr;m and a height of, for example, 0.5 &mgr;m. A given number of such dots <highlight><bold>20</bold></highlight> are formed to constitute a two-dimensional ID mark. The ID mark may consist of 8&times;32 dots, or 16&times;16 dots. </paragraph>
<paragraph id="P-0131" lvl="0"><number>&lsqb;0131&rsqb;</number> To read the ID mark, light is emitted toward the bevel contour of the wafer <highlight><bold>16</bold></highlight>. Reflected light from the bevel contour is monitored with a CCD camera <highlight><bold>57</bold></highlight>, and a location where a maximum reflected light quantity is observed is determined as an ID mark location. At this location, the dots <highlight><bold>20</bold></highlight> in the ID mark are read. </paragraph>
<paragraph id="P-0132" lvl="0"><number>&lsqb;0132&rsqb;</number> If the ID mark is to be formed with respect to a reference notch on the wafer, the notch must first be located with the use of, for example, a laser beam and the CCD camera <highlight><bold>57</bold></highlight> when reading the ID mark. After locating the notch, the CCD camera <highlight><bold>57</bold></highlight> must be moved from the notch to the ID mark to read the ID mark. In this case, the notch is necessary in forming and reading the ID mark. </paragraph>
<paragraph id="P-0133" lvl="0"><number>&lsqb;0133&rsqb;</number> To avoid this troublesome work, the method of forming an ID mark according to first embodiment flattens an ID mark forming area on a bevel contour of a wafer and forms dots serving as an ID mark in the flattened area. The flattened area enables the ID mark to be quickly found. The method of forming an ID mark is capable of forming an easily recognizable ID mark on the surface of a wafer where irregularities are formed during a given manufacturing process, or on a wafer having no reference notch. The method of forming an ID is effective in shortening an ID mark read time in semiconductor device manufacturing processes. </paragraph>
<paragraph id="P-0134" lvl="0"><number>&lsqb;0134&rsqb;</number> According to the first embodiment, each piece of manufacturing equipment reads an ID mark, and process data is quickly fed forward to flexibly set processing conditions for the next process. This results in the equalization of the characteristics of semiconductor device manufactured from each wafer. The ID marks according to the first embodiment are useful to set proper conditions for experimental processes that are in a development stage, so that the processes may quickly be applied to an actual manufacturing line. </paragraph>
<paragraph id="P-0135" lvl="0"><number>&lsqb;0135&rsqb;</number> Modification 1 of First Embodiment </paragraph>
<paragraph id="P-0136" lvl="0"><number>&lsqb;0136&rsqb;</number> The first embodiment successively forms ID marks on each wafer and selectively reads the ID marks. Modification 1 of the first embodiment adds data contained in a first ID mark <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>to other ID marks (<highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>to <highlight><bold>14</bold></highlight><highlight><italic>d, </italic></highlight>etc.,) to be formed later. Namely, the modification 1 forms a first ID mark on a wafer in a first manufacturing process and a second ID mark on the wafer in a second manufacturing process, the first ID mark containing data related to products formed in the first manufacturing process, the second ID mark being formed adjacent to the first ID mark and containing the data contained in the first ID mark as well as data related to products formed after the first manufacturing process. </paragraph>
<paragraph id="P-0137" lvl="0"><number>&lsqb;0137&rsqb;</number> The modification 1 will be explained with reference to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. An ID mark <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>is made on the right side of the notch <highlight><bold>13</bold></highlight>. A manufacturing process is carried out on the wafer <highlight><bold>11</bold></highlight> and a film thickness is measured. An ID mark <highlight><bold>14</bold></highlight><highlight><italic>b, </italic></highlight>indicating the film thickness as well as data contained in the ID mark <highlight><bold>14</bold></highlight><highlight><italic>a, </italic></highlight>is made on the right side of the ID mark <highlight><bold>14</bold></highlight><highlight><italic>a. </italic></highlight>Any piece of manufacturing equipment can access the rightmost ID mark on the bevel contour <highlight><bold>12</bold></highlight> as an ID mark containing latest data. </paragraph>
<paragraph id="P-0138" lvl="0"><number>&lsqb;0138&rsqb;</number> According to the first embodiment, the ID marks <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>14</bold></highlight><highlight><italic>d </italic></highlight>contain individual data, and therefore, each ID mark may be a small matrix of dots. According to the modification 1, each ID mark consists of a large matrix of dots because each ID mark must contain all data. The modification 1 is advantageous in retrieving all data from a single ID mark. </paragraph>
<paragraph id="P-0139" lvl="0"><number>&lsqb;0139&rsqb;</number> Modification 2 of First Embodiment </paragraph>
<paragraph id="P-0140" lvl="0"><number>&lsqb;0140&rsqb;</number> Modification 2 of the first embodiment employs ID marks formed on semiconductor wafers to manage the storage and supply of wafers in a manufacturing line. An LSI manufacturing line includes an element isolation process that forms a shallow trench isolation (STI) structure, a gate forming process, a contact forming process, a capacitor forming process, and a wiring process. </paragraph>
<paragraph id="P-0141" lvl="0"><number>&lsqb;0141&rsqb;</number> Managing wafers in the LSI manufacturing line will be explained with reference to <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. An ID mark <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>having a wafer identification number is formed on the wafer <highlight><bold>11</bold></highlight>. The wafer <highlight><bold>11</bold></highlight> is subjected to an oxidation process, a CVD process, and an STI mask forming process. The STI mask forming process forms an ID mark <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>indicating, for example, a mask film thickness. The ID mark <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>is read by a reactive ion etching (RIE) equipment, to set optimum etching conditions for the wafer <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0142" lvl="0"><number>&lsqb;0142&rsqb;</number> The wafer <highlight><bold>11</bold></highlight> is successively subjected to a silicon (Si) etching process, an oxidation process, and a burying process, to form STI grooves and fill the grooves with an insulating film. Before a chemical mechanical polishing (CMP) process, the thickness of an oxide film to be polished is measured, and an ID mark <highlight><bold>14</bold></highlight><highlight><italic>c </italic></highlight>indicating the measured thickness is formed on the wafer <highlight><bold>11</bold></highlight>. According to the ID mark <highlight><bold>14</bold></highlight><highlight><italic>c, </italic></highlight>an optimum polishing time for carrying out the CMP process is determined. </paragraph>
<paragraph id="P-0143" lvl="0"><number>&lsqb;0143&rsqb;</number> Thereafter, the wafer <highlight><bold>11</bold></highlight> is cleaned to complete the STI structure on the wafer <highlight><bold>11</bold></highlight>. At this time, an ID mark <highlight><bold>14</bold></highlight><highlight><italic>d </italic></highlight>indicating the history of the wafer <highlight><bold>11</bold></highlight> including data related to the masks and processes formed and carried out on the wafer <highlight><bold>11</bold></highlight>, is made on the bevel contour <highlight><bold>12</bold></highlight>. Then, the wafer <highlight><bold>11</bold></highlight> is stored. The stored wafer is supplied to the next process whenever demanded. The stored wafer <highlight><bold>11</bold></highlight> is managed according to the ID mark <highlight><bold>14</bold></highlight><highlight><italic>d </italic></highlight>made thereon. </paragraph>
<paragraph id="P-0144" lvl="0"><number>&lsqb;0144&rsqb;</number> Another ID mark may be formed on the wafer <highlight><bold>11</bold></highlight> after forming gates on the wafer <highlight><bold>11</bold></highlight>. This ID mark indicates, for example, masks, processing conditions, and test results concerning the wafer <highlight><bold>11</bold></highlight> before the formation of the gates. The wafer is managed according to the ID mark, to flexibly cope with demand for semiconductor device. </paragraph>
<paragraph id="P-0145" lvl="0"><number>&lsqb;0145&rsqb;</number> Modification 3 of First Embodiment </paragraph>
<paragraph id="P-0146" lvl="0"><number>&lsqb;0146&rsqb;</number> Modification 3 of the first embodiment forms ID marks on semiconductor chips produced from a wafer and manages the chips according to the ID marks. After a series of wafer processes, a chip inspection process is carried out to discriminate acceptable chips from unacceptable chips. Before cutting a wafer into chips, the modification 3 forms an ID mark on every chip on the wafer. This ID mark contains information included in the ID marks (<highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>14</bold></highlight><highlight><italic>d</italic></highlight>) formed according to the first embodiment and modifications 1 and 2, the location of the chip on the wafer, and a test result of the chip. </paragraph>
<paragraph id="P-0147" lvl="0"><number>&lsqb;0147&rsqb;</number> Once a wafer is cut into chips, it is difficult to store wafer processing data, chip locations on the wafer, and chip test results in the individual chips. Without these pieces of data, it is difficult to analyze any failure that may occur in the chip. </paragraph>
<paragraph id="P-0148" lvl="0"><number>&lsqb;0148&rsqb;</number> The modification 3 forms an ID mark that contains all such data on each chip of a wafer before the wafer is cut into chips. The ID mark on a chip is used to manage the chip and analyze any failure that may occur in the chip once the chip is on the market. </paragraph>
<paragraph id="P-0149" lvl="0"><number>&lsqb;0149&rsqb;</number> Modification 4 of First Embodiment </paragraph>
<paragraph id="P-0150" lvl="0"><number>&lsqb;0150&rsqb;</number> The method of forming an ID mark according to first embodiment forms an ID mark consisting of dots at the start of a series of semiconductor device manufacturing processes. The method of forming an ID mark may form an ID mark on a wafer during semiconductor device manufacturing processes. </paragraph>
<paragraph id="P-0151" lvl="0"><number>&lsqb;0151&rsqb;</number> In <cross-reference target="DRAWINGS">FIGS. 4A</cross-reference> to <highlight><bold>4</bold></highlight>C, the wafer <highlight><bold>16</bold></highlight> is etched during a given semiconductor device manufacturing process, to form irregularities each of, for example, 0.2 &mgr;m in size and 0.2 &mgr;m in height on the surface of the wafer <highlight><bold>16</bold></highlight>. A He&mdash;Ne laser beam <highlight><bold>18</bold></highlight> is emitted onto the surface of the wafer <highlight><bold>16</bold></highlight> with the He&mdash;Ne laser beam <highlight><bold>18</bold></highlight> focusing above the surface of the wafer <highlight><bold>16</bold></highlight>, to flatten a limited area of the irregularities. A He&mdash;Ne laser beam <highlight><bold>19</bold></highlight> focusing on the surface of the wafer <highlight><bold>16</bold></highlight> is emitted to form an ID mark consisting of dots in the flattened area. </paragraph>
<paragraph id="P-0152" lvl="0"><number>&lsqb;0152&rsqb;</number> In this way, the method of forming an ID mark roughens and flattens an area on a wafer and forms an ID mark consisting of dots in the flattened area during a given semiconductor device manufacturing process. </paragraph>
<paragraph id="P-0153" lvl="0"><number>&lsqb;0153&rsqb;</number> Second Embodiment </paragraph>
<paragraph id="P-0154" lvl="0"><number>&lsqb;0154&rsqb;</number> The first embodiment and modifications do not particularly specify a location in a bevel contour of a wafer where an ID mark is formed. An ID mark must sometimes be made at the outermost part of a bevel contour of a wafer. If an ID mark is close to products formed on a wafer, the ID mark may be erased during a CMP process that is frequently carried out in semiconductor device manufacturing. To avoid erasure by CMP processing, ID marks must be formed at the outermost part of a bevel contour of a wafer. The second embodiment of the present invention relates to the locations and number of ID marks to be formed on a bevel contour of a wafer. </paragraph>
<paragraph id="P-0155" lvl="0"><number>&lsqb;0155&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, the wafer <highlight><bold>21</bold></highlight> has a notch <highlight><bold>23</bold></highlight> formed on a bevel contour <highlight><bold>22</bold></highlight> extending along the periphery of the wafer <highlight><bold>21</bold></highlight>. With respect to the notch <highlight><bold>23</bold></highlight> serving as a reference, three ID marks <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>24</bold></highlight><highlight><italic>c </italic></highlight>having the same contents are formed on the bevel contour <highlight><bold>22</bold></highlight>. Each ID mark has a rectangular shape of 30 &mgr;m&times;140 &mgr;m. The ID marks <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>24</bold></highlight><highlight><italic>c </italic></highlight>are shifted from each other by 30 &mgr;m in vertical and horizontal directions, respectively. Even if the ID mark <highlight><bold>24</bold></highlight><highlight><italic>c </italic></highlight>that is closest to products <highlight><bold>25</bold></highlight> formed on the wafer <highlight><bold>21</bold></highlight> is erased, the ID mark <highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>closest to the edge of the wafer <highlight><bold>21</bold></highlight> will remain to be read. </paragraph>
<paragraph id="P-0156" lvl="0"><number>&lsqb;0156&rsqb;</number> When forming the ID marks, the second embodiment employs, for example, a laser displacement gauge or light reflection to roughly detect an ID mark forming area on the bevel contour <highlight><bold>22</bold></highlight>. Namely, the second embodiment first finds the notch <highlight><bold>23</bold></highlight> on the bevel contour <highlight><bold>22</bold></highlight> and does not precisely measure the shape of the bevel contour <highlight><bold>22</bold></highlight>. As a result, the second embodiment is capable of detecting the ID forming area on the bevel contour <highlight><bold>22</bold></highlight> only in two seconds. In this ID forming area, the second embodiment forms identical ID marks (<highlight><bold>24</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>24</bold></highlight><highlight><italic>c</italic></highlight>) by horizontally and vertically shifting them from one another. The second embodiment requires an ID mark forming time of 20 seconds and a total marking time of 36 seconds. </paragraph>
<paragraph id="P-0157" lvl="0"><number>&lsqb;0157&rsqb;</number> The second embodiment requires no accurate measurement of the shape of a bevel contour of a wafer when forming ID marks on the bevel contour, and therefore, requires a shortened marking time. More precisely, the second embodiment can halve the marking time of a comparison example mentioned below. </paragraph>
<paragraph id="P-0158" lvl="0"><number>&lsqb;0158&rsqb;</number> Comparison Example of Second Embodiment </paragraph>
<paragraph id="P-0159" lvl="0"><number>&lsqb;0159&rsqb;</number> It is preferable to form an ID mark as close to the edge of a wafer as possible, so that the ID mark will not be erased during a CMP process. To achieve this, a comparison example precisely measures the bevel contour of a wafer and guides an ID mark forming laser beam as close to the edge of the wafer as possible. </paragraph>
<paragraph id="P-0160" lvl="0"><number>&lsqb;0160&rsqb;</number> The comparison example will be explained in detail with reference to <cross-reference target="DRAWINGS">FIG. 7</cross-reference>. A wafer <highlight><bold>26</bold></highlight> is set on a wafer stage, and a notch is detected on the wafer. The shape of a bevel contour <highlight><bold>27</bold></highlight> of the wafer <highlight><bold>26</bold></highlight> is found by emitting light onto the bevel contour <highlight><bold>27</bold></highlight>. On the bevel contour <highlight><bold>27</bold></highlight>, a nearly flat area <highlight><bold>28</bold></highlight> is found. To find the area <highlight><bold>28</bold></highlight>, the bevel contour <highlight><bold>27</bold></highlight> must be precisely measured for a long time. As shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the comparison example requires 60 seconds to measure the shape of the bevel contour <highlight><bold>27</bold></highlight> (including a time to search for the nearly flat area <highlight><bold>28</bold></highlight>), and 6 seconds to form an ID mark on the wafer <highlight><bold>26</bold></highlight>. In addition, the comparison example requires 2 seconds to test the wafer and 4 seconds to transfer the wafer. In total, the comparison example requires 80 seconds to form an ID mark on one wafer. Most of the time is spent on measuring the shape of the bevel contour <highlight><bold>27</bold></highlight>. </paragraph>
<paragraph id="P-0161" lvl="0"><number>&lsqb;0161&rsqb;</number> On the other hand, the second embodiment needs no high technology nor improved equipment to measure the shape of a bevel contour of a wafer, thereby shortening an ID mark formation time. </paragraph>
<paragraph id="P-0162" lvl="0"><number>&lsqb;0162&rsqb;</number> Modification 1 of Second Embodiment </paragraph>
<paragraph id="P-0163" lvl="0"><number>&lsqb;0163&rsqb;</number> Modification 1 of the second embodiment forms two ID marks instead of the three marks of the second embodiment. Forming two ID marks reduces the ID mark forming time per wafer from 36 seconds (for three ID marks) to 30 seconds. The problem of modification 1 is whether or not the two ID marks are sufficient to ensure the correct reading of at least one of the ID marks. To test this, 24 wafers were prepared with 12 having three ID marks and the remaining 12 having two ID marks. </paragraph>
<paragraph id="P-0164" lvl="0"><number>&lsqb;0164&rsqb;</number> The three ID marks on each three-ID-mark wafer were shifted from one another by 30 &mgr;m in horizontal and vertical directions. The two ID marks on each two-ID-mark wafer were shifted from each other by 50 &mgr;m in horizontal and vertical directions. </paragraph>
<paragraph id="P-0165" lvl="0"><number>&lsqb;0165&rsqb;</number> From these wafers, trench DRAMs were produced. After a bit line formation process, the wafers were subjected to an ID mark reading test. A result of the test is shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. </paragraph>
<paragraph id="P-0166" lvl="0"><number>&lsqb;0166&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 8, a</cross-reference> column &ldquo;Read result&rdquo; has a circle for an ID mark successfully read and a cross for an ID mark unsuccessfully read. A column &ldquo;Read location&rdquo; shows a number corresponding to the position of a successfully read ID mark. A number &ldquo;1&rdquo; represents an ID mark closest to the edge of the wafer. As the number increases, the corresponding ID mark separates away from the edge of the wafer. The tested wafers are numbered from <highlight><bold>1</bold></highlight> to <highlight><bold>24</bold></highlight> with the wafers <highlight><bold>1</bold></highlight> to <highlight><bold>12</bold></highlight> having three ID marks and the wafers <highlight><bold>13</bold></highlight> to <highlight><bold>24</bold></highlight> having two ID marks. </paragraph>
<paragraph id="P-0167" lvl="0"><number>&lsqb;0167&rsqb;</number> As shown in the test result of <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, the outermost ID marks are readable on most of the wafers. This indicates that ID marks are sufficiently readable even if they are formed without precisely measuring the bevel contours of the wafers. Roughly detecting the shape of the bevel contour of a wafer and forming a plurality of ID marks on the bevel contour allows at least one of the ID marks to be readable in any manufacturing process. </paragraph>
<paragraph id="P-0168" lvl="0"><number>&lsqb;0168&rsqb;</number> Modification 2 of Second Embodiment </paragraph>
<paragraph id="P-0169" lvl="0"><number>&lsqb;0169&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, the wafer <highlight><bold>31</bold></highlight> has a bevel contour <highlight><bold>32</bold></highlight>, which consists of a first bevel contour <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>close to a first principal plane <highlight><bold>29</bold></highlight> of the wafer <highlight><bold>31</bold></highlight> and a second bevel contour <highlight><bold>32</bold></highlight><highlight><italic>b </italic></highlight>close to a second principal plane <highlight><bold>30</bold></highlight> of the wafer <highlight><bold>31</bold></highlight> opposite to the first principal plane <highlight><bold>29</bold></highlight>. ID marks <highlight><bold>33</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>33</bold></highlight><highlight><italic>b </italic></highlight>having the same data are formed on the first and second bevel contours <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>32</bold></highlight><highlight><italic>b, </italic></highlight>respectively. Namely, the modification 2 forms the identical ID marks <highlight><bold>33</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>33</bold></highlight><highlight><italic>b </italic></highlight>on the surface and back peripheral parts of the wafer <highlight><bold>31</bold></highlight>, respectively. The first principal plane <highlight><bold>29</bold></highlight> is the surface of the wafer <highlight><bold>31</bold></highlight> where semiconductor device is formed, and the second principal plane <highlight><bold>30</bold></highlight> is the back of the wafer <highlight><bold>31</bold></highlight>. </paragraph>
<paragraph id="P-0170" lvl="0"><number>&lsqb;0170&rsqb;</number> The modification 2 divides a bevel contour of a wafer into a plurality of areas and forms identical ID marks in the divided bevel contours, respectively. Even if the ID mark <highlight><bold>33</bold></highlight><highlight><italic>a </italic></highlight>on the surface <highlight><bold>29</bold></highlight> of the wafer <highlight><bold>31</bold></highlight> is erased during a CMP process, the ID mark <highlight><bold>33</bold></highlight><highlight><italic>b </italic></highlight>on the back <highlight><bold>30</bold></highlight> of the wafer <highlight><bold>31</bold></highlight> remains for reading. Consequently, the modification 2 shortens ID mark forming and reading time to improve productivity. </paragraph>
<paragraph id="P-0171" lvl="0"><number>&lsqb;0171&rsqb;</number> Third Embodiment </paragraph>
<paragraph id="P-0172" lvl="0"><number>&lsqb;0172&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 10</cross-reference>, the wafer <highlight><bold>34</bold></highlight> has a reference position <highlight><bold>36</bold></highlight> and ID marks <highlight><bold>37</bold></highlight> and <highlight><bold>38</bold></highlight> formed on each side of the reference position <highlight><bold>36</bold></highlight>. The reference position <highlight><bold>36</bold></highlight> is an object or a mark indicating a crystal orientation of the wafer <highlight><bold>34</bold></highlight>. The reference position <highlight><bold>36</bold></highlight> is, for example, an orientation flat, a notch, or a mark. In <cross-reference target="DRAWINGS">FIG. 10</cross-reference>, the ID mark <highlight><bold>37</bold></highlight> is a manufacture number formed by a wafer maker and the ID mark <highlight><bold>38</bold></highlight> is a mark formed by a device maker. The ID marks <highlight><bold>37</bold></highlight> and <highlight><bold>38</bold></highlight> are formed on the left and right sides of the reference position (notch) <highlight><bold>36</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0173" lvl="0"><number>&lsqb;0173&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 11, a</cross-reference> wafer <highlight><bold>34</bold></highlight> according to a comparison example has a notch <highlight><bold>36</bold></highlight> serving as a reference position and ID marks <highlight><bold>39</bold></highlight> and <highlight><bold>40</bold></highlight> formed on the same side of the notch <highlight><bold>36</bold></highlight>. The ID marks <highlight><bold>39</bold></highlight> and <highlight><bold>40</bold></highlight> are formed by a wafer maker and a device maker, respectively. </paragraph>
<paragraph id="P-0174" lvl="0"><number>&lsqb;0174&rsqb;</number> Compared with the comparison example of <cross-reference target="DRAWINGS">FIG. 11</cross-reference>, the third embodiment of <cross-reference target="DRAWINGS">FIG. 10</cross-reference> can shorten an ID mark read time. The reason for this will be explained. </paragraph>
<paragraph id="P-0175" lvl="0"><number>&lsqb;0175&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 11</cross-reference>, the ID marks (two-dimensional codes) <highlight><bold>39</bold></highlight> and <highlight><bold>40</bold></highlight> formed on the same side of the notch <highlight><bold>36</bold></highlight> have each a vertical length of about 50 &mgr;m and a horizontal length of about 150 &mgr;m. The ID marks <highlight><bold>39</bold></highlight> and <highlight><bold>40</bold></highlight> are separated from each other because they are formed at different occasions by different marking units. A reader for reading ID marks has a view field of about 300 &mgr;m. When the reader is set relative to the notch <highlight><bold>36</bold></highlight> serving as a reference position, the second ID mark <highlight><bold>40</bold></highlight> moves outside of the view field of the reader. To read the second ID mark <highlight><bold>40</bold></highlight>, the reader must be shifted from the initially set position. </paragraph>
<paragraph id="P-0176" lvl="0"><number>&lsqb;0176&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 12</cross-reference>, the total read time of the first ID mark <highlight><bold>39</bold></highlight> includes a reference position detection time and a read time. In addition to the reference position detection time and the read time, the total read time of the second ID mark <highlight><bold>40</bold></highlight> includes a camera moving time of 100 msec, greatly extending the total read time. </paragraph>
<paragraph id="P-0177" lvl="0"><number>&lsqb;0177&rsqb;</number> If a third ID mark is formed due to erasure of the first and second ID marks, the camera must further be shifted to read the third ID mark. This further extends the total read time. </paragraph>
<paragraph id="P-0178" lvl="0"><number>&lsqb;0178&rsqb;</number> Forming the wafer-maker ID mark <highlight><bold>37</bold></highlight> and device-maker ID mark <highlight><bold>38</bold></highlight> on each side of the reference notch <highlight><bold>36</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>, reduces at least one movement of the camera to read the ID marks, reducing the total read time. </paragraph>
<paragraph id="P-0179" lvl="0"><number>&lsqb;0179&rsqb;</number> The third embodiment reduces an ID mark read time during a manufacturing process, to improve productivity. Namely, the third embodiment minimizes an adjustment time of the view field of an ID mark reader, to improve workability. After finding the reference position, the reader may be instructed to read the second ID mark instead of the first ID mark. In such a case, the third embodiment is also effective in minimizing a view field adjusting time and improving productivity. </paragraph>
<paragraph id="P-0180" lvl="0"><number>&lsqb;0180&rsqb;</number> According to the third embodiment, ID marks formed on each side of a reference position of a wafer are wafer- and device-maker ID marks. This does not limit the present invention. For example, an ID mark indicating the manufacturing history of a wafer may be formed on one side of a reference position of the wafer, and another ID mark indicating the manufacturing history of products may be formed on the other side of the reference position. </paragraph>
<paragraph id="P-0181" lvl="0"><number>&lsqb;0181&rsqb;</number> Modification of Third Embodiment </paragraph>
<paragraph id="P-0182" lvl="0"><number>&lsqb;0182&rsqb;</number> A modification of the third embodiment forms a wafer-maker ID mark (<highlight><bold>37</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>) and a device-maker ID mark (<highlight><bold>38</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 10</cross-reference>) on the surface and back of a wafer, respectively, to provide the same effect as the third embodiment. In particular, the modification forms the wafer-maker ID mark on the back of a bevel contour of the wafer and the device-maker ID mark on the surface of the bevel contour, to provide a new effect. </paragraph>
<paragraph id="P-0183" lvl="0"><number>&lsqb;0183&rsqb;</number> Recent semiconductor device manufacturing lines involve many CMP processes. The CMP processes easily erase ID marks made on the surface of a bevel contour of a wafer. Once an ID mark is erased, it is difficult to make the same mark again because data contained in the erased ID mark is unreadable. </paragraph>
<paragraph id="P-0184" lvl="0"><number>&lsqb;0184&rsqb;</number> To cope with this problem, the modification forms a wafer-maker ID mark on the back of a bevel contour of a wafer so that the ID mark is difficult to erase, and a device-maker ID mark on the surface of the bevel contour. At the same time, data contained in both the ID marks are stored in a host computer. If the device-maker ID mark is erased during a manufacturing process, the wafer-maker ID mark is read to retrieve the device-maker ID mark from the host computer and again form the device-maker ID mark on the wafer. </paragraph>
<paragraph id="P-0185" lvl="0"><number>&lsqb;0185&rsqb;</number> To cope with the erasure problem of ID marks, the device-maker ID mark may be formed on both the surface and back of the bevel contour of the wafer. This, however, doubles marking time, deteriorating productivity. It is preferable, therefore, to use the wafer-maker ID mark to retrieve the device-maker ID mark if the device-maker ID mark is erased. </paragraph>
<paragraph id="P-0186" lvl="0"><number>&lsqb;0186&rsqb;</number> Fourth Embodiment </paragraph>
<paragraph id="P-0187" lvl="0"><number>&lsqb;0187&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 13</cross-reference> and <highlight><bold>14</bold></highlight>, the wafer is a silicon on insulator (SOI) wafer and has a monocrystalline silicon base wafer <highlight><bold>42</bold></highlight>, an insulating layer <highlight><bold>45</bold></highlight> formed on a principal plane of the base wafer <highlight><bold>42</bold></highlight>, a monocrystalline silicon layer <highlight><bold>41</bold></highlight> formed on the insulating layer <highlight><bold>45</bold></highlight>, products <highlight><bold>46</bold></highlight> formed on the monocrystalline silicon layer <highlight><bold>41</bold></highlight>, an ID mark <highlight><bold>44</bold></highlight> formed on the base wafer <highlight><bold>42</bold></highlight>, and a notch <highlight><bold>43</bold></highlight> formed on a bevel contour of the base wafer <highlight><bold>42</bold></highlight>. The ID mark <highlight><bold>44</bold></highlight> indicates, at the least, the properties, manufacturing conditions, and test results of the products <highlight><bold>46</bold></highlight>. The insulating layer <highlight><bold>45</bold></highlight> is a buried oxide film. The monocrystalline silicon layer <highlight><bold>41</bold></highlight> is called an SOI layer. The buried oxide film <highlight><bold>45</bold></highlight> and SOI layer <highlight><bold>41</bold></highlight> are formed in an inner area of the base wafer <highlight><bold>42</bold></highlight>, and therefore, the periphery of the principal face of the base wafer <highlight><bold>42</bold></highlight> is exposed. Around the notch <highlight><bold>43</bold></highlight>, a relatively wide area is exposed on the base wafer <highlight><bold>42</bold></highlight>. The ID mark <highlight><bold>44</bold></highlight> is formed on the principal plane of the base wafer <highlight><bold>42</bold></highlight> in the vicinity of the notch <highlight><bold>43</bold></highlight>. Through a series of semiconductor device manufacturing processes, various products <highlight><bold>46</bold></highlight> are formed on the SOI layer <highlight><bold>41</bold></highlight>, to form semiconductor integrated circuits on the SOI wafer. </paragraph>
<paragraph id="P-0188" lvl="0"><number>&lsqb;0188&rsqb;</number> A method of forming an ID mark on an SOI wafer according to the fourth embodiment will be explained. An SOI wafer of 200 mm diameter is prepared. The SOI wafer has a base wafer <highlight><bold>42</bold></highlight>, a buried oxide film <highlight><bold>45</bold></highlight>, and an SOI layer <highlight><bold>41</bold></highlight>, each having the same plan shape. Photolithography is carried out to form a resist pattern on the SOI layer <highlight><bold>41</bold></highlight>. The resist pattern has the shape of the SOI layer <highlight><bold>41</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 13</cross-reference>. The resist pattern is used as a mask to etch the periphery of the SOI layer <highlight><bold>41</bold></highlight> with a KOH solution. This selectively exposes the buried oxide film <highlight><bold>45</bold></highlight> on the periphery of the base wafer <highlight><bold>42</bold></highlight>. </paragraph>
<paragraph id="P-0189" lvl="0"><number>&lsqb;0189&rsqb;</number> The buried oxide film <highlight><bold>45</bold></highlight> is etched with an HF solution to selectively expose the periphery of the base wafer <highlight><bold>42</bold></highlight> including an area where an ID mark <highlight><bold>44</bold></highlight> is formed. The resist pattern is removed, and the ID mark <highlight><bold>44</bold></highlight> is formed on the base wafer <highlight><bold>42</bold></highlight> close to a notch <highlight><bold>43</bold></highlight>. The ID mark <highlight><bold>44</bold></highlight> is made of dots each being 5 &mgr;m in depth and 30 &mgr;m in diameter, the dots being made with a YAG laser beam. </paragraph>
<paragraph id="P-0190" lvl="0"><number>&lsqb;0190&rsqb;</number> The ID mark <highlight><bold>44</bold></highlight> is readable like ID marks formed on bulk wafers. Since the ID mark <highlight><bold>44</bold></highlight> is formed on the base wafer <highlight><bold>42</bold></highlight>, no abnormality occurs on dots that constitute the ID mark <highlight><bold>44</bold></highlight>. </paragraph>
<paragraph id="P-0191" lvl="0"><number>&lsqb;0191&rsqb;</number> According to the fourth embodiment, the SOI layer <highlight><bold>41</bold></highlight> and buried oxide film <highlight><bold>45</bold></highlight> are partly removed by etching on the base wafer <highlight><bold>42</bold></highlight>. Instead, wafers having different sizes may be bonded together to form the SOI wafer of <cross-reference target="DRAWINGS">FIG. 13</cross-reference>. The size difference between the bonded wafers exposes part of the base wafer <highlight><bold>42</bold></highlight>, and the ID mark <highlight><bold>44</bold></highlight> is formed on the differential area. For example, a notched wafer serving as the base wafer <highlight><bold>42</bold></highlight> may be bonded to a wafer having an orientation flat and the SOI layer <highlight><bold>41</bold></highlight>. The SOI wafer of <cross-reference target="DRAWINGS">FIG. 13</cross-reference> may be formed by an SIMOX method. This method places a mask plate on the base wafer <highlight><bold>42</bold></highlight> when implanting oxygen ions into the base wafer <highlight><bold>42</bold></highlight>, to secure a marking area on the base wafer <highlight><bold>42</bold></highlight> where the ID mark <highlight><bold>44</bold></highlight> is formed. </paragraph>
<paragraph id="P-0192" lvl="0"><number>&lsqb;0192&rsqb;</number> The fourth embodiment emits a laser beam onto the part of the base wafer <highlight><bold>42</bold></highlight> where no SOI layer <highlight><bold>41</bold></highlight> or oxide film <highlight><bold>45</bold></highlight> exists, to make dots that form the ID mark <highlight><bold>44</bold></highlight>. The fourth embodiment is capable of forming ID marks on SOI wafers like standard bulk wafers. </paragraph>
<paragraph id="P-0193" lvl="0"><number>&lsqb;0193&rsqb;</number> Comparison Example of Fourth Embodiment </paragraph>
<paragraph id="P-0194" lvl="0"><number>&lsqb;0194&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 15</cross-reference>, the SOI layer <highlight><bold>49</bold></highlight> is on a buried oxide film <highlight><bold>48</bold></highlight> that is on a base wafer <highlight><bold>47</bold></highlight>, to constitute an SOI wafer. The SOI layer <highlight><bold>49</bold></highlight> is formed to a thickness of 1 &mgr;m or thinner when forming high-speed MOS transistors thereon. The laser beam emitted onto the SOI layer <highlight><bold>49</bold></highlight> is scattered by the buried oxide film <highlight><bold>48</bold></highlight> to make a relatively large dot <highlight><bold>50</bold></highlight> under the film <highlight><bold>48</bold></highlight>. The large dot <highlight><bold>50</bold></highlight> may peel off the buried oxide film <highlight><bold>48</bold></highlight> and produce dust <highlight><bold>51</bold></highlight>, affecting subsequent device forming processes. </paragraph>
<paragraph id="P-0195" lvl="0"><number>&lsqb;0195&rsqb;</number> According to the fourth embodiment of <cross-reference target="DRAWINGS">FIGS. 13 and 14</cross-reference>, a laser beam is emitted onto the base wafer <highlight><bold>42</bold></highlight> instead of the SOI layer <highlight><bold>41</bold></highlight>, causing none of the problems of the comparison example. Without requiring additional processes, the fourth embodiment forms ID marks on SOI wafers at low cost. </paragraph>
<paragraph id="P-0196" lvl="0"><number>&lsqb;0196&rsqb;</number> The fourth embodiment is capable of making ID marks on SOI wafers as on standard wafers without causing the peeling of buried oxide films or dust that affects device processes. </paragraph>
<paragraph id="P-0197" lvl="0"><number>&lsqb;0197&rsqb;</number> Modification of Fourth Embodiment </paragraph>
<paragraph id="P-0198" lvl="0"><number>&lsqb;0198&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 16</cross-reference>, an SOI wafer <highlight><bold>52</bold></highlight> has a diameter of, for example, 200 mm. The wafer <highlight><bold>52</bold></highlight> includes a base wafer having a bevel contour <highlight><bold>53</bold></highlight><highlight><italic>a. </italic></highlight>On the bevel contour <highlight><bold>53</bold></highlight><highlight><italic>a, </italic></highlight>a YAG laser beam is emitted to form dots each of 0.5 &mgr;m deep and 5 &mgr;m in diameter to form an ID mark <highlight><bold>54</bold></highlight>. According to tests, the ID mark <highlight><bold>54</bold></highlight> involved no abnormality and was as readable and recognizable as an ID mark formed on a bulk wafer. The SOI wafer <highlight><bold>52</bold></highlight> is manufacturable by any one of the SIMOX method and the bonding method. </paragraph>
<paragraph id="P-0199" lvl="0"><number>&lsqb;0199&rsqb;</number> Notchless Wafer </paragraph>
<paragraph id="P-0200" lvl="0"><number>&lsqb;0200&rsqb;</number> The first to fourth embodiments form and read an ID mark on a semiconductor wafer according to a reference notch or orientation flat formed on the wafer. </paragraph>
<paragraph id="P-0201" lvl="0"><number>&lsqb;0201&rsqb;</number> The notch or orientation flat on a wafer involves the risk of deteriorating the processibility of the wafer and the performance of semiconductor device formed on the wafer. For example, the notch or orientation flat may vary the thickness and pattern sizes of a resist film formed on the wafer during a lithography process. The notch or orientation flat may also vary the etching quantities of an insulating film on the wafer during a spin etching process. In addition, the notch or orientation flat must carefully avoid hooks when the wafer is transferred onto a wafer port of an oxidation/LPCVD equipment. This is done by aligning the reference position of the wafer with that of the wafer port. For this purpose, the oxidation/LPCVD equipment must have a positioning mechanism, which increases the cost of the oxidation/LPCVD equipment. The notch or orientation flat serves as a singular point to destabilizing thermal balance and producing defective chips around the notch. </paragraph>
<paragraph id="P-0202" lvl="0"><number>&lsqb;0202&rsqb;</number> The notch easily gathers unwanted materials such as dust and resist during manufacturing processes. It is difficult to remove such materials from the notch. These materials may become floating particles which contaminate the wafer. The notch or orientation flat interferes with the products to be formed on the wafer, reducing the number of acceptable chips to be formed from the wafer. In this way, the notch or orientation flat causes various problems. </paragraph>
<paragraph id="P-0203" lvl="0"><number>&lsqb;0203&rsqb;</number> The notch or orientation flat on a wafer, however, plays an important role identifying the crystal orientation of the wafer, and the crystal orientation is a critical factor determining the carrier mobility, etching speed, and epitaxial growth speed of the wafer. If the notch or orientation flat were omitted, it would be difficult to identify and control the crystal orientation of the wafer. If the crystal orientation became uncontrollable, the wafer might produce an uneven impurity profile in the ion implanting process and unstable mobility of transistors formed on the wafer, rendering chips formed from the wafer unacceptable. </paragraph>
<paragraph id="P-0204" lvl="0"><number>&lsqb;0204&rsqb;</number> To cope with these problems, the fifth to ninth embodiments of the present invention provide circular semiconductor wafers each having a reference ID mark that indicates a crystal orientation of the wafer without relying on a notch or an orientation flat. </paragraph>
<paragraph id="P-0205" lvl="0"><number>&lsqb;0205&rsqb;</number> Fifth Embodiment </paragraph>
<paragraph id="P-0206" lvl="0"><number>&lsqb;0206&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 17</cross-reference>, the wafer <highlight><bold>60</bold></highlight> is circular and has no notch or orientation flat on the periphery thereof. The periphery of the wafer <highlight><bold>60</bold></highlight> has a bevel contour. On the first principal plane of the wafer <highlight><bold>60</bold></highlight> inside the bevel contour, semiconductor device is formed. The first principal plane is also circular and has (<highlight><bold>100</bold></highlight>) crystal faces and a &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line. A reference ID mark <highlight><bold>61</bold></highlight> is formed on the bevel contour along the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line and indicates the crystal orientation of the first principal plane of the wafer <highlight><bold>60</bold></highlight>. The reference ID mark <highlight><bold>61</bold></highlight> may be made of alphanumeric characters, a bar code, or a two-dimensional code. If the reference ID mark <highlight><bold>61</bold></highlight> is a two-dimensional matrix code, it will be made of 8 &times;32 dots or 16&times;16 dots. In the following explanation, the reference ID mark <highlight><bold>61</bold></highlight> is a two-dimensional code. </paragraph>
<paragraph id="P-0207" lvl="0"><number>&lsqb;0207&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 18</cross-reference>, the reference ID mark <highlight><bold>61</bold></highlight> is a two-dimensional matrix code including an L-shaped guide cell <highlight><bold>62</bold></highlight>. The guide cell <highlight><bold>62</bold></highlight> is used to identify the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line of the (<highlight><bold>100</bold></highlight>) crystal faces. The guide cell <highlight><bold>62</bold></highlight> is arranged in the range of &plusmn;1.0 degrees around the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line. Namely, the guide cell <highlight><bold>62</bold></highlight> substantially agrees with the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line. </paragraph>
<paragraph id="P-0208" lvl="0"><number>&lsqb;0208&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 19</cross-reference> is an enlarged plan view showing the two-dimensional matrix code <highlight><bold>61</bold></highlight> including the L-shaped guide cell <highlight><bold>62</bold></highlight>. The code <highlight><bold>61</bold></highlight> consists of a matrix of 16&times;16 dots. A side length of the code <highlight><bold>61</bold></highlight> is, for example, 100 &mgr;m. The guide cell <highlight><bold>62</bold></highlight> consists of 31 dots arranged along two orthogonal sides of the code <highlight><bold>61</bold></highlight>. The guide cell <highlight><bold>62</bold></highlight> is on the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line and serves to identify the same. </paragraph>
<paragraph id="P-0209" lvl="0"><number>&lsqb;0209&rsqb;</number> The equipment for manufacturing the wafer <highlight><bold>60</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 17</cross-reference> has an orientation measuring unit to measure a crystal orientation of the wafer <highlight><bold>60</bold></highlight> and a marking unit to form a reference ID mark at a required position on the wafer <highlight><bold>60</bold></highlight> according to the measured crystal orientation. </paragraph>
<paragraph id="P-0210" lvl="0"><number>&lsqb;0210&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 20</cross-reference>, the equipment for manufacturing the wafer <highlight><bold>71</bold></highlight> has an X-ray tube <highlight><bold>80</bold></highlight> to emit X-rays <highlight><bold>72</bold></highlight> toward a second principal plane of a wafer <highlight><bold>71</bold></highlight> opposite to a first principal plane of the wafer <highlight><bold>71</bold></highlight>, a two-dimensional X-ray detector <highlight><bold>75</bold></highlight> to detect scattered X-rays <highlight><bold>74</bold></highlight> from the wafer <highlight><bold>71</bold></highlight>, a display <highlight><bold>76</bold></highlight> to display a two-dimensional Laue image formed with the scattered X-rays <highlight><bold>74</bold></highlight>, a laser source <highlight><bold>77</bold></highlight> and a mirror <highlight><bold>79</bold></highlight> to emit a laser beam <highlight><bold>78</bold></highlight> toward the periphery of the wafer <highlight><bold>71</bold></highlight> and form a reference ID mark there, a measuring device to measure the offset angle between an irradiation spot of the laser beam <highlight><bold>78</bold></highlight> on the wafer <highlight><bold>71</bold></highlight> and a crystal orientation line, and a rotating device to rotate the wafer <highlight><bold>71</bold></highlight> or a laser marker consisting of the laser source <highlight><bold>77</bold></highlight> and mirror <highlight><bold>79</bold></highlight>. The X-ray tube <highlight><bold>80</bold></highlight>, X-ray detector <highlight><bold>75</bold></highlight>, and display <highlight><bold>76</bold></highlight> form an orientation measuring unit. The laser marker, measuring device, and rotating device form a marking unit. The X-ray detector <highlight><bold>75</bold></highlight> is arranged above the first principal plane of the wafer <highlight><bold>71</bold></highlight>, to detect the X-rays <highlight><bold>74</bold></highlight> that have passed through and scattered by the wafer <highlight><bold>71</bold></highlight>. </paragraph>
<paragraph id="P-0211" lvl="0"><number>&lsqb;0211&rsqb;</number> The X-ray detector <highlight><bold>75</bold></highlight> includes an X-ray stopper <highlight><bold>73</bold></highlight> to stop unscattered X-rays <highlight><bold>72</bold></highlight> from directly entering a fluorescent screen and CCD camera of the X-ray detector <highlight><bold>75</bold></highlight>. The wafer <highlight><bold>71</bold></highlight> is a circular semiconductor wafer having no notch or orientation flat. The X-ray detector <highlight><bold>75</bold></highlight> consists of the fluorescent screen and CCD camera that are arranged in parallel with the wafer <highlight><bold>71</bold></highlight>. The fluorescent screen generates fluorescence when irradiated with X-rays. The CCD camera senses the fluorescence and converts it into an electric signal. </paragraph>
<paragraph id="P-0212" lvl="0"><number>&lsqb;0212&rsqb;</number> A method of manufacturing the wafer <highlight><bold>71</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 20</cross-reference> measure a crystal orientation line perpendicular to a crystal orientation face on a first principal plane of a wafer and form a reference ID mark at an optional position on the wafer. The method of manufacturing the wafer <highlight><bold>71</bold></highlight> will be explained with reference to <cross-reference target="DRAWINGS">FIG. 21</cross-reference> to <highlight><bold>24</bold></highlight>. </paragraph>
<paragraph id="P-0213" lvl="2"><number>&lsqb;0213&rsqb;</number> (1) In stage SOI, the wafer <highlight><bold>71</bold></highlight> is transferred into a manufacturing equipment. The wafer <highlight><bold>71</bold></highlight> has the first principal plane where (<highlight><bold>100</bold></highlight>) crystal faces are exposed and a diameter of 300 mm. The wafer <highlight><bold>71</bold></highlight> has no notch or orientation flat, and there is no need for positioning of the wafer <highlight><bold>71</bold></highlight> with respect to a wafer stage of the manufacturing equipment by means of a notch or orientation flat. </paragraph>
<paragraph id="P-0214" lvl="2"><number>&lsqb;0214&rsqb;</number> (2) In stage S<highlight><bold>02</bold></highlight>, the center of the wafer <highlight><bold>71</bold></highlight> is aligned with a rotation center of the wafer stage having a rotation mechanism. In stage S<highlight><bold>03</bold></highlight>, the X-ray tube <highlight><bold>80</bold></highlight> having a molybdenum (Mo) target emits X-rays <highlight><bold>72</bold></highlight> toward the second principal plane of the wafer <highlight><bold>71</bold></highlight> at a voltage of 40 kV and a current of 30 mA. The X-rays <highlight><bold>72</bold></highlight> are scattered by the wafer <highlight><bold>71</bold></highlight> toward the fluorescent screen. </paragraph>
<paragraph id="P-0215" lvl="2"><number>&lsqb;0215&rsqb;</number> (3) In stage S<highlight><bold>04</bold></highlight>, the CCD camera catches fluorescence from the fluorescent screen and provides a Laue image on the display <highlight><bold>76</bold></highlight>. According to the Laue image, a crystal orientation line of the wafer <highlight><bold>71</bold></highlight> is detected. At this time, the rotation angle of the wafer <highlight><bold>71</bold></highlight> and the Laue image are, for example, as shown in <cross-reference target="DRAWINGS">FIGS. 22A and 22B</cross-reference>. </paragraph>
<paragraph id="P-0216" lvl="2"><number>&lsqb;0216&rsqb;</number> (4) In stage S<highlight><bold>05</bold></highlight>, the Laue image is used to calculate an offset angle (&thgr;) between a laser spot made by the laser marker (<highlight><bold>77</bold></highlight>, <highlight><bold>79</bold></highlight>) and a &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line of the wafer <highlight><bold>71</bold></highlight>. In stage S<highlight><bold>06</bold></highlight>, the wafer <highlight><bold>71</bold></highlight> is rotated so that the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line of the wafer <highlight><bold>71</bold></highlight> overlaps with the laser spot made by the laser marker. </paragraph>
<paragraph id="P-0217" lvl="2"><number>&lsqb;0217&rsqb;</number> (5) In stage S<highlight><bold>07</bold></highlight>, X-rays are emitted toward the wafer <highlight><bold>71</bold></highlight>, and in stage S<highlight><bold>08</bold></highlight>, a Laue image is obtained. In stage S<highlight><bold>09</bold></highlight>, a distance between the laser spot made by the laser marker (<highlight><bold>77</bold></highlight>, <highlight><bold>79</bold></highlight>) and the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line is evaluated. The wafer <highlight><bold>71</bold></highlight> after rotation and the Laue image are, for example, as shown in <cross-reference target="DRAWINGS">FIGS. 23A and 23B</cross-reference>. Instead of rotating the wafer <highlight><bold>71</bold></highlight>, the laser marker may be rotated. In stage S<highlight><bold>10</bold></highlight>, it is checked to see whether the offset angle is greater than 1&deg;. If it is greater than 1&deg;, the flow returns to stage S<highlight><bold>06</bold></highlight>, and if it is less than 1&deg;, the flow advances to stage S<highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0218" lvl="2"><number>&lsqb;0218&rsqb;</number> (6) In stage S<highlight><bold>11</bold></highlight>, a position for forming a reference ID mark on the wafer <highlight><bold>71</bold></highlight> is determined. In stage S<highlight><bold>12</bold></highlight>, a reference ID mark <highlight><bold>81</bold></highlight> is formed on the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line at a position 2 mm away from the edge of the wafer <highlight><bold>71</bold></highlight>. The reference ID mark <highlight><bold>81</bold></highlight> consists of dots each being a recess melted by the laser marker (<highlight><bold>77</bold></highlight>, <highlight><bold>79</bold></highlight>). The dots of the reference ID mark <highlight><bold>81</bold></highlight> may represent a numeric expression. </paragraph>
<paragraph id="P-0219" lvl="0"><number>&lsqb;0219&rsqb;</number> A technique of forming the dots that form the reference ID mark <highlight><bold>81</bold></highlight> will be explained. For example, an He&mdash;Ne laser beam having a Gaussian energy distribution is focused on the surface of the wafer <highlight><bold>71</bold></highlight>. The part of the wafer <highlight><bold>71</bold></highlight> irradiated with the laser beam melts and recrystallizes to form a dot of, for example, 5 &mgr;m in size and 0.5 &mgr;m in height. This process makes a plurality of such dots to form the reference ID mark <highlight><bold>81</bold></highlight>. The reference ID mark <highlight><bold>81</bold></highlight> is read by a reader provided for, for example, an exposing equipment or an ion implanting equipment. </paragraph>
<paragraph id="P-0220" lvl="2"><number>&lsqb;0220&rsqb;</number> (7) The wafer <highlight><bold>71</bold></highlight> is moved outside the manufacturing equipment. The time from transferring the wafer <highlight><bold>71</bold></highlight> into the equipment in stage S<highlight><bold>01</bold></highlight> to moving the wafer <highlight><bold>71</bold></highlight> out of the equipment in stage S<highlight><bold>13</bold></highlight> is 9 seconds per wafer in fifth embodiment. </paragraph>
<paragraph id="P-0221" lvl="0"><number>&lsqb;0221&rsqb;</number> The fifth embodiment irradiates a wafer with X-rays to obtain a Laue image of the wafer, measures a crystal orientation line of the wafer according to the Laue image, and forms a reference ID mark at the edge of the wafer according to the measured orientation line. The fifth embodiment is capable of processing a circular wafer having no notch or orientation flat through a series of semiconductor manufacturing processes. Compared with wafers having notches or orientation flats, the wafers having none of these according to the fifth embodiment are superior in terms of etching speed, film growing speed, CMP speed, and the evenness of the wafer surface. Any process such as a lithography process can control the crystal orientation of a wafer according to a reference ID mark made on the wafer according to the fifth embodiment. </paragraph>
<paragraph id="P-0222" lvl="0"><number>&lsqb;0222&rsqb;</number> The reference ID mark <highlight><bold>61</bold></highlight>, <highlight><bold>81</bold></highlight> formed on the wafer <highlight><bold>60</bold></highlight>, <highlight><bold>71</bold></highlight> eliminate the need for a notch or an orientation flat on the wafer. Such a circular wafer minimizes wafer-to-wafer variations and can produce uniform semiconductor device at high yield. </paragraph>
<paragraph id="P-0223" lvl="0"><number>&lsqb;0223&rsqb;</number> The reference ID mark <highlight><bold>61</bold></highlight>, <highlight><bold>81</bold></highlight> enables, for example, an oxidation/LPCVD equipment to have no wafer positioning device, thereby reducing the cost of the equipment. </paragraph>
<paragraph id="P-0224" lvl="0"><number>&lsqb;0224&rsqb;</number> Modification 1 of Fifth Embodiment </paragraph>
<paragraph id="P-0225" lvl="0"><number>&lsqb;0225&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 25</cross-reference>, the wafer <highlight><bold>60</bold></highlight> is circular and has no notch or orientation flat. The surface of the wafer <highlight><bold>60</bold></highlight> exposes (<highlight><bold>100</bold></highlight>) crystal faces. The wafer <highlight><bold>60</bold></highlight> has a bevel contour where reference ID marks <highlight><bold>63</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>63</bold></highlight><highlight><italic>d </italic></highlight>are formed to identify a crystal orientation of the wafer <highlight><bold>60</bold></highlight>. More precisely, the two reference ID marks <highlight><bold>63</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>63</bold></highlight><highlight><italic>d </italic></highlight>are formed on a &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line, and the two reference ID marks <highlight><bold>63</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>63</bold></highlight><highlight><italic>c </italic></highlight>are formed on a &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line. </paragraph>
<paragraph id="P-0226" lvl="0"><number>&lsqb;0226&rsqb;</number> Even if some of the reference ID marks are erased in a CMP process, the remaining reference ID marks will serve to identify the crystal orientation of the wafer <highlight><bold>60</bold></highlight>. By increasing the number of reference ID marks, the crystal orientation of the wafer <highlight><bold>60</bold></highlight> may be more precisely detectable. </paragraph>
<paragraph id="P-0227" lvl="0"><number>&lsqb;0227&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 25</cross-reference>, all of the reference ID marks are formed on the crystal orientation lines. This does not limit the present invention. For example, as shown in <cross-reference target="DRAWINGS">FIG. 26</cross-reference>, reference ID marks <highlight><bold>64</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>64</bold></highlight><highlight><italic>c </italic></highlight>may be formed between orthogonal orientation lines. In this case, the reference ID marks <highlight><bold>64</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>64</bold></highlight><highlight><italic>c </italic></highlight>contain data indicating positional relationships between the orientation lines and L-shaped guide cells contained in the reference ID marks <highlight><bold>64</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>64</bold></highlight><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0228" lvl="0"><number>&lsqb;0228&rsqb;</number> Modification 2 of Fifth Embodiment </paragraph>
<paragraph id="P-0229" lvl="0"><number>&lsqb;0229&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 27</cross-reference>, the wafer <highlight><bold>60</bold></highlight> has a reference ID mark <highlight><bold>65</bold></highlight> shifted from a &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line. The reference ID mark <highlight><bold>65</bold></highlight> contains data indicating coordinates relative to the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line. In this example, the reference ID mark <highlight><bold>65</bold></highlight> is shifted from the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line by 5&deg; in a counterclockwise direction. </paragraph>
<paragraph id="P-0230" lvl="0"><number>&lsqb;0230&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 28</cross-reference>, the reference ID mark <highlight><bold>65</bold></highlight> consists of alphanumeric characters of &ldquo;011&plus;5829TAC3&rdquo; in which &ldquo;011&rdquo; indicates the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line and &ldquo;&plus;5&rdquo; indicates that the mark &ldquo;&plus;&rdquo; is at a position shifted from the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line by 5&deg; in the counterclockwise direction. </paragraph>
<paragraph id="P-0231" lvl="0"><number>&lsqb;0231&rsqb;</number> Modification 3 of Fifth Embodiment </paragraph>
<paragraph id="P-0232" lvl="0"><number>&lsqb;0232&rsqb;</number> As in the modification 2 of the second embodiment shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, modification 3 of the fifth embodiment divides a bevel contour of a wafer into areas in the wafer thickness direction and forms identical reference ID marks in the respective divided areas. </paragraph>
<paragraph id="P-0233" lvl="0"><number>&lsqb;0233&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 9</cross-reference>, the bevel contour <highlight><bold>32</bold></highlight> of the wafer <highlight><bold>31</bold></highlight> is divided into the first bevel contour <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>on the first principal face <highlight><bold>29</bold></highlight> of the wafer <highlight><bold>31</bold></highlight> and the second bevel contour <highlight><bold>32</bold></highlight><highlight><italic>b </italic></highlight>on the second principal plane <highlight><bold>30</bold></highlight> of the wafer opposite to the first principal plane <highlight><bold>29</bold></highlight>. Identical reference ID marks <highlight><bold>33</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>33</bold></highlight><highlight><italic>b </italic></highlight>are formed on the first and second bevel contours <highlight><bold>32</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>32</bold></highlight><highlight><italic>b, </italic></highlight>respectively. Namely, the reference ID marks <highlight><bold>33</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>33</bold></highlight><highlight><italic>b </italic></highlight>having the same data are formed on the surface and back of the wafer <highlight><bold>31</bold></highlight>, respectively. </paragraph>
<paragraph id="P-0234" lvl="0"><number>&lsqb;0234&rsqb;</number> Even if the reference ID mark <highlight><bold>33</bold></highlight><highlight><italic>a </italic></highlight>on the surface <highlight><bold>29</bold></highlight> of the wafer <highlight><bold>31</bold></highlight> is erased during a CMP process, the reference ID mark <highlight><bold>33</bold></highlight><highlight><italic>b </italic></highlight>on the back <highlight><bold>30</bold></highlight> of the wafer <highlight><bold>31</bold></highlight> will remain for reading. This results in shortening a reference ID mark formation time and a mark reading time, improving productivity. </paragraph>
<paragraph id="P-0235" lvl="0"><number>&lsqb;0235&rsqb;</number> Modification 4 of Fifth Embodiment </paragraph>
<paragraph id="P-0236" lvl="0"><number>&lsqb;0236&rsqb;</number> Modification 4 of the fifth embodiment detects X-rays reflected from a wafer, forms a Laue image from the detected X-rays, and measures a crystal orientation line of the wafer according to the Laue image. </paragraph>
<paragraph id="P-0237" lvl="0"><number>&lsqb;0237&rsqb;</number> In the equipment as shown in <cross-reference target="DRAWINGS">FIG. 29</cross-reference>, an X-ray detector <highlight><bold>82</bold></highlight> is on the X-ray incident side (second principal plane side) of a wafer <highlight><bold>71</bold></highlight> and in parallel with the wafer <highlight><bold>71</bold></highlight>, to detect X-rays <highlight><bold>74</bold></highlight> reflected by the wafer <highlight><bold>71</bold></highlight>. An X-ray tube <highlight><bold>80</bold></highlight> has a tungsten (W) target. The X-ray detector <highlight><bold>82</bold></highlight> has an X-ray image tube and no direct beam stopper. The other parts of the equipment and the effect thereof are substantially the same as those of the equipment of <cross-reference target="DRAWINGS">FIG. 20</cross-reference>. </paragraph>
<paragraph id="P-0238" lvl="0"><number>&lsqb;0238&rsqb;</number> Modification 5 of Fifth Embodiment </paragraph>
<paragraph id="P-0239" lvl="0"><number>&lsqb;0239&rsqb;</number> Modification 5 of the fifth embodiment tilts a mirror of a semiconductor wafer manufacturing equipment to control a reflected laser beam in two axes directions and finely adjust a laser beam spot on a wafer. </paragraph>
<paragraph id="P-0240" lvl="0"><number>&lsqb;0240&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 30A and 30B</cross-reference>, the mirror <highlight><bold>79</bold></highlight> of the equipment is tiltable in parallel with a &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line, to guide a laser beam <highlight><bold>78</bold></highlight> to a required position away from the edge of a wafer <highlight><bold>71</bold></highlight>. The modification 5 is capable of forming a reference ID mark at a required position on the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line. In <cross-reference target="DRAWINGS">FIG. 30</cross-reference>B, the mirror <highlight><bold>79</bold></highlight> vertically guides the laser beam <highlight><bold>78</bold></highlight> to the wafer <highlight><bold>71</bold></highlight>. </paragraph>
<paragraph id="P-0241" lvl="0"><number>&lsqb;0241&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 31A and 31B</cross-reference> show the mirror <highlight><bold>79</bold></highlight> and wafer <highlight><bold>71</bold></highlight> seen from a laser source <highlight><bold>77</bold></highlight>. The mirror <highlight><bold>79</bold></highlight> is tiltable orthogonally to the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line, to guide the laser beam <highlight><bold>78</bold></highlight> to a required position away from the &lsqb;<highlight><bold>011</bold></highlight>&rsqb; orientation line. The modification 5 is capable of forming a reference ID mark at a required position on the periphery of the wafer <highlight><bold>71</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 31</cross-reference>B, the mirror <highlight><bold>79</bold></highlight> vertically guides the laser beam <highlight><bold>78</bold></highlight> to the wafer <highlight><bold>71</bold></highlight>. </paragraph>
<paragraph id="P-0242" lvl="0"><number>&lsqb;0242&rsqb;</number> In the flowchart of <cross-reference target="DRAWINGS">FIG. 21</cross-reference>, stage S<highlight><bold>05</bold></highlight> calculates an offset angle, and stage S<highlight><bold>06</bold></highlight> rotates the wafer <highlight><bold>71</bold></highlight>. Thereafter, the modification 5 tilts the mirror <highlight><bold>79</bold></highlight> in the directions of the two axes to finely adjust the position of a laser beam spot on the wafer <highlight><bold>71</bold></highlight>. It is not necessary for the modification 5 to repeat the stages from stage S<highlight><bold>06</bold></highlight> of wafer rotation to stage S<highlight><bold>10</bold></highlight> of offset detection of <cross-reference target="DRAWINGS">FIG. 21</cross-reference>. Once stage S<highlight><bold>08</bold></highlight> obtains a Laue image and stage S<highlight><bold>09</bold></highlight> calculates an offset angle, the modification 5 corrects the offset angle by finely controlling the mirror <highlight><bold>79</bold></highlight>. </paragraph>
<paragraph id="P-0243" lvl="0"><number>&lsqb;0243&rsqb;</number> Modification 6 of Fifth Embodiment </paragraph>
<paragraph id="P-0244" lvl="0"><number>&lsqb;0244&rsqb;</number> Modification 6 of the fifth embodiment emits a laser beam to a side face of a wafer. </paragraph>
<paragraph id="P-0245" lvl="0"><number>&lsqb;0245&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 32, a</cross-reference> laser source <highlight><bold>77</bold></highlight> emits a laser beam <highlight><bold>78</bold></highlight> orthogonally to a principal plane of a wafer <highlight><bold>71</bold></highlight>. The laser beam <highlight><bold>78</bold></highlight> is orthogonally reflected by a mirror <highlight><bold>79</bold></highlight> and irradiates the side face of the wafer <highlight><bold>71</bold></highlight>. </paragraph>
<paragraph id="P-0246" lvl="0"><number>&lsqb;0246&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 33 and 34</cross-reference> show examples of reference ID marks formed on the wafer <highlight><bold>71</bold></highlight> by the marking unit of <cross-reference target="DRAWINGS">FIG. 32</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 33</cross-reference>, the reference ID mark is a two-dimensional matrix of dots. In <cross-reference target="DRAWINGS">FIG. 34</cross-reference>, the reference ID mark is a simple recess. </paragraph>
<paragraph id="P-0247" lvl="0"><number>&lsqb;0247&rsqb;</number> The fifth embodiment and its modifications employ Mo or W as an X-ray-tube target. This does not limit the present invention. The target may be copper (Cu). The X-ray detector of the fifth embodiment consists of a fluorescent screen and an X-ray image tube. This does not limit the present invention. The X-ray detector may be made of an X-ray CCD camera, a position sensitive proportional counter (PSPC), and a channel plate. The fifth embodiment uses a laser marker to form a reference ID mark on a wafer. This does not limit the present invention. Any other equipment is employable to form a reference ID mark on a wafer. The reference ID mark may be a two-dimensional matrix of dots, a simple recess, alphanumeric characters, a bar code, functioning to specify a crystal orientation line of the wafer. </paragraph>
<paragraph id="P-0248" lvl="0"><number>&lsqb;0248&rsqb;</number> Sixth Embodiment </paragraph>
<paragraph id="P-0249" lvl="0"><number>&lsqb;0249&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 38</cross-reference>, the semiconductor wafer <highlight><bold>91</bold></highlight> according to the sixth embodiment has a circular first principal plane <highlight><bold>95</bold></highlight> on which semiconductor device is formed, a bevel contour <highlight><bold>92</bold></highlight> formed on the periphery of the wafer <highlight><bold>91</bold></highlight>, a recess <highlight><bold>94</bold></highlight> formed on the bevel contour <highlight><bold>92</bold></highlight> and having a bottom inclined with respect to the first principal plane <highlight><bold>95</bold></highlight>, an etch pit formed on the bottom of the recess <highlight><bold>94</bold></highlight> and remaining after a polishing process carried out on the wafer <highlight><bold>91</bold></highlight>, and a reference ID mark formed on the bevel contour <highlight><bold>92</bold></highlight> to indicate a crystal orientation line of the wafer <highlight><bold>91</bold></highlight>. The etch pit is surrounded by second-orientation crystal faces that are different from the first-orientation crystal faces exposed at the first principal plane <highlight><bold>95</bold></highlight> of the wafer <highlight><bold>91</bold></highlight>. Here, the first-orientation crystal faces are each a (<highlight><bold>100</bold></highlight>) crystal face, and the second-orientation crystal faces include a (<highlight><bold>111</bold></highlight>) crystal face and other crystal faces equivalent to the (<highlight><bold>111</bold></highlight>) crystal face. The first- and second-orientation crystal faces are not limited to these and may be other crystal faces. </paragraph>
<paragraph id="P-0250" lvl="0"><number>&lsqb;0250&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 35</cross-reference>, the equipment for manufacturing the wafer <highlight><bold>91</bold></highlight> according to the sixth embodiment has a wafer stage to hold the wafer <highlight><bold>91</bold></highlight>, a first rotary unit <highlight><bold>103</bold></highlight> to rotate the wafer stage around the center of the wafer <highlight><bold>91</bold></highlight>, a light source <highlight><bold>98</bold></highlight> to emit light <highlight><bold>99</bold></highlight> toward the recess <highlight><bold>94</bold></highlight>, a detector <highlight><bold>101</bold></highlight> to detect scattered light (reflected light) <highlight><bold>100</bold></highlight> from the etch pit <highlight><bold>97</bold></highlight>, a second rotary unit <highlight><bold>104</bold></highlight> to rotate the wafer stage around the recess <highlight><bold>94</bold></highlight>, a computer (PC) <highlight><bold>102</bold></highlight> to evaluate the rotation angle dependence of the scattered light <highlight><bold>100</bold></highlight> detected by the detector <highlight><bold>101</bold></highlight>, a database <highlight><bold>106</bold></highlight> to store the rotation angle dependence of the intensity of scattered light from the etch pits on the whole circumferential area of the wafer <highlight><bold>91</bold></highlight>, and a laser marker <highlight><bold>105</bold></highlight> to form a reference ID mark on the periphery of the back of the wafer <highlight><bold>91</bold></highlight>. </paragraph>
<paragraph id="P-0251" lvl="0"><number>&lsqb;0251&rsqb;</number> The light source <highlight><bold>98</bold></highlight>, detector <highlight><bold>101</bold></highlight>, second rotary unit <highlight><bold>104</bold></highlight>, PC <highlight><bold>102</bold></highlight>, and database <highlight><bold>106</bold></highlight> form an orientation measuring unit. The laser marker <highlight><bold>105</bold></highlight> forms a marking unit. In this example, the light <highlight><bold>99</bold></highlight> emitted toward the recess <highlight><bold>94</bold></highlight> is a white light whose range is narrowed to within 1 mm<highlight><superscript>2 </superscript></highlight>or smaller. </paragraph>
<paragraph id="P-0252" lvl="0"><number>&lsqb;0252&rsqb;</number> A method of manufacturing a semiconductor wafer according to the sixth embodiment of the present invention will be explained with reference to <cross-reference target="DRAWINGS">FIG. 36</cross-reference>. The sixth embodiment anisotropically etches a semiconductor wafer to form etch pits on the wafer, detects scattered light from the etch pits, and determines a crystal orientation of the wafer according to the detected light. </paragraph>
<paragraph id="P-0253" lvl="2"><number>&lsqb;0253&rsqb;</number> (1) In stage S<highlight><bold>21</bold></highlight>, a monocrystalline ingot (a boron-doped, p-type monocrystalline ingot having a specific resistance of 5 to 10 &OHgr;cm) is lifted. Stage S<highlight><bold>23</bold></highlight> carries out a block process on the ingot, and stage S<highlight><bold>24</bold></highlight> slices the ingot into wafers. No crystal orientation measurement is carried out on the ingot, and no orientation flats or notches are formed on the wafers. A principal plane of each wafer exposes (<highlight><bold>100</bold></highlight>) crystal faces. </paragraph>
<paragraph id="P-0254" lvl="2"><number>&lsqb;0254&rsqb;</number> (2) Stage S<highlight><bold>25</bold></highlight> chamfers the edge of each wafer to form a bevel contour. Stage S<highlight><bold>26</bold></highlight> forms a recess <highlight><bold>94</bold></highlight> serving as an orientation determining area on the bevel contour <highlight><bold>92</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 38</cross-reference>. </paragraph>
<paragraph id="P-0255" lvl="0"><number>&lsqb;0255&rsqb;</number> Forming the recess <highlight><bold>94</bold></highlight> will be explained with reference to <cross-reference target="DRAWINGS">FIG. 37</cross-reference>. A jig bar <highlight><bold>93</bold></highlight> is rotated and pressed against a part of the bevel contour <highlight><bold>92</bold></highlight>, to cut a part of the bevel contour <highlight><bold>92</bold></highlight>. The cut part on the bevel contour <highlight><bold>92</bold></highlight> is the recess <highlight><bold>94</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 38</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 39</cross-reference>A, the bottom of the recess <highlight><bold>94</bold></highlight> is inclined with respect to the first principal plane <highlight><bold>95</bold></highlight> of the wafer <highlight><bold>91</bold></highlight> on which semiconductor device is formed. The inclination angle a of the bottom of the recess <highlight><bold>94</bold></highlight> is in the range of 20&deg; to 60&deg;. In <cross-reference target="DRAWINGS">FIG. 39</cross-reference>B, the sizes A&times;B of the recess <highlight><bold>94</bold></highlight> are, for example, 0.3 mm&times;0.2 mm. The recess <highlight><bold>94</bold></highlight> may be formed on the back or side of the wafer <highlight><bold>91</bold></highlight>. </paragraph>
<paragraph id="P-0256" lvl="2"><number>&lsqb;0256&rsqb;</number> (3) Stage S<highlight><bold>27</bold></highlight> laps the wafer <highlight><bold>91</bold></highlight>. Stage S<highlight><bold>28</bold></highlight> removes undulation on the first principal plane <highlight><bold>95</bold></highlight> of the wafer <highlight><bold>91</bold></highlight>, to highly flatten the first principal plane <highlight><bold>95</bold></highlight>. To achieve this, stage S<highlight><bold>28</bold></highlight> carries out anisotropic etching with an alkali solution on the wafer <highlight><bold>91</bold></highlight>. The anisotropic etching involves different etching speeds depending on the crystal orientations of the wafer <highlight><bold>91</bold></highlight>. The alkali solution may be a KOH solution or an NaOH solution. For example, a 20% NaOH solution is employed at 85 to 90&deg; C. to etch the first principal plane <highlight><bold>95</bold></highlight> for 8 minutes. </paragraph>
<paragraph id="P-0257" lvl="0"><number>&lsqb;0257&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 40</cross-reference>A, the anisotropic etching forms etch pits on the first principal plane <highlight><bold>95</bold></highlight> where the (<highlight><bold>100</bold></highlight>) crystal faces are exposed. Each of the etch pits are defined by the second-orientation crystal faces including the (<highlight><bold>111</bold></highlight>) crystal face. Each line defined by the intersecting second-orientation crystal faces forms an angle of 125.26&deg; with respect to the (<highlight><bold>100</bold></highlight>) crystal faces. In <cross-reference target="DRAWINGS">FIG. 40</cross-reference>B, each etch pit in the (<highlight><bold>100</bold></highlight>) crystal faces has a point symmetric shape, and the second-orientation crystal faces <highlight><bold>96</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>96</bold></highlight><highlight><italic>d </italic></highlight>have substantially the same shape. </paragraph>
<paragraph id="P-0258" lvl="0"><number>&lsqb;0258&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 41</cross-reference>, the etch pits <highlight><bold>97</bold></highlight> are formed not only on the first principal plane <highlight><bold>95</bold></highlight> but also on the bevel contour <highlight><bold>92</bold></highlight> and the bottom of the recess <highlight><bold>94</bold></highlight>. The bottom of the recess <highlight><bold>94</bold></highlight> is inclined with respect to the (<highlight><bold>100</bold></highlight>) crystal faces, and therefore, the etch pit <highlight><bold>97</bold></highlight> on the bottom of the recess <highlight><bold>94</bold></highlight> is not of a point symmetric shape. </paragraph>
<paragraph id="P-0259" lvl="2"><number>&lsqb;0259&rsqb;</number> (4) Stage S<highlight><bold>30</bold></highlight> polishes the bevel contour <highlight><bold>92</bold></highlight> of the wafer <highlight><bold>91</bold></highlight>. Stage S<highlight><bold>31</bold></highlight> employs a double-face polishing machine to polish the first and second principal planes of the wafer <highlight><bold>91</bold></highlight>. The etch pit <highlight><bold>97</bold></highlight> on the bottom of the recess <highlight><bold>94</bold></highlight> remains after the polishing of the bevel contour <highlight><bold>92</bold></highlight>. The bevel contour polishing of stage S<highlight><bold>30</bold></highlight> and the wafer polishing of stage S<highlight><bold>31</bold></highlight> erase the etch pits on the first and second principal plains and bevel contour <highlight><bold>92</bold></highlight>. However, the bottom of the recess <highlight><bold>94</bold></highlight> is not polished, and therefore, the etch pit <highlight><bold>97</bold></highlight> on the bottom of the recess <highlight><bold>94</bold></highlight> remains. </paragraph>
<paragraph id="P-0260" lvl="2"><number>&lsqb;0260&rsqb;</number> (5) Stage S<highlight><bold>32</bold></highlight> employs an equipment of <cross-reference target="DRAWINGS">FIG. 35</cross-reference> to provide the wafer <highlight><bold>91</bold></highlight> with orientation data. </paragraph>
<paragraph id="P-0261" lvl="0"><number>&lsqb;0261&rsqb;</number> The wafer <highlight><bold>91</bold></highlight> is fixed on the wafer stage. The first rotary unit <highlight><bold>103</bold></highlight> is rotated. When the recess <highlight><bold>94</bold></highlight> on the bevel contour of the wafer <highlight><bold>91</bold></highlight> is irradiated with the white light <highlight><bold>99</bold></highlight> from the light source <highlight><bold>98</bold></highlight>, the first rotary unit <highlight><bold>103</bold></highlight> stops rotations. The white light <highlight><bold>99</bold></highlight> irradiates the etch pit <highlight><bold>97</bold></highlight> in the recess <highlight><bold>94</bold></highlight>. The second rotary unit <highlight><bold>104</bold></highlight> is rotated, and the detector <highlight><bold>101</bold></highlight> detects the intensity of scattered light from the etch pit <highlight><bold>97</bold></highlight>. The second rotary unit <highlight><bold>104</bold></highlight> rotates the first rotary unit <highlight><bold>103</bold></highlight>, wafer stage, and wafer <highlight><bold>91</bold></highlight> around the recess <highlight><bold>94</bold></highlight>, to evaluate the rotation angle dependence of the intensity of scattered light from the second-orientation crystal faces of the etch pit <highlight><bold>97</bold></highlight>. Namely, data related to the rotation angle dependence of the intensity of scattered light is collected with respect to the rotation angles of the second rotary unit <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0262" lvl="0"><number>&lsqb;0262&rsqb;</number> The bottom of the recess <highlight><bold>94</bold></highlight> is inclined with respect to the (<highlight><bold>100</bold></highlight>) crystal faces, and therefore, the location of the recess <highlight><bold>94</bold></highlight> on the bevel contour <highlight><bold>92</bold></highlight> of the wafer <highlight><bold>91</bold></highlight> determines the shape of the etch pit <highlight><bold>97</bold></highlight> on the bottom of the recess <highlight><bold>94</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 42</cross-reference>, recesses <highlight><bold>94</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>94</bold></highlight><highlight><italic>c </italic></highlight>are formed at different locations on the bevel contour of the wafer <highlight><bold>91</bold></highlight>, and etch pits <highlight><bold>97</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>97</bold></highlight><highlight><italic>c </italic></highlight>are formed on the bottoms of the recesses <highlight><bold>94</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>94</bold></highlight><highlight><italic>c, </italic></highlight>respectively. The shapes of the etch pits <highlight><bold>97</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>97</bold></highlight><highlight><italic>c </italic></highlight>are determined by the locations of the recesses <highlight><bold>94</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>94</bold></highlight><highlight><italic>c. </italic></highlight>Namely, the rotation angle dependence of the intensity of scattered light from an etch pit provides a specific profile corresponding to the shape of the etch pit. </paragraph>
<paragraph id="P-0263" lvl="2"><number>&lsqb;0263&rsqb;</number> (6) The data representing the rotation angle dependence is compared with the data stored in the database <highlight><bold>106</bold></highlight>, to determine the crystal orientation of the recess <highlight><bold>94</bold></highlight>. The database <highlight><bold>106</bold></highlight> stores the rotation angle dependence of each of the etch pits formed on the entire circumferential area of the wafer <highlight><bold>91</bold></highlight>. The data in the database <highlight><bold>106</bold></highlight> is prepared in advance through tests or simulations. </paragraph>
<paragraph id="P-0264" lvl="0"><number>&lsqb;0264&rsqb;</number> A profile of the detected rotation angle dependence is compared with the data stored in the database <highlight><bold>106</bold></highlight>, and a profile proximal to the detected profile is retrieved from the database <highlight><bold>106</bold></highlight>. A crystal orientation related to the retrieved profile is determined as the crystal orientation of the recess <highlight><bold>94</bold></highlight>. According to the sixth embodiment, the inclination angle of the bottom of each recess formed in the tests or simulations is equal to the inclination angle of the bottom of the recess <highlight><bold>94</bold></highlight> formed in stage S<highlight><bold>26</bold></highlight>. </paragraph>
<paragraph id="P-0265" lvl="2"><number>&lsqb;0265&rsqb;</number> (7) According to the determined crystal orientation of the recess <highlight><bold>94</bold></highlight>, a reference ID mark indicating a crystal orientation of the wafer <highlight><bold>91</bold></highlight> is formed on the back of the bevel contour <highlight><bold>92</bold></highlight> of the wafer <highlight><bold>91</bold></highlight>. Namely, the reference ID mark is formed on the face opposite to the face where the recess <highlight><bold>94</bold></highlight> is made. The reference ID mark is made by the laser marker <highlight><bold>105</bold></highlight> having, for example, a YAG high-output laser. The reference ID mark may be formed on the surface of the wafer <highlight><bold>91</bold></highlight>, or the surface of the bevel contour <highlight><bold>92</bold></highlight> of the wafer <highlight><bold>91</bold></highlight>. </paragraph>
<paragraph id="P-0266" lvl="2"><number>&lsqb;0266&rsqb;</number> (8) Stage S<highlight><bold>34</bold></highlight> finds the crystal orientation of the wafer <highlight><bold>91</bold></highlight> according to the reference ID mark and carries out, for example, a first lithography process involving an exposing process. </paragraph>
<paragraph id="P-0267" lvl="0"><number>&lsqb;0267&rsqb;</number> The sixth embodiment employs a circular semiconductor wafer having no notch or orientation flat and forms a recess serving as an orientation determining area before carrying out an anisotropic etching process in stage S<highlight><bold>28</bold></highlight> and polishing process in stages S<highlight><bold>30</bold></highlight> and S<highlight><bold>31</bold></highlight>. Even after the polishing process, an etch pit remains in the recess to scatter light, the scattered light providing crystal orientation data. According to the crystal orientation data, a reference ID mark indicating the crystal orientation of the wafer is formed on the wafer. </paragraph>
<paragraph id="P-0268" lvl="0"><number>&lsqb;0268&rsqb;</number> An X-ray diffraction technique to find the crystal orientation of a wafer needs several minutes to several tens of minutes per wafer, thus decreasing productivity. To meet the current manufacturing cost of semiconductor device, it is necessary to find the crystal orientation of each wafer in about one minute. The X-ray diffraction technique is prohibited from employing a strong X-ray source which would shorten processing time because the strong X-ray source is hazardous to workers and consumes large quantities of power. On the other hand, the sixth embodiment detects the crystal orientation of a wafer with the use of visible light, increasing detection speed. The sixth embodiment is capable of processing one wafer in a minute. Compared with X-rays, light causes no hazard to workers and consumes little power. The sixth embodiment is capable of safe, precise, and speedy determination of the crystal orientation of a wafer. </paragraph>
<paragraph id="P-0269" lvl="0"><number>&lsqb;0269&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 43</cross-reference>, compared with the X-ray diffraction technique, the sixth embodiment shortens the time to between &frac15; and {fraction (1/10)}. When applied to DRAM manufacturing, the sixth embodiment is effective in improving the yield of DRAMs. </paragraph>
<paragraph id="P-0270" lvl="0"><number>&lsqb;0270&rsqb;</number> The alkali etching process in stage S<highlight><bold>28</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 36</cross-reference> forms etch pits on the whole surface of a wafer. The sixth embodiment may use these etch pits to find a crystal orientation on the wafer and make an ID mark on the wafer to indicate the crystal orientation. In this case, the ID mark must have a depth of 10 &mgr;m or deeper so that the mark will not be erased by the polishing processes carried out in stages S<highlight><bold>30</bold></highlight> and S<highlight><bold>31</bold></highlight>. </paragraph>
<paragraph id="P-0271" lvl="0"><number>&lsqb;0271&rsqb;</number> According to the sixth embodiment, a soft laser mark of 10 &mgr;m or shallower is sufficient. The mark may be formed on a wafer when the wafer&apos;s crystal orientation is adjusted in a first exposing process in a semiconductor device manufacturing line. </paragraph>
<paragraph id="P-0272" lvl="0"><number>&lsqb;0272&rsqb;</number> According to the sixth embodiment, an ID mark forming location on a bevel contour of a wafer may have a different shape from the other part of the bevel contour, improving the accuracy of ID mark formation and reading at the location. </paragraph>
<paragraph id="P-0273" lvl="0"><number>&lsqb;0273&rsqb;</number> Modification 1 of Sixth Embodiment </paragraph>
<paragraph id="P-0274" lvl="0"><number>&lsqb;0274&rsqb;</number> Modification 1 of the sixth embodiment collectively measures the intensity of reflected light from an etch pit on a wafer without rotating the wafer. </paragraph>
<paragraph id="P-0275" lvl="0"><number>&lsqb;0275&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 44</cross-reference>, the equipment according to the modification 1 of the sixth embodiment has a detector <highlight><bold>108</bold></highlight> to detect the intensity of light <highlight><bold>100</bold></highlight> reflected by second-orientation crystal faces that define an etch pit. The etch pit may be the one shown in <cross-reference target="DRAWINGS">FIG. 40A</cross-reference>. The detector <highlight><bold>108</bold></highlight> has a detecting face that surrounds white light <highlight><bold>99</bold></highlight> emitted from a light source <highlight><bold>98</bold></highlight>, to collectively detect the reflected light <highlight><bold>100</bold></highlight> from the etch pit. </paragraph>
<paragraph id="P-0276" lvl="0"><number>&lsqb;0276&rsqb;</number> The detecting face of the detector <highlight><bold>108</bold></highlight> is spherical and has a center hole allowing the white light <highlight><bold>99</bold></highlight> to pass from the light source <highlight><bold>98</bold></highlight>, for effective detection of the light <highlight><bold>100</bold></highlight> reflected by the etch pit. It is not necessary to turn a wafer <highlight><bold>91</bold></highlight> around a recess <highlight><bold>94</bold></highlight> having the etch pit. The equipment of <cross-reference target="DRAWINGS">FIG. 44</cross-reference> is provided with a first rotary unit <highlight><bold>103</bold></highlight> and an XY stage <highlight><bold>107</bold></highlight> and has no second rotary unit <highlight><bold>104</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 35</cross-reference>. The other parts of the equipment of <cross-reference target="DRAWINGS">FIG. 44</cross-reference> are the same as those of <cross-reference target="DRAWINGS">FIG. 35</cross-reference>, and therefore, are not explained further. </paragraph>
<paragraph id="P-0277" lvl="0"><number>&lsqb;0277&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 44</cross-reference>, the wafer <highlight><bold>91</bold></highlight> is set on a wafer stage and is rotated by the first rotary unit <highlight><bold>103</bold></highlight>. The bevel contour of the wafer <highlight><bold>91</bold></highlight> has the recess <highlight><bold>94</bold></highlight> serving as an orientation determining area onto which the white light <highlight><bold>99</bold></highlight> is emitted from the light source <highlight><bold>98</bold></highlight>. At this time, the first rotary unit <highlight><bold>103</bold></highlight> is stopped. The white light <highlight><bold>99</bold></highlight> irradiates the etch pit in the recess <highlight><bold>94</bold></highlight>. The detector <highlight><bold>108</bold></highlight> collectively detects the intensity of light scattered by the etch pit. At this time, the first rotary unit <highlight><bold>103</bold></highlight>, wafer stage, and wafer <highlight><bold>91</bold></highlight> are stopped. </paragraph>
<paragraph id="P-0278" lvl="0"><number>&lsqb;0278&rsqb;</number> The modification 1 of the sixth embodiment provides the same effect as the sixth embodiment. The detector <highlight><bold>108</bold></highlight> wholly covers the recess <highlight><bold>94</bold></highlight>, to collectively detect the light <highlight><bold>100</bold></highlight> scattered by the etch pit in all directions without rotating the wafer <highlight><bold>91</bold></highlight>. This shortens the time required to acquire data related to the rotation angle dependence of the scattered light. </paragraph>
<paragraph id="P-0279" lvl="0"><number>&lsqb;0279&rsqb;</number> Modification 2 of Sixth Embodiment </paragraph>
<paragraph id="P-0280" lvl="0"><number>&lsqb;0280&rsqb;</number> The sixth embodiment and the modification 1 thereof detect the rotation angle dependence of the intensity of scattered light from an etch pit in a recess on a wafer through the detector (<highlight><bold>101</bold></highlight>, <highlight><bold>108</bold></highlight>), compare a profile of the rotation angle dependence with profiles stored in a database (<highlight><bold>106</bold></highlight>), and determine the crystal orientation of the recess. </paragraph>
<paragraph id="P-0281" lvl="0"><number>&lsqb;0281&rsqb;</number> The bottom of the recess is inclined with respect to a first principal plane of the wafer, and the shape of the etch pit in the recess is determined by the location of the recess on the periphery of the wafer. In <cross-reference target="DRAWINGS">FIG. 42</cross-reference>, the recesses <highlight><bold>94</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>94</bold></highlight><highlight><italic>c </italic></highlight>formed at different locations on the wafer <highlight><bold>91</bold></highlight> have the individually shaped etch pits <highlight><bold>97</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>97</bold></highlight><highlight><italic>c </italic></highlight>respectively. </paragraph>
<paragraph id="P-0282" lvl="0"><number>&lsqb;0282&rsqb;</number> Modification 2 of the sixth embodiment detects the shape of an etch pit (<highlight><bold>97</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>97</bold></highlight><highlight><italic>c</italic></highlight>) on the bottom of a recess (<highlight><bold>94</bold></highlight><highlight><italic>a </italic></highlight>to <highlight><bold>94</bold></highlight><highlight><italic>c</italic></highlight>) serving as an orientation determination area, compares the detected etch pit shape with reference to etch pit shapes stored in a database, and determines the crystal orientation of the recess. </paragraph>
<paragraph id="P-0283" lvl="0"><number>&lsqb;0283&rsqb;</number> A semiconductor wafer manufacturing equipment according to modification 2 of the sixth embodiment has a shape measuring unit instead of the detector (<highlight><bold>101</bold></highlight>, <highlight><bold>108</bold></highlight>) of the equipment of <cross-reference target="DRAWINGS">FIGS. 35 and 44</cross-reference>. The shape measuring unit measures the shape of an etch pit on the bottom of a recess serving as an orientation determination area. The shape measuring unit may include a CCD camera or a photosensitive camera. The shape of an etch pit to be measured is a plan shape as shown in <cross-reference target="DRAWINGS">FIG. 42</cross-reference>, and the etch pit may be formed on a first principal plane of a wafer or on the bottom of a recess. </paragraph>
<paragraph id="P-0284" lvl="0"><number>&lsqb;0284&rsqb;</number> The semiconductor wafer manufacturing equipment of the modification 2 is similar to that of <cross-reference target="DRAWINGS">FIG. 44</cross-reference> and has a first rotary unit <highlight><bold>103</bold></highlight> and an XY stage <highlight><bold>107</bold></highlight>. The other parts of the equipment are the same as those of <cross-reference target="DRAWINGS">FIG. 44</cross-reference>, and therefore, are not explained further. </paragraph>
<paragraph id="P-0285" lvl="0"><number>&lsqb;0285&rsqb;</number> The database <highlight><bold>106</bold></highlight> stores the plan shapes of etch pits on the whole circumferential face of the wafer <highlight><bold>91</bold></highlight>. The data stored in the database <highlight><bold>106</bold></highlight> are prepared in advance through tests or simulations. </paragraph>
<paragraph id="P-0286" lvl="0"><number>&lsqb;0286&rsqb;</number> The first rotary unit <highlight><bold>103</bold></highlight> is driven, and white light <highlight><bold>99</bold></highlight> is emitted to the recess <highlight><bold>94</bold></highlight>. The plan shape of the etch pit <highlight><bold>97</bold></highlight> on the bottom of the recess <highlight><bold>94</bold></highlight> is detected with, for example, a CCD camera. Two-dimensional image data representing the plan shape is transferred to a computer (PC) <highlight><bold>102</bold></highlight>. The PC <highlight><bold>102</bold></highlight> compares the image data with data stored in the database <highlight><bold>106</bold></highlight> and determines the crystal orientation of the recess <highlight><bold>94</bold></highlight> according to the results of the comparison. </paragraph>
<paragraph id="P-0287" lvl="0"><number>&lsqb;0287&rsqb;</number> More precisely, the PC <highlight><bold>102</bold></highlight> compares the detected plan shape of the etch pit <highlight><bold>97</bold></highlight> with the reference etch pit plan shapes stored in the database <highlight><bold>106</bold></highlight>, retrieves a proximate one among the reference etch pit plan shapes, and finds a crystal orientation corresponding to the proximate plan shape. The inclination angle of the bottom of each recess used for the tests or simulations to accumulate data in the database <highlight><bold>106</bold></highlight> is equal to the inclination angle of the bottom of the recess <highlight><bold>94</bold></highlight> formed on the target wafer <highlight><bold>91</bold></highlight>. </paragraph>
<paragraph id="P-0288" lvl="0"><number>&lsqb;0288&rsqb;</number> The modification 2 of the sixth embodiment provides the same effect as the sixth embodiment. The modification 2 compares a detected etch pit plan shape with reference etch pit plan shapes without needing to find a profile indicating the rotation angle dependence of the intensity of scattered light. Namely, the modification 2 does not require rotation of the wafer <highlight><bold>91</bold></highlight> or the detection of light scattered by an etch pit. </paragraph>
<paragraph id="P-0289" lvl="0"><number>&lsqb;0289&rsqb;</number> Seventh Embodiment </paragraph>
<paragraph id="P-0290" lvl="0"><number>&lsqb;0290&rsqb;</number> The Seventh embodiment of the present invention provides a method of and an equipment for detecting the crystal orientation of a semiconductor wafer. To detect the crystal orientation, the seventh embodiment use crystal defects on or in the wafer. </paragraph>
<paragraph id="P-0291" lvl="0"><number>&lsqb;0291&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 45</cross-reference>, the equipment has an infrared laser source <highlight><bold>127</bold></highlight>, a wafer stage <highlight><bold>125</bold></highlight> having a rotary mechanism, a scattered light detector <highlight><bold>124</bold></highlight>, a laser marker <highlight><bold>128</bold></highlight> having a marking mechanism to carry out a numbering operation, a chamber <highlight><bold>130</bold></highlight> to cover the equipment, and a computer (PC) <highlight><bold>129</bold></highlight> to analyze the rotation angle dependence of the intensity of scattered light. </paragraph>
<paragraph id="P-0292" lvl="0"><number>&lsqb;0292&rsqb;</number> The laser source <highlight><bold>127</bold></highlight> emits an infrared laser beam, which obliquely irradiates the rotation center of the first principal plane of the wafer <highlight><bold>121</bold></highlight> on the wafer stage <highlight><bold>125</bold></highlight>. The detector <highlight><bold>124</bold></highlight> is arranged above the first principal plane of the wafer <highlight><bold>121</bold></highlight>, to detect the intensity of laser beam scattered by crystal defects in the wafer <highlight><bold>121</bold></highlight>. </paragraph>
<paragraph id="P-0293" lvl="0"><number>&lsqb;0293&rsqb;</number> The chamber <highlight><bold>130</bold></highlight> covers the wafer stage <highlight><bold>125</bold></highlight>, laser source <highlight><bold>127</bold></highlight>, detector <highlight><bold>124</bold></highlight>, laser marker <highlight><bold>128</bold></highlight>, and wafer <highlight><bold>121</bold></highlight> and blocks external infrared light. The PC <highlight><bold>129</bold></highlight> has software to analyze data related to the rotation angle dependence of the intensity of scattered light. The laser marker <highlight><bold>128</bold></highlight> emits a laser beam that focuses on the periphery of the wafer <highlight><bold>121</bold></highlight> to melt a spot on the wafer <highlight><bold>121</bold></highlight>. The molten wafer recrystallizes to form a small dot of, for example, 5 &mgr;m in size and 0.5 &mgr;m in height. The laser marker <highlight><bold>128</bold></highlight> may employ an He&mdash;Ne laser having Gaussian energy distribution. </paragraph>
<paragraph id="P-0294" lvl="0"><number>&lsqb;0294&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 46</cross-reference> is a sectional view partly showing a semiconductor wafer. In <cross-reference target="DRAWINGS">FIG. 46</cross-reference>, the wafer <highlight><bold>121</bold></highlight> contains crystal defects <highlight><bold>122</bold></highlight> such as crystal originated particles (COPs) or bulk microdefect (BMDs). An infrared beam <highlight><bold>123</bold></highlight> is obliquely made incident to a first principal plane of the wafer <highlight><bold>121</bold></highlight>. The infrared beam <highlight><bold>123</bold></highlight> may be an infrared laser beam. Part of the infrared beam <highlight><bold>123</bold></highlight> penetrates the wafer <highlight><bold>121</bold></highlight> and is scattered by specific crystal orientation faces of the crystal defects <highlight><bold>122</bold></highlight>. The scattered infrared light is detected by a detector <highlight><bold>124</bold></highlight> set above the first principal plane of the wafer <highlight><bold>121</bold></highlight>. </paragraph>
<paragraph id="P-0295" lvl="0"><number>&lsqb;0295&rsqb;</number> The wafer <highlight><bold>121</bold></highlight> is set on a wafer stage <highlight><bold>125</bold></highlight> having a rotary mechanism. The infrared light <highlight><bold>123</bold></highlight> is emitted toward the rotation center of the wafer <highlight><bold>121</bold></highlight>. The wafer <highlight><bold>121</bold></highlight> is continuously rotated, and the intensity of the scattered light <highlight><bold>126</bold></highlight> from the crystal defects <highlight><bold>122</bold></highlight> at the rotation center is continuously detected. The intensity of the scattered light periodically changes. Namely, the detected intensity of the scattered light has rotation angle dependence. According to a profile of the intensity of the scattered light, it is possible to determine the crystal orientation of the wafer <highlight><bold>121</bold></highlight>. </paragraph>
<paragraph id="P-0296" lvl="0"><number>&lsqb;0296&rsqb;</number> The infrared beam <highlight><bold>123</bold></highlight> may be an infrared laser beam of 1000 nm in wavelength. In this case, the depth of the wafer <highlight><bold>121</bold></highlight>, which the infrared laser beam <highlight><bold>123</bold></highlight> can reach, is about 50 &mgr;m from the first principal plane of the wafer <highlight><bold>121</bold></highlight>. Accordingly, crystal defects up to a depth of about 50 &mgr;m from the first principal plane are detectable. </paragraph>
<paragraph id="P-0297" lvl="0"><number>&lsqb;0297&rsqb;</number> The crystal defect shown in <cross-reference target="DRAWINGS">FIG. 47A</cross-reference> is a COP, and the crystal defect shown in <cross-reference target="DRAWINGS">FIG. 47B</cross-reference> is a BMD. </paragraph>
<paragraph id="P-0298" lvl="0"><number>&lsqb;0298&rsqb;</number> When detecting the crystal orientation of a wafer manufactured by Czochralski (CZ) method or epitaxial growth method, the seventh embodiment relies on COPs. </paragraph>
<paragraph id="P-0299" lvl="0"><number>&lsqb;0299&rsqb;</number> When detecting a crystal orientation of a wafer manufactured by annealing or IG heat treatment, the seventh embodiment relies on BMDs. A BMD has a structure of six to eight faces, and a COP has an octahedral structure. COPs and BMDs are crystal defects in which specific crystal orientation faces including a (<highlight><bold>111</bold></highlight>) crystal face are exposed. As in the fifth embodiment, the intensity of light scattered by the crystal orientation faces of the COP or BMD has rotation angle dependence. </paragraph>
<paragraph id="P-0300" lvl="0"><number>&lsqb;0300&rsqb;</number> A method of detecting the crystal orientation of a semiconductor wafer according to the seventh embodiment of the present invention will be explained with reference to <cross-reference target="DRAWINGS">FIG. 48</cross-reference>. </paragraph>
<paragraph id="P-0301" lvl="2"><number>&lsqb;0301&rsqb;</number> (1) The wafer <highlight><bold>121</bold></highlight> is set on the wafer stage <highlight><bold>125</bold></highlight>. The wafer <highlight><bold>121</bold></highlight> may be a circular CZ wafer having no notch or orientation flat. On the first principal plane of the wafer <highlight><bold>121</bold></highlight>, (<highlight><bold>100</bold></highlight>) crystal faces are exposed. The wafer <highlight><bold>121</bold></highlight> has, for example, a specific resistance of 10 to 20 &OHgr;&middot;cm and an oxygen concentration &lsqb;Oi&rsqb; of 12 to 14&times;10<highlight><superscript>17 </superscript></highlight>atoms/cm<highlight><superscript>3 </superscript></highlight>(old ASTM). </paragraph>
<paragraph id="P-0302" lvl="2"><number>&lsqb;0302&rsqb;</number> (2) In <cross-reference target="DRAWINGS">FIG. 48</cross-reference>, stage S<highlight><bold>40</bold></highlight> drives the rotary mechanism of the wafer stage <highlight><bold>125</bold></highlight> to rotate the wafer <highlight><bold>121</bold></highlight>. The infrared laser source <highlight><bold>127</bold></highlight> obliquely emits an infrared laser beam to the first principal plane of the wafer <highlight><bold>121</bold></highlight>. Stage S<highlight><bold>41</bold></highlight> operates the detector <highlight><bold>124</bold></highlight> to continuously measure the intensity of scattered laser beam from crystal defects in the wafer <highlight><bold>121</bold></highlight>. Preferably, stages S<highlight><bold>40</bold></highlight> and S<highlight><bold>41</bold></highlight> are carried out in parallel, and any one of them can be started first. Namely, any one of the rotary mechanism and detector <highlight><bold>124</bold></highlight> can be started first. </paragraph>
<paragraph id="P-0303" lvl="2"><number>&lsqb;0303&rsqb;</number> (3) In stage S<highlight><bold>42</bold></highlight>, the PC <highlight><bold>129</bold></highlight> analyzes data concerning the rotation angle dependence of the intensity of scattered laser beam. Stage S<highlight><bold>43</bold></highlight> determines the crystal orientation of the wafer <highlight><bold>121</bold></highlight>. More precisely, profiles as shown in <cross-reference target="DRAWINGS">FIG. 49</cross-reference> represent changes in the intensity of scattered laser beam with respect to various rotation angles of the wafer <highlight><bold>121</bold></highlight>. The PC <highlight><bold>129</bold></highlight> analyzes the profiles. In <cross-reference target="DRAWINGS">FIG. 49, a</cross-reference> curve with rhombuses is a COP profile actually measured on a CZ wafer according to the method of the seventh embodiment. The rotation angle dependence of the intensity of scattered light is periodic and sinusoidal. At a rotation angle of the wafer <highlight><bold>121</bold></highlight> corresponding to a maximal or minimal value on the profile, a (<highlight><bold>111</bold></highlight>) crystal face of the COP just faces the laser beam. </paragraph>
<paragraph id="P-0304" lvl="0"><number>&lsqb;0304&rsqb;</number> Although not shown, an actual COP profile was measured on an epitaxial wafer, and the results of the measurement resembled the profile of the CZ wafer. The epitaxial wafer had an epitaxial layer having a specific resistance &rgr;VG of 10 to 20 &OHgr;&middot;cm and a thickness tVG of 3 &mgr;m. The epitaxial wafer was a p/p-type wafer having no notch. On a first principal plane of the epitaxial wafer, (<highlight><bold>100</bold></highlight>) crystal faces were exposed. </paragraph>
<paragraph id="P-0305" lvl="0"><number>&lsqb;0305&rsqb;</number> When the wafer <highlight><bold>121</bold></highlight> is rotated, the wafer stage <highlight><bold>125</bold></highlight> may vibrate, causing noise. In this case, the rotation of the wafer <highlight><bold>121</bold></highlight> may be stopped, thus reducing measuring points. Reducing measuring points may deteriorate measuring accuracy. Even from a small number of measuring points, the software of the PC <highlight><bold>129</bold></highlight> can approximate a sine curve and analyze the sine curve to correctly determine the crystal orientation. </paragraph>
<paragraph id="P-0306" lvl="2"><number>&lsqb;0306&rsqb;</number> (4) The wafer stage <highlight><bold>125</bold></highlight> is again rotated, and a &lsqb;<highlight><bold>011</bold></highlight>&rsqb; line of the wafer <highlight><bold>121</bold></highlight> is aligned with a laser spot of the laser marker <highlight><bold>128</bold></highlight>. In stage S<highlight><bold>44</bold></highlight>, the laser marker <highlight><bold>128</bold></highlight> is operated to form a reference ID mark on the periphery of the wafer <highlight><bold>121</bold></highlight>. The reference ID mark indicates the crystal orientation of the wafer <highlight><bold>121</bold></highlight>. The location on the wafer <highlight><bold>121</bold></highlight>, where the reference ID mark is formed, may be <highlight><bold>2</bold></highlight> mm away from the edge of the wafer <highlight><bold>121</bold></highlight>. The reference ID mark may be formed to a size of 3 mm&times;8 mm. </paragraph>
<paragraph id="P-0307" lvl="0"><number>&lsqb;0307&rsqb;</number> Experimental Example 1 of Seventh Embodiment </paragraph>
<paragraph id="P-0308" lvl="0"><number>&lsqb;0308&rsqb;</number> An annealed wafer was made in a reduced atmosphere. The annealed wafer had a specific resistance &rgr; of 10 to 30 &OHgr;&middot;cm and an oxygen concentration &lsqb;Oi&rsqb; of 10 to 12&times;10<highlight><superscript>17 </superscript></highlight>atoms/cm<highlight><superscript>3</superscript></highlight>. On a first principal plane of the annealed wafer, (<highlight><bold>100</bold></highlight>) crystal faces were exposed. In <cross-reference target="DRAWINGS">FIG. 49, a</cross-reference> curve with squares is a BMD profile measured on the annealed wafer. A maximal or minimal value of the profile corresponds to a rotation angle of the annealed wafer at which a (<highlight><bold>111</bold></highlight>) crystal face of a BMD directly focuses a laser beam. </paragraph>
<paragraph id="P-0309" lvl="0"><number>&lsqb;0309&rsqb;</number> Experimental Example 2 of Seventh Embodiment </paragraph>
<paragraph id="P-0310" lvl="0"><number>&lsqb;0310&rsqb;</number> Experimental example 2 of the seventh embodiment measures the crystal orientation of a wafer when forming patterns by exposure on the wafer, instead of forming a reference ID mark on the wafer. After determining the crystal orientation, a reference ID mark is formed on the wafer, the wafer is positioned according to the reference ID mark, and patterns are formed by exposure on the wafer. </paragraph>
<paragraph id="P-0311" lvl="0"><number>&lsqb;0311&rsqb;</number> Comparison Example of Seventh Embodiment </paragraph>
<paragraph id="P-0312" lvl="0"><number>&lsqb;0312&rsqb;</number> A CZ wafer was prepared according to the seventh embodiment, and the crystal orientation of the CZ wafer was determined according to a Laue image made by the X-ray diffraction technique of the fifth embodiment. On a first principal plane of the CZ wafer, (<highlight><bold>100</bold></highlight>) crystal faces were exposed. The CZ wafer had a specific resistance &rgr; of 10 to 20 &OHgr;&middot;cm and an oxygen concentration &lsqb;Oi&rsqb; of 12 to 14&times;10<highlight><superscript>17 </superscript></highlight>atoms/cm<highlight><superscript>3 </superscript></highlight>(old ASTM). </paragraph>
<paragraph id="P-0313" lvl="0"><number>&lsqb;0313&rsqb;</number> The seventh embodiment, the experimental examples 1 and 2 thereof, and the comparison example could each determine the crystal orientation of a wafer. After determining the crystal orientation, the experimental example 2 could adjust the crystal orientation of the wafer in a pattern exposing process. &ldquo;Seventh embodiment&rdquo; in <cross-reference target="DRAWINGS">FIG. 50</cross-reference> indicates durations needed by the seventh embodiment and the experimental examples 1 and 2 thereof, and &ldquo;Comparison example&rdquo; indicates the durations needed by the comparison example of the seventh embodiment. The &ldquo;Seventh embodiment&rdquo; needs one to two minutes per wafer to determine the crystal orientation, and the &ldquo;Comparison example&rdquo; needs about 10 to 20 minutes per wafer, i.e., about 10 times as long as the duration of the &ldquo;Seventh embodiment&rdquo; to determine the crystal orientation. This is because the X-ray diffraction technique employed by the comparison example can correctly determine a wafer crystal orientation only by means of a narrow X-ray slit, i.e., a limited measurement area. Namely, the X-ray diffraction technique must measure weak X-rays passing through the narrow slit for a long time. </paragraph>
<paragraph id="P-0314" lvl="0"><number>&lsqb;0314&rsqb;</number> As in the sixth embodiment, and the seventh embodiment, the experimental examples 1 and 2 thereof are capable of safe, quick, and precise determination of the crystal orientation of a circular wafer having no notch or orientation flat. </paragraph>
<paragraph id="P-0315" lvl="0"><number>&lsqb;0315&rsqb;</number> The seventh embodiment, the experimental examples 1 and 2 thereof, and the comparison example measure the crystal orientation of a wafer in semiconductor device manufacturing processes. They are also capable of measuring the crystal orientation of a wafer in wafer manufacturing processes. </paragraph>
<paragraph id="P-0316" lvl="0"><number>&lsqb;0316&rsqb;</number> Light to irradiate a wafer is not limited to infrared light. It may be visible light. Instead of the infrared laser source <highlight><bold>127</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 45, a</cross-reference> visible laser beam source may be employed to emit a visible laser beam to a first principal plane of a wafer. In this case, the scattered light detector <highlight><bold>124</bold></highlight> detects light of visible wavelengths. </paragraph>
<paragraph id="P-0317" lvl="0"><number>&lsqb;0317&rsqb;</number> In the above explanation (<cross-reference target="DRAWINGS">FIGS. 45 and 46</cross-reference>), the laser beam <highlight><bold>123</bold></highlight> obliquely irradiates a first principal plane of a wafer, and the detector <highlight><bold>124</bold></highlight> is arranged above the first principal plane. These laser beam incident angle and scattered light detecting directions do not limit the present invention. For example, a laser beam may be emitted from just above a first principal plane of a wafer, and the detector <highlight><bold>124</bold></highlight> may be obliquely arranged to detect scattered light. Alternatively, a laser beam may be obliquely emitted, and the detector <highlight><bold>124</bold></highlight> may be arranged to detect obliquely scattered light. </paragraph>
<paragraph id="P-0318" lvl="0"><number>&lsqb;0318&rsqb;</number> Eighth Embodiment </paragraph>
<paragraph id="P-0319" lvl="0"><number>&lsqb;0319&rsqb;</number> A semiconductor wafer manufacturing equipment according to the eighth embodiment will be explained. This equipment is based on the experimental example of eighth embodiment. The equipment emits white light toward the surface of an alkali-etched wafer, detects reflected light from the wafer surface, determines the crystal orientation of the wafer, and forms a mark on the wafer. </paragraph>
<paragraph id="P-0320" lvl="0"><number>&lsqb;0320&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 51</cross-reference>, the equipment has a wafer stage <highlight><bold>141</bold></highlight> on which a target wafer <highlight><bold>140</bold></highlight> and a detecting unit <highlight><bold>149</bold></highlight> are set. The detecting unit <highlight><bold>149</bold></highlight> emits light toward a first principal plane of the wafer <highlight><bold>140</bold></highlight> and measures the intensity of scattered light from etch pits <highlight><bold>144</bold></highlight> formed on the first principal plane. The equipment further has a computer <highlight><bold>145</bold></highlight> for analyzing data related to the rotation angle dependence of the intensity of scattered light, a laser marker <highlight><bold>150</bold></highlight> for forming a reference ID mark on the wafer <highlight><bold>140</bold></highlight> to indicate a crystal orientation of the wafer <highlight><bold>140</bold></highlight>, and a chamber <highlight><bold>146</bold></highlight>. The chamber <highlight><bold>146</bold></highlight> covers at least the wafer stage <highlight><bold>141</bold></highlight>, wafer <highlight><bold>140</bold></highlight>, and detecting unit <highlight><bold>149</bold></highlight>, thus blocking external light. The computer <highlight><bold>145</bold></highlight> has software to analyze data related to the rotation angle dependence of the intensity of scattered light and correct the inclination angle of the wafer <highlight><bold>140</bold></highlight>. </paragraph>
<paragraph id="P-0321" lvl="0"><number>&lsqb;0321&rsqb;</number> On the first principal plane of the wafer <highlight><bold>140</bold></highlight>, first-orientation crystal faces ((<highlight><bold>100</bold></highlight>) in this example) are exposed, and etch pits each defined by second-orientation crystal faces, that are different from the (<highlight><bold>100</bold></highlight>) crystal faces, are formed by alkali etching. The second-orientation crystal faces include a (<highlight><bold>111</bold></highlight>) crystal face and crystal faces equivalent to the (<highlight><bold>111</bold></highlight>) crystal face. The detecting unit <highlight><bold>149</bold></highlight> has functions of emitting light toward the first principal plane of the wafer <highlight><bold>140</bold></highlight> and functions of measuring the intensity of scattered light from the etch pits <highlight><bold>144</bold></highlight>. The laser marker <highlight><bold>150</bold></highlight> emits a laser beam to the periphery of a second principal plane of the wafer <highlight><bold>140</bold></highlight>, to form a reference ID mark with a plurality of dots. The reference ID mark may be formed on the periphery of the first principal plane or the side face of the wafer <highlight><bold>140</bold></highlight> instead of the second principal plane thereof. </paragraph>
<paragraph id="P-0322" lvl="0"><number>&lsqb;0322&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 52A and 52B</cross-reference> show the detecting unit <highlight><bold>149</bold></highlight>, of which <cross-reference target="DRAWINGS">FIG. 52A</cross-reference> is a sectional view and <cross-reference target="DRAWINGS">FIG. 52B</cross-reference> is a bottom view. The detecting unit <highlight><bold>149</bold></highlight> has a light source <highlight><bold>154</bold></highlight> to emit light <highlight><bold>151</bold></highlight> toward the first principal plane of the wafer <highlight><bold>140</bold></highlight> set on the wafer stage <highlight><bold>141</bold></highlight>, and a photodetector <highlight><bold>152</bold></highlight> to measure the intensity of scattered light from etch pits formed on the first principal plane of the wafer <highlight><bold>140</bold></highlight>. The photodetector <highlight><bold>152</bold></highlight> may be a CCD camera having 300,000 pixels and a diameter of 1.25 cm. </paragraph>
<paragraph id="P-0323" lvl="0"><number>&lsqb;0323&rsqb;</number> The photodetector <highlight><bold>152</bold></highlight> has an annular photosensitive face <highlight><bold>155</bold></highlight> that surrounds an emission mouth from which the light <highlight><bold>151</bold></highlight> is emitted. The photosensitive face <highlight><bold>155</bold></highlight> is substantially circular and has an inclination angle of 35.3&plusmn;1&deg;. The detecting unit <highlight><bold>149</bold></highlight> is the integrated light source <highlight><bold>154</bold></highlight> and photodetector <highlight><bold>152</bold></highlight>. </paragraph>
<paragraph id="P-0324" lvl="0"><number>&lsqb;0324&rsqb;</number> The light <highlight><bold>151</bold></highlight> irradiating the wafer <highlight><bold>140</bold></highlight> is a parallel light flux that does not diverge or converge. The light <highlight><bold>151</bold></highlight> may be white light or monochromatic light. It may be visible light or infrared light. The light source <highlight><bold>154</bold></highlight> may be a monochromatic laser or an infrared laser. </paragraph>
<paragraph id="P-0325" lvl="0"><number>&lsqb;0325&rsqb;</number> The light source <highlight><bold>154</bold></highlight> emits the parallel light flux <highlight><bold>151</bold></highlight> toward the first principal plane of the wafer <highlight><bold>140</bold></highlight>. Part of the parallel light flux <highlight><bold>151</bold></highlight> is scattered by the etch pits on the first principal plane and is detected by the 35&deg;-inclined photodetector <highlight><bold>152</bold></highlight>. The photodetector <highlight><bold>152</bold></highlight> surrounds the light source <highlight><bold>154</bold></highlight>, and therefore, can simultaneously measure light scattered by the etch pits in all directions without rotating the wafer <highlight><bold>140</bold></highlight> or photodetector <highlight><bold>152</bold></highlight>. The computer <highlight><bold>145</bold></highlight> evaluates the intensity of the detected light according to rotation angles of the photosensitive face <highlight><bold>155</bold></highlight> around the parallel light flux <highlight><bold>151</bold></highlight>. </paragraph>
<paragraph id="P-0326" lvl="0"><number>&lsqb;0326&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 53</cross-reference>, an abscissa indicates rotation angles on the photosensitive face <highlight><bold>155</bold></highlight>, and an ordinate indicates relative values representing the intensity of scattered light. A part <highlight><bold>153</bold></highlight> on the annular photosensitive face <highlight><bold>155</bold></highlight> indicates a corresponding rotation angle. Scattered light intensity peaks of substantially the same level appear at four locations at intervals of 90&deg;. This is because each etch pit is defined by four crystal faces. These crystal faces include the (<highlight><bold>111</bold></highlight>) crystal face and crystal faces equivalent to the (<highlight><bold>111</bold></highlight>) crystal face. The annular photosensitive face <highlight><bold>155</bold></highlight> is capable of simultaneously detecting scattered light from the (<highlight><bold>111</bold></highlight>) and equivalent crystal faces of etch pits. </paragraph>
<paragraph id="P-0327" lvl="0"><number>&lsqb;0327&rsqb;</number> Peaks shown in <cross-reference target="DRAWINGS">FIG. 54</cross-reference> are irregular in intervals and intensity levels. The peaks appear at the rotation angles of 10&deg;, 50&deg;, 170&deg;, and 310&deg; and their levels are uneven. This phenomenon occurs when crystal faces exposed at the first principal plane of the wafer <highlight><bold>140</bold></highlight> are shifted from the (<highlight><bold>100</bold></highlight>) crystal faces, or when the detecting unit <highlight><bold>149</bold></highlight> is inclined with respect to the first principal plane of the wafer <highlight><bold>140</bold></highlight>. In this case, the first principal plane of the wafer <highlight><bold>140</bold></highlight> or the detecting unit <highlight><bold>149</bold></highlight> is corrected by using the computer <highlight><bold>145</bold></highlight>, so that four peaks having the same intensity level may appear at regular intervals as shown in <cross-reference target="DRAWINGS">FIG. 53</cross-reference>. </paragraph>
<paragraph id="P-0328" lvl="0"><number>&lsqb;0328&rsqb;</number> A distance between the wafer <highlight><bold>140</bold></highlight> and the photodetector <highlight><bold>152</bold></highlight> of the detecting unit <highlight><bold>149</bold></highlight> has an optimum value. As shown in <cross-reference target="DRAWINGS">FIG. 55</cross-reference>A, it is preferable that a distance between the center of the parallel light flux <highlight><bold>151</bold></highlight> and the center of the photosensitive face <highlight><bold>155</bold></highlight> is 0.7 times a distance between the first principal plane of the wafer <highlight><bold>140</bold></highlight> and the center of the photosensitive face <highlight><bold>155</bold></highlight>. </paragraph>
<paragraph id="P-0329" lvl="0"><number>&lsqb;0329&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 55</cross-reference>B, an abscissa indicates dL/dW and an ordinate indicates the intensity of scattered light. The distance dL is a distance between the center of the parallel light flux <highlight><bold>151</bold></highlight> and the center of the photosensitive face <highlight><bold>155</bold></highlight>. The distance dW is a distance between the first principal plane of the wafer <highlight><bold>140</bold></highlight> and the center of the photosensitive face <highlight><bold>155</bold></highlight>. The distance dL is fixed, and the distance dW is changed. As shown in <cross-reference target="DRAWINGS">FIG. 55B, a</cross-reference> maximal value of the intensity of scattered light is obtained at (dL/dW)&equals;0.7&plusmn;0.1. With this value, the scattered light <highlight><bold>148</bold></highlight><highlight><italic>b </italic></highlight>from the (<highlight><bold>111</bold></highlight>) and equivalent crystal faces are most efficiently detected. </paragraph>
<paragraph id="P-0330" lvl="0"><number>&lsqb;0330&rsqb;</number> Correcting the distance between the detecting unit <highlight><bold>149</bold></highlight> and the wafer <highlight><bold>140</bold></highlight> and the inclination of the wafer <highlight><bold>140</bold></highlight> or detecting unit <highlight><bold>149</bold></highlight> improves detection accuracy. </paragraph>
<paragraph id="P-0331" lvl="0"><number>&lsqb;0331&rsqb;</number> A semiconductor wafer manufacturing method according to the eighth embodiment of the present invention will be explained. The eighth embodiment forms etch pits on a wafer by anisotropic etching using an alkali solution and employs the etch pits to determine the crystal orientation of the wafer. </paragraph>
<paragraph id="P-0332" lvl="2"><number>&lsqb;0332&rsqb;</number> (1) In <cross-reference target="DRAWINGS">FIG. 56</cross-reference>, stage S<highlight><bold>50</bold></highlight> lifts a monocrystalline ingot. Stage S<highlight><bold>51</bold></highlight> carries out a circumferential grinding process to determine the diameter of wafers produced from the ingot. Stage S<highlight><bold>52</bold></highlight> carries out a block cutting process and stage S<highlight><bold>53</bold></highlight> carries out a slicing process to form disk wafers from the ingot. A first principal plane of each wafer exposes (<highlight><bold>100</bold></highlight>) crystal faces. The monocrystalline ingot receives no crystal orientation measurement nor notch/orientation flat formation. The circumferential shape of each wafer, therefore, is circular. </paragraph>
<paragraph id="P-0333" lvl="2"><number>&lsqb;0333&rsqb;</number> (2) Stage S<highlight><bold>54</bold></highlight> chamfers the edge of each wafer to form a bevel contour that is inclined with respect to the first principal plane of the wafer. Stage S<highlight><bold>55</bold></highlight> laps the first principal plane and bevel contour of each wafer. </paragraph>
<paragraph id="P-0334" lvl="2"><number>&lsqb;0334&rsqb;</number> (3) Stage S<highlight><bold>56</bold></highlight> carries out an anisotropic etching process to mainly remove undulation on the first principal plane of each wafer. The anisotropic etching process employs an alkali solution and involves different etching speeds depending on the crystal orientations of the wafer. The alkali solution may be KOH or NaOH. The anisotropic etching process forms etch pits on the first principal plane of each wafer. The etch pits are defined by crystal faces that are different from the (<highlight><bold>100</bold></highlight>) crystal face. </paragraph>
<paragraph id="P-0335" lvl="2"><number>&lsqb;0335&rsqb;</number> (4) Stage S<highlight><bold>61</bold></highlight> employs a semiconductor wafer manufacturing equipment as shown in <cross-reference target="DRAWINGS">FIG. 51</cross-reference> to measure the crystal orientation and form a mark. More precisely, stage S<highlight><bold>61</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 56</cross-reference> emits a parallel light flux to the etch pits. The parallel light flux is reflected by second-orientation crystal faces that define each etch pit. Stage S<highlight><bold>61</bold></highlight> detects the reflected light, evaluates the rotation angle dependence of the intensity of the reflected light, and forms a reference ID mark on the wafer to indicate the crystal orientation of the wafer. </paragraph>
<paragraph id="P-0336" lvl="2"><number>&lsqb;0336&rsqb;</number> (5) Stage S<highlight><bold>57</bold></highlight> carries out an acid etching process with an acid solution to mainly remove the etch pits. Stage S<highlight><bold>58</bold></highlight> carries out a polishing process on the first principal plane and bevel contour of each wafer. Stage S<highlight><bold>59</bold></highlight> cleans and tests the wafers. Stage S<highlight><bold>60</bold></highlight> packs and ships the wafers. </paragraph>
<paragraph id="P-0337" lvl="0"><number>&lsqb;0337&rsqb;</number> Experimental Example of Eighth Embodiment </paragraph>
<paragraph id="P-0338" lvl="0"><number>&lsqb;0338&rsqb;</number> An experimental example according to the eighth embodiment will be explained. The flowchart shown in <cross-reference target="DRAWINGS">FIG. 57</cross-reference> is substantially the same as that of <cross-reference target="DRAWINGS">FIG. 56</cross-reference>. Instead of stage S<highlight><bold>61</bold></highlight> as shown in the flowchart of <cross-reference target="DRAWINGS">FIG. 56</cross-reference>, the flowchart of <cross-reference target="DRAWINGS">FIG. 57</cross-reference> picks up a sample wafer. After the alkali etching in stage S<highlight><bold>56</bold></highlight> and before the acid etching in stage S<highlight><bold>57</bold></highlight>, the sample wafer is taken from the wafer manufacturing line. </paragraph>
<paragraph id="P-0339" lvl="0"><number>&lsqb;0339&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 58</cross-reference>, the sample wafer <highlight><bold>140</bold></highlight> is set on a wafer stage <highlight><bold>141</bold></highlight>. On the first principal plane of the sample wafer <highlight><bold>140</bold></highlight>, there are many etch pits. Each etch pits are defined by second-orientation crystal faces that are different from the (<highlight><bold>100</bold></highlight>) crystal face which is a first-orientation crystal face. A light source <highlight><bold>142</bold></highlight> is arranged above the first principal plane of the sample wafer <highlight><bold>140</bold></highlight>, to emit white light vertically to the etch pits <highlight><bold>144</bold></highlight> exposed at the first principal plane. Scattered light from the etch pits <highlight><bold>144</bold></highlight> is detected by a scattered light detector <highlight><bold>143</bold></highlight>. A chamber <highlight><bold>146</bold></highlight> covers the sample wafer <highlight><bold>140</bold></highlight>, wafer stage <highlight><bold>141</bold></highlight>, light source <highlight><bold>142</bold></highlight>, and detector <highlight><bold>143</bold></highlight>, to block external light. </paragraph>
<paragraph id="P-0340" lvl="0"><number>&lsqb;0340&rsqb;</number> The detector <highlight><bold>143</bold></highlight> has a photosensitive face <highlight><bold>155</bold></highlight>. The photosensitive face <highlight><bold>155</bold></highlight> is inclined with respect to the (<highlight><bold>100</bold></highlight>) crystal faces, to measure changes in the intensity of scattered light. In <cross-reference target="DRAWINGS">FIG. 59</cross-reference>, the intensity of scattered light changes with respect to the inclination angle of the photosensitive face <highlight><bold>155</bold></highlight>. An abscissa indicates the inclination angle of the photosensitive face <highlight><bold>155</bold></highlight>, and an ordinate indicates relative values representing the intensity of scattered light. When the photosensitive face <highlight><bold>155</bold></highlight> is parallel with the (<highlight><bold>100</bold></highlight>) crystal faces, i.e., when the inclination angle of the photosensitive face <highlight><bold>155</bold></highlight> is zero, a peak appears. When the photosensitive face <highlight><bold>155</bold></highlight> is inclined by 35&deg; and &minus;35&deg;, peaks also appear. </paragraph>
<paragraph id="P-0341" lvl="0"><number>&lsqb;0341&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 60</cross-reference> explains light scattering by an etch pit <highlight><bold>144</bold></highlight> formed on the first principal plane of the sample wafer <highlight><bold>140</bold></highlight>. Light (<highlight><bold>147</bold></highlight><highlight><italic>a, </italic></highlight><highlight><bold>147</bold></highlight><highlight><italic>b</italic></highlight>) from the light source <highlight><bold>142</bold></highlight> vertically advances toward the (<highlight><bold>100</bold></highlight>) crystal faces. A detector <highlight><bold>143</bold></highlight><highlight><italic>a </italic></highlight>having a photosensitive face <highlight><bold>155</bold></highlight><highlight><italic>a </italic></highlight>of 0&deg; inclination detects scattered light <highlight><bold>148</bold></highlight><highlight><italic>a </italic></highlight>directly from the (<highlight><bold>100</bold></highlight>) crystal faces, providing the 0&deg;-inclination peak of <cross-reference target="DRAWINGS">FIG. 59</cross-reference>. </paragraph>
<paragraph id="P-0342" lvl="0"><number>&lsqb;0342&rsqb;</number> A detector <highlight><bold>143</bold></highlight><highlight><italic>b </italic></highlight>having a photosensitive face <highlight><bold>155</bold></highlight><highlight><italic>b </italic></highlight>of 35&deg; inclination detects scattered light <highlight><bold>148</bold></highlight><highlight><italic>b </italic></highlight>from the etch pit <highlight><bold>144</bold></highlight>, providing the 35&deg;-inclination peak of <cross-reference target="DRAWINGS">FIG. 59</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 60</cross-reference>, the etch pit <highlight><bold>144</bold></highlight> is defined by second-orientation crystal faces including a (<highlight><bold>111</bold></highlight>) crystal face and crystal faces equivalent to the (<highlight><bold>111</bold></highlight>) crystal face. Light entering the etch pit <highlight><bold>144</bold></highlight> is reflected by the second-orientation crystal faces and is detected by the detector <highlight><bold>143</bold></highlight><highlight><italic>b </italic></highlight>having the 35&deg;-inclined photosensitive face <highlight><bold>155</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
<paragraph id="P-0343" lvl="0"><number>&lsqb;0343&rsqb;</number> Comparison Example of Eighth Embodiment </paragraph>
<paragraph id="P-0344" lvl="0"><number>&lsqb;0344&rsqb;</number> After the alkali etching process (S<highlight><bold>56</bold></highlight>) and before the acid etching process (S<highlight><bold>57</bold></highlight>), a comparison example of the eighth embodiment emits X-rays to a wafer to find the crystal orientation of the wafer. According to the found crystal orientation, a reference ID mark is made on the wafer using marking equipment. </paragraph>
<paragraph id="P-0345" lvl="0"><number>&lsqb;0345&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 61</cross-reference>, the comparison example needs 10 to 20 minutes per wafer, while the eighth embodiment needs only 1 to 2 minutes per wafer. The eighth embodiment employs visible light or infrared rays. On the other hand, the comparison example employs X-rays that are hazardous to humans, and therefore, requires an equipment to ensure safety. </paragraph>
<paragraph id="P-0346" lvl="0"><number>&lsqb;0346&rsqb;</number> The eighth embodiment is capable of safe, quick, and precise measurement of wafer crystal orientation and formation of a mark on the wafer accordingly, thereby suppressing manufacturing cost. </paragraph>
<paragraph id="P-0347" lvl="0"><number>&lsqb;0347&rsqb;</number> Ninth Embodiment </paragraph>
<paragraph id="P-0348" lvl="0"><number>&lsqb;0348&rsqb;</number> Recent high-performance semiconductor integrated circuits are produced from SOI wafers to realize low power consumption and high-speed operation. A direct bonding technique to form an SOI wafer requires two wafers, and therefore, increases the cost of the wafer. For example, an 8-inch SOI wafer costs about 100,000 yen. The most critical problem of the SOI wafers is the decrease of the manufacturing cost thereof. </paragraph>
<paragraph id="P-0349" lvl="0"><number>&lsqb;0349&rsqb;</number> To improve the characteristics of semiconductor device formed on wafers, semiconductor device manufacturing processes employ various elements. To prevent such elements from contaminating wafers, the wafers are cleaned. It is difficult, however, to completely clean dust (elements) collected in notches formed on the wafers. Dust caught in notches causes contamination, reducing the yield of semiconductor device formed from the wafers. </paragraph>
<paragraph id="P-0350" lvl="0"><number>&lsqb;0350&rsqb;</number> The ninth embodiment of the present invention provides, as in the fourth embodiment, an SOI wafer having a monocrystalline silicon base wafer, an insulating layer formed on a principal plane of the base wafer, and an SOI layer (monocrystalline silicon layer) formed on the insulating layer. In particular, the ninth embodiment provides an SOI wafer having a circular base wafer without notches or an orientation flat, and a method of manufacturing such a SOI wafer. </paragraph>
<paragraph id="P-0351" lvl="0"><number>&lsqb;0351&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 62</cross-reference>A, the SOI wafer <highlight><bold>173</bold></highlight> is made of a circular base wafer <highlight><bold>160</bold></highlight>, a bevel contour formed along the periphery of the base wafer <highlight><bold>160</bold></highlight>, an insulating layer formed on the base wafer <highlight><bold>160</bold></highlight>, an SOI layer formed on the insulating layer, a reference position <highlight><bold>169</bold></highlight> formed on the periphery of the SOI layer, and a reference ID mark indicating the crystal orientation of the SOI layer. </paragraph>
<paragraph id="P-0352" lvl="0"><number>&lsqb;0352&rsqb;</number> The reference position <highlight><bold>169</bold></highlight> is a notch or an orientation flat indicating the crystal orientation of the SOI layer. In this example, the reference position <highlight><bold>169</bold></highlight> is a notch. </paragraph>
<paragraph id="P-0353" lvl="0"><number>&lsqb;0353&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 62</cross-reference>B, the reference ID mark <highlight><bold>165</bold></highlight> is formed in the vicinity of the notch <highlight><bold>169</bold></highlight>. The insulating layer <highlight><bold>172</bold></highlight> is formed on a principal plane of the base wafer <highlight><bold>160</bold></highlight>, and the SOI layer <highlight><bold>171</bold></highlight> is arranged on the insulating layer <highlight><bold>172</bold></highlight>. The notch <highlight><bold>169</bold></highlight> is formed on the peripheries of the insulating layer <highlight><bold>172</bold></highlight> and SOI layer <highlight><bold>171</bold></highlight>. The notch <highlight><bold>169</bold></highlight> may be formed at least on the periphery of the SOI layer <highlight><bold>171</bold></highlight>. The insulating layer <highlight><bold>172</bold></highlight> may or may not have a notch <highlight><bold>169</bold></highlight>. </paragraph>
<paragraph id="P-0354" lvl="0"><number>&lsqb;0354&rsqb;</number> The reference ID mark <highlight><bold>165</bold></highlight> is formed on the bevel contour of the base wafer <highlight><bold>160</bold></highlight> and is aligned with the notch <highlight><bold>169</bold></highlight>. Adjacent to the reference ID mark <highlight><bold>165</bold></highlight>, an ID mark <highlight><bold>164</bold></highlight> containing data related to the SOI wafer <highlight><bold>173</bold></highlight> is formed on the bevel contour of the base wafer <highlight><bold>160</bold></highlight>. In this example, the reference ID mark <highlight><bold>165</bold></highlight> is a triangle. This does not limit the present invention. As explained in the first to eighth embodiments, the reference ID mark <highlight><bold>165</bold></highlight> may have any shape if it is of use in identifying the crystal orientation of the SOI layer <highlight><bold>171</bold></highlight>. The ID mark <highlight><bold>164</bold></highlight> is mainly used to manage the quality of the SOI wafer <highlight><bold>173</bold></highlight> and is made of alphanumeric characters. In the following explanation, the reference ID mark <highlight><bold>165</bold></highlight> and ID mark <highlight><bold>164</bold></highlight> are collectively referred to as ID mark <highlight><bold>162</bold></highlight>. </paragraph>
<paragraph id="P-0355" lvl="0"><number>&lsqb;0355&rsqb;</number> A method of manufacturing the SOI wafer <highlight><bold>173</bold></highlight> according to the ninth embodiment will be explained. The SOI wafer <highlight><bold>173</bold></highlight> is formed by the direct bonding technique. The SOI wafer <highlight><bold>173</bold></highlight> is manufactured by bonding the base wafer and the SOI layer wafer. </paragraph>
<paragraph id="P-0356" lvl="0"><number>&lsqb;0356&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 63</cross-reference>A, the base wafer <highlight><bold>160</bold></highlight> is circular and has no reference position such as a notch or an orientation flat. The periphery of the base wafer <highlight><bold>160</bold></highlight> has a bevel contour <highlight><bold>163</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 63</cross-reference>B, the ID mark <highlight><bold>162</bold></highlight> is formed on the bevel contour <highlight><bold>163</bold></highlight> close to the principal plane <highlight><bold>161</bold></highlight>. </paragraph>
<paragraph id="P-0357" lvl="0"><number>&lsqb;0357&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 64</cross-reference>, stage S<highlight><bold>71</bold></highlight> lifts a monocrystalline ingot. Stage S<highlight><bold>72</bold></highlight> carries out a circumferential grinding process on the ingot to fix the diameter of wafers produced from the ingot. Stage S<highlight><bold>75</bold></highlight> carries out a slicing process on the ingot, to form disk wafers. The monocrystalline ingot is not subjected to crystal orientation measurement nor to notch/orientation flat formation, and therefore, each of the wafers are circular. </paragraph>
<paragraph id="P-0358" lvl="0"><number>&lsqb;0358&rsqb;</number> Stage S<highlight><bold>76</bold></highlight> chamfers the edge of each wafer, to form a bevel contour along the periphery of the wafer. The bevel contour is inclined with respect to a main plane of the wafer. Stage S<highlight><bold>77</bold></highlight> carries out a lapping process on the principal plane and bevel contour of each wafer. Stage S<highlight><bold>78</bold></highlight> carries out an etching process to mainly remove undulation on the principal plane of each wafer. The etching process includes an alkali etching process using an alkali solution and an acid etching process using an acid solution. </paragraph>
<paragraph id="P-0359" lvl="0"><number>&lsqb;0359&rsqb;</number> Stage S<highlight><bold>79</bold></highlight> carries out a polishing process on the principal plane and bevel contour of each wafer. The polished wafers are cleaned and tested. An ID mark <highlight><bold>162</bold></highlight> identifying the crystal orientation and for managing the quality of an SOI wafer is made on the bevel contour of each wafer. This completes the base wafer <highlight><bold>160</bold></highlight> according to the ninth embodiment. </paragraph>
<paragraph id="P-0360" lvl="0"><number>&lsqb;0360&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 65</cross-reference>A, the SOI layer wafer <highlight><bold>166</bold></highlight> has a bevel contour on which the notch <highlight><bold>169</bold></highlight> is formed. In <cross-reference target="DRAWINGS">FIG. 65</cross-reference>B, the SOI layer wafer <highlight><bold>166</bold></highlight> has the first principal plane <highlight><bold>167</bold></highlight> where the oxide film <highlight><bold>172</bold></highlight> is formed. The silicon wafer <highlight><bold>170</bold></highlight> contains the hydrogen ion implanted layer <highlight><bold>168</bold></highlight> separated from the oxide film <highlight><bold>172</bold></highlight>. Between the oxide film <highlight><bold>172</bold></highlight> and the hydrogen ion implanted layer <highlight><bold>168</bold></highlight>, an SOI layer (monocrystalline silicon layer) <highlight><bold>171</bold></highlight> is present. </paragraph>
<paragraph id="P-0361" lvl="0"><number>&lsqb;0361&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 66</cross-reference>, the manufacturing method of <cross-reference target="DRAWINGS">FIG. 64</cross-reference> is partly employed to form wafers each provided with a notch on the periphery thereof. Namely, after the circumferential grinding process of stage S<highlight><bold>72</bold></highlight> and before the slicing process of stage S<highlight><bold>75</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 64</cross-reference>), X-rays are emitted to measure the crystal orientation of a monocrystalline ingot, and a notch is formed on the ingot. The notched ingot is sliced into silicon wafers each having a notch on the periphery thereof. </paragraph>
<paragraph id="P-0362" lvl="0"><number>&lsqb;0362&rsqb;</number> Stage S<highlight><bold>91</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 66</cross-reference> carries out a heat treatment on the first principal plane of each silicon wafer <highlight><bold>170</bold></highlight> to form a thermal oxide film <highlight><bold>172</bold></highlight> on the wafer <highlight><bold>170</bold></highlight>. Instead, a silicon oxide film may be deposited on the first principal plane of the wafer <highlight><bold>170</bold></highlight>. The thermal oxide film <highlight><bold>172</bold></highlight> or silicon oxide film is the buried oxide film <highlight><bold>172</bold></highlight> serving as a BOX layer in the SOI wafer <highlight><bold>173</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 62B</cross-reference>). </paragraph>
<paragraph id="P-0363" lvl="0"><number>&lsqb;0363&rsqb;</number> Stage S<highlight><bold>92</bold></highlight> implants hydrogen ions into the first principal plane of the wafer <highlight><bold>170</bold></highlight> through the oxide film <highlight><bold>172</bold></highlight>. The ion implantation is carried out under the conditions of, for example, about 50 keV in ion acceleration energy and 10<highlight><superscript>17</superscript></highlight>/cm<highlight><superscript>2 </superscript></highlight>in implantation concentration. This forms a hydrogen ion implanted layer <highlight><bold>168</bold></highlight> in the silicon wafer <highlight><bold>170</bold></highlight>. The hydrogen ion implanted layer <highlight><bold>168</bold></highlight> is spaced apart from the oxide film <highlight><bold>172</bold></highlight>, thereby completing the SOI layer wafer <highlight><bold>166</bold></highlight>. </paragraph>
<paragraph id="P-0364" lvl="0"><number>&lsqb;0364&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 67</cross-reference>, the SOI wafer <highlight><bold>173</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 62A</cross-reference>) is manufactured by bonding the base wafer <highlight><bold>160</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 63A</cross-reference>) and the SOI layer wafer <highlight><bold>166</bold></highlight> (<cross-reference target="DRAWINGS">FIG. 65A</cross-reference>). Stage S<highlight><bold>95</bold></highlight> bonds the principal plane <highlight><bold>161</bold></highlight> of the base wafer <highlight><bold>160</bold></highlight> to the principal plane <highlight><bold>167</bold></highlight> of the SOI layer wafer <highlight><bold>166</bold></highlight> at room temperature. At this time, the notch <highlight><bold>169</bold></highlight> on the periphery of the SOI layer wafer <highlight><bold>166</bold></highlight> is aligned with the triangle reference ID mark <highlight><bold>165</bold></highlight> on the bevel contour <highlight><bold>163</bold></highlight> of the base wafer <highlight><bold>160</bold></highlight>, and the wafers <highlight><bold>160</bold></highlight> and <highlight><bold>166</bold></highlight> are bonded together. To align the notch <highlight><bold>169</bold></highlight> and reference ID mark <highlight><bold>165</bold></highlight> with each other, an optical reader having CCDs may be employed. The wafers <highlight><bold>160</bold></highlight> and <highlight><bold>166</bold></highlight> are properly oriented, according to the triangle mark <highlight><bold>165</bold></highlight>. </paragraph>
<paragraph id="P-0365" lvl="0"><number>&lsqb;0365&rsqb;</number> Stage S<highlight><bold>96</bold></highlight> carries out a heat treatment and cleaves the SOI layer wafer <highlight><bold>166</bold></highlight> along the hydrogen ion implanted layer <highlight><bold>168</bold></highlight>. This forms a solid structure comprising the base wafer <highlight><bold>160</bold></highlight>, oxide film (buried oxide film) <highlight><bold>172</bold></highlight>, and SOI layer <highlight><bold>171</bold></highlight>. The buried oxide film <highlight><bold>172</bold></highlight> and SOI layer <highlight><bold>171</bold></highlight> are on the principal plane <highlight><bold>161</bold></highlight> of the base wafer <highlight><bold>160</bold></highlight>. Stage S<highlight><bold>97</bold></highlight> polishes the cleaved face, to complete the SOI wafer <highlight><bold>173</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 62A</cross-reference>. </paragraph>
<paragraph id="P-0366" lvl="0"><number>&lsqb;0366&rsqb;</number> According to the ninth embodiment, the base wafer <highlight><bold>160</bold></highlight> and SOI layer wafer <highlight><bold>166</bold></highlight> are bonded together, and the SOI layer wafer <highlight><bold>166</bold></highlight> is cleaved along the hydrogen ion implanted layer <highlight><bold>168</bold></highlight>. This method does not limit the present invention in the formation of an SOI wafer. The base wafer <highlight><bold>160</bold></highlight> may be bonded to the SOI layer wafer <highlight><bold>166</bold></highlight>, without the hydrogen ion implanted layer <highlight><bold>168</bold></highlight>. In this case, a second principal plane of the SOI layer wafer <highlight><bold>166</bold></highlight> opposite to the first principal plane <highlight><bold>167</bold></highlight> is thinned to a required thickness, to form the SOI layer <highlight><bold>171</bold></highlight>. To thin the SOI layer wafer <highlight><bold>166</bold></highlight>, a chemical mechanical polishing (CMP) technique, or a chemical or physical etching technique may be employed. </paragraph>
<paragraph id="P-0367" lvl="0"><number>&lsqb;0367&rsqb;</number> A notch or an orientation flat on the SOI wafer <highlight><bold>173</bold></highlight> is used to identify the crystal face orientation of the SOI layer <highlight><bold>171</bold></highlight> when forming semiconductor integrated circuits thereon. Therefore, there will be no problem if the crystal orientation of the SOI layer wafer <highlight><bold>166</bold></highlight> is unaligned with the crystal orientation of the base wafer <highlight><bold>160</bold></highlight>. If the crystal orientation of the SOI layer <highlight><bold>171</bold></highlight> is identifiable, the base wafer <highlight><bold>160</bold></highlight> may be a simple disk having no notch or orientation flat. </paragraph>
<paragraph id="P-0368" lvl="0"><number>&lsqb;0368&rsqb;</number> Modification 1 of Ninth Embodiment </paragraph>
<paragraph id="P-0369" lvl="0"><number>&lsqb;0369&rsqb;</number> According to the ninth embodiment, the ID mark <highlight><bold>162</bold></highlight> on the bevel contour of the base wafer <highlight><bold>160</bold></highlight> consists of the alphanumeric code <highlight><bold>164</bold></highlight> and the triangle <highlight><bold>165</bold></highlight> as shown in <cross-reference target="DRAWINGS">FIG. 63B</cross-reference>. Modification 1 of the ninth embodiment employs a bar-code ID mark. </paragraph>
<paragraph id="P-0370" lvl="0"><number>&lsqb;0370&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 68A</cross-reference> shows an SOI layer wafer <highlight><bold>166</bold></highlight> bonded to a base wafer <highlight><bold>160</bold></highlight>. The SOI layer wafer <highlight><bold>166</bold></highlight> has a notch <highlight><bold>169</bold></highlight>. The bevel contour of the base wafer <highlight><bold>160</bold></highlight> has a bar code <highlight><bold>175</bold></highlight> aligned with the notch <highlight><bold>169</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 68</cross-reference>B, the bar code <highlight><bold>175</bold></highlight> is formed on the bevel contour so that it may come close to the notch <highlight><bold>169</bold></highlight> of the SOI layer wafer <highlight><bold>166</bold></highlight>. The bar code <highlight><bold>175</bold></highlight> may be a linear bar code (<cross-reference target="DRAWINGS">FIG. 68B</cross-reference>) or a two-dimensional bar code. </paragraph>
<paragraph id="P-0371" lvl="0"><number>&lsqb;0371&rsqb;</number> Modification 2 of Ninth Embodiment </paragraph>
<paragraph id="P-0372" lvl="0"><number>&lsqb;0372&rsqb;</number> Generally, a notch or an orientation flat formed on an SOI wafer serves to identify the crystal face orientation of an SOI layer when forming semiconductor integrated circuits thereon. Namely, the notch or orientation flat is irrelevant to the crystal orientation of a base wafer. For example, in <cross-reference target="DRAWINGS">FIG. 62</cross-reference>B, the SOI layer wafer <highlight><bold>166</bold></highlight> has the notch <highlight><bold>169</bold></highlight> to indicate the crystal orientation of the SOI layer <highlight><bold>171</bold></highlight>. If the notch <highlight><bold>169</bold></highlight> is useful in identifying the crystal orientation of the SOI layer <highlight><bold>171</bold></highlight>, there is no need to prepare a reference ID mark such as a triangle <highlight><bold>165</bold></highlight> on the base wafer <highlight><bold>160</bold></highlight> to indicate the crystal orientation of the SOI layer <highlight><bold>171</bold></highlight>. </paragraph>
<paragraph id="P-0373" lvl="0"><number>&lsqb;0373&rsqb;</number> Accordingly, modification 2 of the ninth embodiment provides no reference ID mark on a base wafer indicating the crystal orientation of an SOI layer. In <cross-reference target="DRAWINGS">FIG. 69</cross-reference>A, the SOI wafer <highlight><bold>176</bold></highlight> has an SOI layer wafer <highlight><bold>166</bold></highlight> having a notch <highlight><bold>169</bold></highlight> and a base wafer <highlight><bold>160</bold></highlight> having no reference ID mark. The wafers <highlight><bold>166</bold></highlight> and <highlight><bold>160</bold></highlight> are bonded together to form the SOI wafer <highlight><bold>176</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 69</cross-reference>B, the SOI layer wafer <highlight><bold>166</bold></highlight> has a buried oxide film and an SOI layer that have the notch <highlight><bold>169</bold></highlight>. On the other hand, the bevel contour of the base wafer <highlight><bold>160</bold></highlight> has no reference ID mark indicating a crystal orientation nor an ID mark for quality management of the SOI wafer <highlight><bold>176</bold></highlight>. </paragraph>
<paragraph id="P-0374" lvl="0"><number>&lsqb;0374&rsqb;</number> When carrying out a semiconductor integrated circuit forming process that needs to control wafer crystal orientation, an optical reader having a CCD camera is employed to detect notch <highlight><bold>169</bold></highlight> on the SOI layer, to control the crystal orientation. </paragraph>
<paragraph id="P-0375" lvl="0"><number>&lsqb;0375&rsqb;</number> In this way, the base wafer may be a disk having no notch or orientation flat on the bevel contour thereof. Even so, it is possible to detect the crystal face orientation of the SOI layer if the periphery of the SOI layer has a notch or an orientation flat. The bevel contour of the base wafer may have a reference ID mark to be aligned with the notch of the SOI layer wafer. In this case, the crystal orientation of the SOI layer can quickly be identified by reading the reference ID mark without directly detecting the notch of the SOI layer. </paragraph>
<paragraph id="P-0376" lvl="0"><number>&lsqb;0376&rsqb;</number> Forming no notch or orientation flat on base wafers realizes low-cost SOI wafers. The SOI wafers without notch or orientation flat are circular to provide uniform surfaces where semiconductor integrated circuits are formed. Without notches, no dust or film remnants are caught by wafers during manufacturing processes, avoiding the contamination of the wafers. This results in high-quality semiconductor wafers manufacture at low cost. </paragraph>
<paragraph id="P-0377" lvl="0"><number>&lsqb;0377&rsqb;</number> Comparison Example of Ninth Embodiment </paragraph>
<paragraph id="P-0378" lvl="0"><number>&lsqb;0378&rsqb;</number> A comparison example of the ninth embodiment manufactures an SOI wafer by bonding a base wafer having a notch to an SOI layer wafer having a notch. Namely, the base wafer has a notch instead of a reference ID mark. </paragraph>
<paragraph id="P-0379" lvl="0"><number>&lsqb;0379&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 70</cross-reference>, as in the method of <cross-reference target="DRAWINGS">FIG. 64</cross-reference>, stage S<highlight><bold>71</bold></highlight> lifts a monocrystalline ingot, and stage S<highlight><bold>72</bold></highlight> grinds the periphery of the ingot. Stage S<highlight><bold>73</bold></highlight> employs X-rays to measure the crystal orientation of the ingot. Stage S<highlight><bold>74</bold></highlight> forms a notch or an orientation flat indicating the crystal face orientation (usually &lsqb;<highlight><bold>110</bold></highlight>&rsqb;) of the wafer. Stages S<highlight><bold>75</bold></highlight> to S<highlight><bold>79</bold></highlight> are carried out according to the method of <cross-reference target="DRAWINGS">FIG. 64</cross-reference>. Stage S<highlight><bold>81</bold></highlight> forms a mark for managing the quality of wafers on the back of each wafer, so that irregularities due to the mark do not interfere with the bonding of wafers. </paragraph>
<paragraph id="P-0380" lvl="0"><number>&lsqb;0380&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 71</cross-reference>A, the SOI wafer <highlight><bold>178</bold></highlight> is composed of the base wafer <highlight><bold>177</bold></highlight> made by the flowchart of <cross-reference target="DRAWINGS">FIG. 70</cross-reference> and an SOI layer wafer <highlight><bold>166</bold></highlight> bonded to the base wafer <highlight><bold>177</bold></highlight>. The SOI layer wafer <highlight><bold>166</bold></highlight> is made by the flowchart of <cross-reference target="DRAWINGS">FIG. 66</cross-reference> and has the structure of <cross-reference target="DRAWINGS">FIG. 65A</cross-reference>. The bonding of the base wafer <highlight><bold>177</bold></highlight> and SOI layer wafer <highlight><bold>166</bold></highlight> is carried out according to the flowchart of <cross-reference target="DRAWINGS">FIG. 67</cross-reference>. At this time, a notch <highlight><bold>169</bold></highlight> of the SOI layer wafer <highlight><bold>166</bold></highlight> is aligned with the notch <highlight><bold>179</bold></highlight> of the base wafer <highlight><bold>177</bold></highlight>, and the wafers <highlight><bold>166</bold></highlight> and <highlight><bold>177</bold></highlight> are bonded together. </paragraph>
<paragraph id="P-0381" lvl="0"><number>&lsqb;0381&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 71</cross-reference>A, the notches <highlight><bold>169</bold></highlight> and <highlight><bold>179</bold></highlight> agree with each other. Compared with the SOI wafer <highlight><bold>173</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 62A</cross-reference> of the ninth embodiment, the SOI wafer <highlight><bold>178</bold></highlight> of the comparison example has the notch <highlight><bold>179</bold></highlight> on the base wafer <highlight><bold>177</bold></highlight>, instead of the reference ID mark <highlight><bold>165</bold></highlight>. Based on the notch <highlight><bold>179</bold></highlight>, the bonding is carried out. </paragraph>
<paragraph id="P-0382" lvl="0"><number>&lsqb;0382&rsqb;</number> In <cross-reference target="DRAWINGS">FIG. 71B, a</cross-reference> mark <highlight><bold>164</bold></highlight> for managing the quality of the wafer is formed on the back of the wafer. </paragraph>
<paragraph id="P-0383" lvl="0"><number>&lsqb;0383&rsqb;</number> As mentioned above, the first to ninth embodiments of the present invention provide semiconductor wafers that involve minimum wafer-to-wafer variation and are manufacturable at high yield; methods of manufacturing such semiconductor wafers; methods of manufacturing semiconductor device on such wafers; and equipment for manufacturing semiconductor device on such wafers. Effects of the first to ninth embodiments are as follows: </paragraph>
<paragraph id="P-0384" lvl="2"><number>&lsqb;0384&rsqb;</number> (1) A wafer according to the first to ninth embodiments is provided with ID marks on the bevel contour thereof. The ID marks contain data related to products formed on the wafer. When new products are formed on the wafer in a manufacturing process, an ID mark related to the new products is formed on the wafer if necessary. Namely, an optional number of ID marks are formed on the wafer as and when needed. According to the ID marks, optimum processing conditions are speedily determined for individual manufacturing processes without accessing a host computer. This prevents wafer-to-wafer variation. </paragraph>
<paragraph id="P-0385" lvl="2"><number>&lsqb;0385&rsqb;</number> (2) A wafer according to the first to ninth embodiments is provided with an ID mark in a flattened part on the bevel contour of the wafer. Even if the wafer has no reference position, the ID mark can be read at high speed due to the flattened part. </paragraph>
<paragraph id="P-0386" lvl="2"><number>&lsqb;0386&rsqb;</number> (3) A wafer according to the first to ninth embodiments is provided with a plurality of ID marks on the bevel contour thereof. The ID marks contain the same data and are distanced from one another in horizontal and vertical directions. At least one of the ID marks can easily be read at high speed without precisely measuring the shape of the bevel contour. </paragraph>
<paragraph id="P-0387" lvl="2"><number>&lsqb;0387&rsqb;</number> (4) A wafer according to the first to ninth embodiments is provided with ID marks on each side of a reference position on the bevel contour of the wafer. The ID marks can speedily be read during semiconductor device manufacturing processes, thus improving productivity. </paragraph>
<paragraph id="P-0388" lvl="2"><number>&lsqb;0388&rsqb;</number> (5) An SOI wafer according to the fourth and ninth embodiments consists of a base wafer, an insulating film, and a monocrystalline silicon layer. The base wafer is provided with an ID mark. The SOI wafer avoids catching dust during semiconductor device manufacturing processes. The SOI wafer may have an ID mark functioning like a notch on a standard wafer. The SOI wafer is industrially manufacturable without additional processes and costs. </paragraph>
<paragraph id="P-0389" lvl="2"><number>&lsqb;0389&rsqb;</number> (6) The first to ninth embodiments emit a laser beam toward a part of the bevel contour of a wafer, to flatten the part and form a dot mark in the flattened part. The first to ninth embodiments irradiate the bevel contour of the wafer with light, monitor the intensity of reflected light from the bevel contour, detect a location on the bevel contour where the intensity of reflected light shows a maximal value, and determine the location as the dot mark formed part. In this way, the first to ninth embodiments of the present invention speedily detect a location on the bevel contour of a wafer where a small dot mark is formed. The first to ninth embodiments are capable of forming a dot mark that is easily recognizable even on the surface of a wafer that is roughened during semiconductor device manufacturing processes. </paragraph>
<paragraph id="P-0390" lvl="2"><number>&lsqb;0390&rsqb;</number> (7) Unlike the related art that employs a single ID mark to manage a large amount of data and takes a long time to read the necessary data from the ID mark during a manufacturing process, the first to ninth embodiments form ID marks on each wafer as mentioned above, so that necessary data for managing semiconductor device manufacturing processes is speedily read from the ID marks. </paragraph>
<paragraph id="P-0391" lvl="0"><number>&lsqb;0391&rsqb;</number> According to the first to ninth embodiments, each semiconductor device manufacturing equipment can speedily read the ID marks to grasp the processing conditions of the preceding process and flexibly determine the processing conditions of its own. This results in manufacturing semiconductor device of uniform characteristics. In particular, the ID marks of the first to ninth embodiments are useful in setting the proper conditions for experimental processes that are in a development stage, so that these processes may quickly be applied to an actual manufacturing line. </paragraph>
<paragraph id="P-0392" lvl="0"><number>&lsqb;0392&rsqb;</number> Additional advantages and modifications of the present invention will readily occur to those skilled in the art. Therefore, the present invention in its broader aspects is not limited to the specific details and representative first to ninth embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A semiconductor wafer comprising: 
<claim-text>a bevel contour formed along the periphery of said wafer; </claim-text>
<claim-text>products formed on said wafer; and </claim-text>
<claim-text>an ID mark formed on said bevel contour and containing data including a properties, manufacturing conditions, and test results of said products. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>said bevel contour has a surface whose roughness is greater than that of a surface of said wafer where said products are formed. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>said ID mark is repeatedly formed on said bevel contour at different positions in a wafer thickness direction. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein: 
<claim-text>said bevel contour has a first bevel contour on a first principal plane side of said wafer and a second bevel contour on a second principal plane side of said wafer; and </claim-text>
<claim-text>said ID mark is formed on each of said first and second bevel contours. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein: 
<claim-text>said ID mark is formed on each side of a reference position defined on said bevel contour. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein: 
<claim-text>said reference position is an object or a mark indicating a crystal orientation of said wafer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, wherein: 
<claim-text>said object or mark is one of an orientation flat, a notch, and an inscription formed on said wafer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein: 
<claim-text>said ID mark includes a wafer ID mark formed on one side of said reference position, to indicate a manufacturing history of said wafer and a product ID mark formed on the other side of said reference position, to indicate the manufacturing history of said products. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein: 
<claim-text>said bevel contour has a first bevel contour on a first principal plane side of said wafer and a second bevel contour on a second principal plane side of said wafer opposite to said first principal plane; and </claim-text>
<claim-text>said first bevel contour receives an ID mark made by a device maker and said second bevel contour receives an ID mark containing a manufacture number made by a wafer maker. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein: 
<claim-text>said products are formed on the first principal plane of said wafer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. A semiconductor wafer comprising: 
<claim-text>a base wafer; </claim-text>
<claim-text>an insulating layer arranged on said base wafer; </claim-text>
<claim-text>a monocrystalline silicon layer arranged on said insulating layer; </claim-text>
<claim-text>products formed on said monocrystalline silicon layer; and </claim-text>
<claim-text>an ID mark formed on said base wafer and containing data including a properties, manufacturing conditions, and test results of said products. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein: 
<claim-text>said ID mark is made of dots formed with laser beams. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein: 
<claim-text>said ID mark is formed on the periphery of said base wafer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference>, wherein: 
<claim-text>said ID mark is formed on a bevel contour formed along the periphery of said base wafer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. A semiconductor wafer comprising: 
<claim-text>a circular first principal plane on which semiconductor device is formed; </claim-text>
<claim-text>a bevel contour formed along the periphery of said wafer; and </claim-text>
<claim-text>a reference ID mark formed on said bevel contour and indicating a crystal orientation of said wafer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein: 
<claim-text>said reference ID mark is a two-dimensional matrix code including an L-shaped guide cell; and </claim-text>
<claim-text>a position of said L-shaped guide cell is used as a reference to identify a crystal orientation of said wafer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference>, wherein: 
<claim-text>said L-shaped guide cell is arranged on a crystal orientation line on said first principal plane. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference>, wherein: 
<claim-text>the bevel contour includes a first bevel contour on a first principal plane side of said wafer and a second bevel contour on a second principal plane side of said wafer opposite to said first principal plane; and </claim-text>
<claim-text>said reference ID mark is formed on each of said first and second bevel contours. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. A semiconductor wafer comprising: 
<claim-text>a circular first principal plane on which semiconductor device is formed; </claim-text>
<claim-text>a reference ID mark formed on said wafer and indicating a crystal orientation of said wafer; </claim-text>
<claim-text>a recess formed on the periphery of said wafer and having a bottom inclined with respect to said first principal plane; and </claim-text>
<claim-text>an etch pit formed on said bottom and remaining after a polishing process carried out on said wafer, said etch pit being defined by second-orientation crystal faces that are different from first-orientation crystal faces exposed at said first principal plane. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. A semiconductor wafer comprising: 
<claim-text>a circular base wafer; </claim-text>
<claim-text>a bevel contour formed along the periphery of said base wafer; </claim-text>
<claim-text>an insulating layer arranged on said base wafer; </claim-text>
<claim-text>a monocrystalline silicon layer arranged on said insulating layer; and </claim-text>
<claim-text>a reference position defined on the periphery of said monocrystalline silicon layer, to indicate a crystal orientation of said monocrystalline silicon layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00022">claim 20</dependent-claim-reference>, further comprising: 
<claim-text>a reference ID mark formed on said bevel contour according to said reference position, to indicate the crystal orientation of said monocrystalline silicon layer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The wafer of <dependent-claim-reference depends_on="CLM-00022">claim 20</dependent-claim-reference>, further comprising: 
<claim-text>an ID mark formed on said bevel contour, at least indicating data related to said wafer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. An equipment for manufacturing semiconductor device, comprising: 
<claim-text>an orientation measuring unit to measure a crystal orientation of a semiconductor wafer; and </claim-text>
<claim-text>a marking unit to form a reference ID mark on said wafer according to the measured crystal orientation, said reference ID mark being used to identify said crystal orientation. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00024">
<claim-text><highlight><bold>24</bold></highlight>. The equipment of <dependent-claim-reference depends_on="CLM-00022">claim 23</dependent-claim-reference>, wherein said orientation measuring unit includes: 
<claim-text>an X-ray source to emit X-rays toward a principal plane of said wafer; </claim-text>
<claim-text>a two-dimensional X-ray detector to detect X-rays transmitted through or reflected by said wafer; and </claim-text>
<claim-text>a display to display a Laue image based on the detected X-rays. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00025">
<claim-text><highlight><bold>25</bold></highlight>. The equipment of <dependent-claim-reference depends_on="CLM-00022">claim 23</dependent-claim-reference>, wherein said marking unit includes: 
<claim-text>a laser marker to emit a laser beam onto said wafer, to form said reference ID mark on said wafer; </claim-text>
<claim-text>a measuring device to measure an offset angle between a spot of said laser beam on said wafer and a line representing the measured crystal orientation; and </claim-text>
<claim-text>a rotating device to rotate one of said wafer and laser marker. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00026">
<claim-text><highlight><bold>26</bold></highlight>. An equipment for manufacturing semiconductor device, comprising: 
<claim-text>a wafer stage having a rotary mechanism; </claim-text>
<claim-text>a light source to emit a light beam toward a rotation center of said wafer stage to irradiate a principal plane of a wafer set on said wafer stage; </claim-text>
<claim-text>a detector to measure a intensity of scattered light from crystal defects on said wafer; </claim-text>
<claim-text>a computer to analyze a rotation angle dependence of the measured intensity; </claim-text>
<claim-text>a marking unit to form a reference ID mark on said wafer to indicate a crystal orientation of said wafer; and </claim-text>
<claim-text>a chamber covering at least said wafer stage, wafer, light source, and detector, to block external light. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00027">
<claim-text><highlight><bold>27</bold></highlight>. An equipment for manufacturing semiconductor device, comprising: 
<claim-text>a wafer stage; </claim-text>
<claim-text>a light source to emit light onto a principal plane of a wafer set on said wafer stage; </claim-text>
<claim-text>a photodetector having a photosensitive face surrounding an emission mouth of said light source and inclined with respect to an advancing direction of the emitted light, said photodetector measuring a intensity of scattered light from etch pits formed on said principal plane of said wafer; </claim-text>
<claim-text>a computer to analyze a rotation angle dependence of the measured intensity; </claim-text>
<claim-text>a marking unit to form a reference ID mark on said wafer, to indicate a crystal orientation of said wafer; and </claim-text>
<claim-text>a chamber covering at least said wafer stage, wafer, light source, and photodetector, to block external light. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00028">
<claim-text><highlight><bold>28</bold></highlight>. The equipment of <dependent-claim-reference depends_on="CLM-00022">claim 27</dependent-claim-reference>, wherein: 
<claim-text>said emitted light is a parallel light flux. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00029">
<claim-text><highlight><bold>29</bold></highlight>. The equipment of <dependent-claim-reference depends_on="CLM-00022">claim 27</dependent-claim-reference>, wherein: 
<claim-text>said photosensitive face is inclined by about 35 degrees with respect to said advancing direction. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00030">
<claim-text><highlight><bold>30</bold></highlight>. The equipment of <dependent-claim-reference depends_on="CLM-00022">claim 28</dependent-claim-reference>, wherein: 
<claim-text>a distance between the center of said parallel light flux and the center of said photosensitive face is 0.7 times a distance between the principal plane of said wafer and the center of said photosensitive face. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00031">
<claim-text><highlight><bold>31</bold></highlight>. A method of manufacturing semiconductor device, comprising: 
<claim-text>forming a bevel contour along the periphery of a semiconductor wafer; </claim-text>
<claim-text>forming products on said wafer; </claim-text>
<claim-text>forming a first ID mark on said bevel contour, said first ID mark containing data including a properties, manufacturing conditions, and test results of said products; </claim-text>
<claim-text>reading said first ID mark; and </claim-text>
<claim-text>forming other products on said wafer according to a data read from said first ID mark. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00032">
<claim-text><highlight><bold>32</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 31</dependent-claim-reference>, comprising: 
<claim-text>forming a second ID mark on said bevel contour in the vicinity of said first ID mark, said second ID mark containing data including a properties, manufacturing conditions, and test results of products formed on said wafer after the formation of said first ID mark. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00033">
<claim-text><highlight><bold>33</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 31</dependent-claim-reference>, wherein forming a first ID mark on said bevel contour includes: 
<claim-text>emitting a laser beam toward a part of said bevel contour to flatten said part, a roughness of said bevel contour being greater than a roughness of an area of said wafer where said products are formed; and </claim-text>
<claim-text>forming dots that constitute said first ID mark in the flattened part of said bevel contour. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00034">
<claim-text><highlight><bold>34</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 33</dependent-claim-reference>, wherein reading said first ID mark includes: 
<claim-text>emitting light onto said bevel contour and monitoring the intensity of reflected light from said bevel contour; and </claim-text>
<claim-text>detecting a location where the intensity of reflected light shows a maximal value and determining said location as the part where said dots are formed. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00035">
<claim-text><highlight><bold>35</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 31</dependent-claim-reference>, wherein: 
<claim-text>forming a bevel contour along the periphery of a semiconductor wafer includes forming a first bevel contour on a first principal plane side of said wafer on which said products are formed and a second bevel contour on a second principal plane side of said wafer opposite to said first principal plane; </claim-text>
<claim-text>forming a first ID mark on said bevel contour includes forming an ID mark on said first bevel contour by a device maker and an ID mark on said second bevel contour by a wafer maker; and </claim-text>
<claim-text>said ID mark by the device maker is stored in a host computer of said device maker in advance. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00036">
<claim-text><highlight><bold>36</bold></highlight>. A method of manufacturing semiconductor device, comprising: 
<claim-text>forming a recess on the periphery of a semiconductor wafer with a bottom of said recess being inclined with respect to a first principal plane of said wafer on which the semiconductor device is formed; </claim-text>
<claim-text>forming an etch pit on said bottom by carrying out an etching process whose etching speed differs depending on crystal orientations of said wafer, said etch pit being defined with second-orientation crystal faces that are different from first-orientation crystal faces exposed at said first principal plane; </claim-text>
<claim-text>determining a crystal orientation of said recess according to a shape of said etch pit; and </claim-text>
<claim-text>forming a reference ID mark on said wafer, to indicate a crystal orientation of said wafer. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00037">
<claim-text><highlight><bold>37</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 36</dependent-claim-reference>, wherein determining a crystal orientation of said recess includes: 
<claim-text>emitting light onto said etch pit; </claim-text>
<claim-text>evaluating a rotation angle dependence of a intensity of reflected light from said second-orientation crystal faces; and </claim-text>
<claim-text>determining a crystal orientation of said recess according to said rotation angle dependence. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00038">
<claim-text><highlight><bold>38</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 37</dependent-claim-reference>, wherein determining a crystal orientation of said recess according to said rotation angle dependence includes: 
<claim-text>storing, in a database, a rotation angle dependence data for etch pits formed on an entire circumferential area of said wafer; </claim-text>
<claim-text>comparing the evaluated rotation angle dependence with the data stored in said database; and </claim-text>
<claim-text>determining a crystal orientation of said recess according to results of the comparison. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00039">
<claim-text><highlight><bold>39</bold></highlight>. A method of manufacturing semiconductor device, comprising: 
<claim-text>emitting a light beam onto a principal plane of a wafer; </claim-text>
<claim-text>measuring a intensity of scattered light from crystal defects in said wafer; </claim-text>
<claim-text>analyzing a rotation angle dependence of the measured intensity; and </claim-text>
<claim-text>determining a crystal orientation of said wafer according to the analyzed rotation angle dependence. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00040">
<claim-text><highlight><bold>40</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 39</dependent-claim-reference>, wherein: 
<claim-text>said light beam is a laser beam in one of a visible range and an infrared range. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00041">
<claim-text><highlight><bold>41</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00033">claim 39</dependent-claim-reference>, wherein: 
<claim-text>said rotation angle dependence has sinusoidal periodicity. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00042">
<claim-text><highlight><bold>42</bold></highlight>. A method of manufacturing a semiconductor wafer, comprising: 
<claim-text>forming said wafer by slicing a monocrystalline ingot; </claim-text>
<claim-text>removing undulation on a principal plane of said wafer by carrying out an etching process on said wafer, said etching process using an alkali solution and involving different etching speeds depending on crystal orientations; </claim-text>
<claim-text>measuring a crystal orientation of said wafer according to etch pits formed on said principal plane by said etching process; </claim-text>
<claim-text>forming a reference ID mark on said wafer, to indicate the measured crystal orientation of said wafer; and </claim-text>
<claim-text>removing said etch pits. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00043">
<claim-text><highlight><bold>43</bold></highlight>. A method of manufacturing a semiconductor wafer, comprising: 
<claim-text>forming a bevel contour along the periphery of a circular base wafer; </claim-text>
<claim-text>forming a reference ID mark on said bevel contour, to indicate a crystal orientation of an SOI layer wafer; </claim-text>
<claim-text>forming the SOI layer wafer having a reference position indicating the crystal orientation of said SOI layer wafer; </claim-text>
<claim-text>forming an insulating layer on a first principal plane of said SOI layer wafer; and </claim-text>
<claim-text>bonding said base wafer to a insulating layer side of said SOI layer wafer with said reference ID mark being aligned with said reference position. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00044">
<claim-text><highlight><bold>44</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00044">claim 43</dependent-claim-reference>, comprising: 
<claim-text>implanting hydrogen ions into the first principal plane before bonding said base wafer to said SOI layer wafer, to form a hydrogen-ion-implanted layer in said SOI layer wafer away from said insulating layer; and </claim-text>
<claim-text>cleaving said SOI layer wafer along said hydrogen-ion-implanted layer after bonding said base wafer to said insulating layer side.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>14</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003608A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003608A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003608A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003608A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003608A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003608A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003608A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030003608A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030003608A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030003608A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030003608A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030003608A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030003608A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030003608A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030003608A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030003608A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00016">
<image id="EMI-D00016" file="US20030003608A1-20030102-D00016.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00017">
<image id="EMI-D00017" file="US20030003608A1-20030102-D00017.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00018">
<image id="EMI-D00018" file="US20030003608A1-20030102-D00018.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00019">
<image id="EMI-D00019" file="US20030003608A1-20030102-D00019.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00020">
<image id="EMI-D00020" file="US20030003608A1-20030102-D00020.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00021">
<image id="EMI-D00021" file="US20030003608A1-20030102-D00021.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00022">
<image id="EMI-D00022" file="US20030003608A1-20030102-D00022.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00023">
<image id="EMI-D00023" file="US20030003608A1-20030102-D00023.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00024">
<image id="EMI-D00024" file="US20030003608A1-20030102-D00024.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00025">
<image id="EMI-D00025" file="US20030003608A1-20030102-D00025.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00026">
<image id="EMI-D00026" file="US20030003608A1-20030102-D00026.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00027">
<image id="EMI-D00027" file="US20030003608A1-20030102-D00027.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00028">
<image id="EMI-D00028" file="US20030003608A1-20030102-D00028.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00029">
<image id="EMI-D00029" file="US20030003608A1-20030102-D00029.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00030">
<image id="EMI-D00030" file="US20030003608A1-20030102-D00030.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00031">
<image id="EMI-D00031" file="US20030003608A1-20030102-D00031.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00032">
<image id="EMI-D00032" file="US20030003608A1-20030102-D00032.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00033">
<image id="EMI-D00033" file="US20030003608A1-20030102-D00033.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00034">
<image id="EMI-D00034" file="US20030003608A1-20030102-D00034.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00035">
<image id="EMI-D00035" file="US20030003608A1-20030102-D00035.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00036">
<image id="EMI-D00036" file="US20030003608A1-20030102-D00036.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00037">
<image id="EMI-D00037" file="US20030003608A1-20030102-D00037.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00038">
<image id="EMI-D00038" file="US20030003608A1-20030102-D00038.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00039">
<image id="EMI-D00039" file="US20030003608A1-20030102-D00039.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00040">
<image id="EMI-D00040" file="US20030003608A1-20030102-D00040.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00041">
<image id="EMI-D00041" file="US20030003608A1-20030102-D00041.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00042">
<image id="EMI-D00042" file="US20030003608A1-20030102-D00042.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00043">
<image id="EMI-D00043" file="US20030003608A1-20030102-D00043.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00044">
<image id="EMI-D00044" file="US20030003608A1-20030102-D00044.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00045">
<image id="EMI-D00045" file="US20030003608A1-20030102-D00045.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00046">
<image id="EMI-D00046" file="US20030003608A1-20030102-D00046.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00047">
<image id="EMI-D00047" file="US20030003608A1-20030102-D00047.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00048">
<image id="EMI-D00048" file="US20030003608A1-20030102-D00048.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00049">
<image id="EMI-D00049" file="US20030003608A1-20030102-D00049.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00050">
<image id="EMI-D00050" file="US20030003608A1-20030102-D00050.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00051">
<image id="EMI-D00051" file="US20030003608A1-20030102-D00051.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00052">
<image id="EMI-D00052" file="US20030003608A1-20030102-D00052.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00053">
<image id="EMI-D00053" file="US20030003608A1-20030102-D00053.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
