
---------- Begin Simulation Statistics ----------
final_tick                               128680242000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 281752                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661096                       # Number of bytes of host memory used
host_op_rate                                   308327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   354.92                       # Real time elapsed on the host
host_tick_rate                              362559414                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.128680                       # Number of seconds simulated
sim_ticks                                128680242000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431867                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.286802                       # CPI: cycles per instruction
system.cpu.discardedOps                        691595                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        13197155                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.777120                       # IPC: instructions per cycle
system.cpu.numCycles                        128680242                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954855     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646356     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534684     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431867                       # Class of committed instruction
system.cpu.tickCycles                       115483087                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37753                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84090                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          127                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       732539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          447                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1465980                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            457                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20405451                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16342562                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            142552                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8782099                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8691469                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.968014                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050600                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433994                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300039                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133955                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35643209                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35643209                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35646507                       # number of overall hits
system.cpu.dcache.overall_hits::total        35646507                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        88480                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          88480                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        88543                       # number of overall misses
system.cpu.dcache.overall_misses::total         88543                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6938336000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6938336000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6938336000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6938336000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35731689                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35731689                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735050                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735050                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002476                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002476                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002478                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002478                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78416.998192                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78416.998192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78361.203031                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78361.203031                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56439                       # number of writebacks
system.cpu.dcache.writebacks::total             56439                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23998                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23998                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23998                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        64482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        64539                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        64539                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5420120000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5420120000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5422925000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5422925000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001805                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001805                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001806                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001806                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84056.325796                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84056.325796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84025.550442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84025.550442                       # average overall mshr miss latency
system.cpu.dcache.replacements                  64027                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21447065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21447065                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29997                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29997                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1419397000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1419397000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001397                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001397                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47317.965130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47317.965130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1189697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1189697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50251.193242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50251.193242                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14196144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14196144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        58483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        58483                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5518939000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5518939000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94368.260862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94368.260862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17676                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17676                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4230423000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4230423000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002863                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103669.051878                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103669.051878                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3298                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3298                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           63                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           63                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018744                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018744                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           57                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2805000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2805000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016959                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016959                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 49210.526316                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 49210.526316                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.270050                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35889210                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             64539                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            556.085623                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.270050                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998574                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71890967                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71890967                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49598956                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17151159                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9897467                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27645181                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27645181                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27645181                       # number of overall hits
system.cpu.icache.overall_hits::total        27645181                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668906                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668906                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668906                       # number of overall misses
system.cpu.icache.overall_misses::total        668906                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17431059000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17431059000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17431059000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17431059000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28314087                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28314087                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28314087                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28314087                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023624                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023624                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023624                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023624                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26059.056130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26059.056130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26059.056130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26059.056130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668508                       # number of writebacks
system.cpu.icache.writebacks::total            668508                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668906                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668906                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668906                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668906                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  16093247000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  16093247000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  16093247000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  16093247000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023624                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023624                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023624                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023624                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24059.056130                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24059.056130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24059.056130                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24059.056130                       # average overall mshr miss latency
system.cpu.icache.replacements                 668508                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27645181                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27645181                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668906                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668906                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17431059000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17431059000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28314087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28314087                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023624                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023624                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26059.056130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26059.056130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668906                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  16093247000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  16093247000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24059.056130                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24059.056130                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.732233                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28314087                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668906                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.328948                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.732233                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57297080                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57297080                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 128680242000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431867                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               668393                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18700                       # number of demand (read+write) hits
system.l2.demand_hits::total                   687093                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668393                       # number of overall hits
system.l2.overall_hits::.cpu.data               18700                       # number of overall hits
system.l2.overall_hits::total                  687093                       # number of overall hits
system.l2.demand_misses::.cpu.inst                513                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45839                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46352                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               513                       # number of overall misses
system.l2.overall_misses::.cpu.data             45839                       # number of overall misses
system.l2.overall_misses::total                 46352                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50068000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4836370000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4886438000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50068000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4836370000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4886438000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668906                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            64539                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               733445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668906                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           64539                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              733445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.710253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063198                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.710253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063198                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97598.440546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105507.755405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105420.219192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97598.440546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105507.755405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105420.219192                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37549                       # number of writebacks
system.l2.writebacks::total                     37549                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46346                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46346                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39748000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3919282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3959030000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39748000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3919282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3959030000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.710175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063189                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.710175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.063189                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77632.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85510.363486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85423.337505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77632.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85510.363486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85423.337505                       # average overall mshr miss latency
system.l2.replacements                          38185                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        56439                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56439                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        56439                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56439                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668423                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668423                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668423                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668423                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1995                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1995                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4066039000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4066039000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.951111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.951111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104762.418840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104762.418840                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3289799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3289799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.951111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.951111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84762.418840                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84762.418840                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50068000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50068000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97598.440546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97598.440546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39748000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39748000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77632.812500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77632.812500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    770331000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    770331000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23732                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23732                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.296098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.296098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109624.448556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109624.448556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    629483000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    629483000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.295887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.295887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89644.403304                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89644.403304                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8009.414405                       # Cycle average of tags in use
system.l2.tags.total_refs                     1465831                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46377                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.606853                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.543348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        43.906423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7958.964634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977712                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5690                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5909789                       # Number of tag accesses
system.l2.tags.data_accesses                  5909789                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002465724500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2099                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2099                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              162682                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35471                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46346                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37549                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46346                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37549                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46346                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37549                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.066698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.079482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    174.874822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2098     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2099                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.875655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.860860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.710988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              225     10.72%     10.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%     10.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1684     80.23%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              188      8.96%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2099                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2966144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2403136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     23.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  128679772000                       # Total gap between requests
system.mem_ctrls.avgGap                    1533819.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2932416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2401344                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 254646.707922728325                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 22788393.574827127159                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18661326.421813849360                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          512                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45834                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37549                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13471000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1563600750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2901384889750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26310.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34114.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  77269298.51                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2933376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2966144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2403136                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2403136                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          512                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45834                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46346                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37549                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37549                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       254647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     22795854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         23050501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       254647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       254647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     18675252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        18675252                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     18675252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       254647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     22795854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        41725753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46331                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37521                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2835                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2382                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2358                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               708365500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             231655000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1577071750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15289.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34039.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19154                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26209                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            41.34                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        38488                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   139.432135                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    99.802858                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   166.867774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        24231     62.96%     62.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8794     22.85%     85.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2369      6.16%     91.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1324      3.44%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          540      1.40%     96.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          287      0.75%     97.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          252      0.65%     98.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          230      0.60%     98.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          461      1.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        38488                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2965184                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2401344                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               23.043040                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               18.661326                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       138166140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        73433250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      164755500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      97697520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10157540640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25526591010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  27917136480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   64075320540                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   497.942182                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  72318447750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4296760000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  52065034250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       136645320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        72628710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      166047840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98162100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10157540640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25949638170                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  27560886240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   64141549020                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   498.456857                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  71386459500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4296760000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  52997022500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7534                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37549                       # Transaction distribution
system.membus.trans_dist::CleanEvict              195                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7534                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       130436                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 130436                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5369280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5369280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46346                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46346    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46346                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           234286000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          250158250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            692638                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        93988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668508                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40807                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40807                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668906                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23732                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2006320                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       193105                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2199425                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     85594496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7742592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               93337088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38185                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2403136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           771630                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000775                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028290                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 771042     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    578      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             771630                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 128680242000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2915874000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2006718999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         193623993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
