$date
  Thu Oct  5 13:42:23 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mealymoore_test $end
$var reg 1 ! x $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 2 $ y[1:0] $end
$var reg 1 % z1 $end
$var reg 1 & z2 $end
$scope module uut $end
$var reg 1 ' x $end
$var reg 1 ( clk $end
$var reg 1 ) reset $end
$var reg 2 * y[1:0] $end
$var reg 1 + z1 $end
$var reg 1 , z2 $end
$comment currentstate is not handled $end
$comment nextstate is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
b00 $
0%
U&
0'
0(
1)
b00 *
0+
U,
#5000000
1"
1(
#10000000
1!
0"
0#
1'
0(
0)
#15000000
1"
b01 $
1(
b01 *
#20000000
0"
0(
#25000000
1"
b10 $
1(
b10 *
#30000000
0!
0"
0'
0(
#35000000
1"
b11 $
1(
b11 *
#40000000
0"
0(
#45000000
1"
b00 $
1(
b00 *
#50000000
1!
0"
1'
0(
#55000000
1"
b01 $
1(
b01 *
#60000000
0"
0(
#65000000
1"
b10 $
1(
b10 *
#70000000
0"
0(
#75000000
1"
1(
#80000000
0"
0(
#85000000
1"
1(
#90000000
0"
0(
#95000000
1"
1(
#100000000
