#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 11 22:34:11 2021
# Process ID: 31218
# Current directory: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj
# Command line: vivado -mode batch -source design.tcl -notrace
# Log file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/vivado.log
# Journal file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/vivado.jou
#-----------------------------------------------------------
source design.tcl -notrace
#HD: Setting Tcl Params:
	place.closeImportedSites == 1
	tcl.notrace == 1
	hd.visual == 0
#HD: Running synthesis for block cnn_layer_accel
	Writing results to: ./Synth/cnn_layer_accel
	Parsing PRJ file: ./Sources/prj/cnn_layer_accel.prj
	WARNING: No XDC file specified for cnn_layer_accel
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top cnn_layer_accel -part xcvu37p-fsvh2892-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31312 
ERROR: [Synth 8-2715] syntax error near end [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1296]
ERROR: [Synth 8-1031] C_NUM_RD_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:159]
ERROR: [Synth 8-1031] C_INIT_ID_WTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:160]
ERROR: [Synth 8-1031] C_INIT_ADDR_WTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:161]
ERROR: [Synth 8-1031] C_INIT_LEN_WTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:162]
ERROR: [Synth 8-1031] C_NUM_RD_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:163]
ERROR: [Synth 8-1031] C_INIT_DATA_WTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:165]
ERROR: [Synth 8-1031] C_NUM_RD_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:166]
ERROR: [Synth 8-1031] C_NUM_RD_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:167]
ERROR: [Synth 8-1031] C_NUM_RD_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:168]
ERROR: [Synth 8-1031] C_NUM_WR_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:170]
ERROR: [Synth 8-1031] clk is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1293]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1401]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1401]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1414]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1419]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1444]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1444]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1454]
Failed to read verilog '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 20 Errors encountered.
synth_design failed
ERROR: [Synth 8-2715] syntax error near end [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1296]
ERROR: [Synth 8-1031] C_NUM_RD_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:159]
ERROR: [Synth 8-1031] C_INIT_ID_WTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:160]
ERROR: [Synth 8-1031] C_INIT_ADDR_WTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:161]
ERROR: [Synth 8-1031] C_INIT_LEN_WTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:162]
ERROR: [Synth 8-1031] C_NUM_RD_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:163]
ERROR: [Synth 8-1031] C_INIT_DATA_WTH is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:165]
ERROR: [Synth 8-1031] C_NUM_RD_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:166]
ERROR: [Synth 8-1031] C_NUM_RD_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:167]
ERROR: [Synth 8-1031] C_NUM_RD_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:168]
ERROR: [Synth 8-1031] C_NUM_WR_CLIENTS is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:170]
ERROR: [Synth 8-1031] clk is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1293]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1401]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1401]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1414]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1419]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1444]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1444]
ERROR: [Synth 8-1031] init_rd_rem is not declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_FAS.sv:1454]
#HD: Writing checkpoint ./Synth/cnn_layer_accel/cnn_layer_accel_synth_design_error.dcp for debug.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.

    while executing
"source $tclDir/run.tcl"
    (file "design.tcl" line 74)
INFO: [Common 17-206] Exiting Vivado at Thu Nov 11 22:35:03 2021...
