# Up-Down Counter Description

## ğŸ“˜ Module Overview

This module implements a 3-bit up-down counter with direction control and edge-triggered reverse logic. It automatically changes direction when reaching predefined upper or lower bounds and also supports manual direction reversal through an input signal.

The counter starts from `0`, counts up to `7`, then down to `0`, and repeats this pattern continuously. If the `reverse` signal is asserted for one clock cycle, the current counting direction is toggled.

---

## ğŸ”§ I/O Ports

| Port     | Direction | Width | Description                                      |
|----------|-----------|-------|--------------------------------------------------|
| `clk`    | Input     | 1     | Clock signal, rising-edge triggered              |
| `rst_n`  | Input     | 1     | Active-low asynchronous reset                    |
| `reverse`| Input     | 1     | Direction toggle signal (active for 1 cycle)     |
| `counter`| Output    | 3     | 3-bit counter value (range: 0 to 7)              |

---

## ğŸ” Counter Behavior

- **Reset Behavior**:
  - When `rst_n` is deasserted (`0`), `counter` is reset to `0` and direction is set to up (`+1`).
  
- **Normal Operation**:
  - When counting **up**:
    - Increments by 1 every clock cycle.
    - Upon reaching value `7`, the direction automatically changes to **down**.
  - When counting **down**:
    - Decrements by 1 every clock cycle.
    - Upon reaching value `0`, the direction automatically changes to **up**.

- **Manual Direction Change**:
  - If the `reverse` signal is high (`1`) for **one clock cycle**, the current direction is flipped immediately.

---

### ğŸ“· Counter Block Diagram

![Counter Block Diagram](counter_diagram.jpg)

---

## Directory Structure
```
pkhuang_up_down_counter_vip/
â”œâ”€â”€ design/
â”‚   â””â”€â”€ rtl.v
|
â”œâ”€â”€ cov/
â”‚   â””â”€â”€ counter_coverage.sv
â”‚
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ tb_top.sv
â”‚
â”œâ”€â”€ seq/
â”‚   â”œâ”€â”€ rand_reverse_seq.sv
â”‚   â”œâ”€â”€ always_reverse_seq.sv
â”‚   â””â”€â”€ never_reverse_seq.sv
â”‚
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ counter_env.sv
â”‚   â”œâ”€â”€ counter_agent.sv
â”‚   â”œâ”€â”€ counter_driver.sv
â”‚   â”œâ”€â”€ counter_monitor.sv
â”‚   â”œâ”€â”€ counter_seq_item.sv
â”‚   â”œâ”€â”€ counter_interface.sv
â”‚   â”œâ”€â”€ counter_package.sv
â”‚   â””â”€â”€ counter_config.sv
â”‚
â”œâ”€â”€ scb/
â”‚   â””â”€â”€ counter_scoreboard.sv
â”‚
â””â”€â”€ test/
    â”œâ”€â”€ counter_test_base.sv
    â”œâ”€â”€ rand_reverse_test.sv
    â”œâ”€â”€ always_reverse_test.sv
    â””â”€â”€ never_reverse_test.sv
```