<stg><name>minver_hwa</name>


<trans_list>

<trans id="1135" from="1" to="2">
<condition id="3328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="2" to="3">
<condition id="3834">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="2" to="2">
<condition id="3835">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="3" to="4">
<condition id="3334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="4" to="5">
<condition id="3335">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="4" to="81">
<condition id="3646">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="5" to="11">
<condition id="3836">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="5" to="6">
<condition id="3842">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="6" to="7">
<condition id="3837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="7" to="8">
<condition id="3838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="8" to="9">
<condition id="3839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="9" to="10">
<condition id="3840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="10" to="5">
<condition id="3841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="11" to="12">
<condition id="3345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="12" to="13">
<condition id="3346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="13" to="14">
<condition id="3347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="14" to="15">
<condition id="3348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="15" to="16">
<condition id="3350">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="15" to="25">
<condition id="3349">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="16" to="17">
<condition id="3352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="17" to="18">
<condition id="3354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="18" to="25">
<condition id="3843">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="18" to="19">
<condition id="3850">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="19" to="20">
<condition id="3844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="20" to="21">
<condition id="3845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="21" to="22">
<condition id="3846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="22" to="23">
<condition id="3847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="23" to="24">
<condition id="3848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="24" to="18">
<condition id="3849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="25" to="26">
<condition id="3371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="26" to="44">
<condition id="3851">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="26" to="27">
<condition id="3869">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="27" to="28">
<condition id="3852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="28" to="29">
<condition id="3853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="29" to="30">
<condition id="3854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="30" to="31">
<condition id="3855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="31" to="32">
<condition id="3856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="32" to="33">
<condition id="3857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="33" to="34">
<condition id="3858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="34" to="35">
<condition id="3859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="35" to="36">
<condition id="3860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="36" to="37">
<condition id="3861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="37" to="38">
<condition id="3862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="38" to="39">
<condition id="3863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="39" to="40">
<condition id="3864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="40" to="41">
<condition id="3865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="41" to="42">
<condition id="3866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="42" to="43">
<condition id="3867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="43" to="26">
<condition id="3868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="44" to="45">
<condition id="3395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="45" to="64">
<condition id="3870">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="45" to="46">
<condition id="3889">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="46" to="47">
<condition id="3871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="47" to="48">
<condition id="3872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="48" to="49">
<condition id="3873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="49" to="50">
<condition id="3874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="50" to="51">
<condition id="3875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="51" to="52">
<condition id="3876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="52" to="53">
<condition id="3877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="53" to="54">
<condition id="3878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="54" to="55">
<condition id="3879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="55" to="56">
<condition id="3880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="56" to="57">
<condition id="3881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="57" to="58">
<condition id="3882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="58" to="59">
<condition id="3883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="59" to="60">
<condition id="3884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="60" to="61">
<condition id="3885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="61" to="62">
<condition id="3886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="62" to="63">
<condition id="3887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="63" to="45">
<condition id="3888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="64" to="65">
<condition id="3627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="65" to="66">
<condition id="3628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="66" to="67">
<condition id="3629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="67" to="68">
<condition id="3630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="68" to="69">
<condition id="3631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="69" to="70">
<condition id="3632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="70" to="71">
<condition id="3633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="71" to="72">
<condition id="3634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="72" to="73">
<condition id="3635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="73" to="74">
<condition id="3636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="74" to="75">
<condition id="3637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="75" to="76">
<condition id="3638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="76" to="77">
<condition id="3639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="77" to="78">
<condition id="3640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="78" to="79">
<condition id="3641">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="79" to="80">
<condition id="3642">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="80" to="4">
<condition id="3644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="81" to="82">
<condition id="3648">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="81" to="15">
<condition id="3833">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="82" to="83">
<condition id="3890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1691" from="83" to="150">
<condition id="3891">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1692" from="83" to="84">
<condition id="3958">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="84" to="85">
<condition id="3892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="85" to="86">
<condition id="3893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="86" to="87">
<condition id="3894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="87" to="88">
<condition id="3895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="88" to="89">
<condition id="3896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="89" to="90">
<condition id="3897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="90" to="91">
<condition id="3898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="91" to="92">
<condition id="3899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="92" to="93">
<condition id="3900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="93" to="94">
<condition id="3901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="94" to="95">
<condition id="3902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="95" to="96">
<condition id="3903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="96" to="97">
<condition id="3904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="97" to="98">
<condition id="3905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="98" to="99">
<condition id="3906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="99" to="100">
<condition id="3907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="100" to="101">
<condition id="3908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="101" to="102">
<condition id="3909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="102" to="103">
<condition id="3910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="103" to="104">
<condition id="3911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="104" to="105">
<condition id="3912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="105" to="106">
<condition id="3913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="106" to="107">
<condition id="3914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="107" to="108">
<condition id="3915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="108" to="109">
<condition id="3916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="109" to="110">
<condition id="3917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="110" to="111">
<condition id="3918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="111" to="112">
<condition id="3919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="112" to="113">
<condition id="3920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="113" to="114">
<condition id="3921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="114" to="115">
<condition id="3922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="115" to="116">
<condition id="3923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="116" to="117">
<condition id="3924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="117" to="118">
<condition id="3925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="118" to="119">
<condition id="3926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1660" from="119" to="120">
<condition id="3927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="120" to="121">
<condition id="3928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="121" to="122">
<condition id="3929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="122" to="123">
<condition id="3930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="123" to="124">
<condition id="3931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="124" to="125">
<condition id="3932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="125" to="126">
<condition id="3933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="126" to="127">
<condition id="3934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="127" to="128">
<condition id="3935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="128" to="129">
<condition id="3936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="129" to="130">
<condition id="3937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="130" to="131">
<condition id="3938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="131" to="132">
<condition id="3939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="132" to="133">
<condition id="3940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="133" to="134">
<condition id="3941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="134" to="135">
<condition id="3942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="135" to="136">
<condition id="3943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="136" to="137">
<condition id="3944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="137" to="138">
<condition id="3945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="138" to="139">
<condition id="3946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="139" to="140">
<condition id="3947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1681" from="140" to="141">
<condition id="3948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="141" to="142">
<condition id="3949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="142" to="143">
<condition id="3950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1684" from="143" to="144">
<condition id="3951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1685" from="144" to="145">
<condition id="3952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1686" from="145" to="146">
<condition id="3953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1687" from="146" to="147">
<condition id="3954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="147" to="148">
<condition id="3955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="148" to="149">
<condition id="3956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1690" from="149" to="82">
<condition id="3957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="150" to="81">
<condition id="3832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %a_3), !map !31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %a_2), !map !37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %a_1), !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %a_0), !map !49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @minver_hwa_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="64">
<![CDATA[
:6  %work = alloca [500 x i5], align 1

]]></Node>
<StgValue><ssdm name="work"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond7 = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond7, label %.preheader13.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %work_addr = getelementptr [500 x i5]* %work, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="work_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:5  store i5 %i, i5* %work_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3111">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
.preheader13.preheader:0  %r = alloca i32

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.preheader:1  store i32 0, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_5 = phi i5 [ %k, %30 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader13:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_5, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:2  %k = add i5 %i_5, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:3  br i1 %tmp_2, label %.preheader8.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
.preheader12.preheader:0  %i_5_cast = zext i5 %i_5 to i32

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12.preheader:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
.preheader12.preheader:2  %tmp_3 = zext i5 %i_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader12.preheader:3  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_5, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
.preheader12.preheader:4  %tmp_15 = zext i7 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader12.preheader:5  %tmp_22 = or i7 %tmp_9, 3

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader12.preheader:6  %tmp_23 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_22)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:7  %a_0_addr_13 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="a_0_addr_13"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader12.preheader:8  %tmp_25 = or i7 %tmp_9, 2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader12.preheader:9  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_25)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:10  %a_0_addr_11 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="a_0_addr_11"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader12.preheader:11  %tmp_29 = or i7 %tmp_9, 1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.preheader12.preheader:12  %tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:13  %a_0_addr_9 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="a_0_addr_9"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:14  %a_0_addr_7 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="a_0_addr_7"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:15  %a_1_addr_13 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="a_1_addr_13"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:16  %a_1_addr_11 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="a_1_addr_11"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:17  %a_1_addr_9 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="a_1_addr_9"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:18  %a_1_addr_7 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="a_1_addr_7"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:19  %a_2_addr_13 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="a_2_addr_13"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:20  %a_2_addr_11 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="a_2_addr_11"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:21  %a_2_addr_9 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="a_2_addr_9"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:22  %a_2_addr_7 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="a_2_addr_7"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:23  %a_3_addr_13 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="a_3_addr_13"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:24  %a_3_addr_11 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="a_3_addr_11"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:25  %a_3_addr_9 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="a_3_addr_9"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:26  %a_3_addr_7 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="a_3_addr_7"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader12.preheader:27  %arrayNo2 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i_5, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="arrayNo2"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="5">
<![CDATA[
.preheader12.preheader:28  %tmp_34 = trunc i5 %i_5 to i2

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader12.preheader:29  %tmp_35 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_5, i2 %tmp_34)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="7">
<![CDATA[
.preheader12.preheader:30  %tmp_36 = zext i7 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:31  %a_0_addr_5 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="a_0_addr_5"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:32  %a_1_addr_5 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="a_1_addr_5"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:33  %a_2_addr_5 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="a_2_addr_5"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:34  %a_3_addr_5 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="a_3_addr_5"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3114">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:35  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3116">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:0  %wmax = phi float [ %wmax_1, %_ifconv ], [ 0.000000e+00, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="wmax"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:1  %r_1 = phi i32 [ %i_6, %_ifconv ], [ %i_5_cast, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:2  %exitcond6 = icmp eq i32 %r_1, 16

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond6, label %_ifconv1, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %i_6 = add nsw i32 1, %r_1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="3">
<![CDATA[
_ifconv:4  %arrayNo2_cast_cast2_s = zext i3 %arrayNo2 to i5

]]></Node>
<StgValue><ssdm name="arrayNo2_cast_cast2_s"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
_ifconv:5  %n_assign_s = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo2_cast_cast2_s, i32 %r_1, i2 %tmp_34)

]]></Node>
<StgValue><ssdm name="n_assign_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="225" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
_ifconv:5  %n_assign_s = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo2_cast_cast2_s, i32 %r_1, i2 %tmp_34)

]]></Node>
<StgValue><ssdm name="n_assign_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:6  %n_assign_1_to_int = bitcast float %n_assign_s to i32

]]></Node>
<StgValue><ssdm name="n_assign_1_to_int"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %n_assign_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:8  %tmp_50 = trunc i32 %n_assign_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:9  %notlhs = icmp ne i8 %tmp_42, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:10  %notrhs = icmp eq i23 %tmp_50, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %tmp_44 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_45 = fcmp oge float %n_assign_s, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %tmp_46 = and i1 %tmp_44, %tmp_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %f_neg_i = xor i32 %n_assign_1_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="f_neg_i"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:15  %f_1 = bitcast i32 %f_neg_i to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:16  %w_3 = select i1 %tmp_46, float %n_assign_s, float %f_1

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:17  %w_3_to_int = bitcast float %w_3 to i32

]]></Node>
<StgValue><ssdm name="w_3_to_int"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:18  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_3_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:19  %tmp_56 = trunc i32 %w_3_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:20  %wmax_to_int = bitcast float %wmax to i32

]]></Node>
<StgValue><ssdm name="wmax_to_int"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21  %tmp_49 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wmax_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:22  %tmp_58 = trunc i32 %wmax_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:23  %notlhs3 = icmp ne i8 %tmp_47, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:24  %notrhs3 = icmp eq i23 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:25  %tmp_51 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:26  %notlhs4 = icmp ne i8 %tmp_49, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:27  %notrhs4 = icmp eq i23 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %tmp_52 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %tmp_53 = and i1 %tmp_51, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:30  %tmp_54 = fcmp ogt float %w_3, %wmax

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %tmp_55 = and i1 %tmp_53, %tmp_54

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3959">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %r_load_1 = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load_1"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:32  %wmax_1 = select i1 %tmp_55, float %w_3, float %wmax

]]></Node>
<StgValue><ssdm name="wmax_1"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:33  %r_2 = select i1 %tmp_55, i32 %r_1, i32 %r_load_1

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:34  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:36  store i32 %r_2, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2911">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:37  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:0  %r_load = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="3">
<![CDATA[
_ifconv1:2  %arrayNo2_cast_cast2_1 = zext i3 %arrayNo2 to i5

]]></Node>
<StgValue><ssdm name="arrayNo2_cast_cast2_1"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
_ifconv1:3  %pivot = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo2_cast_cast2_1, i32 %r_load, i2 %tmp_34)

]]></Node>
<StgValue><ssdm name="pivot"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="264" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
_ifconv1:3  %pivot = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo2_cast_cast2_1, i32 %r_load, i2 %tmp_34)

]]></Node>
<StgValue><ssdm name="pivot"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:4  %pivot_to_int = bitcast float %pivot to i32

]]></Node>
<StgValue><ssdm name="pivot_to_int"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:5  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pivot_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="23" op_0_bw="32">
<![CDATA[
_ifconv1:6  %tmp_43 = trunc i32 %pivot_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:7  %notlhs1 = icmp ne i8 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv1:8  %notrhs1 = icmp eq i23 %tmp_43, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:9  %tmp_11 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %tmp_16 = fcmp oge float %pivot, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:11  %tmp_20 = and i1 %tmp_11, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %f_neg_i1 = xor i32 %pivot_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="f_neg_i1"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:13  %f = bitcast i32 %f_neg_i1 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:14  %api = select i1 %tmp_20, float %pivot, float %f

]]></Node>
<StgValue><ssdm name="api"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="276" st_id="14" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:15  %tmp_5 = fpext float %api to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3121">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:1  %tmp_4 = sext i32 %r_load to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3121">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64">
<![CDATA[
_ifconv1:16  %tmp_5_to_int = bitcast double %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_to_int"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3121">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:17  %tmp_37 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_5_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3121">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="52" op_0_bw="64">
<![CDATA[
_ifconv1:18  %tmp_48 = trunc i64 %tmp_5_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3121">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv1:19  %notlhs2 = icmp ne i11 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3121">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv1:20  %notrhs2 = icmp eq i52 %tmp_48, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3121">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:21  %tmp_39 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3121">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:22  %tmp_40 = fcmp ole double %tmp_5, 1.000000e-06

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3121">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv1:23  %tmp_41 = and i1 %tmp_39, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3121">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:24  br i1 %tmp_41, label %.loopexit.loopexit63, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3122">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = icmp eq i32 %r_load, %i_5_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3122">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %.loopexit11, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3123">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %work_addr_3 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="work_addr_3"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3123">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="9">
<![CDATA[
:1  %work_load_2 = load i5* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name="work_load_2"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3123">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %work_addr_4 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="work_addr_4"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3123">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_41" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="9">
<![CDATA[
:3  %work_load_3 = load i5* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name="work_load_3"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3125">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit63:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3128">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:0  ret i32 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="295" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="5" op_0_bw="9">
<![CDATA[
:1  %work_load_2 = load i5* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name="work_load_2"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="9">
<![CDATA[
:3  %work_load_3 = load i5* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name="work_load_3"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:4  store i5 %work_load_3, i5* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="298" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:5  store i5 %work_load_2, i5* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j = phi i5 [ 0, %4 ], [ %j_1, %7 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond5 = icmp eq i5 %j, -16

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %j_1 = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond5, label %.loopexit11.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %arrayNo4 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %j, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="arrayNo4"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="5">
<![CDATA[
:5  %tmp_103 = trunc i5 %j to i2

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3131">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3131">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="3">
<![CDATA[
:18  %arrayNo4_cast_cast1_s = zext i3 %arrayNo4 to i5

]]></Node>
<StgValue><ssdm name="arrayNo4_cast_cast1_s"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:19  %w = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo4_cast_cast1_s, i32 %i_5_cast, i2 %tmp_103)

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:21  switch i3 %arrayNo4, label %branch147 [
    i3 0, label %branch144
    i3 1, label %branch145
    i3 2, label %branch146
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="312" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:19  %w = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo4_cast_cast1_s, i32 %i_5_cast, i2 %tmp_103)

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
:0  %r_load_2 = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load_2"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:9  %tmp_66 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %r_load_2, i2 %tmp_103)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="34">
<![CDATA[
:10  %tmp_67 = sext i34 %tmp_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %a_0_addr_3 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="a_0_addr_3"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %a_1_addr_3 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="a_1_addr_3"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a_2_addr_3 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="a_2_addr_3"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a_3_addr_3 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="a_3_addr_3"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:20  %tmp_68 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo4_cast_cast1_s, i32 %r_load_2, i2 %tmp_103)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="321" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:20  %tmp_68 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo4_cast_cast1_s, i32 %r_load_2, i2 %tmp_103)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:6  %tmp_64 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_5, i2 %tmp_103)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="7">
<![CDATA[
:7  %tmp_65 = zext i7 %tmp_64 to i64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_0_addr_2 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="a_0_addr_2"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %a_1_addr_2 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="a_1_addr_2"/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %a_2_addr_2 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="a_2_addr_2"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2923">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %a_3_addr_2 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="a_3_addr_2"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3132">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="arrayNo4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch146:0  store float %tmp_68, float* %a_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3133">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="arrayNo4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch145:0  store float %tmp_68, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3134">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="arrayNo4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch144:0  store float %tmp_68, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3135">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="arrayNo4" val="!0"/>
<literal name="arrayNo4" val="!1"/>
<literal name="arrayNo4" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch147:0  store float %tmp_68, float* %a_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="334" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3136">
<or_exp><and_exp><literal name="arrayNo4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch146:1  store float %w, float* %a_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3136">
<or_exp><and_exp><literal name="arrayNo4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch146:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3139">
<or_exp><and_exp><literal name="arrayNo4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch145:1  store float %w, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3139">
<or_exp><and_exp><literal name="arrayNo4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch145:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3141">
<or_exp><and_exp><literal name="arrayNo4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch144:1  store float %w, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3141">
<or_exp><and_exp><literal name="arrayNo4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch144:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3143">
<or_exp><and_exp><literal name="arrayNo4" val="!0"/>
<literal name="arrayNo4" val="!1"/>
<literal name="arrayNo4" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch147:1  store float %w, float* %a_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3143">
<or_exp><and_exp><literal name="arrayNo4" val="!0"/>
<literal name="arrayNo4" val="!1"/>
<literal name="arrayNo4" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch147:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3145">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11.loopexit:0  br label %.loopexit11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11:0  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="344" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i5 [ 0, %.loopexit11 ], [ %i_8, %10 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond4 = icmp eq i5 %i_2, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i_8 = add i5 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond4, label %.preheader10.preheader, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %arrayNo5 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i_2, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="arrayNo5"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="5">
<![CDATA[
:4  %tmp_104 = trunc i5 %i_2 to i2

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3149">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_28) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3149">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="353" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="3">
<![CDATA[
:11  %arrayNo5_cast_cast_c = zext i3 %arrayNo5 to i5

]]></Node>
<StgValue><ssdm name="arrayNo5_cast_cast_c"/></StgValue>
</operation>

<operation id="354" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:12  %tmp_77 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo5_cast_cast_c, i32 %i_5_cast, i2 %tmp_104)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="355" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:14  switch i3 %arrayNo5, label %branch139 [
    i3 0, label %branch136
    i3 1, label %branch137
    i3 2, label %branch138
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="356" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:12  %tmp_77 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo5_cast_cast_c, i32 %i_5_cast, i2 %tmp_104)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="358" st_id="29" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="359" st_id="30" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="360" st_id="31" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="361" st_id="32" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="362" st_id="33" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="363" st_id="34" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="364" st_id="35" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="365" st_id="36" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="366" st_id="37" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="367" st_id="38" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="368" st_id="39" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="369" st_id="40" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="370" st_id="41" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="371" st_id="42" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2940">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="372" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="373" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:5  %tmp_75 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_5, i2 %tmp_104)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="375" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="7">
<![CDATA[
:6  %tmp_76 = zext i7 %tmp_75 to i64

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="376" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %a_0_addr_4 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="a_0_addr_4"/></StgValue>
</operation>

<operation id="377" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_1_addr_4 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="a_1_addr_4"/></StgValue>
</operation>

<operation id="378" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %a_2_addr_4 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="a_2_addr_4"/></StgValue>
</operation>

<operation id="379" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %a_3_addr_4 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="a_3_addr_4"/></StgValue>
</operation>

<operation id="380" st_id="43" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_12 = fdiv float %tmp_77, %pivot

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="381" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3152">
<or_exp><and_exp><literal name="arrayNo5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch138:0  store float %tmp_12, float* %a_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3152">
<or_exp><and_exp><literal name="arrayNo5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3154">
<or_exp><and_exp><literal name="arrayNo5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch137:0  store float %tmp_12, float* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3154">
<or_exp><and_exp><literal name="arrayNo5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3156">
<or_exp><and_exp><literal name="arrayNo5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch136:0  store float %tmp_12, float* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3156">
<or_exp><and_exp><literal name="arrayNo5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="43" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3158">
<or_exp><and_exp><literal name="arrayNo5" val="!0"/>
<literal name="arrayNo5" val="!1"/>
<literal name="arrayNo5" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch139:0  store float %tmp_12, float* %a_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3158">
<or_exp><and_exp><literal name="arrayNo5" val="!0"/>
<literal name="arrayNo5" val="!1"/>
<literal name="arrayNo5" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="389" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:0  %tmp_27 = icmp eq i5 %i_5, 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="390" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:1  %tmp_20_1 = icmp eq i5 %i_5, 1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="391" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:2  %tmp_20_2 = icmp eq i5 %i_5, 2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="392" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:3  %tmp_20_3 = icmp eq i5 %i_5, 3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="393" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:4  %tmp_20_4 = icmp eq i5 %i_5, 4

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="394" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:5  %tmp_20_5 = icmp eq i5 %i_5, 5

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="395" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:6  %tmp_20_6 = icmp eq i5 %i_5, 6

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="396" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:7  %tmp_20_7 = icmp eq i5 %i_5, 7

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="397" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:8  %tmp_20_8 = icmp eq i5 %i_5, 8

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="398" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:9  %tmp_20_9 = icmp eq i5 %i_5, 9

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="399" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:10  %tmp_20_s = icmp eq i5 %i_5, 10

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="400" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:11  %tmp_20_10 = icmp eq i5 %i_5, 11

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="401" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:12  %tmp_20_11 = icmp eq i5 %i_5, 12

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="402" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:13  %tmp_20_12 = icmp eq i5 %i_5, 13

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="403" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:14  %tmp_20_13 = icmp eq i5 %i_5, 14

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="404" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:15  %tmp_20_14 = icmp eq i5 %i_5, 15

]]></Node>
<StgValue><ssdm name="tmp_20_14"/></StgValue>
</operation>

<operation id="405" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:16  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="406" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader10:0  %i_3 = phi i5 [ %i_9, %._crit_edge ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="407" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:1  %exitcond3 = icmp eq i5 %i_3, -16

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="408" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:2  %i_9 = add i5 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="409" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:3  br i1 %exitcond3, label %29, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2957">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="411" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2957">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="412" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2957">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2957">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %tmp_14 = icmp eq i5 %i_3, %i_5

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2957">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_14, label %._crit_edge, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3161">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3162">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3162">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="418" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
:30  %tmp_15_cast = zext i5 %i_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="419" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:31  %w_1 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo2_cast_cast2_1, i32 %tmp_15_cast, i2 %tmp_34)

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="420" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:31  %w_1 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo2_cast_cast2_1, i32 %tmp_15_cast, i2 %tmp_34)

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="421" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32">
<![CDATA[
:32  %w_1_to_int = bitcast float %w_1 to i32

]]></Node>
<StgValue><ssdm name="w_1_to_int"/></StgValue>
</operation>

<operation id="422" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33  %tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="423" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="23" op_0_bw="32">
<![CDATA[
:34  %tmp_105 = trunc i32 %w_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="424" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %notlhs5 = icmp ne i8 %tmp_69, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="425" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:36  %notrhs5 = icmp eq i23 %tmp_105, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="426" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:37  %tmp_71 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="427" st_id="48" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp_72 = fcmp oeq float %w_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="428" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:39  %tmp_73 = and i1 %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="429" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:40  br i1 %tmp_73, label %._crit_edge18, label %.preheader9.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3164">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.0:0  br i1 %tmp_27, label %.preheader9.1, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_0_load = load float* %a_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="432" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3166">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.1:0  br i1 %tmp_20_1, label %.preheader9.2, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3167">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.2:0  br i1 %tmp_20_2, label %.preheader9.3, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3168">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.3:0  br i1 %tmp_20_3, label %.preheader9.4, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3169">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.4:0  br i1 %tmp_20_4, label %.preheader9.5, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_1_load = load float* %a_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="437" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3171">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.5:0  br i1 %tmp_20_5, label %.preheader9.6, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3172">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.6:0  br i1 %tmp_20_6, label %.preheader9.7, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3173">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.7:0  br i1 %tmp_20_7, label %.preheader9.8, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3174">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.8:0  br i1 %tmp_20_8, label %.preheader9.9, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_2_load = load float* %a_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="442" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3176">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.9:0  br i1 %tmp_20_9, label %.preheader9.10, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3177">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.10:0  br i1 %tmp_20_s, label %.preheader9.11, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3178">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.11:0  br i1 %tmp_20_10, label %.preheader9.12, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3179">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.12:0  br i1 %tmp_20_11, label %.preheader9.13, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_3_load = load float* %a_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="447" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3181">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.13:0  br i1 %tmp_20_12, label %.preheader9.14, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3182">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.14:0  br i1 %tmp_20_13, label %.preheader9.15, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3183">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.15:0  br i1 %tmp_20_14, label %.preheader9.16, label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:0  %tmp_18_neg = xor i32 %w_1_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_18_neg"/></StgValue>
</operation>

<operation id="451" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32">
<![CDATA[
.preheader9.16:1  %tmp_17 = bitcast i32 %tmp_18_neg to float

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="452" st_id="48" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="453" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3185">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.16188:0  br label %._crit_edge18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="454" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_0_load = load float* %a_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="455" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_32 = fmul float %w_1, %a_0_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="456" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_0_load_2 = load float* %a_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="457" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_1_load = load float* %a_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="458" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_1, %a_1_load

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="459" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_1_load_2 = load float* %a_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="460" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_2_load = load float* %a_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="461" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_1, %a_2_load

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="462" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_2_load_2 = load float* %a_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_2"/></StgValue>
</operation>

<operation id="463" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_3_load = load float* %a_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="464" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_1, %a_3_load

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="465" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_3_load_2 = load float* %a_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_2"/></StgValue>
</operation>

<operation id="466" st_id="49" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="467" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_32 = fmul float %w_1, %a_0_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="468" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_0_load_2 = load float* %a_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="469" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="470" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_0_load_4 = load float* %a_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="471" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_1, %a_1_load

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="472" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_1_load_2 = load float* %a_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="473" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_1, %a_1_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="474" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_1_load_4 = load float* %a_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>

<operation id="475" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_1, %a_2_load

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="476" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_2_load_2 = load float* %a_2_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_2"/></StgValue>
</operation>

<operation id="477" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_1, %a_2_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="478" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_2_load_4 = load float* %a_2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_4"/></StgValue>
</operation>

<operation id="479" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_1, %a_3_load

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="480" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_3_load_2 = load float* %a_3_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_2"/></StgValue>
</operation>

<operation id="481" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_1, %a_3_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="482" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_3_load_4 = load float* %a_3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_4"/></StgValue>
</operation>

<operation id="483" st_id="50" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="484" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_32 = fmul float %w_1, %a_0_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="485" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="486" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_0_load_4 = load float* %a_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="487" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="488" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_0_load_6 = load float* %a_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="489" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_1, %a_1_load

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="490" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_1, %a_1_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="491" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_1_load_4 = load float* %a_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>

<operation id="492" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_1, %a_1_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="493" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_1_load_6 = load float* %a_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>

<operation id="494" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_1, %a_2_load

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="495" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_1, %a_2_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="496" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_2_load_4 = load float* %a_2_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_4"/></StgValue>
</operation>

<operation id="497" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_1, %a_2_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="498" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_2_load_6 = load float* %a_2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_6"/></StgValue>
</operation>

<operation id="499" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_1, %a_3_load

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="500" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_1, %a_3_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="501" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_3_load_4 = load float* %a_3_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_4"/></StgValue>
</operation>

<operation id="502" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_1, %a_3_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="503" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_3_load_6 = load float* %a_3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_6"/></StgValue>
</operation>

<operation id="504" st_id="51" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="505" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:0  %tmp_78 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="506" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="7">
<![CDATA[
:1  %tmp_79 = zext i7 %tmp_78 to i64

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="507" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:2  %tmp_80 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_3, i2 %tmp_34)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="508" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_0_addr_8 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="a_0_addr_8"/></StgValue>
</operation>

<operation id="509" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %a_1_addr_8 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="a_1_addr_8"/></StgValue>
</operation>

<operation id="510" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %a_2_addr_8 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="a_2_addr_8"/></StgValue>
</operation>

<operation id="511" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %a_3_addr_8 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_79

]]></Node>
<StgValue><ssdm name="a_3_addr_8"/></StgValue>
</operation>

<operation id="512" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_32 = fmul float %w_1, %a_0_load

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="513" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_0_load_1 = load float* %a_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="514" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="515" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="516" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_0_load_6 = load float* %a_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="517" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="518" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_1, %a_1_load

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="519" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_1_load_1 = load float* %a_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="520" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_1, %a_1_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="521" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_1, %a_1_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="522" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_1_load_6 = load float* %a_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>

<operation id="523" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_1, %a_1_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="524" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_1, %a_2_load

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="525" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_2_load_1 = load float* %a_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="526" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_1, %a_2_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="527" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_1, %a_2_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="528" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_2_load_6 = load float* %a_2_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_6"/></StgValue>
</operation>

<operation id="529" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_1, %a_2_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="530" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_1, %a_3_load

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="531" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_3_load_1 = load float* %a_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="532" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_1, %a_3_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="533" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_1, %a_3_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="534" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="6">
<![CDATA[
:0  %a_3_load_6 = load float* %a_3_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_6"/></StgValue>
</operation>

<operation id="535" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_1, %a_3_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="536" st_id="52" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="537" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %tmp_82 = or i7 %tmp_78, 1

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="538" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:7  %tmp_83 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_82)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="539" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_0_addr_10 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="a_0_addr_10"/></StgValue>
</operation>

<operation id="540" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a_1_addr_10 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="a_1_addr_10"/></StgValue>
</operation>

<operation id="541" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %a_2_addr_10 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="a_2_addr_10"/></StgValue>
</operation>

<operation id="542" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %a_3_addr_10 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="a_3_addr_10"/></StgValue>
</operation>

<operation id="543" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_0_load_1 = load float* %a_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="544" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="545" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_0_load_3 = load float* %a_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="546" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="547" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="548" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_1_load_1 = load float* %a_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="549" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_1, %a_1_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="550" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_1_load_3 = load float* %a_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>

<operation id="551" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_1, %a_1_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="552" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_1, %a_1_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="553" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_2_load_1 = load float* %a_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="554" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_1, %a_2_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="555" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_2_load_3 = load float* %a_2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_3"/></StgValue>
</operation>

<operation id="556" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_1, %a_2_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="557" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_1, %a_2_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="558" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_3_load_1 = load float* %a_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="559" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_1, %a_3_load_2

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="560" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_3_load_3 = load float* %a_3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_3"/></StgValue>
</operation>

<operation id="561" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_1, %a_3_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="562" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_1, %a_3_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="563" st_id="53" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="564" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %tmp_84 = or i7 %tmp_78, 2

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="565" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:10  %tmp_85 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_84)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="566" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %a_0_addr_12 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="a_0_addr_12"/></StgValue>
</operation>

<operation id="567" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %a_1_addr_12 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="a_1_addr_12"/></StgValue>
</operation>

<operation id="568" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %a_2_addr_12 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="a_2_addr_12"/></StgValue>
</operation>

<operation id="569" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %a_3_addr_12 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_85

]]></Node>
<StgValue><ssdm name="a_3_addr_12"/></StgValue>
</operation>

<operation id="570" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="571" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_0_load_3 = load float* %a_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="572" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="573" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_0_load_5 = load float* %a_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="574" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="575" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_1_load_1, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="576" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_1_load_3 = load float* %a_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>

<operation id="577" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_1, %a_1_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="578" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_1_load_5 = load float* %a_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="579" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_1, %a_1_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="580" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_2_load_1, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="581" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_2_load_3 = load float* %a_2_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_3"/></StgValue>
</operation>

<operation id="582" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_1, %a_2_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="583" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_2_load_5 = load float* %a_2_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_5"/></StgValue>
</operation>

<operation id="584" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_1, %a_2_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="585" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_3_load_1, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="586" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_3_load_3 = load float* %a_3_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_3"/></StgValue>
</operation>

<operation id="587" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_1, %a_3_load_4

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="588" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_3_load_5 = load float* %a_3_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_5"/></StgValue>
</operation>

<operation id="589" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_1, %a_3_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="590" st_id="54" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="591" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:12  %tmp_86 = or i7 %tmp_78, 3

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="592" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:13  %tmp_87 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_86)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="593" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %a_0_addr_14 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="a_0_addr_14"/></StgValue>
</operation>

<operation id="594" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %a_1_addr_14 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="a_1_addr_14"/></StgValue>
</operation>

<operation id="595" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %a_2_addr_14 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="a_2_addr_14"/></StgValue>
</operation>

<operation id="596" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3163">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %a_3_addr_14 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="a_3_addr_14"/></StgValue>
</operation>

<operation id="597" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="598" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_0_load_3, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="599" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_0_load_5 = load float* %a_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="600" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="601" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_0_load_7 = load float* %a_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="602" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_1_load_1, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="603" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_1_load_3, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="604" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_1_load_5 = load float* %a_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="605" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_1, %a_1_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="606" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_1_load_7 = load float* %a_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>

<operation id="607" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_2_load_1, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="608" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_2_load_3, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="609" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_2_load_5 = load float* %a_2_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_5"/></StgValue>
</operation>

<operation id="610" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_1, %a_2_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="611" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_2_load_7 = load float* %a_2_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_7"/></StgValue>
</operation>

<operation id="612" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_3_load_1, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="613" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_3_load_3, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="614" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_3_load_5 = load float* %a_3_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_5"/></StgValue>
</operation>

<operation id="615" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_1, %a_3_load_6

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="616" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_3_load_7 = load float* %a_3_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_7"/></StgValue>
</operation>

<operation id="617" st_id="55" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="618" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="619" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_0_load_3, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="620" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_0_load_5, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="621" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_0_load_7 = load float* %a_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="622" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_1_load_1, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="623" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_1_load_3, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="624" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_1_load_5, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="625" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_1_load_7 = load float* %a_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>

<operation id="626" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_2_load_1, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="627" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_2_load_3, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="628" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_2_load_5, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="629" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_2_load_7 = load float* %a_2_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_2_load_7"/></StgValue>
</operation>

<operation id="630" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_3_load_1, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="631" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_3_load_3, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="632" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_3_load_5, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="633" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="6">
<![CDATA[
:2  %a_3_load_7 = load float* %a_3_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_3_load_7"/></StgValue>
</operation>

<operation id="634" st_id="56" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="635" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="636" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_0_load_3, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="637" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_0_load_5, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="638" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_0_load_7, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="639" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_1_load_1, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="640" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_1_load_3, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="641" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_1_load_5, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="642" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_1_load_7, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="643" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_2_load_1, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="644" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_2_load_3, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="645" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_2_load_5, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="646" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_2_load_7, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="647" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_3_load_1, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="648" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_3_load_3, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="649" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_3_load_5, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="650" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_3_load_7, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="651" st_id="57" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="652" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_33 = fsub float %a_0_load_1, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="653" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_0_load_3, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="654" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_0_load_5, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="655" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_0_load_7, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="656" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_1_load_1, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="657" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_1_load_3, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="658" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_1_load_5, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="659" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_1_load_7, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="660" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_2_load_1, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="661" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_2_load_3, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="662" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_2_load_5, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="663" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_2_load_7, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="664" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_3_load_1, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="665" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_3_load_3, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="666" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_3_load_5, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="667" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_3_load_7, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="668" st_id="58" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="669" st_id="59" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_33, float* %a_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3165">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_0_load_3, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="672" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_0_load_5, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="673" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_0_load_7, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="674" st_id="59" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_4, float* %a_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3170">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_1_load_3, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="677" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_1_load_5, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="678" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_1_load_7, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="679" st_id="59" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_8, float* %a_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3175">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_2_load_3, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="682" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_2_load_5, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="683" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_2_load_7, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="684" st_id="59" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_11, float* %a_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3180">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_3_load_3, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="687" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_3_load_5, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="688" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_3_load_7, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="689" st_id="59" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="690" st_id="60" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_1, float* %a_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3186">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_0_load_5, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="693" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_0_load_7, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="694" st_id="60" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_5, float* %a_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3187">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_1_load_5, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="697" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_1_load_7, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="698" st_id="60" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_9, float* %a_2_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3188">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_2_load_5, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="701" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_2_load_7, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="702" st_id="60" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_12, float* %a_3_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_3_load_5, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="705" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_3_load_7, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="706" st_id="60" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="707" st_id="61" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_2, float* %a_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3190">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_0_load_7, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="710" st_id="61" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_6, float* %a_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_1_load_7, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="713" st_id="61" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_s, float* %a_2_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3192">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_2_load_7, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="716" st_id="61" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_13, float* %a_3_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3193">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_3_load_7, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="719" st_id="61" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="720" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
.preheader9.16:3  switch i3 %arrayNo2, label %branch135 [
    i3 0, label %branch132
    i3 1, label %branch133
    i3 2, label %branch134
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="721" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_3, float* %a_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3194">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_7, float* %a_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3195">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_10, float* %a_2_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3196">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:4  store float %tmp_23_14, float* %a_3_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3197">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="62" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3184">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="730" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3198">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_81 = zext i7 %tmp_80 to i64

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="731" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3198">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %a_0_addr_6 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="a_0_addr_6"/></StgValue>
</operation>

<operation id="732" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3198">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a_1_addr_6 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="a_1_addr_6"/></StgValue>
</operation>

<operation id="733" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3198">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %a_2_addr_6 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="a_2_addr_6"/></StgValue>
</operation>

<operation id="734" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3198">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %a_3_addr_6 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="a_3_addr_6"/></StgValue>
</operation>

<operation id="735" st_id="63" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3201">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_18 = fdiv float %tmp_17, %pivot

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="736" st_id="63" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3219">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="arrayNo2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch134:0  store float %tmp_18, float* %a_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3219">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="arrayNo2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %.preheader9.16188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="63" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3221">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="arrayNo2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch133:0  store float %tmp_18, float* %a_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3221">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="arrayNo2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %.preheader9.16188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="63" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3223">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="arrayNo2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch132:0  store float %tmp_18, float* %a_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3223">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="arrayNo2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %.preheader9.16188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="63" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="arrayNo2" val="!0"/>
<literal name="arrayNo2" val="!1"/>
<literal name="arrayNo2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch135:0  store float %tmp_18, float* %a_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
<literal name="arrayNo2" val="!0"/>
<literal name="arrayNo2" val="!1"/>
<literal name="arrayNo2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %.preheader9.16188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="744" st_id="64" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="745" st_id="65" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="746" st_id="66" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="747" st_id="67" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="748" st_id="68" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="749" st_id="69" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="750" st_id="70" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="751" st_id="71" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="752" st_id="72" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="753" st_id="73" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="754" st_id="74" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="755" st_id="75" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="756" st_id="76" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="757" st_id="77" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="758" st_id="78" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="759" st_id="79" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_13 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="760" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo2, label %branch131 [
    i3 0, label %branch128
    i3 1, label %branch129
    i3 2, label %branch130
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="761" st_id="80" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3244">
<or_exp><and_exp><literal name="arrayNo2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch130:0  store float %tmp_13, float* %a_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3244">
<or_exp><and_exp><literal name="arrayNo2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="80" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3246">
<or_exp><and_exp><literal name="arrayNo2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch129:0  store float %tmp_13, float* %a_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3246">
<or_exp><and_exp><literal name="arrayNo2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="80" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3248">
<or_exp><and_exp><literal name="arrayNo2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch128:0  store float %tmp_13, float* %a_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3248">
<or_exp><and_exp><literal name="arrayNo2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="80" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3250">
<or_exp><and_exp><literal name="arrayNo2" val="!0"/>
<literal name="arrayNo2" val="!1"/>
<literal name="arrayNo2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch131:0  store float %tmp_13, float* %a_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3250">
<or_exp><and_exp><literal name="arrayNo2" val="!0"/>
<literal name="arrayNo2" val="!1"/>
<literal name="arrayNo2" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="770" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader8:0  %i_4 = phi i5 [ %i_7, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="771" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:1  %exitcond1 = icmp eq i5 %i_4, -16

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="772" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:2  %i_7 = add i5 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="773" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="775" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %tmp_s = zext i5 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="776" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %work_addr_1 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="work_addr_1"/></StgValue>
</operation>

<operation id="777" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:3  %arrayNo3 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i_4, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="arrayNo3"/></StgValue>
</operation>

<operation id="778" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="2" op_0_bw="5">
<![CDATA[
.preheader.preheader:4  %tmp_38 = trunc i5 %i_4 to i2

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="779" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3260">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="781" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="9">
<![CDATA[
.preheader:0  %work_load = load i5* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name="work_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="782" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="9">
<![CDATA[
.preheader:0  %work_load = load i5* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name="work_load"/></StgValue>
</operation>

<operation id="783" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %tmp_8 = icmp eq i5 %work_load, %i_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="784" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_8, label %.preheader8.loopexit, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="786" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_10 = zext i5 %work_load to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="787" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %work_addr_2 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="work_addr_2"/></StgValue>
</operation>

<operation id="788" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="9">
<![CDATA[
:10  %work_load_1 = load i5* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name="work_load_1"/></StgValue>
</operation>

<operation id="789" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_60 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %work_load, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="790" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3261">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch63 [
    i3 0, label %branch60
    i3 1, label %branch61
    i3 2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3262">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch59 [
    i3 0, label %branch56
    i3 1, label %branch57
    i3 2, label %branch58
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3263">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch55 [
    i3 0, label %branch52
    i3 1, label %branch53
    i3 2, label %branch54
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3264">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch51 [
    i3 0, label %branch48
    i3 1, label %branch49
    i3 2, label %branch50
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3265">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch47 [
    i3 0, label %branch44
    i3 1, label %branch45
    i3 2, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3266">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch43 [
    i3 0, label %branch40
    i3 1, label %branch41
    i3 2, label %branch42
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3267">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch39 [
    i3 0, label %branch36
    i3 1, label %branch37
    i3 2, label %branch38
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3268">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch35 [
    i3 0, label %branch32
    i3 1, label %branch33
    i3 2, label %branch34
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3269">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch31 [
    i3 0, label %branch28
    i3 1, label %branch29
    i3 2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3270">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch27 [
    i3 0, label %branch24
    i3 1, label %branch25
    i3 2, label %branch26
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch23 [
    i3 0, label %branch20
    i3 1, label %branch21
    i3 2, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3272">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch19 [
    i3 0, label %branch16
    i3 1, label %branch17
    i3 2, label %branch18
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3273">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch15 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3274">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch11 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3275">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch7 [
    i3 0, label %branch4
    i3 1, label %branch5
    i3 2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3276">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:0  switch i3 %tmp_60, label %branch3 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3277">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="807" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3277">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="808" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="9">
<![CDATA[
:10  %work_load_1 = load i5* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name="work_load_1"/></StgValue>
</operation>

<operation id="809" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:11  store i5 %work_load, i5* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="5">
<![CDATA[
:21  %tmp_10_cast1 = zext i5 %work_load to i32

]]></Node>
<StgValue><ssdm name="tmp_10_cast1"/></StgValue>
</operation>

<operation id="811" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="3">
<![CDATA[
:22  %arrayNo3_cast_cast1_s = zext i3 %arrayNo3 to i5

]]></Node>
<StgValue><ssdm name="arrayNo3_cast_cast1_s"/></StgValue>
</operation>

<operation id="812" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:23  %tmp_62 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="813" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:12  store i5 %work_load_1, i5* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:23  %tmp_62 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="815" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="2" op_0_bw="5">
<![CDATA[
:14  %tmp_70 = trunc i5 %work_load to i2

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="816" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="3">
<![CDATA[
:24  %tmp_59_cast = zext i3 %tmp_60 to i5

]]></Node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="817" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:25  %tmp_63 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %tmp_59_cast, i32 %tmp_10_cast1, i2 %tmp_70)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="818" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:25  %tmp_63 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %tmp_59_cast, i32 %tmp_10_cast1, i2 %tmp_70)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="819" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:3  %tmp_59 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %work_load, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="820" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="7">
<![CDATA[
:4  %tmp_57 = zext i7 %tmp_59 to i64

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="821" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %a_0_addr = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="822" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_1_addr = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="823" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %a_2_addr = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="824" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %a_3_addr = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="825" st_id="88" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch126:0  store float %tmp_63, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="88" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch125:0  store float %tmp_63, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="88" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch124:0  store float %tmp_63, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="88" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch127:0  store float %tmp_63, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="833" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:15  %tmp_102 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %work_load, i2 %tmp_70)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="835" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="7">
<![CDATA[
:16  %tmp_61 = zext i7 %tmp_102 to i64

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="836" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a_0_addr_1 = getelementptr [64 x float]* %a_0, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="a_0_addr_1"/></StgValue>
</operation>

<operation id="837" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %a_1_addr_1 = getelementptr [64 x float]* %a_1, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="a_1_addr_1"/></StgValue>
</operation>

<operation id="838" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %a_2_addr_1 = getelementptr [64 x float]* %a_2, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="a_2_addr_1"/></StgValue>
</operation>

<operation id="839" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %a_3_addr_1 = getelementptr [64 x float]* %a_3, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="a_3_addr_1"/></StgValue>
</operation>

<operation id="840" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:26  switch i3 %arrayNo3, label %branch127 [
    i3 0, label %branch124
    i3 1, label %branch125
    i3 2, label %branch126
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="89" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch62:0  store float %tmp_62, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="842" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="89" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch61:0  store float %tmp_62, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="89" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch60:0  store float %tmp_62, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="89" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch63:0  store float %tmp_62, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="849" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_74 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="850" st_id="91" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_74 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="851" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch123 [
    i3 0, label %branch120
    i3 1, label %branch121
    i3 2, label %branch122
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="852" st_id="92" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch122:0  store float %tmp_62, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="92" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch121:0  store float %tmp_62, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="92" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch120:0  store float %tmp_62, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="92" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch123:0  store float %tmp_62, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="860" st_id="93" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch58:0  store float %tmp_74, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="93" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch57:0  store float %tmp_74, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="93" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch56:0  store float %tmp_74, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="93" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch59:0  store float %tmp_74, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="868" st_id="94" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_88 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="869" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_88 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="870" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch119 [
    i3 0, label %branch116
    i3 1, label %branch117
    i3 2, label %branch118
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="871" st_id="96" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch118:0  store float %tmp_74, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="96" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch117:0  store float %tmp_74, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="96" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch116:0  store float %tmp_74, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="96" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch119:0  store float %tmp_74, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="879" st_id="97" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch54:0  store float %tmp_88, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="97" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch53:0  store float %tmp_88, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="97" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch52:0  store float %tmp_88, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="97" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch55:0  store float %tmp_88, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="887" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_89 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="888" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_89 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="889" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch115 [
    i3 0, label %branch112
    i3 1, label %branch113
    i3 2, label %branch114
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="890" st_id="100" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch114:0  store float %tmp_88, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="100" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch113:0  store float %tmp_88, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="100" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch112:0  store float %tmp_88, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="895" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="100" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch115:0  store float %tmp_88, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="898" st_id="101" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch50:0  store float %tmp_89, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="900" st_id="101" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch49:0  store float %tmp_89, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="101" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch48:0  store float %tmp_89, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="101" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch51:0  store float %tmp_89, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="906" st_id="102" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_90 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="907" st_id="103" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_90 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="908" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch111 [
    i3 0, label %branch108
    i3 1, label %branch109
    i3 2, label %branch110
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="909" st_id="104" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch110:0  store float %tmp_89, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="104" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch109:0  store float %tmp_89, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="912" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="104" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch108:0  store float %tmp_89, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="104" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch111:0  store float %tmp_89, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="917" st_id="105" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch46:0  store float %tmp_90, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="919" st_id="105" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch45:0  store float %tmp_90, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="105" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch44:0  store float %tmp_90, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="105" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch47:0  store float %tmp_90, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="924" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="925" st_id="106" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_91 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="926" st_id="107" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_91 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="927" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch107 [
    i3 0, label %branch104
    i3 1, label %branch105
    i3 2, label %branch106
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="928" st_id="108" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch106:0  store float %tmp_90, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="108" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch105:0  store float %tmp_90, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="108" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch104:0  store float %tmp_90, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="108" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch107:0  store float %tmp_90, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="936" st_id="109" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch42:0  store float %tmp_91, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="109" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch41:0  store float %tmp_91, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="940" st_id="109" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch40:0  store float %tmp_91, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="941" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="109" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch43:0  store float %tmp_91, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="944" st_id="110" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_92 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="945" st_id="111" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_92 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="946" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch103 [
    i3 0, label %branch100
    i3 1, label %branch101
    i3 2, label %branch102
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="947" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch102:0  store float %tmp_91, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch101:0  store float %tmp_91, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch100:0  store float %tmp_91, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="952" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch103:0  store float %tmp_91, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="955" st_id="113" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch38:0  store float %tmp_92, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="956" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="113" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch37:0  store float %tmp_92, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="113" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch36:0  store float %tmp_92, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="113" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch39:0  store float %tmp_92, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="963" st_id="114" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_93 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="964" st_id="115" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_93 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="965" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch99 [
    i3 0, label %branch96
    i3 1, label %branch97
    i3 2, label %branch98
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="966" st_id="116" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch98:0  store float %tmp_92, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="967" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="968" st_id="116" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch97:0  store float %tmp_92, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="116" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch96:0  store float %tmp_92, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="972" st_id="116" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch99:0  store float %tmp_92, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="974" st_id="117" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch34:0  store float %tmp_93, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="117" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch33:0  store float %tmp_93, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="117" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch32:0  store float %tmp_93, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="979" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="980" st_id="117" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch35:0  store float %tmp_93, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="982" st_id="118" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_94 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="983" st_id="119" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_94 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="984" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch95 [
    i3 0, label %branch92
    i3 1, label %branch93
    i3 2, label %branch94
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="985" st_id="120" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch94:0  store float %tmp_93, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="120" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch93:0  store float %tmp_93, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="988" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="120" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch92:0  store float %tmp_93, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="120" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch95:0  store float %tmp_93, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="993" st_id="121" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch30:0  store float %tmp_94, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="121" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch29:0  store float %tmp_94, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="996" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="121" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch28:0  store float %tmp_94, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="121" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch31:0  store float %tmp_94, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1001" st_id="122" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_95 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1002" st_id="123" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_95 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1003" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch91 [
    i3 0, label %branch88
    i3 1, label %branch89
    i3 2, label %branch90
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1004" st_id="124" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch90:0  store float %tmp_94, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="124" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch89:0  store float %tmp_94, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1008" st_id="124" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch88:0  store float %tmp_94, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="124" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch91:0  store float %tmp_94, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1012" st_id="125" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch26:0  store float %tmp_95, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="125" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch25:0  store float %tmp_95, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="125" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch24:0  store float %tmp_95, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="125" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch27:0  store float %tmp_95, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1020" st_id="126" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_96 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1021" st_id="127" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_96 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1022" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch87 [
    i3 0, label %branch84
    i3 1, label %branch85
    i3 2, label %branch86
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1023" st_id="128" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch86:0  store float %tmp_95, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1025" st_id="128" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch85:0  store float %tmp_95, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1026" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="128" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch84:0  store float %tmp_95, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1028" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="128" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch87:0  store float %tmp_95, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1030" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1031" st_id="129" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch22:0  store float %tmp_96, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1032" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="129" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch21:0  store float %tmp_96, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="129" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch20:0  store float %tmp_96, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1036" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="129" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch23:0  store float %tmp_96, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1039" st_id="130" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_97 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1040" st_id="131" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_97 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1041" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch83 [
    i3 0, label %branch80
    i3 1, label %branch81
    i3 2, label %branch82
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1042" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch82:0  store float %tmp_96, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1044" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch81:0  store float %tmp_96, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch80:0  store float %tmp_96, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1048" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch83:0  store float %tmp_96, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1049" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1050" st_id="133" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch18:0  store float %tmp_97, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1052" st_id="133" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch17:0  store float %tmp_97, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="133" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch16:0  store float %tmp_97, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1056" st_id="133" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch19:0  store float %tmp_97, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1058" st_id="134" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_98 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1059" st_id="135" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_98 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1060" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch79 [
    i3 0, label %branch76
    i3 1, label %branch77
    i3 2, label %branch78
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1061" st_id="136" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch78:0  store float %tmp_97, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="136" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch77:0  store float %tmp_97, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1064" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="136" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch76:0  store float %tmp_97, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="136" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch79:0  store float %tmp_97, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1069" st_id="137" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch14:0  store float %tmp_98, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="137" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch13:0  store float %tmp_98, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1072" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1073" st_id="137" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch12:0  store float %tmp_98, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1074" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1075" st_id="137" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch15:0  store float %tmp_98, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1076" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1077" st_id="138" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_99 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1078" st_id="139" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_99 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1079" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch75 [
    i3 0, label %branch72
    i3 1, label %branch73
    i3 2, label %branch74
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1080" st_id="140" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch74:0  store float %tmp_98, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1081" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1082" st_id="140" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch73:0  store float %tmp_98, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1083" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1084" st_id="140" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch72:0  store float %tmp_98, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1086" st_id="140" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch75:0  store float %tmp_98, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1087" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1088" st_id="141" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch10:0  store float %tmp_99, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1089" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1090" st_id="141" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch9:0  store float %tmp_99, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1091" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1092" st_id="141" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch8:0  store float %tmp_99, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1093" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1094" st_id="141" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch11:0  store float %tmp_99, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1095" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1096" st_id="142" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_100 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1097" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch71 [
    i3 0, label %branch68
    i3 1, label %branch69
    i3 2, label %branch70
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1098" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:1  switch i3 %arrayNo3, label %branch67 [
    i3 0, label %branch64
    i3 1, label %branch65
    i3 2, label %branch66
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1099" st_id="143" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_100 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1100" st_id="144" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch70:0  store float %tmp_99, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1101" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1102" st_id="144" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch69:0  store float %tmp_99, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1104" st_id="144" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch68:0  store float %tmp_99, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1105" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1106" st_id="144" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch71:0  store float %tmp_99, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1107" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %60

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1108" st_id="145" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch6:0  store float %tmp_100, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1109" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1110" st_id="145" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch5:0  store float %tmp_100, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1112" st_id="145" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch4:0  store float %tmp_100, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1113" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1114" st_id="145" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:0  store float %tmp_100, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %61

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1116" st_id="146" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_101 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1117" st_id="147" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="2">
<![CDATA[
:0  %tmp_101 = call fastcc float @aesl_mux_load_4_16_x([64 x float]* %a_0, [64 x float]* %a_1, [64 x float]* %a_2, [64 x float]* %a_3, i5 %arrayNo3_cast_cast1_s, i32 %tmp_10_cast1, i2 %tmp_38)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1118" st_id="148" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3278">
<or_exp><and_exp><literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch66:0  store float %tmp_100, float* %a_2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1119" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3278">
<or_exp><and_exp><literal name="arrayNo3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1120" st_id="148" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3311">
<or_exp><and_exp><literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch65:0  store float %tmp_100, float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1121" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3311">
<or_exp><and_exp><literal name="arrayNo3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1122" st_id="148" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3313">
<or_exp><and_exp><literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch64:0  store float %tmp_100, float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3313">
<or_exp><and_exp><literal name="arrayNo3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1124" st_id="148" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3315">
<or_exp><and_exp><literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch67:0  store float %tmp_100, float* %a_3_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1125" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3315">
<or_exp><and_exp><literal name="arrayNo3" val="!0"/>
<literal name="arrayNo3" val="!1"/>
<literal name="arrayNo3" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1126" st_id="149" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3317">
<or_exp><and_exp><literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch2:0  store float %tmp_101, float* %a_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1127" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3317">
<or_exp><and_exp><literal name="tmp_60" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1128" st_id="149" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3320">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1:0  store float %tmp_101, float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1129" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3320">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1130" st_id="149" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3322">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch0:0  store float %tmp_101, float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3322">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1132" st_id="149" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3324">
<or_exp><and_exp><literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch3:0  store float %tmp_101, float* %a_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3324">
<or_exp><and_exp><literal name="tmp_60" val="!0"/>
<literal name="tmp_60" val="!1"/>
<literal name="tmp_60" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1134" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
