read -sv run_verilog_mid/adder_32b_12_72_f40c8f9149d74f156b9cd8772b27ed30.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_72_f40c8f9149d74f156b9cd8772b27ed30_yosys.v
