$date
	Tue Apr 15 16:14:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Subtractor4bit_tb $end
$var wire 4 ! D [3:0] $end
$var wire 1 " Bout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Bin $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Bin $end
$var wire 4 ( D [3:0] $end
$var wire 1 " Bout $end
$var wire 1 ) Bin3 $end
$var wire 1 * Bin2 $end
$var wire 1 + Bin1 $end
$scope module cir1 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 % Bin $end
$var wire 1 + Bout $end
$var wire 1 . D $end
$upscope $end
$scope module cir2 $end
$var wire 1 / A $end
$var wire 1 0 B $end
$var wire 1 + Bin $end
$var wire 1 * Bout $end
$var wire 1 1 D $end
$upscope $end
$scope module cir3 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 * Bin $end
$var wire 1 ) Bout $end
$var wire 1 4 D $end
$upscope $end
$scope module cir4 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 ) Bin $end
$var wire 1 " Bout $end
$var wire 1 7 D $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#20000
1"
17
1)
14
1*
11
b1111 !
b1111 (
1.
10
1,
b10 $
b10 '
b1 #
b1 &
#40000
17
b1110 !
b1110 (
0.
1)
1"
13
16
0,
12
15
b1110 $
b1110 '
b1100 #
b1100 &
#60000
1+
00
03
06
02
05
b1111 !
b1111 (
1.
b0 $
b0 '
b0 #
b0 &
1%
#80000
0.
b1100 !
b1100 (
01
1-
10
b11 $
b11 '
#100000
0"
07
11
04
0)
1/
12
b11 !
b11 (
1.
b110 #
b110 &
0%
