Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 15:40:25 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  108         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (68)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.143        0.000                      0                16683        0.100        0.000                      0                16683        3.750        0.000                       0                  4377  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.143        0.000                      0                16683        0.100        0.000                      0                16683        3.750        0.000                       0                  4377  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 0.704ns (9.557%)  route 6.662ns (90.443%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.503     7.836    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.960 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28/O
                         net (fo=2, routed)           0.379     8.339    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/D
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/WCLK
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    10.482    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.237ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 0.704ns (9.475%)  route 6.726ns (90.525%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.316     7.649    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/int_C_ce1
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.773 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28_i_1__12/O
                         net (fo=2, routed)           0.630     8.403    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/D
    SLICE_X34Y55         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/WCLK
    SLICE_X34Y55         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y55         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    10.640    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  2.237    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.434ns  (logic 0.704ns (9.471%)  route 6.730ns (90.530%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.381     7.714    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.838 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29_i_1__28/O
                         net (fo=2, routed)           0.569     8.407    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    10.651    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP
  -------------------------------------------------------------------
                         required time                         10.651    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.245ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.704ns (9.692%)  route 6.560ns (90.308%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.376     7.709    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.833 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30_i_1__28/O
                         net (fo=2, routed)           0.404     8.237    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    10.482    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 0.704ns (9.543%)  route 6.673ns (90.457%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.374     7.707    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.831 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31_i_1__28/O
                         net (fo=2, routed)           0.519     8.350    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    10.661    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/buff0_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 1.082ns (15.588%)  route 5.859ns (84.412%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y75         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg/Q
                         net (fo=24, routed)          0.985     2.414    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_start
    SLICE_X45Y71         LUT2 (Prop_lut2_I1_O)        0.150     2.564 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/mem_reg_0_15_0_0_i_10/O
                         net (fo=2, routed)           0.449     3.013    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/mem_reg_0_15_0_0_i_10_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.326     3.339 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/mem_reg_0_15_0_0_i_6__0/O
                         net (fo=513, routed)         3.515     6.854    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_2/mem_reg_0_15_18_18/DPRA0
    SLICE_X30Y99         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.004 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_2/mem_reg_0_15_18_18/DP/O
                         net (fo=1, routed)           0.910     7.914    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/q00_0[18]
    DSP48_X0Y38          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/buff0_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/ap_clk
    DSP48_X0Y38          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.654    10.235    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U3/buff0_reg
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.319ns  (logic 0.704ns (9.618%)  route 6.615ns (90.382%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.306     7.639    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/int_C_ce1
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.763 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29_i_1__27/O
                         net (fo=2, routed)           0.530     8.292    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/D
    SLICE_X38Y49         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/WCLK
    SLICE_X38Y49         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X38Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    10.651    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/DP
  -------------------------------------------------------------------
                         required time                         10.651    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 0.704ns (9.557%)  route 6.662ns (90.443%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.503     7.836    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.960 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28/O
                         net (fo=2, routed)           0.379     8.339    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/D
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/WCLK
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/SP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    10.704    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/SP
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 0.704ns (9.643%)  route 6.597ns (90.357%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.200     7.533    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.657 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28_i_1__28/O
                         net (fo=2, routed)           0.617     8.274    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    10.640    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/DP
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.274    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 0.704ns (9.861%)  route 6.436ns (90.139%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.780     3.209    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.124     3.333 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.276     7.609    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/int_C_ce1
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.733 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30_i_1__11/O
                         net (fo=2, routed)           0.379     8.113    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/D
    SLICE_X38Y56         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924    10.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/WCLK
    SLICE_X38Y56         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/DP/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X38Y56         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    10.482    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_12/mem_reg_0_15_30_30/DP
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  2.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U5/buff0_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln55_3_reg_1345_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U5/ap_clk
    SLICE_X57Y87         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U5/buff0_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U5/buff0_reg[8]__0/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U5_n_23
    SLICE_X57Y87         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_3_reg_1345_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y87         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_3_reg_1345_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y87         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/mul_ln55_3_reg_1345_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U6/buff0_reg[12]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln55_4_reg_1350_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U6/ap_clk
    SLICE_X57Y87         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U6/buff0_reg[12]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U6/buff0_reg[12]__0/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U6_n_19
    SLICE_X57Y87         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_4_reg_1350_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y87         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_4_reg_1350_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y87         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/mul_ln55_4_reg_1350_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U6/buff0_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln55_4_reg_1350_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U6/ap_clk
    SLICE_X58Y79         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U6/buff0_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U6/buff0_reg[3]__0/Q
                         net (fo=1, routed)           0.065     0.616    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U6_n_28
    SLICE_X58Y79         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_4_reg_1350_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y79         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_4_reg_1350_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/mul_ln55_4_reg_1350_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U15/buff0_reg[16]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln55_13_reg_1395_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U15/ap_clk
    SLICE_X13Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U15/buff0_reg[16]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U15/buff0_reg[16]__0/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U15/buff0_reg[16]__0_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.722 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U15/mul_ln55_13_reg_1395_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.722    bd_0_i/hls_inst/inst/buff0_reg__1_5[16]
    SLICE_X12Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_13_reg_1395_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y55         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_13_reg_1395_reg[16]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/mul_ln55_13_reg_1395_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U8/buff0_reg[13]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln55_6_reg_1360_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U8/ap_clk
    SLICE_X59Y81         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U8/buff0_reg[13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U8/buff0_reg[13]__0/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U8_n_18
    SLICE_X59Y81         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_6_reg_1360_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y81         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_6_reg_1360_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X59Y81         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/mul_ln55_6_reg_1360_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U9/buff0_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln55_7_reg_1365_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U9/ap_clk
    SLICE_X49Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U9/buff0_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U9/buff0_reg[5]__0/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U9_n_26
    SLICE_X49Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_7_reg_1365_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X49Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_7_reg_1365_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/mul_ln55_7_reg_1365_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10/buff0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln55_8_reg_1370_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10/ap_clk
    SLICE_X55Y51         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10/buff0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10/buff0_reg[1]__0/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10_n_30
    SLICE_X55Y51         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_8_reg_1370_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y51         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_8_reg_1370_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/mul_ln55_8_reg_1370_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10/buff0_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln55_8_reg_1370_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10/ap_clk
    SLICE_X55Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10/buff0_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10/buff0_reg[5]__0/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10_n_26
    SLICE_X55Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_8_reg_1370_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y52         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_8_reg_1370_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X55Y52         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/mul_ln55_8_reg_1370_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln55_reg_1330_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/ap_clk
    SLICE_X11Y79         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2/buff0_reg[3]__0/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U2_n_28
    SLICE_X11Y79         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_reg_1330_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y79         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_reg_1330_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X11Y79         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/inst/mul_ln55_reg_1330_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U9/buff0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_ln55_7_reg_1365_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U9/ap_clk
    SLICE_X55Y59         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U9/buff0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U9/buff0_reg[0]__0/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U9_n_31
    SLICE_X55Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_7_reg_1365_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X55Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mul_ln55_7_reg_1365_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/mul_ln55_7_reg_1365_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y30   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y28   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U1/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y23   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y21   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U10/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y20   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U11/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y18   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U11/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y16   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U12/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y17   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U12/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y20   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U13/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y18   bd_0_i/hls_inst/inst/mul_32s_32s_32_2_1_U13/tmp_product/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y73  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y73  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y73  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y73  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y73  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y73  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y73  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y73  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X30Y81  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.124ns (5.990%)  route 1.946ns (94.010%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X47Y79         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.973     2.070    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARVALID
    SLICE_X47Y79         LUT3 (Prop_lut3_I1_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.410     0.865    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_A_9_read_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.463ns  (logic 0.828ns (15.157%)  route 4.635ns (84.843%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y69         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_9_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_9_read_reg/Q
                         net (fo=40, routed)          2.062     3.491    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_9_read
    SLICE_X43Y52         LUT3 (Prop_lut3_I1_O)        0.124     3.615 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_RVALID_INST_0_i_7/O
                         net (fo=23, routed)          0.810     4.425    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_RVALID_INST_0_i_7_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124     4.549 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_RVALID_INST_0_i_5/O
                         net (fo=1, routed)           0.790     5.339    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_RVALID_INST_0_i_5_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.463 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_RVALID_INST_0_i_1/O
                         net (fo=3, unset)            0.973     6.436    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.987ns  (logic 0.580ns (19.415%)  route 2.407ns (80.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, routed)         1.434     2.863    bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]_0
    SLICE_X47Y79         LUT3 (Prop_lut3_I2_O)        0.124     2.987 r  bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_WREADY_INST_0/O
                         net (fo=0)                   0.973     3.960    s_axi_control_wready
                                                                      r  s_axi_control_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X42Y64         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[0]
                                                                      r  s_axi_control_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y64         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[13]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[13]
                                                                      r  s_axi_control_rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y63         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[14]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[14]
                                                                      r  s_axi_control_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y66         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[15]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[15]
                                                                      r  s_axi_control_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y66         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[21]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[21]
                                                                      r  s_axi_control_rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y64         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[22]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[22]
                                                                      r  s_axi_control_rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y66         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[24]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[24]
                                                                      r  s_axi_control_rdata[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X38Y63         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[29]/Q
                         net (fo=0)                   0.973     2.464    s_axi_control_rdata[29]
                                                                      r  s_axi_control_rdata[29] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X43Y76         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.410     0.961    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y71         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=106, unset)          0.410     0.961    s_axi_control_arready
                                                                      r  s_axi_control_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y80         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=10, unset)           0.410     0.961    s_axi_control_awready
                                                                      r  s_axi_control_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X45Y81         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, unset)            0.410     0.961    s_axi_control_bvalid
                                                                      r  s_axi_control_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[10]
                                                                      r  s_axi_control_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X39Y65         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[11]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[11]
                                                                      r  s_axi_control_rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y66         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[12]
                                                                      r  s_axi_control_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y62         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[16]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[16]
                                                                      r  s_axi_control_rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y65         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[17]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[17]
                                                                      r  s_axi_control_rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_control_rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X40Y64         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[18]/Q
                         net (fo=0)                   0.410     0.961    s_axi_control_rdata[18]
                                                                      r  s_axi_control_rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay         14614 Endpoints
Min Delay         14614 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.170ns  (logic 0.248ns (4.019%)  route 5.922ns (95.981%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/s_axi_control_ARVALID
    SLICE_X55Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.381     5.478    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.602 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29_i_1__28/O
                         net (fo=2, routed)           0.569     6.170    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP/CLK

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.170ns  (logic 0.248ns (4.019%)  route 5.922ns (95.981%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/s_axi_control_ARVALID
    SLICE_X55Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.381     5.478    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.602 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29_i_1__28/O
                         net (fo=2, routed)           0.569     6.170    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_29_29/SP/CLK

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.167ns  (logic 0.248ns (4.021%)  route 5.919ns (95.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/s_axi_control_ARVALID
    SLICE_X55Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.316     5.413    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/int_C_ce1
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.537 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28_i_1__12/O
                         net (fo=2, routed)           0.630     6.167    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/D
    SLICE_X34Y55         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/WCLK
    SLICE_X34Y55         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP/CLK

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.114ns  (logic 0.248ns (4.056%)  route 5.866ns (95.944%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/s_axi_control_ARVALID
    SLICE_X55Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.374     5.471    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.595 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31_i_1__28/O
                         net (fo=2, routed)           0.519     6.114    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP/CLK

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 0.248ns (4.064%)  route 5.855ns (95.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/s_axi_control_ARVALID
    SLICE_X55Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.503     5.600    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.724 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28/O
                         net (fo=2, routed)           0.379     6.103    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/D
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/WCLK
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP/CLK

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.103ns  (logic 0.248ns (4.064%)  route 5.855ns (95.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/s_axi_control_ARVALID
    SLICE_X55Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.503     5.600    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.724 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28/O
                         net (fo=2, routed)           0.379     6.103    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/D
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/WCLK
    SLICE_X30Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_26_26/SP/CLK

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.056ns  (logic 0.248ns (4.095%)  route 5.808ns (95.905%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/s_axi_control_ARVALID
    SLICE_X55Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.306     5.403    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/int_C_ce1
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.527 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29_i_1__27/O
                         net (fo=2, routed)           0.530     6.056    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/D
    SLICE_X38Y49         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/WCLK
    SLICE_X38Y49         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/DP/CLK

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.056ns  (logic 0.248ns (4.095%)  route 5.808ns (95.905%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/s_axi_control_ARVALID
    SLICE_X55Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.306     5.403    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/int_C_ce1
    SLICE_X40Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.527 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29_i_1__27/O
                         net (fo=2, routed)           0.530     6.056    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/D
    SLICE_X38Y49         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/WCLK
    SLICE_X38Y49         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_12/mem_reg_0_15_29_29/SP/CLK

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.038ns  (logic 0.248ns (4.107%)  route 5.790ns (95.892%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/s_axi_control_ARVALID
    SLICE_X55Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.200     5.297    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/int_C_ce1
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.124     5.421 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28_i_1__28/O
                         net (fo=2, routed)           0.617     6.038    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/D
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/WCLK
    SLICE_X34Y48         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_13/mem_reg_0_15_28_28/DP/CLK

Slack:                    inf
  Source:                 s_axi_control_arvalid
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.023ns  (logic 0.248ns (4.117%)  route 5.775ns (95.883%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_arvalid (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/s_axi_control_ARVALID
    SLICE_X55Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_B_15/mem_reg_i_1/O
                         net (fo=310, routed)         4.316     5.413    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/int_C_ce1
    SLICE_X33Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.537 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28_i_1__12/O
                         net (fo=2, routed)           0.486     6.023    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/D
    SLICE_X34Y55         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.924     0.924    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/WCLK
    SLICE_X34Y55         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_13/mem_reg_0_15_28_28/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=67, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/D
    SLICE_X34Y73         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/WCLK
    SLICE_X34Y73         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/DP/CLK

Slack:                    inf
  Source:                 s_axi_control_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[0] (IN)
                         net (fo=67, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/D
    SLICE_X34Y73         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/WCLK
    SLICE_X34Y73         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_0_0/SP/CLK

Slack:                    inf
  Source:                 s_axi_control_wdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[10] (IN)
                         net (fo=63, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/D
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/WCLK
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/DP/CLK

Slack:                    inf
  Source:                 s_axi_control_wdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[10] (IN)
                         net (fo=63, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/D
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/WCLK
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_10_10/SP/CLK

Slack:                    inf
  Source:                 s_axi_control_wdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[11] (IN)
                         net (fo=63, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/D
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/WCLK
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/DP/CLK

Slack:                    inf
  Source:                 s_axi_control_wdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[11] (IN)
                         net (fo=63, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/D
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/WCLK
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_11_11/SP/CLK

Slack:                    inf
  Source:                 s_axi_control_wdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_12_12/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[12] (IN)
                         net (fo=63, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_12_12/D
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_12_12/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_12_12/WCLK
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_12_12/DP/CLK

Slack:                    inf
  Source:                 s_axi_control_wdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_12_12/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[12] (IN)
                         net (fo=63, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_12_12/D
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_12_12/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_12_12/WCLK
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_12_12/SP/CLK

Slack:                    inf
  Source:                 s_axi_control_wdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_13_13/DP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[13] (IN)
                         net (fo=63, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_13_13/D
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_13_13/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_13_13/WCLK
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_13_13/DP/CLK

Slack:                    inf
  Source:                 s_axi_control_wdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_control_wdata[13] (IN)
                         net (fo=63, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_13_13/D
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4376, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_13_13/WCLK
    SLICE_X30Y81         RAMD32                                       r  bd_0_i/hls_inst/inst/control_s_axi_U/int_A_0/mem_reg_0_15_13_13/SP/CLK





