







.version 5.0
.target sm_61
.address_size 64


.extern .func __assertfail
(
.param .b64 __assertfail_param_0,
.param .b64 __assertfail_param_1,
.param .b32 __assertfail_param_2,
.param .b64 __assertfail_param_3,
.param .b64 __assertfail_param_4
)
;
.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T25[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T26[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T27[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T28[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T29[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};
.global .align 1 .b8 $str[25] = {84, 72, 67, 78, 117, 109, 101, 114, 105, 99, 115, 60, 84, 62, 58, 58, 103, 101, 40, 98, 44, 32, 48, 41, 0};
.global .align 1 .b8 $str1[56] = {47, 114, 111, 111, 116, 47, 112, 121, 116, 111, 114, 99, 104, 47, 97, 116, 101, 110, 47, 115, 114, 99, 47, 84, 72, 67, 47, 103, 101, 110, 101, 114, 97, 116, 101, 100, 47, 46, 46, 47, 84, 72, 67, 78, 117, 109, 101, 114, 105, 99, 115, 46, 99, 117, 104, 0};

.visible .entry _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<16>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r15, %r1, %r9, %r10;
setp.ge.u32	%p1, %r15, %r8;
@%p1 bra BB0_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB0_2:
mul.lo.s32 %r12, %r15, %r7;
mul.wide.u32 %rd3, %r12, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %r13, [%rd4];
neg.s32 %r14, %r13;
st.global.u16 [%rd4], %r14;
add.s32 %r15, %r4, %r15;
setp.lt.u32	%p2, %r15, %r8;
@%p2 bra BB0_2;

BB0_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<41>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1];
mov.u32 %r4, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r40, %r4, %r28, %r29;
setp.ge.u32	%p1, %r40, %r19;
@%p1 bra BB1_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r4;

BB1_2:
mul.hi.u32 %r31, %r40, %r22;
add.s32 %r32, %r31, %r40;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r40, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %r38, [%rd4];
neg.s32 %r39, %r38;
st.global.u16 [%rd4], %r39;
add.s32 %r40, %r8, %r40;
setp.lt.u32	%p2, %r40, %r19;
@%p2 bra BB1_2;

BB1_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_2[1]
)
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<43>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot2;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1];
mov.u64 %rd2, _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r32, 0;
mov.pred %p1, 0;
@%p1 bra BB2_2;

BB2_1:
mul.wide.s32 %rd10, %r32, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p2, %r32, 27;
@%p2 bra BB2_1;

BB2_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r39, %r3, %r20, %r21;
setp.ge.u32	%p3, %r39, %r18;
@%p3 bra BB2_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB2_4:
mov.u32 %r34, %r39;
mov.u32 %r8, %r34;
mov.u64 %rd18, %rd5;
mov.u32 %r41, 0;
mov.u32 %r42, %r41;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r33, %r5;
mov.u32 %r37, %r8;
mov.u32 %r38, %r8;
@%p4 bra BB2_6;

BB2_5:
mov.u32 %r10, %r38;
mov.u32 %r9, %r33;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r42, %r28, %r27, %r42;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r33, %r14;
mov.u32 %r37, %r13;
mov.u32 %r38, %r13;
mov.u32 %r41, %r42;
@%p5 bra BB2_5;

BB2_6:
mad.lo.s32 %r29, %r6, %r37, %r41;
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd17, %rd4, %rd16;
ld.global.u16 %r30, [%rd17];
neg.s32 %r31, %r30;
st.global.u16 [%rd17], %r31;
add.s32 %r39, %r7, %r8;
setp.lt.u32	%p6, %r39, %r18;
@%p6 bra BB2_4;

BB2_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<7>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB3_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB3_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd3, %rd15;
ld.global.u16 %r5, [%rd16];
neg.s32 %r6, %r5;
st.global.u16 [%rd16], %r6;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p2, %rd17, %rd10;
@%p2 bra BB3_2;

BB3_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_2[1]
)
{
.local .align 8 .b8 __local_depot4[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<21>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot4;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1];
mov.u64 %rd2, _Z21kernelPointwiseApply1I19Tensor_neg_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r19, 0;
mov.pred %p1, 0;
@%p1 bra BB4_2;

BB4_1:
mul.wide.s32 %rd28, %r19, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r19, %r19, 1;
setp.lt.u32	%p2, %r19, 52;
@%p2 bra BB4_1;

BB4_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB4_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB4_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r20, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB4_9;

BB4_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r20;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB4_7;
bra.uni BB4_6;

BB4_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB4_8;

BB4_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB4_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r20, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB4_5;

BB4_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd6, %rd44;
ld.global.u16 %r15, [%rd45];
neg.s32 %r16, %r15;
st.global.u16 [%rd45], %r16;
mov.u32 %r17, %nctaid.x;
mul.wide.u32 %rd46, %r17, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p7, %rd56, %rd26;
@%p7 bra BB4_4;

BB4_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<19>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r18, %r1, %r11, %r12;
setp.ge.u32	%p1, %r18, %r10;
@%p1 bra BB5_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB5_2:
mul.lo.s32 %r14, %r18, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r18, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %r16, [%rd8];
neg.s32 %r17, %r16;
st.global.u16 [%rd6], %r17;
add.s32 %r18, %r5, %r18;
setp.lt.u32	%p2, %r18, %r10;
@%p2 bra BB5_2;

BB5_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<44>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u32 %r4, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r43, %r4, %r30, %r31;
setp.ge.u32	%p1, %r43, %r21;
@%p1 bra BB6_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r4;
cvta.to.global.u64 %rd2, %rd4;

BB6_2:
mul.lo.s32 %r33, %r43, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r43, %r24;
add.s32 %r35, %r34, %r43;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r43, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %r41, [%rd8];
neg.s32 %r42, %r41;
st.global.u16 [%rd6], %r42;
add.s32 %r43, %r9, %r43;
setp.lt.u32	%p2, %r43, %r21;
@%p2 bra BB6_2;

BB6_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<46>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot7;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r35, 0;
mov.pred %p1, 0;
@%p1 bra BB7_2;

BB7_1:
mul.wide.s32 %rd11, %r35, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p2, %r35, 27;
@%p2 bra BB7_1;

BB7_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r42, %r3, %r21, %r22;
setp.ge.u32	%p3, %r42, %r19;
@%p3 bra BB7_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB7_4:
mov.u32 %r37, %r42;
mov.u32 %r8, %r37;
mov.u64 %rd22, %rd5;
mov.u32 %r44, 0;
mov.u32 %r45, %r44;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r36, %r7;
mov.u32 %r40, %r8;
mov.u32 %r41, %r8;
@%p4 bra BB7_6;

BB7_5:
mov.u32 %r10, %r41;
mov.u32 %r9, %r36;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r45, %r29, %r28, %r45;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r36, %r14;
mov.u32 %r40, %r13;
mov.u32 %r41, %r13;
mov.u32 %r44, %r45;
@%p5 bra BB7_5;

BB7_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r40, %r44;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %r33, [%rd21];
neg.s32 %r34, %r33;
st.global.u16 [%rd17], %r34;
add.s32 %r42, %r6, %r8;
setp.lt.u32	%p6, %r42, %r19;
@%p6 bra BB7_4;

BB7_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<44>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r43, %r1, %r30, %r31;
setp.ge.u32	%p1, %r43, %r21;
@%p1 bra BB8_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r1;
cvta.to.global.u64 %rd2, %rd3;

BB8_2:
mul.hi.u32 %r33, %r43, %r24;
add.s32 %r34, %r33, %r43;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r43, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r43, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %r41, [%rd8];
neg.s32 %r42, %r41;
st.global.u16 [%rd6], %r42;
add.s32 %r43, %r9, %r43;
setp.lt.u32	%p2, %r43, %r21;
@%p2 bra BB8_2;

BB8_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<69>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r68, %r47, %r48, %r49;
setp.ge.u32	%p1, %r68, %r30;
@%p1 bra BB9_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB9_2:
mul.hi.u32 %r50, %r68, %r33;
add.s32 %r51, %r50, %r68;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r68, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r68, %r41;
add.s32 %r58, %r57, %r68;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r68, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %r64, [%rd8];
neg.s32 %r65, %r64;
st.global.u16 [%rd6], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r68, %r67, %r47, %r68;
setp.lt.u32	%p2, %r68, %r30;
@%p2 bra BB9_2;

BB9_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot10[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<71>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot10;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r60, 0;
mov.pred %p1, 0;
@%p1 bra BB10_2;

BB10_1:
mul.wide.s32 %rd12, %r60, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p2, %r60, 27;
@%p2 bra BB10_1;

BB10_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r67, %r40, %r41, %r42;
setp.ge.u32	%p3, %r67, %r30;
@%p3 bra BB10_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB10_4:
mov.u32 %r62, %r67;
mov.u32 %r11, %r62;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r69, 0;
mov.u32 %r70, %r69;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r61, %r9;
mov.u32 %r65, %r11;
mov.u32 %r66, %r11;
@%p4 bra BB10_6;

BB10_5:
mov.u32 %r14, %r66;
mov.u32 %r13, %r61;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r70, %r48, %r47, %r70;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r61, %r18;
mov.u32 %r65, %r17;
mov.u32 %r66, %r17;
mov.u32 %r69, %r70;
@%p5 bra BB10_5;

BB10_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r65, %r69;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %r56, [%rd21];
neg.s32 %r57, %r56;
st.global.u16 [%rd19], %r57;
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r67, %r59, %r40, %r11;
setp.lt.u32	%p6, %r67, %r30;
@%p6 bra BB10_4;

BB10_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot11[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<46>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot11;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r35, 0;
mov.pred %p1, 0;
@%p1 bra BB11_2;

BB11_1:
mul.wide.s32 %rd11, %r35, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p2, %r35, 27;
@%p2 bra BB11_1;

BB11_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r42, %r3, %r21, %r22;
setp.ge.u32	%p3, %r42, %r19;
@%p3 bra BB11_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB11_4:
mov.u32 %r37, %r42;
mov.u32 %r8, %r37;
mov.u64 %rd22, %rd5;
mov.u32 %r44, 0;
mov.u32 %r45, %r44;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r36, %r7;
mov.u32 %r40, %r8;
mov.u32 %r41, %r8;
@%p4 bra BB11_6;

BB11_5:
mov.u32 %r10, %r41;
mov.u32 %r9, %r36;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r45, %r29, %r28, %r45;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r36, %r14;
mov.u32 %r40, %r13;
mov.u32 %r41, %r13;
mov.u32 %r44, %r45;
@%p5 bra BB11_5;

BB11_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r40, %r44;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %r33, [%rd21];
neg.s32 %r34, %r33;
st.global.u16 [%rd19], %r34;
add.s32 %r42, %r6, %r8;
setp.lt.u32	%p6, %r42, %r19;
@%p6 bra BB11_4;

BB11_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot12[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<71>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot12;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r60, 0;
mov.pred %p1, 0;
@%p1 bra BB12_2;

BB12_1:
mul.wide.s32 %rd12, %r60, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p2, %r60, 27;
@%p2 bra BB12_1;

BB12_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r67, %r39, %r40, %r41;
setp.ge.u32	%p3, %r67, %r29;
@%p3 bra BB12_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB12_4:
mov.u32 %r62, %r67;
mov.u32 %r11, %r62;
mov.u64 %rd22, %rd6;
mov.u32 %r69, 0;
mov.u32 %r70, %r69;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r61, %r9;
mov.u32 %r65, %r11;
mov.u32 %r66, %r11;
@%p4 bra BB12_6;

BB12_5:
mov.u32 %r13, %r66;
mov.u32 %r12, %r61;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r70, %r47, %r46, %r70;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r61, %r17;
mov.u32 %r65, %r16;
mov.u32 %r66, %r16;
mov.u32 %r69, %r70;
@%p5 bra BB12_5;

BB12_6:
mad.lo.s32 %r48, %r10, %r65, %r69;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %r56, [%rd21];
neg.s32 %r57, %r56;
st.global.u16 [%rd19], %r57;
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r67, %r59, %r39, %r11;
setp.lt.u32	%p6, %r67, %r29;
@%p6 bra BB12_4;

BB12_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot13[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<74>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot13;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r52, 0;
mov.pred %p1, 0;
@%p1 bra BB13_2;

BB13_1:
mul.wide.s32 %rd20, %r52, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r52, %r52, 1;
setp.lt.u32	%p2, %r52, 27;
@%p2 bra BB13_1;

BB13_2:
mov.u32 %r53, 0;
@%p1 bra BB13_4;

BB13_3:
mul.wide.s32 %rd24, %r53, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p4, %r53, 27;
@%p4 bra BB13_3;

BB13_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r66, %r32, %r33, %r34;
setp.ge.u32	%p5, %r66, %r29;
@%p5 bra BB13_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB13_6:
mov.u32 %r56, %r66;
mov.u32 %r10, %r56;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r73, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r54, %r6;
mov.u32 %r64, %r10;
mov.u32 %r65, %r10;
mov.u32 %r72, %r38;
@%p6 bra BB13_8;

BB13_7:
mov.u32 %r12, %r65;
mov.u32 %r11, %r54;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r73, %r41, %r40, %r73;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r54, %r16;
mov.u32 %r64, %r15;
mov.u32 %r65, %r15;
mov.u32 %r67, %r73;
mov.u32 %r72, %r67;
@%p7 bra BB13_7;

BB13_8:
mov.u32 %r18, %r72;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r64, %r18;
mov.u32 %r71, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r55, %r8;
mov.u32 %r63, %r10;
mov.u32 %r62, %r10;
mov.u32 %r70, %r38;
@%p8 bra BB13_10;

BB13_9:
mov.u32 %r20, %r55;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r63, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r71, %r46, %r45, %r71;
div.u32 %r63, %r63, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r55, %r25;
mov.u32 %r62, %r63;
mov.u32 %r70, %r71;
@%p9 bra BB13_9;

BB13_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r62, %r70;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %r48, [%rd35];
neg.s32 %r49, %r48;
st.global.u16 [%rd33], %r49;
mov.u32 %r51, %nctaid.x;
mad.lo.s32 %r66, %r51, %r32, %r10;
setp.lt.u32	%p10, %r66, %r29;
@%p10 bra BB13_6;

BB13_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<7>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB14_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB14_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %r5, [%rd23];
neg.s32 %r6, %r5;
st.global.u16 [%rd20], %r6;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p2, %rd24, %rd14;
@%p2 bra BB14_2;

BB14_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot15[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b32 %r<34>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot15;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I19Tensor_neg_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB15_2;

BB15_1:
mul.wide.s32 %rd53, %r30, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 52;
@%p2 bra BB15_1;

BB15_2:
mov.u32 %r31, 0;
@%p1 bra BB15_4;

BB15_3:
mul.wide.s32 %rd57, %r31, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r31, %r31, 1;
setp.lt.u32	%p4, %r31, 52;
@%p4 bra BB15_3;

BB15_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB15_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB15_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r32, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB15_11;

BB15_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r32;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB15_9;
bra.uni BB15_8;

BB15_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB15_10;

BB15_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB15_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r32, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB15_7;

BB15_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r33, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB15_16;

BB15_12:
mov.u32 %r9, %r33;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB15_14;
bra.uni BB15_13;

BB15_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB15_15;

BB15_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB15_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r33, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB15_12;

BB15_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.u16 %r26, [%rd85];
neg.s32 %r27, %r26;
st.global.u16 [%rd81], %r27;
mov.u32 %r28, %nctaid.x;
mul.wide.u32 %rd86, %r28, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p12, %rd105, %rd50;
@%p12 bra BB15_6;

BB15_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<16>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r15, %r1, %r9, %r10;
setp.ge.u32	%p1, %r15, %r8;
@%p1 bra BB16_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB16_2:
mul.lo.s32 %r12, %r15, %r7;
mul.wide.u32 %rd3, %r12, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.s16 %r13, [%rd4];
abs.s32 %r14, %r13;
st.global.u16 [%rd4], %r14;
add.s32 %r15, %r4, %r15;
setp.lt.u32	%p2, %r15, %r8;
@%p2 bra BB16_2;

BB16_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<41>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLi2EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1];
mov.u32 %r4, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r40, %r4, %r28, %r29;
setp.ge.u32	%p1, %r40, %r19;
@%p1 bra BB17_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r4;

BB17_2:
mul.hi.u32 %r31, %r40, %r22;
add.s32 %r32, %r31, %r40;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r40, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.s16 %r38, [%rd4];
abs.s32 %r39, %r38;
st.global.u16 [%rd4], %r39;
add.s32 %r40, %r8, %r40;
setp.lt.u32	%p2, %r40, %r19;
@%p2 bra BB17_2;

BB17_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_2[1]
)
{
.local .align 8 .b8 __local_depot18[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<43>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot18;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1];
mov.u64 %rd2, _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsjLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r32, 0;
mov.pred %p1, 0;
@%p1 bra BB18_2;

BB18_1:
mul.wide.s32 %rd10, %r32, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p2, %r32, 27;
@%p2 bra BB18_1;

BB18_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r39, %r3, %r20, %r21;
setp.ge.u32	%p3, %r39, %r18;
@%p3 bra BB18_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB18_4:
mov.u32 %r34, %r39;
mov.u32 %r8, %r34;
mov.u64 %rd18, %rd5;
mov.u32 %r41, 0;
mov.u32 %r42, %r41;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r33, %r5;
mov.u32 %r37, %r8;
mov.u32 %r38, %r8;
@%p4 bra BB18_6;

BB18_5:
mov.u32 %r10, %r38;
mov.u32 %r9, %r33;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r42, %r28, %r27, %r42;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r33, %r14;
mov.u32 %r37, %r13;
mov.u32 %r38, %r13;
mov.u32 %r41, %r42;
@%p5 bra BB18_5;

BB18_6:
mad.lo.s32 %r29, %r6, %r37, %r41;
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd17, %rd4, %rd16;
ld.global.s16 %r30, [%rd17];
abs.s32 %r31, %r30;
st.global.u16 [%rd17], %r31;
add.s32 %r39, %r7, %r8;
setp.lt.u32	%p6, %r39, %r18;
@%p6 bra BB18_4;

BB18_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_2[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<7>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLi1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB19_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB19_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd3, %rd15;
ld.global.s16 %r5, [%rd16];
abs.s32 %r6, %r5;
st.global.u16 [%rd16], %r6;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p2, %rd17, %rd10;
@%p2 bra BB19_2;

BB19_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_2[1]
)
{
.local .align 8 .b8 __local_depot20[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<21>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot20;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_1];
mov.u64 %rd2, _Z21kernelPointwiseApply1I19Tensor_abs_Short_OpsmLin1EEv10OffsetInfoIT0_T1_XT2_EES3_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r19, 0;
mov.pred %p1, 0;
@%p1 bra BB20_2;

BB20_1:
mul.wide.s32 %rd28, %r19, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r19, %r19, 1;
setp.lt.u32	%p2, %r19, 52;
@%p2 bra BB20_1;

BB20_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB20_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB20_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r20, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB20_9;

BB20_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r20;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB20_7;
bra.uni BB20_6;

BB20_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB20_8;

BB20_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB20_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r20, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB20_5;

BB20_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd6, %rd44;
ld.global.s16 %r15, [%rd45];
abs.s32 %r16, %r15;
st.global.u16 [%rd45], %r16;
mov.u32 %r17, %nctaid.x;
mul.wide.u32 %rd46, %r17, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p7, %rd56, %rd26;
@%p7 bra BB20_4;

BB20_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<19>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r18, %r1, %r11, %r12;
setp.ge.u32	%p1, %r18, %r10;
@%p1 bra BB21_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB21_2:
mul.lo.s32 %r14, %r18, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r18, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r16, [%rd8];
abs.s32 %r17, %r16;
st.global.u16 [%rd6], %r17;
add.s32 %r18, %r5, %r18;
setp.lt.u32	%p2, %r18, %r10;
@%p2 bra BB21_2;

BB21_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<44>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u32 %r4, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r43, %r4, %r30, %r31;
setp.ge.u32	%p1, %r43, %r21;
@%p1 bra BB22_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r4;
cvta.to.global.u64 %rd2, %rd4;

BB22_2:
mul.lo.s32 %r33, %r43, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r43, %r24;
add.s32 %r35, %r34, %r43;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r43, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r41, [%rd8];
abs.s32 %r42, %r41;
st.global.u16 [%rd6], %r42;
add.s32 %r43, %r9, %r43;
setp.lt.u32	%p2, %r43, %r21;
@%p2 bra BB22_2;

BB22_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot23[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<46>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot23;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r35, 0;
mov.pred %p1, 0;
@%p1 bra BB23_2;

BB23_1:
mul.wide.s32 %rd11, %r35, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p2, %r35, 27;
@%p2 bra BB23_1;

BB23_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r42, %r3, %r21, %r22;
setp.ge.u32	%p3, %r42, %r19;
@%p3 bra BB23_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB23_4:
mov.u32 %r37, %r42;
mov.u32 %r8, %r37;
mov.u64 %rd22, %rd5;
mov.u32 %r44, 0;
mov.u32 %r45, %r44;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r36, %r7;
mov.u32 %r40, %r8;
mov.u32 %r41, %r8;
@%p4 bra BB23_6;

BB23_5:
mov.u32 %r10, %r41;
mov.u32 %r9, %r36;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r45, %r29, %r28, %r45;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r36, %r14;
mov.u32 %r40, %r13;
mov.u32 %r41, %r13;
mov.u32 %r44, %r45;
@%p5 bra BB23_5;

BB23_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r40, %r44;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.s16 %r33, [%rd21];
abs.s32 %r34, %r33;
st.global.u16 [%rd17], %r34;
add.s32 %r42, %r6, %r8;
setp.lt.u32	%p6, %r42, %r19;
@%p6 bra BB23_4;

BB23_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<44>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r43, %r1, %r30, %r31;
setp.ge.u32	%p1, %r43, %r21;
@%p1 bra BB24_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r1;
cvta.to.global.u64 %rd2, %rd3;

BB24_2:
mul.hi.u32 %r33, %r43, %r24;
add.s32 %r34, %r33, %r43;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r43, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r43, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.s16 %r41, [%rd8];
abs.s32 %r42, %r41;
st.global.u16 [%rd6], %r42;
add.s32 %r43, %r9, %r43;
setp.lt.u32	%p2, %r43, %r21;
@%p2 bra BB24_2;

BB24_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<69>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r68, %r47, %r48, %r49;
setp.ge.u32	%p1, %r68, %r30;
@%p1 bra BB25_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB25_2:
mul.hi.u32 %r50, %r68, %r33;
add.s32 %r51, %r50, %r68;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r68, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r68, %r41;
add.s32 %r58, %r57, %r68;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r68, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r64, [%rd8];
abs.s32 %r65, %r64;
st.global.u16 [%rd6], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r68, %r67, %r47, %r68;
setp.lt.u32	%p2, %r68, %r30;
@%p2 bra BB25_2;

BB25_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot26[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<71>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot26;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r60, 0;
mov.pred %p1, 0;
@%p1 bra BB26_2;

BB26_1:
mul.wide.s32 %rd12, %r60, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p2, %r60, 27;
@%p2 bra BB26_1;

BB26_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r67, %r40, %r41, %r42;
setp.ge.u32	%p3, %r67, %r30;
@%p3 bra BB26_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB26_4:
mov.u32 %r62, %r67;
mov.u32 %r11, %r62;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r69, 0;
mov.u32 %r70, %r69;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r61, %r9;
mov.u32 %r65, %r11;
mov.u32 %r66, %r11;
@%p4 bra BB26_6;

BB26_5:
mov.u32 %r14, %r66;
mov.u32 %r13, %r61;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r70, %r48, %r47, %r70;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r61, %r18;
mov.u32 %r65, %r17;
mov.u32 %r66, %r17;
mov.u32 %r69, %r70;
@%p5 bra BB26_5;

BB26_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r65, %r69;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r56, [%rd21];
abs.s32 %r57, %r56;
st.global.u16 [%rd19], %r57;
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r67, %r59, %r40, %r11;
setp.lt.u32	%p6, %r67, %r30;
@%p6 bra BB26_4;

BB26_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot27[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<46>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot27;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r35, 0;
mov.pred %p1, 0;
@%p1 bra BB27_2;

BB27_1:
mul.wide.s32 %rd11, %r35, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p2, %r35, 27;
@%p2 bra BB27_1;

BB27_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r42, %r3, %r21, %r22;
setp.ge.u32	%p3, %r42, %r19;
@%p3 bra BB27_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB27_4:
mov.u32 %r37, %r42;
mov.u32 %r8, %r37;
mov.u64 %rd22, %rd5;
mov.u32 %r44, 0;
mov.u32 %r45, %r44;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r36, %r7;
mov.u32 %r40, %r8;
mov.u32 %r41, %r8;
@%p4 bra BB27_6;

BB27_5:
mov.u32 %r10, %r41;
mov.u32 %r9, %r36;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r45, %r29, %r28, %r45;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r36, %r14;
mov.u32 %r40, %r13;
mov.u32 %r41, %r13;
mov.u32 %r44, %r45;
@%p5 bra BB27_5;

BB27_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r40, %r44;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.s16 %r33, [%rd21];
abs.s32 %r34, %r33;
st.global.u16 [%rd19], %r34;
add.s32 %r42, %r6, %r8;
setp.lt.u32	%p6, %r42, %r19;
@%p6 bra BB27_4;

BB27_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot28[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<71>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot28;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r60, 0;
mov.pred %p1, 0;
@%p1 bra BB28_2;

BB28_1:
mul.wide.s32 %rd12, %r60, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p2, %r60, 27;
@%p2 bra BB28_1;

BB28_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r67, %r39, %r40, %r41;
setp.ge.u32	%p3, %r67, %r29;
@%p3 bra BB28_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB28_4:
mov.u32 %r62, %r67;
mov.u32 %r11, %r62;
mov.u64 %rd22, %rd6;
mov.u32 %r69, 0;
mov.u32 %r70, %r69;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r61, %r9;
mov.u32 %r65, %r11;
mov.u32 %r66, %r11;
@%p4 bra BB28_6;

BB28_5:
mov.u32 %r13, %r66;
mov.u32 %r12, %r61;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r70, %r47, %r46, %r70;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r61, %r17;
mov.u32 %r65, %r16;
mov.u32 %r66, %r16;
mov.u32 %r69, %r70;
@%p5 bra BB28_5;

BB28_6:
mad.lo.s32 %r48, %r10, %r65, %r69;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r56, [%rd21];
abs.s32 %r57, %r56;
st.global.u16 [%rd19], %r57;
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r67, %r59, %r39, %r11;
setp.lt.u32	%p6, %r67, %r29;
@%p6 bra BB28_4;

BB28_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot29[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<74>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot29;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r52, 0;
mov.pred %p1, 0;
@%p1 bra BB29_2;

BB29_1:
mul.wide.s32 %rd20, %r52, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r52, %r52, 1;
setp.lt.u32	%p2, %r52, 27;
@%p2 bra BB29_1;

BB29_2:
mov.u32 %r53, 0;
@%p1 bra BB29_4;

BB29_3:
mul.wide.s32 %rd24, %r53, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p4, %r53, 27;
@%p4 bra BB29_3;

BB29_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r66, %r32, %r33, %r34;
setp.ge.u32	%p5, %r66, %r29;
@%p5 bra BB29_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB29_6:
mov.u32 %r56, %r66;
mov.u32 %r10, %r56;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r73, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r54, %r6;
mov.u32 %r64, %r10;
mov.u32 %r65, %r10;
mov.u32 %r72, %r38;
@%p6 bra BB29_8;

BB29_7:
mov.u32 %r12, %r65;
mov.u32 %r11, %r54;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r73, %r41, %r40, %r73;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r54, %r16;
mov.u32 %r64, %r15;
mov.u32 %r65, %r15;
mov.u32 %r67, %r73;
mov.u32 %r72, %r67;
@%p7 bra BB29_7;

BB29_8:
mov.u32 %r18, %r72;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r64, %r18;
mov.u32 %r71, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r55, %r8;
mov.u32 %r63, %r10;
mov.u32 %r62, %r10;
mov.u32 %r70, %r38;
@%p8 bra BB29_10;

BB29_9:
mov.u32 %r20, %r55;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r63, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r71, %r46, %r45, %r71;
div.u32 %r63, %r63, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r55, %r25;
mov.u32 %r62, %r63;
mov.u32 %r70, %r71;
@%p9 bra BB29_9;

BB29_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r62, %r70;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.s16 %r48, [%rd35];
abs.s32 %r49, %r48;
st.global.u16 [%rd33], %r49;
mov.u32 %r51, %nctaid.x;
mad.lo.s32 %r66, %r51, %r32, %r10;
setp.lt.u32	%p10, %r66, %r29;
@%p10 bra BB29_6;

BB29_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<7>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB30_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB30_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.s16 %r5, [%rd23];
abs.s32 %r6, %r5;
st.global.u16 [%rd20], %r6;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p2, %rd24, %rd14;
@%p2 bra BB30_2;

BB30_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot31[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b32 %r<34>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot31;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I19Tensor_abs_Short_OpssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES1_IT1_S3_XT4_EES3_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB31_2;

BB31_1:
mul.wide.s32 %rd53, %r30, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 52;
@%p2 bra BB31_1;

BB31_2:
mov.u32 %r31, 0;
@%p1 bra BB31_4;

BB31_3:
mul.wide.s32 %rd57, %r31, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r31, %r31, 1;
setp.lt.u32	%p4, %r31, 52;
@%p4 bra BB31_3;

BB31_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB31_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB31_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r32, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB31_11;

BB31_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r32;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB31_9;
bra.uni BB31_8;

BB31_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB31_10;

BB31_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB31_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r32, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB31_7;

BB31_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r33, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB31_16;

BB31_12:
mov.u32 %r9, %r33;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB31_14;
bra.uni BB31_13;

BB31_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB31_15;

BB31_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB31_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r33, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB31_12;

BB31_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.s16 %r26, [%rd85];
abs.s32 %r27, %r26;
st.global.u16 [%rd81], %r27;
mov.u32 %r28, %nctaid.x;
mul.wide.u32 %rd86, %r28, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p12, %rd105, %rd50;
@%p12 bra BB31_6;

BB31_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<11>;
.reg .b32 %r<17>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r16, %r1, %r9, %r10;
setp.ge.u32	%p1, %r16, %r8;
@%p1 bra BB32_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB32_2:
mul.lo.s32 %r12, %r16, %r7;
mul.wide.u32 %rd3, %r12, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %rs9, [%rd4];
setp.gt.s16	%p2, %rs9, 0;
selp.u32	%r13, 1, 0, %p2;
shr.u16 %rs10, %rs9, 15;
cvt.u32.u16	%r14, %rs10;
sub.s32 %r15, %r13, %r14;
st.global.u16 [%rd4], %r15;
add.s32 %r16, %r4, %r16;
setp.lt.u32	%p3, %r16, %r8;
@%p3 bra BB32_2;

BB32_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<3>;
.reg .b32 %r<42>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r4, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r41, %r4, %r28, %r29;
setp.ge.u32	%p1, %r41, %r19;
@%p1 bra BB33_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r4;

BB33_2:
mul.hi.u32 %r31, %r41, %r22;
add.s32 %r32, %r31, %r41;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r41, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %rs1, [%rd4];
setp.gt.s16	%p2, %rs1, 0;
selp.u32	%r38, 1, 0, %p2;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r39, %rs2;
sub.s32 %r40, %r38, %r39;
st.global.u16 [%rd4], %r40;
add.s32 %r41, %r8, %r41;
setp.lt.u32	%p3, %r41, %r19;
@%p3 bra BB33_2;

BB33_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.local .align 8 .b8 __local_depot34[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<44>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot34;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorSignOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB34_2;

BB34_1:
mul.wide.s32 %rd10, %r33, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB34_1;

BB34_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r40, %r3, %r20, %r21;
setp.ge.u32	%p3, %r40, %r18;
@%p3 bra BB34_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB34_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd18, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r34, %r5;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB34_6;

BB34_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r43, %r28, %r27, %r43;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB34_5;

BB34_6:
mad.lo.s32 %r29, %r6, %r38, %r42;
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd17, %rd4, %rd16;
ld.global.u16 %rs1, [%rd17];
setp.gt.s16	%p6, %rs1, 0;
selp.u32	%r30, 1, 0, %p6;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r31, %rs2;
sub.s32 %r32, %r30, %r31;
st.global.u16 [%rd17], %r32;
add.s32 %r40, %r7, %r8;
setp.lt.u32	%p7, %r40, %r18;
@%p7 bra BB34_4;

BB34_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorSignOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorSignOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I12TensorSignOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorSignOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB35_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB35_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd3, %rd15;
ld.global.u16 %rs1, [%rd16];
setp.gt.s16	%p2, %rs1, 0;
selp.u32	%r5, 1, 0, %p2;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r6, %rs2;
sub.s32 %r7, %r5, %r6;
st.global.u16 [%rd16], %r7;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p3, %rd17, %rd10;
@%p3 bra BB35_2;

BB35_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorSignOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorSignOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I12TensorSignOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 1 .b8 _Z21kernelPointwiseApply1I12TensorSignOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[1]
)
{
.local .align 8 .b8 __local_depot36[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<3>;
.reg .b32 %r<22>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot36;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I12TensorSignOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorSignOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r20, 0;
mov.pred %p1, 0;
@%p1 bra BB36_2;

BB36_1:
mul.wide.s32 %rd28, %r20, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r20, %r20, 1;
setp.lt.u32	%p2, %r20, 52;
@%p2 bra BB36_1;

BB36_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB36_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB36_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r21, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB36_9;

BB36_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r21;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB36_7;
bra.uni BB36_6;

BB36_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB36_8;

BB36_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB36_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r21, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB36_5;

BB36_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd6, %rd44;
ld.global.u16 %rs1, [%rd45];
setp.gt.s16	%p7, %rs1, 0;
selp.u32	%r15, 1, 0, %p7;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r16, %rs2;
sub.s32 %r17, %r15, %r16;
st.global.u16 [%rd45], %r17;
mov.u32 %r18, %nctaid.x;
mul.wide.u32 %rd46, %r18, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p8, %rd56, %rd26;
@%p8 bra BB36_4;

BB36_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<19>;
.reg .b32 %r<20>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r19, %r1, %r11, %r12;
setp.ge.u32	%p1, %r19, %r10;
@%p1 bra BB37_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB37_2:
mul.lo.s32 %r14, %r19, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r19, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs17, [%rd8];
setp.gt.s16	%p2, %rs17, 0;
selp.u32	%r16, 1, 0, %p2;
shr.u16 %rs18, %rs17, 15;
cvt.u32.u16	%r17, %rs18;
sub.s32 %r18, %r16, %r17;
st.global.u16 [%rd6], %r18;
add.s32 %r19, %r5, %r19;
setp.lt.u32	%p3, %r19, %r10;
@%p3 bra BB37_2;

BB37_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<11>;
.reg .b32 %r<45>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r4, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r44, %r4, %r30, %r31;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB38_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r4;
cvta.to.global.u64 %rd2, %rd4;

BB38_2:
mul.lo.s32 %r33, %r44, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd8];
setp.gt.s16	%p2, %rs9, 0;
selp.u32	%r41, 1, 0, %p2;
shr.u16 %rs10, %rs9, 15;
cvt.u32.u16	%r42, %rs10;
sub.s32 %r43, %r41, %r42;
st.global.u16 [%rd6], %r43;
add.s32 %r44, %r9, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB38_2;

BB38_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot39[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<47>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot39;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB39_2;

BB39_1:
mul.wide.s32 %rd11, %r36, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB39_1;

BB39_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r43, %r3, %r21, %r22;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB39_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB39_4:
mov.u32 %r38, %r43;
mov.u32 %r8, %r38;
mov.u64 %rd22, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r37, %r7;
mov.u32 %r41, %r8;
mov.u32 %r42, %r8;
@%p4 bra BB39_6;

BB39_5:
mov.u32 %r10, %r42;
mov.u32 %r9, %r37;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r37, %r14;
mov.u32 %r41, %r13;
mov.u32 %r42, %r13;
mov.u32 %r45, %r46;
@%p5 bra BB39_5;

BB39_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs9, [%rd21];
setp.gt.s16	%p6, %rs9, 0;
selp.u32	%r33, 1, 0, %p6;
shr.u16 %rs10, %rs9, 15;
cvt.u32.u16	%r34, %rs10;
sub.s32 %r35, %r33, %r34;
st.global.u16 [%rd17], %r35;
add.s32 %r43, %r6, %r8;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB39_4;

BB39_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<11>;
.reg .b32 %r<45>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r44, %r1, %r30, %r31;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB40_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r1;
cvta.to.global.u64 %rd2, %rd3;

BB40_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r44, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd8];
setp.gt.s16	%p2, %rs9, 0;
selp.u32	%r41, 1, 0, %p2;
shr.u16 %rs10, %rs9, 15;
cvt.u32.u16	%r42, %rs10;
sub.s32 %r43, %r41, %r42;
st.global.u16 [%rd6], %r43;
add.s32 %r44, %r9, %r44;
setp.lt.u32	%p3, %r44, %r21;
@%p3 bra BB40_2;

BB40_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<3>;
.reg .b32 %r<70>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r69, %r47, %r48, %r49;
setp.ge.u32	%p1, %r69, %r30;
@%p1 bra BB41_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB41_2:
mul.hi.u32 %r50, %r69, %r33;
add.s32 %r51, %r50, %r69;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r69, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r69, %r41;
add.s32 %r58, %r57, %r69;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r69, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs1, [%rd8];
setp.gt.s16	%p2, %rs1, 0;
selp.u32	%r64, 1, 0, %p2;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r65, %rs2;
sub.s32 %r66, %r64, %r65;
st.global.u16 [%rd6], %r66;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r47, %r69;
setp.lt.u32	%p3, %r69, %r30;
@%p3 bra BB41_2;

BB41_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot42[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<72>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot42;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB42_2;

BB42_1:
mul.wide.s32 %rd12, %r61, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB42_1;

BB42_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB42_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB42_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r62, %r9;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB42_6;

BB42_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB42_5;

BB42_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r66, %r70;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd21];
setp.gt.s16	%p6, %rs1, 0;
selp.u32	%r56, 1, 0, %p6;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r57, %rs2;
sub.s32 %r58, %r56, %r57;
st.global.u16 [%rd19], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB42_4;

BB42_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot43[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<11>;
.reg .b32 %r<47>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot43;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB43_2;

BB43_1:
mul.wide.s32 %rd11, %r36, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB43_1;

BB43_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r43, %r3, %r21, %r22;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB43_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB43_4:
mov.u32 %r38, %r43;
mov.u32 %r8, %r38;
mov.u64 %rd22, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r37, %r7;
mov.u32 %r41, %r8;
mov.u32 %r42, %r8;
@%p4 bra BB43_6;

BB43_5:
mov.u32 %r10, %r42;
mov.u32 %r9, %r37;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r37, %r14;
mov.u32 %r41, %r13;
mov.u32 %r42, %r13;
mov.u32 %r45, %r46;
@%p5 bra BB43_5;

BB43_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs9, [%rd21];
setp.gt.s16	%p6, %rs9, 0;
selp.u32	%r33, 1, 0, %p6;
shr.u16 %rs10, %rs9, 15;
cvt.u32.u16	%r34, %rs10;
sub.s32 %r35, %r33, %r34;
st.global.u16 [%rd19], %r35;
add.s32 %r43, %r6, %r8;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB43_4;

BB43_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot44[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<3>;
.reg .b32 %r<72>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot44;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB44_2;

BB44_1:
mul.wide.s32 %rd12, %r61, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB44_1;

BB44_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r68, %r39, %r40, %r41;
setp.ge.u32	%p3, %r68, %r29;
@%p3 bra BB44_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB44_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd22, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r62, %r9;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB44_6;

BB44_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r71, %r47, %r46, %r71;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB44_5;

BB44_6:
mad.lo.s32 %r48, %r10, %r66, %r70;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd21];
setp.gt.s16	%p6, %rs1, 0;
selp.u32	%r56, 1, 0, %p6;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r57, %rs2;
sub.s32 %r58, %r56, %r57;
st.global.u16 [%rd19], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r39, %r11;
setp.lt.u32	%p7, %r68, %r29;
@%p7 bra BB44_4;

BB44_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot45[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<3>;
.reg .b32 %r<75>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot45;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I12TensorSignOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB45_2;

BB45_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB45_1;

BB45_2:
mov.u32 %r54, 0;
@%p1 bra BB45_4;

BB45_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB45_3;

BB45_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB45_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB45_6:
mov.u32 %r57, %r67;
mov.u32 %r10, %r57;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r74, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r55, %r6;
mov.u32 %r65, %r10;
mov.u32 %r66, %r10;
mov.u32 %r73, %r38;
@%p6 bra BB45_8;

BB45_7:
mov.u32 %r12, %r66;
mov.u32 %r11, %r55;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r74, %r41, %r40, %r74;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r55, %r16;
mov.u32 %r65, %r15;
mov.u32 %r66, %r15;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB45_7;

BB45_8:
mov.u32 %r18, %r73;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r65, %r18;
mov.u32 %r72, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r56, %r8;
mov.u32 %r64, %r10;
mov.u32 %r63, %r10;
mov.u32 %r71, %r38;
@%p8 bra BB45_10;

BB45_9:
mov.u32 %r20, %r56;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r64, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r72, %r46, %r45, %r72;
div.u32 %r64, %r64, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r56, %r25;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB45_9;

BB45_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r63, %r71;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %rs1, [%rd35];
setp.gt.s16	%p10, %rs1, 0;
selp.u32	%r48, 1, 0, %p10;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r49, %rs2;
sub.s32 %r50, %r48, %r49;
st.global.u16 [%rd33], %r50;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r10;
setp.lt.u32	%p11, %r67, %r29;
@%p11 bra BB45_6;

BB45_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB46_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB46_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs1, [%rd23];
setp.gt.s16	%p2, %rs1, 0;
selp.u32	%r5, 1, 0, %p2;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r6, %rs2;
sub.s32 %r7, %r5, %r6;
st.global.u16 [%rd20], %r7;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p3, %rd24, %rd14;
@%p3 bra BB46_2;

BB46_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot47[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<3>;
.reg .b32 %r<35>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot47;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I12TensorSignOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I12TensorSignOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r31, 0;
mov.pred %p1, 0;
@%p1 bra BB47_2;

BB47_1:
mul.wide.s32 %rd53, %r31, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r31, %r31, 1;
setp.lt.u32	%p2, %r31, 52;
@%p2 bra BB47_1;

BB47_2:
mov.u32 %r32, 0;
@%p1 bra BB47_4;

BB47_3:
mul.wide.s32 %rd57, %r32, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p4, %r32, 52;
@%p4 bra BB47_3;

BB47_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB47_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB47_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r33, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB47_11;

BB47_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r33;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB47_9;
bra.uni BB47_8;

BB47_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB47_10;

BB47_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB47_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r33, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB47_7;

BB47_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r34, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB47_16;

BB47_12:
mov.u32 %r9, %r34;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB47_14;
bra.uni BB47_13;

BB47_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB47_15;

BB47_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB47_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r34, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB47_12;

BB47_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.u16 %rs1, [%rd85];
setp.gt.s16	%p12, %rs1, 0;
selp.u32	%r26, 1, 0, %p12;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r27, %rs2;
sub.s32 %r28, %r26, %r27;
st.global.u16 [%rd81], %r28;
mov.u32 %r29, %nctaid.x;
mul.wide.u32 %rd86, %r29, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p13, %rd105, %rd50;
@%p13 bra BB47_6;

BB47_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<16>;
.reg .b32 %r<14>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs8, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2+2];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r13, %r1, %r9, %r10;
setp.ge.u32	%p1, %r13, %r8;
@%p1 bra BB48_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB48_2:
mul.lo.s32 %r12, %r13, %r7;
mul.wide.u32 %rd3, %r12, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %rs13, [%rd4];
setp.lt.s16	%p2, %rs13, %rs8;
selp.b16	%rs14, %rs13, %rs8, %p2;
setp.gt.s16	%p3, %rs7, %rs14;
selp.b16	%rs15, %rs7, %rs14, %p3;
st.global.u16 [%rd4], %rs15;
add.s32 %r13, %r4, %r13;
setp.lt.u32	%p4, %r13, %r8;
@%p4 bra BB48_2;

BB48_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<8>;
.reg .b32 %r<39>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs4, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2+2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r4, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r38, %r4, %r28, %r29;
setp.ge.u32	%p1, %r38, %r19;
@%p1 bra BB49_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r4;

BB49_2:
mul.hi.u32 %r31, %r38, %r22;
add.s32 %r32, %r31, %r38;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r38, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %rs5, [%rd4];
setp.lt.s16	%p2, %rs5, %rs4;
selp.b16	%rs6, %rs5, %rs4, %p2;
setp.gt.s16	%p3, %rs3, %rs6;
selp.b16	%rs7, %rs3, %rs6, %p3;
st.global.u16 [%rd4], %rs7;
add.s32 %r38, %r8, %r38;
setp.lt.u32	%p4, %r38, %r19;
@%p4 bra BB49_2;

BB49_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.local .align 8 .b8 __local_depot50[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<8>;
.reg .b32 %r<41>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot50;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs4, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2+2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I13TensorClampOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB50_2;

BB50_1:
mul.wide.s32 %rd10, %r30, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 27;
@%p2 bra BB50_1;

BB50_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r37, %r3, %r20, %r21;
setp.ge.u32	%p3, %r37, %r18;
@%p3 bra BB50_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB50_4:
mov.u32 %r32, %r37;
mov.u32 %r8, %r32;
mov.u64 %rd18, %rd5;
mov.u32 %r39, 0;
mov.u32 %r40, %r39;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r31, %r5;
mov.u32 %r35, %r8;
mov.u32 %r36, %r8;
@%p4 bra BB50_6;

BB50_5:
mov.u32 %r10, %r36;
mov.u32 %r9, %r31;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r40, %r28, %r27, %r40;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r31, %r14;
mov.u32 %r35, %r13;
mov.u32 %r36, %r13;
mov.u32 %r39, %r40;
@%p5 bra BB50_5;

BB50_6:
mad.lo.s32 %r29, %r6, %r35, %r39;
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd17, %rd4, %rd16;
ld.global.u16 %rs5, [%rd17];
setp.lt.s16	%p6, %rs5, %rs4;
selp.b16	%rs6, %rs5, %rs4, %p6;
setp.gt.s16	%p7, %rs3, %rs6;
selp.b16	%rs7, %rs3, %rs6, %p7;
st.global.u16 [%rd17], %rs7;
add.s32 %r37, %r7, %r8;
setp.lt.u32	%p8, %r37, %r18;
@%p8 bra BB50_4;

BB50_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I13TensorClampOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I13TensorClampOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I13TensorClampOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I13TensorClampOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<8>;
.reg .b32 %r<5>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs4, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2+2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB51_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB51_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd3, %rd15;
ld.global.u16 %rs5, [%rd16];
setp.lt.s16	%p2, %rs5, %rs4;
selp.b16	%rs6, %rs5, %rs4, %p2;
setp.gt.s16	%p3, %rs3, %rs6;
selp.b16	%rs7, %rs3, %rs6, %p3;
st.global.u16 [%rd16], %rs7;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p4, %rd17, %rd10;
@%p4 bra BB51_2;

BB51_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I13TensorClampOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I13TensorClampOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I13TensorClampOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I13TensorClampOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[4]
)
{
.local .align 8 .b8 __local_depot52[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<8>;
.reg .b32 %r<19>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot52;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs4, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2+2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply1I13TensorClampOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I13TensorClampOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r17, 0;
mov.pred %p1, 0;
@%p1 bra BB52_2;

BB52_1:
mul.wide.s32 %rd28, %r17, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r17, %r17, 1;
setp.lt.u32	%p2, %r17, 52;
@%p2 bra BB52_1;

BB52_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB52_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB52_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r18, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB52_9;

BB52_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r18;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB52_7;
bra.uni BB52_6;

BB52_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB52_8;

BB52_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB52_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r18, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB52_5;

BB52_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd6, %rd44;
ld.global.u16 %rs5, [%rd45];
setp.lt.s16	%p7, %rs5, %rs4;
selp.b16	%rs6, %rs5, %rs4, %p7;
setp.gt.s16	%p8, %rs3, %rs6;
selp.b16	%rs7, %rs3, %rs6, %p8;
st.global.u16 [%rd45], %rs7;
mov.u32 %r15, %nctaid.x;
mul.wide.u32 %rd46, %r15, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p9, %rd56, %rd26;
@%p9 bra BB52_4;

BB52_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<24>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs12, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3+2];
ld.param.u16 %rs11, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB53_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB53_2:
mul.lo.s32 %r14, %r16, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r16, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs21, [%rd8];
setp.lt.s16	%p2, %rs21, %rs12;
selp.b16	%rs22, %rs21, %rs12, %p2;
setp.gt.s16	%p3, %rs11, %rs22;
selp.b16	%rs23, %rs11, %rs22, %p3;
st.global.u16 [%rd6], %rs23;
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p4, %r16, %r10;
@%p4 bra BB53_2;

BB53_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<16>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs8, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3+2];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r4, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r4, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB54_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r4;
cvta.to.global.u64 %rd2, %rd4;

BB54_2:
mul.lo.s32 %r33, %r41, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r41, %r24;
add.s32 %r35, %r34, %r41;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r41, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs13, [%rd8];
setp.lt.s16	%p2, %rs13, %rs8;
selp.b16	%rs14, %rs13, %rs8, %p2;
setp.gt.s16	%p3, %rs7, %rs14;
selp.b16	%rs15, %rs7, %rs14, %p3;
st.global.u16 [%rd6], %rs15;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p4, %r41, %r21;
@%p4 bra BB54_2;

BB54_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot55[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<16>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot55;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs8, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3+2];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB55_2;

BB55_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB55_1;

BB55_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB55_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB55_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB55_6;

BB55_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB55_5;

BB55_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r38, %r42;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs13, [%rd21];
setp.lt.s16	%p6, %rs13, %rs8;
selp.b16	%rs14, %rs13, %rs8, %p6;
setp.gt.s16	%p7, %rs7, %rs14;
selp.b16	%rs15, %rs7, %rs14, %p7;
st.global.u16 [%rd17], %rs15;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p8, %r40, %r19;
@%p8 bra BB55_4;

BB55_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<16>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs8, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3+2];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r1, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB56_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r1;
cvta.to.global.u64 %rd2, %rd3;

BB56_2:
mul.hi.u32 %r33, %r41, %r24;
add.s32 %r34, %r33, %r41;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r41, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r41, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs13, [%rd8];
setp.lt.s16	%p2, %rs13, %rs8;
selp.b16	%rs14, %rs13, %rs8, %p2;
setp.gt.s16	%p3, %rs7, %rs14;
selp.b16	%rs15, %rs7, %rs14, %p3;
st.global.u16 [%rd6], %rs15;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p4, %r41, %r21;
@%p4 bra BB56_2;

BB56_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<8>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs4, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3+2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r66, %r47, %r48, %r49;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB57_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB57_2:
mul.hi.u32 %r50, %r66, %r33;
add.s32 %r51, %r50, %r66;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r66, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r66, %r41;
add.s32 %r58, %r57, %r66;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs5, [%rd8];
setp.lt.s16	%p2, %rs5, %rs4;
selp.b16	%rs6, %rs5, %rs4, %p2;
setp.gt.s16	%p3, %rs3, %rs6;
selp.b16	%rs7, %rs3, %rs6, %p3;
st.global.u16 [%rd6], %rs7;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r47, %r66;
setp.lt.u32	%p4, %r66, %r30;
@%p4 bra BB57_2;

BB57_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot58[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<8>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot58;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs4, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3+2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB58_2;

BB58_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB58_1;

BB58_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB58_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB58_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB58_6;

BB58_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB58_5;

BB58_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r63, %r67;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs5, [%rd21];
setp.lt.s16	%p6, %rs5, %rs4;
selp.b16	%rs6, %rs5, %rs4, %p6;
setp.gt.s16	%p7, %rs3, %rs6;
selp.b16	%rs7, %rs3, %rs6, %p7;
st.global.u16 [%rd19], %rs7;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p8, %r65, %r30;
@%p8 bra BB58_4;

BB58_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot59[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<16>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot59;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs8, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3+2];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB59_2;

BB59_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB59_1;

BB59_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB59_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB59_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB59_6;

BB59_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB59_5;

BB59_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs13, [%rd21];
setp.lt.s16	%p6, %rs13, %rs8;
selp.b16	%rs14, %rs13, %rs8, %p6;
setp.gt.s16	%p7, %rs7, %rs14;
selp.b16	%rs15, %rs7, %rs14, %p7;
st.global.u16 [%rd19], %rs15;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p8, %r40, %r19;
@%p8 bra BB59_4;

BB59_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot60[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<8>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot60;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs4, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3+2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB60_2;

BB60_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB60_1;

BB60_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB60_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB60_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB60_6;

BB60_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r68, %r47, %r46, %r68;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB60_5;

BB60_6:
mad.lo.s32 %r48, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs5, [%rd21];
setp.lt.s16	%p6, %rs5, %rs4;
selp.b16	%rs6, %rs5, %rs4, %p6;
setp.gt.s16	%p7, %rs3, %rs6;
selp.b16	%rs7, %rs3, %rs6, %p7;
st.global.u16 [%rd19], %rs7;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r39, %r11;
setp.lt.u32	%p8, %r65, %r29;
@%p8 bra BB60_4;

BB60_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot61[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot61;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs4, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3+2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I13TensorClampOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB61_2;

BB61_1:
mul.wide.s32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB61_1;

BB61_2:
mov.u32 %r51, 0;
@%p1 bra BB61_4;

BB61_3:
mul.wide.s32 %rd24, %r51, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB61_3;

BB61_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB61_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB61_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB61_8;

BB61_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB61_7;

BB61_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB61_10;

BB61_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB61_9;

BB61_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %rs5, [%rd35];
setp.lt.s16	%p10, %rs5, %rs4;
selp.b16	%rs6, %rs5, %rs4, %p10;
setp.gt.s16	%p11, %rs3, %rs6;
selp.b16	%rs7, %rs3, %rs6, %p11;
st.global.u16 [%rd33], %rs7;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r64, %r49, %r32, %r10;
setp.lt.u32	%p12, %r64, %r29;
@%p12 bra BB61_6;

BB61_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<8>;
.reg .b32 %r<5>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs4, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3+2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB62_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB62_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs5, [%rd23];
setp.lt.s16	%p2, %rs5, %rs4;
selp.b16	%rs6, %rs5, %rs4, %p2;
setp.gt.s16	%p3, %rs3, %rs6;
selp.b16	%rs7, %rs3, %rs6, %p3;
st.global.u16 [%rd20], %rs7;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p4, %rd24, %rd14;
@%p4 bra BB62_2;

BB62_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot63[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<8>;
.reg .b32 %r<32>;
.reg .b64 %rd<112>;


mov.u64 %rd111, __local_depot63;
cvta.local.u64 %SP, %rd111;
ld.param.u64 %rd48, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs4, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3+2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I13TensorClampOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I13TensorClampOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd49, %SP, 416;
cvta.to.local.u64 %rd2, %rd49;
add.u64 %rd50, %SP, 0;
cvta.to.local.u64 %rd3, %rd50;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB63_2;

BB63_1:
mul.wide.s32 %rd51, %r28, 8;
add.s64 %rd52, %rd4, %rd51;
ld.param.u64 %rd53, [%rd52];
add.s64 %rd54, %rd2, %rd51;
st.local.u64 [%rd54], %rd53;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB63_1;

BB63_2:
mov.u32 %r29, 0;
@%p1 bra BB63_4;

BB63_3:
mul.wide.s32 %rd55, %r29, 8;
add.s64 %rd56, %rd1, %rd55;
ld.param.u64 %rd57, [%rd56];
add.s64 %rd58, %rd3, %rd55;
st.local.u64 [%rd58], %rd57;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB63_3;

BB63_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd59, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd60, %r15;
add.s64 %rd103, %rd59, %rd60;
setp.ge.u64	%p5, %rd103, %rd48;
@%p5 bra BB63_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd61, [%rd2];
cvta.to.global.u64 %rd10, %rd61;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd62, [%rd3];
cvta.to.global.u64 %rd12, %rd62;
mul.wide.s32 %rd63, %r16, 8;
add.s64 %rd13, %rd2, %rd63;
mul.wide.s32 %rd64, %r17, 8;
add.s64 %rd14, %rd3, %rd64;

BB63_6:
mov.u64 %rd89, %rd103;
mov.u64 %rd15, %rd89;
mov.u64 %rd85, %rd13;
mov.u64 %rd66, 0;
mov.u64 %rd110, %rd66;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd100, %rd15;
mov.u64 %rd101, %rd15;
mov.u64 %rd109, %rd66;
@%p6 bra BB63_11;

BB63_7:
mov.u64 %rd18, %rd101;
mov.u32 %r7, %r30;
ld.local.u64 %rd20, [%rd85];
or.b64 %rd67, %rd18, %rd20;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB63_9;
bra.uni BB63_8;

BB63_9:
cvt.u32.u64	%r18, %rd20;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd102, %r20;
cvt.u64.u32	%rd86, %r21;
bra.uni BB63_10;

BB63_8:
div.u64 %rd102, %rd18, %rd20;
rem.u64 %rd86, %rd18, %rd20;

BB63_10:
mov.u64 %rd25, %rd102;
ld.local.u64 %rd69, [%rd85+200];
mul.lo.s64 %rd70, %rd69, %rd86;
add.s64 %rd110, %rd70, %rd110;
add.s64 %rd85, %rd85, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd100, %rd25;
mov.u64 %rd101, %rd25;
mov.u64 %rd104, %rd110;
mov.u64 %rd109, %rd104;
@%p8 bra BB63_7;

BB63_11:
mov.u64 %rd30, %rd109;
mov.u64 %rd87, %rd14;
mul.lo.s64 %rd73, %rd9, %rd100;
add.s64 %rd32, %rd73, %rd30;
mov.u64 %rd108, %rd66;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd98, %rd15;
mov.u64 %rd97, %rd15;
mov.u64 %rd107, %rd66;
@%p9 bra BB63_16;

BB63_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd36, [%rd87];
or.b64 %rd74, %rd98, %rd36;
and.b64 %rd75, %rd74, -4294967296;
setp.eq.s64	%p10, %rd75, 0;
@%p10 bra BB63_14;
bra.uni BB63_13;

BB63_14:
cvt.u32.u64	%r22, %rd36;
cvt.u32.u64	%r23, %rd98;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd99, %r24;
cvt.u64.u32	%rd88, %r25;
bra.uni BB63_15;

BB63_13:
div.u64 %rd99, %rd98, %rd36;
rem.u64 %rd88, %rd98, %rd36;

BB63_15:
mov.u64 %rd98, %rd99;
ld.local.u64 %rd76, [%rd87+200];
mul.lo.s64 %rd77, %rd76, %rd88;
add.s64 %rd108, %rd77, %rd108;
add.s64 %rd87, %rd87, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd97, %rd98;
mov.u64 %rd107, %rd108;
@%p11 bra BB63_12;

BB63_16:
shl.b64 %rd78, %rd32, 1;
add.s64 %rd79, %rd10, %rd78;
mul.lo.s64 %rd80, %rd11, %rd97;
add.s64 %rd81, %rd80, %rd107;
shl.b64 %rd82, %rd81, 1;
add.s64 %rd83, %rd12, %rd82;
ld.global.u16 %rs5, [%rd83];
setp.lt.s16	%p12, %rs5, %rs4;
selp.b16	%rs6, %rs5, %rs4, %p12;
setp.gt.s16	%p13, %rs3, %rs6;
selp.b16	%rs7, %rs3, %rs6, %p13;
st.global.u16 [%rd79], %rs7;
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd84, %r26, %r14;
add.s64 %rd103, %rd84, %rd15;
setp.lt.u64	%p14, %rd103, %rd48;
@%p14 bra BB63_6;

BB63_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<31>;
.reg .b32 %r<29>;
.reg .b64 %rd<34>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r28, %r11, %r12, %r13;
setp.ge.u32	%p1, %r28, %r10;
@%p1 bra BB64_3;

cvta.to.global.u64 %rd1, %rd8;
cvta.to.global.u64 %rd2, %rd9;
cvta.to.global.u64 %rd3, %rd10;
shl.b64 %rd5, %rd12, 1;
neg.s64 %rd6, %rd5;
shl.b64 %rd7, %rd13, 1;

BB64_2:
mul.lo.s32 %r14, %r28, %r7;
mul.wide.u32 %rd14, %r14, 2;
add.s64 %rd15, %rd1, %rd14;
mul.lo.s32 %r15, %r28, %r8;
cvt.u64.u32	%rd16, %r15;
mul.wide.u32 %rd17, %r15, 2;
add.s64 %rd18, %rd2, %rd17;
mul.lo.s32 %r16, %r28, %r1;
cvt.u64.u32	%rd19, %r16;
add.s64 %rd20, %rd16, %rd11;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd2, %rd21;
ld.global.u16 %rs25, [%rd22];
add.s64 %rd23, %rd19, %rd5;
shl.b64 %rd24, %rd23, 1;
add.s64 %rd25, %rd3, %rd24;
ld.global.u16 %rs26, [%rd25];
mul.wide.s16 %r17, %rs26, %rs25;
shl.b64 %rd26, %rd11, 1;
add.s64 %rd27, %rd16, %rd26;
shl.b64 %rd28, %rd27, 1;
add.s64 %rd29, %rd2, %rd28;
ld.global.u16 %rs27, [%rd29];
add.s64 %rd30, %rd25, %rd6;
ld.global.u16 %rs28, [%rd30];
mul.wide.s16 %r18, %rs28, %rs27;
sub.s32 %r19, %r17, %r18;
add.s64 %rd31, %rd30, %rd6;
ld.global.u16 %rs29, [%rd31];
mul.wide.s16 %r20, %rs29, %rs27;
ld.global.u16 %rs30, [%rd18];
mul.wide.s16 %r21, %rs26, %rs30;
sub.s32 %r22, %r20, %r21;
mul.wide.s16 %r23, %rs28, %rs30;
mul.wide.s16 %r24, %rs29, %rs25;
sub.s32 %r25, %r23, %r24;
st.global.u16 [%rd15], %r19;
add.s64 %rd32, %rd15, %rd7;
st.global.u16 [%rd32], %r22;
add.s64 %rd33, %rd32, %rd7;
st.global.u16 [%rd33], %r25;
mov.u32 %r27, %nctaid.x;
mad.lo.s32 %r28, %r27, %r11, %r28;
setp.lt.u32	%p2, %r28, %r10;
@%p2 bra BB64_2;

BB64_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<23>;
.reg .b32 %r<54>;
.reg .b64 %rd<34>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r53, %r30, %r31, %r32;
setp.ge.u32	%p1, %r53, %r21;
@%p1 bra BB65_3;

cvta.to.global.u64 %rd1, %rd8;
cvta.to.global.u64 %rd2, %rd9;
shl.b64 %rd4, %rd12, 1;
cvta.to.global.u64 %rd5, %rd10;
neg.s64 %rd6, %rd4;
shl.b64 %rd7, %rd13, 1;

BB65_2:
mul.hi.u32 %r33, %r53, %r24;
add.s32 %r34, %r33, %r53;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r53, %r36;
mul.lo.s32 %r38, %r37, %r23;
mul.lo.s32 %r39, %r53, %r11;
mul.wide.u32 %rd14, %r39, 2;
add.s64 %rd15, %rd1, %rd14;
mul.lo.s32 %r40, %r53, %r12;
cvt.u64.u32	%rd16, %r40;
mul.wide.u32 %rd17, %r40, 2;
add.s64 %rd18, %rd2, %rd17;
mad.lo.s32 %r41, %r22, %r35, %r38;
cvt.u64.u32	%rd19, %r41;
add.s64 %rd20, %rd16, %rd11;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd2, %rd21;
ld.global.u16 %rs17, [%rd22];
add.s64 %rd23, %rd19, %rd4;
shl.b64 %rd24, %rd23, 1;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs18, [%rd25];
mul.wide.s16 %r42, %rs18, %rs17;
shl.b64 %rd26, %rd11, 1;
add.s64 %rd27, %rd16, %rd26;
shl.b64 %rd28, %rd27, 1;
add.s64 %rd29, %rd2, %rd28;
ld.global.u16 %rs19, [%rd29];
add.s64 %rd30, %rd25, %rd6;
ld.global.u16 %rs20, [%rd30];
mul.wide.s16 %r43, %rs20, %rs19;
sub.s32 %r44, %r42, %r43;
add.s64 %rd31, %rd30, %rd6;
ld.global.u16 %rs21, [%rd31];
mul.wide.s16 %r45, %rs21, %rs19;
ld.global.u16 %rs22, [%rd18];
mul.wide.s16 %r46, %rs18, %rs22;
sub.s32 %r47, %r45, %r46;
mul.wide.s16 %r48, %rs20, %rs22;
mul.wide.s16 %r49, %rs21, %rs17;
sub.s32 %r50, %r48, %r49;
st.global.u16 [%rd15], %r44;
add.s64 %rd32, %rd15, %rd7;
st.global.u16 [%rd32], %r47;
add.s64 %rd33, %rd32, %rd7;
st.global.u16 [%rd33], %r50;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r30, %r53;
setp.lt.u32	%p2, %r53, %r21;
@%p2 bra BB65_2;

BB65_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot66[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<23>;
.reg .b32 %r<56>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot66;
cvta.local.u64 %SP, %rd48;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd3, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd1, %rd19;
cvta.to.global.u64 %rd2, %rd14;
mov.u32 %r45, 0;
mov.pred %p1, 0;
@%p1 bra BB66_2;

BB66_1:
mul.wide.s32 %rd20, %r45, 8;
add.s64 %rd21, %rd3, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd1, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p2, %r45, 27;
@%p2 bra BB66_1;

BB66_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r52, %r21, %r22, %r23;
setp.ge.u32	%p3, %r52, %r19;
@%p3 bra BB66_7;

cvta.to.global.u64 %rd5, %rd15;
shl.b64 %rd7, %rd17, 1;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd24, %r24, 4;
add.s64 %rd8, %rd1, %rd24;
neg.s64 %rd9, %rd7;
shl.b64 %rd10, %rd18, 1;

BB66_4:
mov.u32 %r47, %r52;
mov.u32 %r7, %r47;
mov.u64 %rd47, %rd8;
mov.u32 %r54, 0;
mov.u32 %r55, %r54;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r46, %r6;
mov.u32 %r50, %r7;
mov.u32 %r51, %r7;
@%p4 bra BB66_6;

BB66_5:
mov.u32 %r9, %r51;
mov.u32 %r8, %r46;
ld.local.u32 %r27, [%rd47+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd47+104];
mad.lo.s32 %r55, %r29, %r28, %r55;
div.u32 %r12, %r9, %r27;
add.s64 %rd47, %rd47, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r46, %r13;
mov.u32 %r50, %r12;
mov.u32 %r51, %r12;
mov.u32 %r54, %r55;
@%p5 bra BB66_5;

BB66_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r50, %r54;
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd26, %rd25;
cvt.u64.u32	%rd27, %r31;
mul.lo.s32 %r32, %r7, %r18;
cvt.u64.u32	%rd28, %r32;
add.s64 %rd29, %rd28, %rd16;
shl.b64 %rd30, %rd29, 1;
add.s64 %rd31, %rd5, %rd30;
ld.global.u16 %rs17, [%rd31];
add.s64 %rd32, %rd27, %rd7;
shl.b64 %rd33, %rd32, 1;
add.s64 %rd34, %rd26, %rd33;
ld.global.u16 %rs18, [%rd34];
mul.wide.s16 %r33, %rs18, %rs17;
shl.b64 %rd35, %rd16, 1;
add.s64 %rd36, %rd28, %rd35;
shl.b64 %rd37, %rd36, 1;
add.s64 %rd38, %rd5, %rd37;
ld.global.u16 %rs19, [%rd38];
add.s64 %rd39, %rd34, %rd9;
ld.global.u16 %rs20, [%rd39];
mul.wide.s16 %r34, %rs20, %rs19;
sub.s32 %r35, %r33, %r34;
add.s64 %rd40, %rd39, %rd9;
ld.global.u16 %rs21, [%rd40];
mul.wide.s16 %r36, %rs21, %rs19;
mul.wide.u32 %rd41, %r32, 2;
add.s64 %rd42, %rd5, %rd41;
ld.global.u16 %rs22, [%rd42];
mul.wide.s16 %r37, %rs18, %rs22;
sub.s32 %r38, %r36, %r37;
mul.wide.s16 %r39, %rs20, %rs22;
mul.wide.s16 %r40, %rs21, %rs17;
sub.s32 %r41, %r39, %r40;
mul.lo.s32 %r42, %r7, %r17;
mul.wide.u32 %rd43, %r42, 2;
add.s64 %rd44, %rd2, %rd43;
st.global.u16 [%rd44], %r35;
add.s64 %rd45, %rd44, %rd10;
st.global.u16 [%rd45], %r38;
add.s64 %rd46, %rd45, %rd10;
st.global.u16 [%rd46], %r41;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r52, %r44, %r21, %r7;
setp.lt.u32	%p6, %r52, %r19;
@%p6 bra BB66_4;

BB66_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<23>;
.reg .b32 %r<54>;
.reg .b64 %rd<34>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r53, %r30, %r31, %r32;
setp.ge.u32	%p1, %r53, %r21;
@%p1 bra BB67_3;

cvta.to.global.u64 %rd1, %rd8;
cvta.to.global.u64 %rd2, %rd10;
shl.b64 %rd4, %rd12, 1;
cvta.to.global.u64 %rd5, %rd9;
neg.s64 %rd6, %rd4;
shl.b64 %rd7, %rd13, 1;

BB67_2:
mul.hi.u32 %r33, %r53, %r24;
add.s32 %r34, %r33, %r53;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r53, %r36;
mul.lo.s32 %r38, %r37, %r23;
mul.lo.s32 %r39, %r53, %r11;
mul.wide.u32 %rd14, %r39, 2;
add.s64 %rd15, %rd1, %rd14;
mad.lo.s32 %r40, %r22, %r35, %r38;
cvt.u64.u32	%rd16, %r40;
mul.wide.u32 %rd17, %r40, 2;
add.s64 %rd18, %rd5, %rd17;
mul.lo.s32 %r41, %r53, %r1;
cvt.u64.u32	%rd19, %r41;
add.s64 %rd20, %rd16, %rd11;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs17, [%rd22];
add.s64 %rd23, %rd19, %rd4;
shl.b64 %rd24, %rd23, 1;
add.s64 %rd25, %rd2, %rd24;
ld.global.u16 %rs18, [%rd25];
mul.wide.s16 %r42, %rs18, %rs17;
shl.b64 %rd26, %rd11, 1;
add.s64 %rd27, %rd16, %rd26;
shl.b64 %rd28, %rd27, 1;
add.s64 %rd29, %rd5, %rd28;
ld.global.u16 %rs19, [%rd29];
add.s64 %rd30, %rd25, %rd6;
ld.global.u16 %rs20, [%rd30];
mul.wide.s16 %r43, %rs20, %rs19;
sub.s32 %r44, %r42, %r43;
add.s64 %rd31, %rd30, %rd6;
ld.global.u16 %rs21, [%rd31];
mul.wide.s16 %r45, %rs21, %rs19;
ld.global.u16 %rs22, [%rd18];
mul.wide.s16 %r46, %rs18, %rs22;
sub.s32 %r47, %r45, %r46;
mul.wide.s16 %r48, %rs20, %rs22;
mul.wide.s16 %r49, %rs21, %rs17;
sub.s32 %r50, %r48, %r49;
st.global.u16 [%rd15], %r44;
add.s64 %rd32, %rd15, %rd7;
st.global.u16 [%rd32], %r47;
add.s64 %rd33, %rd32, %rd7;
st.global.u16 [%rd33], %r50;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r30, %r53;
setp.lt.u32	%p2, %r53, %r21;
@%p2 bra BB67_2;

BB67_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<15>;
.reg .b32 %r<79>;
.reg .b64 %rd<34>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r78, %r49, %r50, %r51;
setp.ge.u32	%p1, %r78, %r32;
@%p1 bra BB68_3;

cvta.to.global.u64 %rd1, %rd8;
shl.b64 %rd3, %rd12, 1;
cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;
neg.s64 %rd6, %rd3;
shl.b64 %rd7, %rd13, 1;

BB68_2:
mul.hi.u32 %r52, %r78, %r35;
add.s32 %r53, %r52, %r78;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r78, %r55;
mul.lo.s32 %r57, %r56, %r34;
mul.lo.s32 %r58, %r78, %r15;
mul.wide.u32 %rd14, %r58, 2;
add.s64 %rd15, %rd1, %rd14;
mad.lo.s32 %r59, %r33, %r54, %r57;
cvt.u64.u32	%rd16, %r59;
mul.wide.u32 %rd17, %r59, 2;
add.s64 %rd18, %rd4, %rd17;
mul.hi.u32 %r60, %r78, %r43;
add.s32 %r61, %r60, %r78;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r78, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
cvt.u64.u32	%rd19, %r66;
add.s64 %rd20, %rd16, %rd11;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs9, [%rd22];
add.s64 %rd23, %rd19, %rd3;
shl.b64 %rd24, %rd23, 1;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs10, [%rd25];
mul.wide.s16 %r67, %rs10, %rs9;
shl.b64 %rd26, %rd11, 1;
add.s64 %rd27, %rd16, %rd26;
shl.b64 %rd28, %rd27, 1;
add.s64 %rd29, %rd4, %rd28;
ld.global.u16 %rs11, [%rd29];
add.s64 %rd30, %rd25, %rd6;
ld.global.u16 %rs12, [%rd30];
mul.wide.s16 %r68, %rs12, %rs11;
sub.s32 %r69, %r67, %r68;
add.s64 %rd31, %rd30, %rd6;
ld.global.u16 %rs13, [%rd31];
mul.wide.s16 %r70, %rs13, %rs11;
ld.global.u16 %rs14, [%rd18];
mul.wide.s16 %r71, %rs10, %rs14;
sub.s32 %r72, %r70, %r71;
mul.wide.s16 %r73, %rs12, %rs14;
mul.wide.s16 %r74, %rs13, %rs9;
sub.s32 %r75, %r73, %r74;
st.global.u16 [%rd15], %r69;
add.s64 %rd32, %rd15, %rd7;
st.global.u16 [%rd32], %r72;
add.s64 %rd33, %rd32, %rd7;
st.global.u16 [%rd33], %r75;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r78, %r77, %r49, %r78;
setp.lt.u32	%p2, %r78, %r32;
@%p2 bra BB68_2;

BB68_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot69[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<15>;
.reg .b32 %r<81>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot69;
cvta.local.u64 %SP, %rd48;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd1, %rd19;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB69_2;

BB69_1:
mul.wide.s32 %rd20, %r70, 8;
add.s64 %rd21, %rd2, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd1, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB69_1;

BB69_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r77, %r41, %r42, %r43;
setp.ge.u32	%p3, %r77, %r31;
@%p3 bra BB69_7;

cvta.to.global.u64 %rd4, %rd14;
shl.b64 %rd6, %rd17, 1;
cvta.to.global.u64 %rd7, %rd15;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd24, %r44, 4;
add.s64 %rd8, %rd1, %rd24;
neg.s64 %rd9, %rd6;
shl.b64 %rd10, %rd18, 1;

BB69_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd47, %rd8;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB69_6;

BB69_5:
mov.u32 %r14, %r76;
mov.u32 %r13, %r71;
ld.local.u32 %r47, [%rd47+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd47+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r17, %r14, %r47;
add.s64 %rd47, %rd47, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r71, %r18;
mov.u32 %r75, %r17;
mov.u32 %r76, %r17;
mov.u32 %r79, %r80;
@%p5 bra BB69_5;

BB69_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
cvt.u64.u32	%rd25, %r55;
mul.wide.u32 %rd26, %r55, 2;
add.s64 %rd27, %rd7, %rd26;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r75, %r79;
ld.local.u64 %rd28, [%rd1];
cvta.to.global.u64 %rd29, %rd28;
cvt.u64.u32	%rd30, %r57;
add.s64 %rd31, %rd25, %rd16;
shl.b64 %rd32, %rd31, 1;
add.s64 %rd33, %rd7, %rd32;
ld.global.u16 %rs9, [%rd33];
add.s64 %rd34, %rd30, %rd6;
shl.b64 %rd35, %rd34, 1;
add.s64 %rd36, %rd29, %rd35;
ld.global.u16 %rs10, [%rd36];
mul.wide.s16 %r58, %rs10, %rs9;
shl.b64 %rd37, %rd16, 1;
add.s64 %rd38, %rd25, %rd37;
shl.b64 %rd39, %rd38, 1;
add.s64 %rd40, %rd7, %rd39;
ld.global.u16 %rs11, [%rd40];
add.s64 %rd41, %rd36, %rd9;
ld.global.u16 %rs12, [%rd41];
mul.wide.s16 %r59, %rs12, %rs11;
sub.s32 %r60, %r58, %r59;
add.s64 %rd42, %rd41, %rd9;
ld.global.u16 %rs13, [%rd42];
mul.wide.s16 %r61, %rs13, %rs11;
ld.global.u16 %rs14, [%rd27];
mul.wide.s16 %r62, %rs10, %rs14;
sub.s32 %r63, %r61, %r62;
mul.wide.s16 %r64, %rs12, %rs14;
mul.wide.s16 %r65, %rs13, %rs9;
sub.s32 %r66, %r64, %r65;
mul.lo.s32 %r67, %r11, %r22;
mul.wide.u32 %rd43, %r67, 2;
add.s64 %rd44, %rd4, %rd43;
st.global.u16 [%rd44], %r60;
add.s64 %rd45, %rd44, %rd10;
st.global.u16 [%rd45], %r63;
add.s64 %rd46, %rd45, %rd10;
st.global.u16 [%rd46], %r66;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r41, %r11;
setp.lt.u32	%p6, %r77, %r31;
@%p6 bra BB69_4;

BB69_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot70[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<23>;
.reg .b32 %r<56>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot70;
cvta.local.u64 %SP, %rd48;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd3, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd1, %rd19;
cvta.to.global.u64 %rd2, %rd14;
mov.u32 %r45, 0;
mov.pred %p1, 0;
@%p1 bra BB70_2;

BB70_1:
mul.wide.s32 %rd20, %r45, 8;
add.s64 %rd21, %rd3, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd1, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p2, %r45, 27;
@%p2 bra BB70_1;

BB70_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r52, %r21, %r22, %r23;
setp.ge.u32	%p3, %r52, %r19;
@%p3 bra BB70_7;

cvta.to.global.u64 %rd5, %rd15;
shl.b64 %rd7, %rd17, 1;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd24, %r24, 4;
add.s64 %rd8, %rd1, %rd24;
neg.s64 %rd9, %rd7;
shl.b64 %rd10, %rd18, 1;

BB70_4:
mov.u32 %r47, %r52;
mov.u32 %r7, %r47;
mov.u64 %rd47, %rd8;
mov.u32 %r54, 0;
mov.u32 %r55, %r54;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r46, %r6;
mov.u32 %r50, %r7;
mov.u32 %r51, %r7;
@%p4 bra BB70_6;

BB70_5:
mov.u32 %r9, %r51;
mov.u32 %r8, %r46;
ld.local.u32 %r27, [%rd47+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd47+104];
mad.lo.s32 %r55, %r29, %r28, %r55;
div.u32 %r12, %r9, %r27;
add.s64 %rd47, %rd47, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r46, %r13;
mov.u32 %r50, %r12;
mov.u32 %r51, %r12;
mov.u32 %r54, %r55;
@%p5 bra BB70_5;

BB70_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r50, %r54;
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd26, %rd25;
cvt.u64.u32	%rd27, %r31;
mul.wide.u32 %rd28, %r31, 2;
add.s64 %rd29, %rd26, %rd28;
mul.lo.s32 %r32, %r7, %r1;
cvt.u64.u32	%rd30, %r32;
add.s64 %rd31, %rd27, %rd16;
shl.b64 %rd32, %rd31, 1;
add.s64 %rd33, %rd26, %rd32;
ld.global.u16 %rs17, [%rd33];
add.s64 %rd34, %rd30, %rd7;
shl.b64 %rd35, %rd34, 1;
add.s64 %rd36, %rd5, %rd35;
ld.global.u16 %rs18, [%rd36];
mul.wide.s16 %r33, %rs18, %rs17;
shl.b64 %rd37, %rd16, 1;
add.s64 %rd38, %rd27, %rd37;
shl.b64 %rd39, %rd38, 1;
add.s64 %rd40, %rd26, %rd39;
ld.global.u16 %rs19, [%rd40];
add.s64 %rd41, %rd36, %rd9;
ld.global.u16 %rs20, [%rd41];
mul.wide.s16 %r34, %rs20, %rs19;
sub.s32 %r35, %r33, %r34;
add.s64 %rd42, %rd41, %rd9;
ld.global.u16 %rs21, [%rd42];
mul.wide.s16 %r36, %rs21, %rs19;
ld.global.u16 %rs22, [%rd29];
mul.wide.s16 %r37, %rs18, %rs22;
sub.s32 %r38, %r36, %r37;
mul.wide.s16 %r39, %rs20, %rs22;
mul.wide.s16 %r40, %rs21, %rs17;
sub.s32 %r41, %r39, %r40;
mul.lo.s32 %r42, %r7, %r17;
mul.wide.u32 %rd43, %r42, 2;
add.s64 %rd44, %rd2, %rd43;
st.global.u16 [%rd44], %r35;
add.s64 %rd45, %rd44, %rd10;
st.global.u16 [%rd45], %r38;
add.s64 %rd46, %rd45, %rd10;
st.global.u16 [%rd46], %r41;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r52, %r44, %r21, %r7;
setp.lt.u32	%p6, %r52, %r19;
@%p6 bra BB70_4;

BB70_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot71[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<15>;
.reg .b32 %r<81>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot71;
cvta.local.u64 %SP, %rd48;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd1, %rd19;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB71_2;

BB71_1:
mul.wide.s32 %rd20, %r70, 8;
add.s64 %rd21, %rd2, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd1, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB71_1;

BB71_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r77, %r40, %r41, %r42;
setp.ge.u32	%p3, %r77, %r30;
@%p3 bra BB71_7;

cvta.to.global.u64 %rd4, %rd14;
shl.b64 %rd6, %rd17, 1;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd7, %rd15;
mul.wide.s32 %rd24, %r43, 4;
add.s64 %rd8, %rd1, %rd24;
neg.s64 %rd9, %rd6;
shl.b64 %rd10, %rd18, 1;

BB71_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd47, %rd8;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB71_6;

BB71_5:
mov.u32 %r13, %r76;
mov.u32 %r12, %r71;
ld.local.u32 %r46, [%rd47+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd47+104];
mad.lo.s32 %r80, %r48, %r47, %r80;
div.u32 %r16, %r13, %r46;
add.s64 %rd47, %rd47, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r71, %r17;
mov.u32 %r75, %r16;
mov.u32 %r76, %r16;
mov.u32 %r79, %r80;
@%p5 bra BB71_5;

BB71_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r75, %r79;
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd26, %rd25;
cvt.u64.u32	%rd27, %r50;
mul.wide.u32 %rd28, %r50, 2;
add.s64 %rd29, %rd26, %rd28;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
cvt.u64.u32	%rd30, %r57;
add.s64 %rd31, %rd27, %rd16;
shl.b64 %rd32, %rd31, 1;
add.s64 %rd33, %rd26, %rd32;
ld.global.u16 %rs9, [%rd33];
add.s64 %rd34, %rd30, %rd6;
shl.b64 %rd35, %rd34, 1;
add.s64 %rd36, %rd7, %rd35;
ld.global.u16 %rs10, [%rd36];
mul.wide.s16 %r58, %rs10, %rs9;
shl.b64 %rd37, %rd16, 1;
add.s64 %rd38, %rd27, %rd37;
shl.b64 %rd39, %rd38, 1;
add.s64 %rd40, %rd26, %rd39;
ld.global.u16 %rs11, [%rd40];
add.s64 %rd41, %rd36, %rd9;
ld.global.u16 %rs12, [%rd41];
mul.wide.s16 %r59, %rs12, %rs11;
sub.s32 %r60, %r58, %r59;
add.s64 %rd42, %rd41, %rd9;
ld.global.u16 %rs13, [%rd42];
mul.wide.s16 %r61, %rs13, %rs11;
ld.global.u16 %rs14, [%rd29];
mul.wide.s16 %r62, %rs10, %rs14;
sub.s32 %r63, %r61, %r62;
mul.wide.s16 %r64, %rs12, %rs14;
mul.wide.s16 %r65, %rs13, %rs9;
sub.s32 %r66, %r64, %r65;
mul.lo.s32 %r67, %r11, %r21;
mul.wide.u32 %rd43, %r67, 2;
add.s64 %rd44, %rd4, %rd43;
st.global.u16 [%rd44], %r60;
add.s64 %rd45, %rd44, %rd10;
st.global.u16 [%rd45], %r63;
add.s64 %rd46, %rd45, %rd10;
st.global.u16 [%rd46], %r66;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r40, %r11;
setp.lt.u32	%p6, %r77, %r30;
@%p6 bra BB71_4;

BB71_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot72[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<15>;
.reg .b32 %r<85>;
.reg .b64 %rd<63>;


mov.u64 %rd62, __local_depot72;
cvta.local.u64 %SP, %rd62;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd24, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd5, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd25, %SP, 216;
cvta.to.local.u64 %rd2, %rd25;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd3, %rd26;
cvta.to.global.u64 %rd4, %rd21;
mov.u32 %r63, 0;
mov.pred %p1, 0;
@%p1 bra BB72_2;

BB72_1:
mul.wide.s32 %rd27, %r63, 8;
add.s64 %rd28, %rd5, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p2, %r63, 27;
@%p2 bra BB72_1;

BB72_2:
mov.u32 %r64, 0;
@%p1 bra BB72_4;

BB72_3:
mul.wide.s32 %rd31, %r64, 8;
add.s64 %rd32, %rd1, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p4, %r64, 27;
@%p4 bra BB72_3;

BB72_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r77, %r33, %r34, %r35;
setp.ge.u32	%p5, %r77, %r30;
@%p5 bra BB72_12;

shl.b64 %rd10, %rd23, 1;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd35, %r36, 4;
add.s64 %rd11, %rd2, %rd35;
neg.s64 %rd12, %rd10;
shl.b64 %rd13, %rd24, 1;

BB72_6:
mov.u32 %r67, %r77;
mov.u32 %r8, %r67;
mov.u64 %rd60, %rd11;
mov.u32 %r38, 0;
mov.u32 %r84, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r65, %r7;
mov.u32 %r75, %r8;
mov.u32 %r76, %r8;
mov.u32 %r83, %r38;
@%p6 bra BB72_8;

BB72_7:
mov.u32 %r10, %r76;
mov.u32 %r9, %r65;
ld.local.u32 %r39, [%rd60+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd60+104];
mad.lo.s32 %r84, %r41, %r40, %r84;
div.u32 %r13, %r10, %r39;
add.s64 %rd60, %rd60, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r65, %r14;
mov.u32 %r75, %r13;
mov.u32 %r76, %r13;
mov.u32 %r78, %r84;
mov.u32 %r83, %r78;
@%p7 bra BB72_7;

BB72_8:
mov.u32 %r16, %r83;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r75, %r16;
ld.local.u64 %rd17, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r66, %r18, -1;
setp.lt.s32	%p8, %r66, 1;
mov.u32 %r73, %r8;
mov.u32 %r81, %r38;
@%p8 bra BB72_11;

mul.wide.s32 %rd36, %r18, 4;
add.s64 %rd61, %rd3, %rd36;
mov.u32 %r82, 0;
mov.u32 %r74, %r8;

BB72_10:
ld.local.u32 %r46, [%rd61+4];
rem.u32 %r47, %r74, %r46;
ld.local.u32 %r48, [%rd61+104];
mad.lo.s32 %r82, %r48, %r47, %r82;
div.u32 %r74, %r74, %r46;
add.s64 %rd61, %rd61, -4;
add.s32 %r66, %r66, -1;
setp.gt.s32	%p9, %r66, 0;
mov.u32 %r73, %r74;
mov.u32 %r81, %r82;
@%p9 bra BB72_10;

BB72_11:
cvta.to.global.u64 %rd37, %rd17;
cvt.u64.u32	%rd38, %r17;
mul.wide.u32 %rd39, %r17, 2;
add.s64 %rd40, %rd37, %rd39;
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r73, %r81;
ld.local.u64 %rd41, [%rd3];
cvta.to.global.u64 %rd42, %rd41;
cvt.u64.u32	%rd43, %r50;
add.s64 %rd44, %rd38, %rd22;
shl.b64 %rd45, %rd44, 1;
add.s64 %rd46, %rd37, %rd45;
ld.global.u16 %rs9, [%rd46];
add.s64 %rd47, %rd43, %rd10;
shl.b64 %rd48, %rd47, 1;
add.s64 %rd49, %rd42, %rd48;
ld.global.u16 %rs10, [%rd49];
mul.wide.s16 %r51, %rs10, %rs9;
shl.b64 %rd50, %rd22, 1;
add.s64 %rd51, %rd38, %rd50;
shl.b64 %rd52, %rd51, 1;
add.s64 %rd53, %rd37, %rd52;
ld.global.u16 %rs11, [%rd53];
add.s64 %rd54, %rd49, %rd12;
ld.global.u16 %rs12, [%rd54];
mul.wide.s16 %r52, %rs12, %rs11;
sub.s32 %r53, %r51, %r52;
add.s64 %rd55, %rd54, %rd12;
ld.global.u16 %rs13, [%rd55];
mul.wide.s16 %r54, %rs13, %rs11;
ld.global.u16 %rs14, [%rd40];
mul.wide.s16 %r55, %rs10, %rs14;
sub.s32 %r56, %r54, %r55;
mul.wide.s16 %r57, %rs12, %rs14;
mul.wide.s16 %r58, %rs13, %rs9;
sub.s32 %r59, %r57, %r58;
mul.lo.s32 %r60, %r8, %r29;
mul.wide.u32 %rd56, %r60, 2;
add.s64 %rd57, %rd4, %rd56;
st.global.u16 [%rd57], %r53;
add.s64 %rd58, %rd57, %rd13;
st.global.u16 [%rd58], %r56;
add.s64 %rd59, %rd58, %rd13;
st.global.u16 [%rd59], %r59;
mov.u32 %r62, %nctaid.x;
mad.lo.s32 %r77, %r62, %r33, %r8;
setp.lt.u32	%p10, %r77, %r30;
@%p10 bra BB72_6;

BB72_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<23>;
.reg .b32 %r<54>;
.reg .b64 %rd<34>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r53, %r30, %r31, %r32;
setp.ge.u32	%p1, %r53, %r21;
@%p1 bra BB73_3;

cvta.to.global.u64 %rd1, %rd9;
cvta.to.global.u64 %rd2, %rd10;
shl.b64 %rd4, %rd12, 1;
cvta.to.global.u64 %rd5, %rd8;
neg.s64 %rd6, %rd4;
shl.b64 %rd7, %rd13, 1;

BB73_2:
mul.hi.u32 %r33, %r53, %r24;
add.s32 %r34, %r33, %r53;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r53, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd14, %r39, 2;
add.s64 %rd15, %rd5, %rd14;
mul.lo.s32 %r40, %r53, %r19;
cvt.u64.u32	%rd16, %r40;
mul.wide.u32 %rd17, %r40, 2;
add.s64 %rd18, %rd1, %rd17;
mul.lo.s32 %r41, %r53, %r1;
cvt.u64.u32	%rd19, %r41;
add.s64 %rd20, %rd16, %rd11;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd1, %rd21;
ld.global.u16 %rs17, [%rd22];
add.s64 %rd23, %rd19, %rd4;
shl.b64 %rd24, %rd23, 1;
add.s64 %rd25, %rd2, %rd24;
ld.global.u16 %rs18, [%rd25];
mul.wide.s16 %r42, %rs18, %rs17;
shl.b64 %rd26, %rd11, 1;
add.s64 %rd27, %rd16, %rd26;
shl.b64 %rd28, %rd27, 1;
add.s64 %rd29, %rd1, %rd28;
ld.global.u16 %rs19, [%rd29];
add.s64 %rd30, %rd25, %rd6;
ld.global.u16 %rs20, [%rd30];
mul.wide.s16 %r43, %rs20, %rs19;
sub.s32 %r44, %r42, %r43;
add.s64 %rd31, %rd30, %rd6;
ld.global.u16 %rs21, [%rd31];
mul.wide.s16 %r45, %rs21, %rs19;
ld.global.u16 %rs22, [%rd18];
mul.wide.s16 %r46, %rs18, %rs22;
sub.s32 %r47, %r45, %r46;
mul.wide.s16 %r48, %rs20, %rs22;
mul.wide.s16 %r49, %rs21, %rs17;
sub.s32 %r50, %r48, %r49;
st.global.u16 [%rd15], %r44;
add.s64 %rd32, %rd15, %rd7;
st.global.u16 [%rd32], %r47;
add.s64 %rd33, %rd32, %rd7;
st.global.u16 [%rd33], %r50;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r30, %r53;
setp.lt.u32	%p2, %r53, %r21;
@%p2 bra BB73_2;

BB73_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<15>;
.reg .b32 %r<79>;
.reg .b64 %rd<34>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r78, %r49, %r50, %r51;
setp.ge.u32	%p1, %r78, %r32;
@%p1 bra BB74_3;

cvta.to.global.u64 %rd1, %rd9;
shl.b64 %rd3, %rd12, 1;
cvta.to.global.u64 %rd4, %rd8;
cvta.to.global.u64 %rd5, %rd10;
neg.s64 %rd6, %rd3;
shl.b64 %rd7, %rd13, 1;

BB74_2:
mul.hi.u32 %r52, %r78, %r35;
add.s32 %r53, %r52, %r78;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r78, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd14, %r58, 2;
add.s64 %rd15, %rd4, %rd14;
mul.lo.s32 %r59, %r78, %r23;
cvt.u64.u32	%rd16, %r59;
mul.wide.u32 %rd17, %r59, 2;
add.s64 %rd18, %rd1, %rd17;
mul.hi.u32 %r60, %r78, %r43;
add.s32 %r61, %r60, %r78;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r78, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
cvt.u64.u32	%rd19, %r66;
add.s64 %rd20, %rd16, %rd11;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd1, %rd21;
ld.global.u16 %rs9, [%rd22];
add.s64 %rd23, %rd19, %rd3;
shl.b64 %rd24, %rd23, 1;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs10, [%rd25];
mul.wide.s16 %r67, %rs10, %rs9;
shl.b64 %rd26, %rd11, 1;
add.s64 %rd27, %rd16, %rd26;
shl.b64 %rd28, %rd27, 1;
add.s64 %rd29, %rd1, %rd28;
ld.global.u16 %rs11, [%rd29];
add.s64 %rd30, %rd25, %rd6;
ld.global.u16 %rs12, [%rd30];
mul.wide.s16 %r68, %rs12, %rs11;
sub.s32 %r69, %r67, %r68;
add.s64 %rd31, %rd30, %rd6;
ld.global.u16 %rs13, [%rd31];
mul.wide.s16 %r70, %rs13, %rs11;
ld.global.u16 %rs14, [%rd18];
mul.wide.s16 %r71, %rs10, %rs14;
sub.s32 %r72, %r70, %r71;
mul.wide.s16 %r73, %rs12, %rs14;
mul.wide.s16 %r74, %rs13, %rs9;
sub.s32 %r75, %r73, %r74;
st.global.u16 [%rd15], %r69;
add.s64 %rd32, %rd15, %rd7;
st.global.u16 [%rd32], %r72;
add.s64 %rd33, %rd32, %rd7;
st.global.u16 [%rd33], %r75;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r78, %r77, %r49, %r78;
setp.lt.u32	%p2, %r78, %r32;
@%p2 bra BB74_2;

BB74_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot75[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<15>;
.reg .b32 %r<81>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot75;
cvta.local.u64 %SP, %rd48;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd1, %rd19;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB75_2;

BB75_1:
mul.wide.s32 %rd20, %r70, 8;
add.s64 %rd21, %rd2, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd1, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB75_1;

BB75_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r77, %r41, %r42, %r43;
setp.ge.u32	%p3, %r77, %r31;
@%p3 bra BB75_7;

cvta.to.global.u64 %rd4, %rd15;
shl.b64 %rd6, %rd17, 1;
cvta.to.global.u64 %rd7, %rd14;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd24, %r44, 4;
add.s64 %rd8, %rd1, %rd24;
neg.s64 %rd9, %rd6;
shl.b64 %rd10, %rd18, 1;

BB75_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd47, %rd8;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB75_6;

BB75_5:
mov.u32 %r14, %r76;
mov.u32 %r13, %r71;
ld.local.u32 %r47, [%rd47+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd47+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r17, %r14, %r47;
add.s64 %rd47, %rd47, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r71, %r18;
mov.u32 %r75, %r17;
mov.u32 %r76, %r17;
mov.u32 %r79, %r80;
@%p5 bra BB75_5;

BB75_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd25, %r55, 2;
add.s64 %rd26, %rd7, %rd25;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r75, %r79;
ld.local.u64 %rd27, [%rd1];
cvta.to.global.u64 %rd28, %rd27;
cvt.u64.u32	%rd29, %r57;
mul.lo.s32 %r58, %r11, %r30;
cvt.u64.u32	%rd30, %r58;
add.s64 %rd31, %rd30, %rd16;
shl.b64 %rd32, %rd31, 1;
add.s64 %rd33, %rd4, %rd32;
ld.global.u16 %rs9, [%rd33];
add.s64 %rd34, %rd29, %rd6;
shl.b64 %rd35, %rd34, 1;
add.s64 %rd36, %rd28, %rd35;
ld.global.u16 %rs10, [%rd36];
mul.wide.s16 %r59, %rs10, %rs9;
shl.b64 %rd37, %rd16, 1;
add.s64 %rd38, %rd30, %rd37;
shl.b64 %rd39, %rd38, 1;
add.s64 %rd40, %rd4, %rd39;
ld.global.u16 %rs11, [%rd40];
add.s64 %rd41, %rd36, %rd9;
ld.global.u16 %rs12, [%rd41];
mul.wide.s16 %r60, %rs12, %rs11;
sub.s32 %r61, %r59, %r60;
add.s64 %rd42, %rd41, %rd9;
ld.global.u16 %rs13, [%rd42];
mul.wide.s16 %r62, %rs13, %rs11;
mul.wide.u32 %rd43, %r58, 2;
add.s64 %rd44, %rd4, %rd43;
ld.global.u16 %rs14, [%rd44];
mul.wide.s16 %r63, %rs10, %rs14;
sub.s32 %r64, %r62, %r63;
mul.wide.s16 %r65, %rs12, %rs14;
mul.wide.s16 %r66, %rs13, %rs9;
sub.s32 %r67, %r65, %r66;
st.global.u16 [%rd26], %r61;
add.s64 %rd45, %rd26, %rd10;
st.global.u16 [%rd45], %r64;
add.s64 %rd46, %rd45, %rd10;
st.global.u16 [%rd46], %r67;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r41, %r11;
setp.lt.u32	%p6, %r77, %r31;
@%p6 bra BB75_4;

BB75_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<15>;
.reg .b32 %r<79>;
.reg .b64 %rd<34>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r78, %r49, %r50, %r51;
setp.ge.u32	%p1, %r78, %r32;
@%p1 bra BB76_3;

cvta.to.global.u64 %rd1, %rd10;
shl.b64 %rd3, %rd12, 1;
cvta.to.global.u64 %rd4, %rd8;
cvta.to.global.u64 %rd5, %rd9;
neg.s64 %rd6, %rd3;
shl.b64 %rd7, %rd13, 1;

BB76_2:
mul.hi.u32 %r52, %r78, %r35;
add.s32 %r53, %r52, %r78;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r78, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd14, %r58, 2;
add.s64 %rd15, %rd4, %rd14;
mul.hi.u32 %r59, %r78, %r43;
add.s32 %r60, %r59, %r78;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r78, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
cvt.u64.u32	%rd16, %r65;
mul.wide.u32 %rd17, %r65, 2;
add.s64 %rd18, %rd5, %rd17;
mul.lo.s32 %r66, %r78, %r1;
cvt.u64.u32	%rd19, %r66;
add.s64 %rd20, %rd16, %rd11;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs9, [%rd22];
add.s64 %rd23, %rd19, %rd3;
shl.b64 %rd24, %rd23, 1;
add.s64 %rd25, %rd1, %rd24;
ld.global.u16 %rs10, [%rd25];
mul.wide.s16 %r67, %rs10, %rs9;
shl.b64 %rd26, %rd11, 1;
add.s64 %rd27, %rd16, %rd26;
shl.b64 %rd28, %rd27, 1;
add.s64 %rd29, %rd5, %rd28;
ld.global.u16 %rs11, [%rd29];
add.s64 %rd30, %rd25, %rd6;
ld.global.u16 %rs12, [%rd30];
mul.wide.s16 %r68, %rs12, %rs11;
sub.s32 %r69, %r67, %r68;
add.s64 %rd31, %rd30, %rd6;
ld.global.u16 %rs13, [%rd31];
mul.wide.s16 %r70, %rs13, %rs11;
ld.global.u16 %rs14, [%rd18];
mul.wide.s16 %r71, %rs10, %rs14;
sub.s32 %r72, %r70, %r71;
mul.wide.s16 %r73, %rs12, %rs14;
mul.wide.s16 %r74, %rs13, %rs9;
sub.s32 %r75, %r73, %r74;
st.global.u16 [%rd15], %r69;
add.s64 %rd32, %rd15, %rd7;
st.global.u16 [%rd32], %r72;
add.s64 %rd33, %rd32, %rd7;
st.global.u16 [%rd33], %r75;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r78, %r77, %r49, %r78;
setp.lt.u32	%p2, %r78, %r32;
@%p2 bra BB76_2;

BB76_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<7>;
.reg .b32 %r<104>;
.reg .b64 %rd<34>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r103, %r68, %r69, %r70;
setp.ge.u32	%p1, %r103, %r43;
@%p1 bra BB77_3;

cvta.to.global.u64 %rd2, %rd8;
cvta.to.global.u64 %rd3, %rd9;
cvta.to.global.u64 %rd4, %rd10;
shl.b64 %rd5, %rd12, 1;
neg.s64 %rd6, %rd5;
shl.b64 %rd7, %rd13, 1;

BB77_2:
mul.hi.u32 %r71, %r103, %r46;
add.s32 %r72, %r71, %r103;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r103, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd14, %r77, 2;
add.s64 %rd15, %rd2, %rd14;
mul.hi.u32 %r78, %r103, %r54;
add.s32 %r79, %r78, %r103;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r103, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
cvt.u64.u32	%rd16, %r84;
mul.wide.u32 %rd17, %r84, 2;
add.s64 %rd18, %rd3, %rd17;
mul.hi.u32 %r85, %r103, %r62;
add.s32 %r86, %r85, %r103;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r103, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
cvt.u64.u32	%rd19, %r91;
add.s64 %rd20, %rd16, %rd11;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd3, %rd21;
ld.global.u16 %rs1, [%rd22];
add.s64 %rd23, %rd19, %rd5;
shl.b64 %rd24, %rd23, 1;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs2, [%rd25];
mul.wide.s16 %r92, %rs2, %rs1;
shl.b64 %rd26, %rd11, 1;
add.s64 %rd27, %rd16, %rd26;
shl.b64 %rd28, %rd27, 1;
add.s64 %rd29, %rd3, %rd28;
ld.global.u16 %rs3, [%rd29];
add.s64 %rd30, %rd25, %rd6;
ld.global.u16 %rs4, [%rd30];
mul.wide.s16 %r93, %rs4, %rs3;
sub.s32 %r94, %r92, %r93;
add.s64 %rd31, %rd30, %rd6;
ld.global.u16 %rs5, [%rd31];
mul.wide.s16 %r95, %rs5, %rs3;
ld.global.u16 %rs6, [%rd18];
mul.wide.s16 %r96, %rs2, %rs6;
sub.s32 %r97, %r95, %r96;
mul.wide.s16 %r98, %rs4, %rs6;
mul.wide.s16 %r99, %rs5, %rs1;
sub.s32 %r100, %r98, %r99;
st.global.u16 [%rd15], %r94;
add.s64 %rd32, %rd15, %rd7;
st.global.u16 [%rd32], %r97;
add.s64 %rd33, %rd32, %rd7;
st.global.u16 [%rd33], %r100;
mov.u32 %r102, %nctaid.x;
mad.lo.s32 %r103, %r102, %r68, %r103;
setp.lt.u32	%p2, %r103, %r43;
@%p2 bra BB77_2;

BB77_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot78[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<7>;
.reg .b32 %r<106>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot78;
cvta.local.u64 %SP, %rd48;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd1, %rd20;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB78_2;

BB78_1:
mul.wide.s32 %rd21, %r95, 8;
add.s64 %rd22, %rd2, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd1, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB78_1;

BB78_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r102, %r62, %r63, %r64;
setp.ge.u32	%p3, %r102, %r44;
@%p3 bra BB78_7;

cvta.to.global.u64 %rd5, %rd15;
cvta.to.global.u64 %rd6, %rd16;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd7, %rd25;
shl.b64 %rd8, %rd18, 1;
mul.wide.s32 %rd26, %r65, 4;
add.s64 %rd9, %rd1, %rd26;
neg.s64 %rd10, %rd8;
shl.b64 %rd11, %rd19, 1;

BB78_4:
mov.u32 %r97, %r102;
mov.u32 %r16, %r97;
mov.u64 %rd47, %rd9;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r104, 0;
mov.u32 %r105, %r104;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r96, %r14;
mov.u32 %r100, %r16;
mov.u32 %r101, %r16;
@%p4 bra BB78_6;

BB78_5:
mov.u32 %r20, %r101;
mov.u32 %r19, %r96;
ld.local.u32 %r68, [%rd47+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd47+104];
mad.lo.s32 %r105, %r70, %r69, %r105;
div.u32 %r23, %r20, %r68;
add.s64 %rd47, %rd47, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r96, %r24;
mov.u32 %r100, %r23;
mov.u32 %r101, %r23;
mov.u32 %r104, %r105;
@%p5 bra BB78_5;

BB78_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd27, %r76, 2;
add.s64 %rd28, %rd5, %rd27;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
cvt.u64.u32	%rd29, %r82;
mul.wide.u32 %rd30, %r82, 2;
add.s64 %rd31, %rd6, %rd30;
mad.lo.s32 %r83, %r15, %r100, %r104;
cvt.u64.u32	%rd32, %r83;
add.s64 %rd33, %rd29, %rd17;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd35, %rd6, %rd34;
ld.global.u16 %rs1, [%rd35];
add.s64 %rd36, %rd32, %rd8;
shl.b64 %rd37, %rd36, 1;
add.s64 %rd38, %rd7, %rd37;
ld.global.u16 %rs2, [%rd38];
mul.wide.s16 %r84, %rs2, %rs1;
shl.b64 %rd39, %rd17, 1;
add.s64 %rd40, %rd29, %rd39;
shl.b64 %rd41, %rd40, 1;
add.s64 %rd42, %rd6, %rd41;
ld.global.u16 %rs3, [%rd42];
add.s64 %rd43, %rd38, %rd10;
ld.global.u16 %rs4, [%rd43];
mul.wide.s16 %r85, %rs4, %rs3;
sub.s32 %r86, %r84, %r85;
add.s64 %rd44, %rd43, %rd10;
ld.global.u16 %rs5, [%rd44];
mul.wide.s16 %r87, %rs5, %rs3;
ld.global.u16 %rs6, [%rd31];
mul.wide.s16 %r88, %rs2, %rs6;
sub.s32 %r89, %r87, %r88;
mul.wide.s16 %r90, %rs4, %rs6;
mul.wide.s16 %r91, %rs5, %rs1;
sub.s32 %r92, %r90, %r91;
st.global.u16 [%rd28], %r86;
add.s64 %rd45, %rd28, %rd11;
st.global.u16 [%rd45], %r89;
add.s64 %rd46, %rd45, %rd11;
st.global.u16 [%rd46], %r92;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r62, %r16;
setp.lt.u32	%p6, %r102, %r44;
@%p6 bra BB78_4;

BB78_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot79[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<15>;
.reg .b32 %r<81>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot79;
cvta.local.u64 %SP, %rd48;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd1, %rd19;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB79_2;

BB79_1:
mul.wide.s32 %rd20, %r70, 8;
add.s64 %rd21, %rd2, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd1, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB79_1;

BB79_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r77, %r41, %r42, %r43;
setp.ge.u32	%p3, %r77, %r31;
@%p3 bra BB79_7;

cvta.to.global.u64 %rd4, %rd15;
shl.b64 %rd6, %rd17, 1;
cvta.to.global.u64 %rd7, %rd14;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd24, %r44, 4;
add.s64 %rd8, %rd1, %rd24;
neg.s64 %rd9, %rd6;
shl.b64 %rd10, %rd18, 1;

BB79_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd47, %rd8;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB79_6;

BB79_5:
mov.u32 %r14, %r76;
mov.u32 %r13, %r71;
ld.local.u32 %r47, [%rd47+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd47+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r17, %r14, %r47;
add.s64 %rd47, %rd47, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r71, %r18;
mov.u32 %r75, %r17;
mov.u32 %r76, %r17;
mov.u32 %r79, %r80;
@%p5 bra BB79_5;

BB79_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd25, %r55, 2;
add.s64 %rd26, %rd7, %rd25;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r75, %r79;
ld.local.u64 %rd27, [%rd1];
cvta.to.global.u64 %rd28, %rd27;
cvt.u64.u32	%rd29, %r57;
mul.wide.u32 %rd30, %r57, 2;
add.s64 %rd31, %rd28, %rd30;
mul.lo.s32 %r58, %r11, %r1;
cvt.u64.u32	%rd32, %r58;
add.s64 %rd33, %rd29, %rd16;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd35, %rd28, %rd34;
ld.global.u16 %rs9, [%rd35];
add.s64 %rd36, %rd32, %rd6;
shl.b64 %rd37, %rd36, 1;
add.s64 %rd38, %rd4, %rd37;
ld.global.u16 %rs10, [%rd38];
mul.wide.s16 %r59, %rs10, %rs9;
shl.b64 %rd39, %rd16, 1;
add.s64 %rd40, %rd29, %rd39;
shl.b64 %rd41, %rd40, 1;
add.s64 %rd42, %rd28, %rd41;
ld.global.u16 %rs11, [%rd42];
add.s64 %rd43, %rd38, %rd9;
ld.global.u16 %rs12, [%rd43];
mul.wide.s16 %r60, %rs12, %rs11;
sub.s32 %r61, %r59, %r60;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs13, [%rd44];
mul.wide.s16 %r62, %rs13, %rs11;
ld.global.u16 %rs14, [%rd31];
mul.wide.s16 %r63, %rs10, %rs14;
sub.s32 %r64, %r62, %r63;
mul.wide.s16 %r65, %rs12, %rs14;
mul.wide.s16 %r66, %rs13, %rs9;
sub.s32 %r67, %r65, %r66;
st.global.u16 [%rd26], %r61;
add.s64 %rd45, %rd26, %rd10;
st.global.u16 [%rd45], %r64;
add.s64 %rd46, %rd45, %rd10;
st.global.u16 [%rd46], %r67;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r41, %r11;
setp.lt.u32	%p6, %r77, %r31;
@%p6 bra BB79_4;

BB79_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot80[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<7>;
.reg .b32 %r<106>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot80;
cvta.local.u64 %SP, %rd48;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd1, %rd20;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB80_2;

BB80_1:
mul.wide.s32 %rd21, %r95, 8;
add.s64 %rd22, %rd2, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd1, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB80_1;

BB80_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r102, %r61, %r62, %r63;
setp.ge.u32	%p3, %r102, %r43;
@%p3 bra BB80_7;

cvta.to.global.u64 %rd5, %rd15;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd6, %rd25;
cvta.to.global.u64 %rd7, %rd16;
shl.b64 %rd8, %rd18, 1;
mul.wide.s32 %rd26, %r64, 4;
add.s64 %rd9, %rd1, %rd26;
neg.s64 %rd10, %rd8;
shl.b64 %rd11, %rd19, 1;

BB80_4:
mov.u32 %r97, %r102;
mov.u32 %r16, %r97;
mov.u64 %rd47, %rd9;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r104, 0;
mov.u32 %r105, %r104;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r96, %r14;
mov.u32 %r100, %r16;
mov.u32 %r101, %r16;
@%p4 bra BB80_6;

BB80_5:
mov.u32 %r19, %r101;
mov.u32 %r18, %r96;
ld.local.u32 %r67, [%rd47+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd47+104];
mad.lo.s32 %r105, %r69, %r68, %r105;
div.u32 %r22, %r19, %r67;
add.s64 %rd47, %rd47, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r96, %r23;
mov.u32 %r100, %r22;
mov.u32 %r101, %r22;
mov.u32 %r104, %r105;
@%p5 bra BB80_5;

BB80_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd27, %r75, 2;
add.s64 %rd28, %rd5, %rd27;
mad.lo.s32 %r76, %r15, %r100, %r104;
cvt.u64.u32	%rd29, %r76;
mul.wide.u32 %rd30, %r76, 2;
add.s64 %rd31, %rd6, %rd30;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
cvt.u64.u32	%rd32, %r83;
add.s64 %rd33, %rd29, %rd17;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd35, %rd6, %rd34;
ld.global.u16 %rs1, [%rd35];
add.s64 %rd36, %rd32, %rd8;
shl.b64 %rd37, %rd36, 1;
add.s64 %rd38, %rd7, %rd37;
ld.global.u16 %rs2, [%rd38];
mul.wide.s16 %r84, %rs2, %rs1;
shl.b64 %rd39, %rd17, 1;
add.s64 %rd40, %rd29, %rd39;
shl.b64 %rd41, %rd40, 1;
add.s64 %rd42, %rd6, %rd41;
ld.global.u16 %rs3, [%rd42];
add.s64 %rd43, %rd38, %rd10;
ld.global.u16 %rs4, [%rd43];
mul.wide.s16 %r85, %rs4, %rs3;
sub.s32 %r86, %r84, %r85;
add.s64 %rd44, %rd43, %rd10;
ld.global.u16 %rs5, [%rd44];
mul.wide.s16 %r87, %rs5, %rs3;
ld.global.u16 %rs6, [%rd31];
mul.wide.s16 %r88, %rs2, %rs6;
sub.s32 %r89, %r87, %r88;
mul.wide.s16 %r90, %rs4, %rs6;
mul.wide.s16 %r91, %rs5, %rs1;
sub.s32 %r92, %r90, %r91;
st.global.u16 [%rd28], %r86;
add.s64 %rd45, %rd28, %rd11;
st.global.u16 [%rd45], %r89;
add.s64 %rd46, %rd45, %rd11;
st.global.u16 [%rd46], %r92;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r61, %r16;
setp.lt.u32	%p6, %r102, %r43;
@%p6 bra BB80_4;

BB80_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot81[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<7>;
.reg .b32 %r<109>;
.reg .b64 %rd<64>;


mov.u64 %rd63, __local_depot81;
cvta.local.u64 %SP, %rd63;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd24, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd27, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd25, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd2, %rd28;
add.u64 %rd29, %SP, 0;
cvta.to.local.u64 %rd3, %rd29;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB81_2;

BB81_1:
mul.wide.s32 %rd30, %r87, 8;
add.s64 %rd31, %rd4, %rd30;
ld.param.u64 %rd32, [%rd31];
add.s64 %rd33, %rd2, %rd30;
st.local.u64 [%rd33], %rd32;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB81_1;

BB81_2:
mov.u32 %r88, 0;
@%p1 bra BB81_4;

BB81_3:
mul.wide.s32 %rd34, %r88, 8;
add.s64 %rd35, %rd1, %rd34;
ld.param.u64 %rd36, [%rd35];
add.s64 %rd37, %rd3, %rd34;
st.local.u64 [%rd37], %rd36;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB81_3;

BB81_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r101, %r54, %r55, %r56;
setp.ge.u32	%p5, %r101, %r43;
@%p5 bra BB81_11;

cvta.to.global.u64 %rd9, %rd24;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd38, [%rd2];
cvta.to.global.u64 %rd10, %rd38;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd39, [%rd3];
cvta.to.global.u64 %rd11, %rd39;
shl.b64 %rd12, %rd26, 1;
mul.wide.s32 %rd40, %r57, 4;
add.s64 %rd13, %rd2, %rd40;
mul.wide.s32 %rd41, %r58, 4;
add.s64 %rd14, %rd3, %rd41;
neg.s64 %rd15, %rd12;
shl.b64 %rd16, %rd27, 1;

BB81_6:
mov.u32 %r91, %r101;
mov.u32 %r15, %r91;
mov.u64 %rd61, %rd13;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r108, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r89, %r11;
mov.u32 %r99, %r15;
mov.u32 %r100, %r15;
mov.u32 %r107, %r60;
@%p6 bra BB81_8;

BB81_7:
mov.u32 %r18, %r100;
mov.u32 %r17, %r89;
ld.local.u32 %r61, [%rd61+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd61+104];
mad.lo.s32 %r108, %r63, %r62, %r108;
div.u32 %r21, %r18, %r61;
add.s64 %rd61, %rd61, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r89, %r22;
mov.u32 %r99, %r21;
mov.u32 %r100, %r21;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB81_7;

BB81_8:
mov.u32 %r24, %r107;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd42, %r71, 2;
add.s64 %rd20, %rd9, %rd42;
mov.u64 %rd62, %rd14;
mad.lo.s32 %r25, %r12, %r99, %r24;
mov.u32 %r106, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r90, %r13;
mov.u32 %r98, %r15;
mov.u32 %r97, %r15;
mov.u32 %r105, %r60;
@%p8 bra BB81_10;

BB81_9:
mov.u32 %r26, %r90;
ld.local.u32 %r72, [%rd62+4];
rem.u32 %r73, %r98, %r72;
ld.local.u32 %r74, [%rd62+104];
mad.lo.s32 %r106, %r74, %r73, %r106;
div.u32 %r98, %r98, %r72;
add.s64 %rd62, %rd62, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r90, %r31;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB81_9;

BB81_10:
cvt.u64.u32	%rd43, %r25;
mul.wide.u32 %rd44, %r25, 2;
add.s64 %rd45, %rd10, %rd44;
mad.lo.s32 %r75, %r14, %r97, %r105;
cvt.u64.u32	%rd46, %r75;
add.s64 %rd47, %rd43, %rd25;
shl.b64 %rd48, %rd47, 1;
add.s64 %rd49, %rd10, %rd48;
ld.global.u16 %rs1, [%rd49];
add.s64 %rd50, %rd46, %rd12;
shl.b64 %rd51, %rd50, 1;
add.s64 %rd52, %rd11, %rd51;
ld.global.u16 %rs2, [%rd52];
mul.wide.s16 %r76, %rs2, %rs1;
shl.b64 %rd53, %rd25, 1;
add.s64 %rd54, %rd43, %rd53;
shl.b64 %rd55, %rd54, 1;
add.s64 %rd56, %rd10, %rd55;
ld.global.u16 %rs3, [%rd56];
add.s64 %rd57, %rd52, %rd15;
ld.global.u16 %rs4, [%rd57];
mul.wide.s16 %r77, %rs4, %rs3;
sub.s32 %r78, %r76, %r77;
add.s64 %rd58, %rd57, %rd15;
ld.global.u16 %rs5, [%rd58];
mul.wide.s16 %r79, %rs5, %rs3;
ld.global.u16 %rs6, [%rd45];
mul.wide.s16 %r80, %rs2, %rs6;
sub.s32 %r81, %r79, %r80;
mul.wide.s16 %r82, %rs4, %rs6;
mul.wide.s16 %r83, %rs5, %rs1;
sub.s32 %r84, %r82, %r83;
st.global.u16 [%rd20], %r78;
add.s64 %rd59, %rd20, %rd16;
st.global.u16 [%rd59], %r81;
add.s64 %rd60, %rd59, %rd16;
st.global.u16 [%rd60], %r84;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r54, %r15;
setp.lt.u32	%p10, %r101, %r43;
@%p10 bra BB81_6;

BB81_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot82[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<23>;
.reg .b32 %r<56>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot82;
cvta.local.u64 %SP, %rd48;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd1, %rd19;
mov.u32 %r45, 0;
mov.pred %p1, 0;
@%p1 bra BB82_2;

BB82_1:
mul.wide.s32 %rd20, %r45, 8;
add.s64 %rd21, %rd2, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd1, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p2, %r45, 27;
@%p2 bra BB82_1;

BB82_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r52, %r21, %r22, %r23;
setp.ge.u32	%p3, %r52, %r19;
@%p3 bra BB82_7;

cvta.to.global.u64 %rd4, %rd14;
cvta.to.global.u64 %rd5, %rd15;
shl.b64 %rd7, %rd17, 1;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd24, %r24, 4;
add.s64 %rd8, %rd1, %rd24;
neg.s64 %rd9, %rd7;
shl.b64 %rd10, %rd18, 1;

BB82_4:
mov.u32 %r47, %r52;
mov.u32 %r7, %r47;
mov.u64 %rd47, %rd8;
mov.u32 %r54, 0;
mov.u32 %r55, %r54;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r46, %r6;
mov.u32 %r50, %r7;
mov.u32 %r51, %r7;
@%p4 bra BB82_6;

BB82_5:
mov.u32 %r9, %r51;
mov.u32 %r8, %r46;
ld.local.u32 %r27, [%rd47+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd47+104];
mad.lo.s32 %r55, %r29, %r28, %r55;
div.u32 %r12, %r9, %r27;
add.s64 %rd47, %rd47, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r46, %r13;
mov.u32 %r50, %r12;
mov.u32 %r51, %r12;
mov.u32 %r54, %r55;
@%p5 bra BB82_5;

BB82_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r50, %r54;
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd26, %rd25;
mul.wide.u32 %rd27, %r31, 2;
add.s64 %rd28, %rd26, %rd27;
mul.lo.s32 %r32, %r7, %r17;
cvt.u64.u32	%rd29, %r32;
mul.wide.u32 %rd30, %r32, 2;
add.s64 %rd31, %rd4, %rd30;
mul.lo.s32 %r33, %r7, %r1;
cvt.u64.u32	%rd32, %r33;
add.s64 %rd33, %rd29, %rd16;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd35, %rd4, %rd34;
ld.global.u16 %rs17, [%rd35];
add.s64 %rd36, %rd32, %rd7;
shl.b64 %rd37, %rd36, 1;
add.s64 %rd38, %rd5, %rd37;
ld.global.u16 %rs18, [%rd38];
mul.wide.s16 %r34, %rs18, %rs17;
shl.b64 %rd39, %rd16, 1;
add.s64 %rd40, %rd29, %rd39;
shl.b64 %rd41, %rd40, 1;
add.s64 %rd42, %rd4, %rd41;
ld.global.u16 %rs19, [%rd42];
add.s64 %rd43, %rd38, %rd9;
ld.global.u16 %rs20, [%rd43];
mul.wide.s16 %r35, %rs20, %rs19;
sub.s32 %r36, %r34, %r35;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs21, [%rd44];
mul.wide.s16 %r37, %rs21, %rs19;
ld.global.u16 %rs22, [%rd31];
mul.wide.s16 %r38, %rs18, %rs22;
sub.s32 %r39, %r37, %r38;
mul.wide.s16 %r40, %rs20, %rs22;
mul.wide.s16 %r41, %rs21, %rs17;
sub.s32 %r42, %r40, %r41;
st.global.u16 [%rd28], %r36;
add.s64 %rd45, %rd28, %rd10;
st.global.u16 [%rd45], %r39;
add.s64 %rd46, %rd45, %rd10;
st.global.u16 [%rd46], %r42;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r52, %r44, %r21, %r7;
setp.lt.u32	%p6, %r52, %r19;
@%p6 bra BB82_4;

BB82_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot83[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<15>;
.reg .b32 %r<81>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot83;
cvta.local.u64 %SP, %rd48;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd1, %rd19;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB83_2;

BB83_1:
mul.wide.s32 %rd20, %r70, 8;
add.s64 %rd21, %rd2, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd1, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB83_1;

BB83_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r77, %r40, %r41, %r42;
setp.ge.u32	%p3, %r77, %r30;
@%p3 bra BB83_7;

cvta.to.global.u64 %rd4, %rd14;
shl.b64 %rd6, %rd17, 1;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd7, %rd15;
mul.wide.s32 %rd24, %r43, 4;
add.s64 %rd8, %rd1, %rd24;
neg.s64 %rd9, %rd6;
shl.b64 %rd10, %rd18, 1;

BB83_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd47, %rd8;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB83_6;

BB83_5:
mov.u32 %r13, %r76;
mov.u32 %r12, %r71;
ld.local.u32 %r46, [%rd47+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd47+104];
mad.lo.s32 %r80, %r48, %r47, %r80;
div.u32 %r16, %r13, %r46;
add.s64 %rd47, %rd47, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r71, %r17;
mov.u32 %r75, %r16;
mov.u32 %r76, %r16;
mov.u32 %r79, %r80;
@%p5 bra BB83_5;

BB83_6:
mul.hi.u32 %r49, %r11, %r34;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r35;
mul.lo.s32 %r52, %r51, %r37;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r33;
ld.local.u32 %r55, [%rd1+108];
mad.lo.s32 %r56, %r55, %r75, %r79;
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd26, %rd25;
mul.wide.u32 %rd27, %r56, 2;
add.s64 %rd28, %rd26, %rd27;
mul.lo.s32 %r57, %r11, %r21;
cvt.u64.u32	%rd29, %r57;
mul.wide.u32 %rd30, %r57, 2;
add.s64 %rd31, %rd4, %rd30;
mad.lo.s32 %r58, %r32, %r51, %r54;
cvt.u64.u32	%rd32, %r58;
add.s64 %rd33, %rd29, %rd16;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd35, %rd4, %rd34;
ld.global.u16 %rs9, [%rd35];
add.s64 %rd36, %rd32, %rd6;
shl.b64 %rd37, %rd36, 1;
add.s64 %rd38, %rd7, %rd37;
ld.global.u16 %rs10, [%rd38];
mul.wide.s16 %r59, %rs10, %rs9;
shl.b64 %rd39, %rd16, 1;
add.s64 %rd40, %rd29, %rd39;
shl.b64 %rd41, %rd40, 1;
add.s64 %rd42, %rd4, %rd41;
ld.global.u16 %rs11, [%rd42];
add.s64 %rd43, %rd38, %rd9;
ld.global.u16 %rs12, [%rd43];
mul.wide.s16 %r60, %rs12, %rs11;
sub.s32 %r61, %r59, %r60;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs13, [%rd44];
mul.wide.s16 %r62, %rs13, %rs11;
ld.global.u16 %rs14, [%rd31];
mul.wide.s16 %r63, %rs10, %rs14;
sub.s32 %r64, %r62, %r63;
mul.wide.s16 %r65, %rs12, %rs14;
mul.wide.s16 %r66, %rs13, %rs9;
sub.s32 %r67, %r65, %r66;
st.global.u16 [%rd28], %r61;
add.s64 %rd45, %rd28, %rd10;
st.global.u16 [%rd45], %r64;
add.s64 %rd46, %rd45, %rd10;
st.global.u16 [%rd46], %r67;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r40, %r11;
setp.lt.u32	%p6, %r77, %r30;
@%p6 bra BB83_4;

BB83_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot84[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<15>;
.reg .b32 %r<85>;
.reg .b64 %rd<63>;


mov.u64 %rd62, __local_depot84;
cvta.local.u64 %SP, %rd62;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd24, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd25, %SP, 216;
cvta.to.local.u64 %rd2, %rd25;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd3, %rd26;
mov.u32 %r63, 0;
mov.pred %p1, 0;
@%p1 bra BB84_2;

BB84_1:
mul.wide.s32 %rd27, %r63, 8;
add.s64 %rd28, %rd4, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p2, %r63, 27;
@%p2 bra BB84_1;

BB84_2:
mov.u32 %r64, 0;
@%p1 bra BB84_4;

BB84_3:
mul.wide.s32 %rd31, %r64, 8;
add.s64 %rd32, %rd1, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p4, %r64, 27;
@%p4 bra BB84_3;

BB84_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r77, %r32, %r33, %r34;
setp.ge.u32	%p5, %r77, %r29;
@%p5 bra BB84_12;

cvta.to.global.u64 %rd8, %rd21;
shl.b64 %rd10, %rd23, 1;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd35, %r35, 4;
add.s64 %rd11, %rd2, %rd35;
neg.s64 %rd12, %rd10;
shl.b64 %rd13, %rd24, 1;

BB84_6:
mov.u32 %r67, %r77;
mov.u32 %r8, %r67;
mov.u64 %rd60, %rd11;
mov.u32 %r37, 0;
mov.u32 %r84, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r65, %r7;
mov.u32 %r75, %r8;
mov.u32 %r76, %r8;
mov.u32 %r83, %r37;
@%p6 bra BB84_8;

BB84_7:
mov.u32 %r10, %r76;
mov.u32 %r9, %r65;
ld.local.u32 %r38, [%rd60+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd60+104];
mad.lo.s32 %r84, %r40, %r39, %r84;
div.u32 %r13, %r10, %r38;
add.s64 %rd60, %rd60, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r65, %r14;
mov.u32 %r75, %r13;
mov.u32 %r76, %r13;
mov.u32 %r78, %r84;
mov.u32 %r83, %r78;
@%p7 bra BB84_7;

BB84_8:
mov.u32 %r16, %r83;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r75, %r16;
ld.local.u64 %rd36, [%rd2];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r43, 2;
add.s64 %rd17, %rd37, %rd38;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r66, %r17, -1;
setp.lt.s32	%p8, %r66, 1;
mov.u32 %r73, %r8;
mov.u32 %r81, %r37;
@%p8 bra BB84_11;

mul.wide.s32 %rd39, %r17, 4;
add.s64 %rd61, %rd3, %rd39;
mov.u32 %r82, 0;
mov.u32 %r74, %r8;

BB84_10:
ld.local.u32 %r46, [%rd61+4];
rem.u32 %r47, %r74, %r46;
ld.local.u32 %r48, [%rd61+104];
mad.lo.s32 %r82, %r48, %r47, %r82;
div.u32 %r74, %r74, %r46;
add.s64 %rd61, %rd61, -4;
add.s32 %r66, %r66, -1;
setp.gt.s32	%p9, %r66, 0;
mov.u32 %r73, %r74;
mov.u32 %r81, %r82;
@%p9 bra BB84_10;

BB84_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r73, %r81;
ld.local.u64 %rd40, [%rd3];
cvta.to.global.u64 %rd41, %rd40;
cvt.u64.u32	%rd42, %r50;
mul.lo.s32 %r51, %r8, %r28;
cvt.u64.u32	%rd43, %r51;
add.s64 %rd44, %rd43, %rd22;
shl.b64 %rd45, %rd44, 1;
add.s64 %rd46, %rd8, %rd45;
ld.global.u16 %rs9, [%rd46];
add.s64 %rd47, %rd42, %rd10;
shl.b64 %rd48, %rd47, 1;
add.s64 %rd49, %rd41, %rd48;
ld.global.u16 %rs10, [%rd49];
mul.wide.s16 %r52, %rs10, %rs9;
shl.b64 %rd50, %rd22, 1;
add.s64 %rd51, %rd43, %rd50;
shl.b64 %rd52, %rd51, 1;
add.s64 %rd53, %rd8, %rd52;
ld.global.u16 %rs11, [%rd53];
add.s64 %rd54, %rd49, %rd12;
ld.global.u16 %rs12, [%rd54];
mul.wide.s16 %r53, %rs12, %rs11;
sub.s32 %r54, %r52, %r53;
add.s64 %rd55, %rd54, %rd12;
ld.global.u16 %rs13, [%rd55];
mul.wide.s16 %r55, %rs13, %rs11;
mul.wide.u32 %rd56, %r51, 2;
add.s64 %rd57, %rd8, %rd56;
ld.global.u16 %rs14, [%rd57];
mul.wide.s16 %r56, %rs10, %rs14;
sub.s32 %r57, %r55, %r56;
mul.wide.s16 %r58, %rs12, %rs14;
mul.wide.s16 %r59, %rs13, %rs9;
sub.s32 %r60, %r58, %r59;
st.global.u16 [%rd17], %r54;
add.s64 %rd58, %rd17, %rd13;
st.global.u16 [%rd58], %r57;
add.s64 %rd59, %rd58, %rd13;
st.global.u16 [%rd59], %r60;
mov.u32 %r62, %nctaid.x;
mad.lo.s32 %r77, %r62, %r32, %r8;
setp.lt.u32	%p10, %r77, %r29;
@%p10 bra BB84_6;

BB84_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot85[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<15>;
.reg .b32 %r<81>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot85;
cvta.local.u64 %SP, %rd48;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd1, %rd19;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB85_2;

BB85_1:
mul.wide.s32 %rd20, %r70, 8;
add.s64 %rd21, %rd2, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd1, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB85_1;

BB85_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r77, %r40, %r41, %r42;
setp.ge.u32	%p3, %r77, %r30;
@%p3 bra BB85_7;

cvta.to.global.u64 %rd4, %rd15;
shl.b64 %rd6, %rd17, 1;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd7, %rd14;
mul.wide.s32 %rd24, %r43, 4;
add.s64 %rd8, %rd1, %rd24;
neg.s64 %rd9, %rd6;
shl.b64 %rd10, %rd18, 1;

BB85_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd47, %rd8;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB85_6;

BB85_5:
mov.u32 %r13, %r76;
mov.u32 %r12, %r71;
ld.local.u32 %r46, [%rd47+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd47+104];
mad.lo.s32 %r80, %r48, %r47, %r80;
div.u32 %r16, %r13, %r46;
add.s64 %rd47, %rd47, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r71, %r17;
mov.u32 %r75, %r16;
mov.u32 %r76, %r16;
mov.u32 %r79, %r80;
@%p5 bra BB85_5;

BB85_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r75, %r79;
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd26, %rd25;
mul.wide.u32 %rd27, %r50, 2;
add.s64 %rd28, %rd26, %rd27;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
cvt.u64.u32	%rd29, %r57;
mul.wide.u32 %rd30, %r57, 2;
add.s64 %rd31, %rd7, %rd30;
mul.lo.s32 %r58, %r11, %r1;
cvt.u64.u32	%rd32, %r58;
add.s64 %rd33, %rd29, %rd16;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd35, %rd7, %rd34;
ld.global.u16 %rs9, [%rd35];
add.s64 %rd36, %rd32, %rd6;
shl.b64 %rd37, %rd36, 1;
add.s64 %rd38, %rd4, %rd37;
ld.global.u16 %rs10, [%rd38];
mul.wide.s16 %r59, %rs10, %rs9;
shl.b64 %rd39, %rd16, 1;
add.s64 %rd40, %rd29, %rd39;
shl.b64 %rd41, %rd40, 1;
add.s64 %rd42, %rd7, %rd41;
ld.global.u16 %rs11, [%rd42];
add.s64 %rd43, %rd38, %rd9;
ld.global.u16 %rs12, [%rd43];
mul.wide.s16 %r60, %rs12, %rs11;
sub.s32 %r61, %r59, %r60;
add.s64 %rd44, %rd43, %rd9;
ld.global.u16 %rs13, [%rd44];
mul.wide.s16 %r62, %rs13, %rs11;
ld.global.u16 %rs14, [%rd31];
mul.wide.s16 %r63, %rs10, %rs14;
sub.s32 %r64, %r62, %r63;
mul.wide.s16 %r65, %rs12, %rs14;
mul.wide.s16 %r66, %rs13, %rs9;
sub.s32 %r67, %r65, %r66;
st.global.u16 [%rd28], %r61;
add.s64 %rd45, %rd28, %rd10;
st.global.u16 [%rd45], %r64;
add.s64 %rd46, %rd45, %rd10;
st.global.u16 [%rd46], %r67;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r40, %r11;
setp.lt.u32	%p6, %r77, %r30;
@%p6 bra BB85_4;

BB85_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot86[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<7>;
.reg .b32 %r<106>;
.reg .b64 %rd<49>;


mov.u64 %rd48, __local_depot86;
cvta.local.u64 %SP, %rd48;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd1, %rd20;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB86_2;

BB86_1:
mul.wide.s32 %rd21, %r95, 8;
add.s64 %rd22, %rd2, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd1, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB86_1;

BB86_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r102, %r60, %r61, %r62;
setp.ge.u32	%p3, %r102, %r42;
@%p3 bra BB86_7;

ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd25, [%rd1];
cvta.to.global.u64 %rd5, %rd25;
cvta.to.global.u64 %rd6, %rd15;
cvta.to.global.u64 %rd7, %rd16;
shl.b64 %rd8, %rd18, 1;
mul.wide.s32 %rd26, %r63, 4;
add.s64 %rd9, %rd1, %rd26;
neg.s64 %rd10, %rd8;
shl.b64 %rd11, %rd19, 1;

BB86_4:
mov.u32 %r97, %r102;
mov.u32 %r16, %r97;
mov.u64 %rd47, %rd9;
mov.u32 %r104, 0;
mov.u32 %r105, %r104;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r96, %r14;
mov.u32 %r100, %r16;
mov.u32 %r101, %r16;
@%p4 bra BB86_6;

BB86_5:
mov.u32 %r18, %r101;
mov.u32 %r17, %r96;
ld.local.u32 %r66, [%rd47+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd47+104];
mad.lo.s32 %r105, %r68, %r67, %r105;
div.u32 %r21, %r18, %r66;
add.s64 %rd47, %rd47, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r96, %r22;
mov.u32 %r100, %r21;
mov.u32 %r101, %r21;
mov.u32 %r104, %r105;
@%p5 bra BB86_5;

BB86_6:
mad.lo.s32 %r69, %r15, %r100, %r104;
mul.wide.u32 %rd27, %r69, 2;
add.s64 %rd28, %rd5, %rd27;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
cvt.u64.u32	%rd29, %r76;
mul.wide.u32 %rd30, %r76, 2;
add.s64 %rd31, %rd6, %rd30;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
cvt.u64.u32	%rd32, %r83;
add.s64 %rd33, %rd29, %rd17;
shl.b64 %rd34, %rd33, 1;
add.s64 %rd35, %rd6, %rd34;
ld.global.u16 %rs1, [%rd35];
add.s64 %rd36, %rd32, %rd8;
shl.b64 %rd37, %rd36, 1;
add.s64 %rd38, %rd7, %rd37;
ld.global.u16 %rs2, [%rd38];
mul.wide.s16 %r84, %rs2, %rs1;
shl.b64 %rd39, %rd17, 1;
add.s64 %rd40, %rd29, %rd39;
shl.b64 %rd41, %rd40, 1;
add.s64 %rd42, %rd6, %rd41;
ld.global.u16 %rs3, [%rd42];
add.s64 %rd43, %rd38, %rd10;
ld.global.u16 %rs4, [%rd43];
mul.wide.s16 %r85, %rs4, %rs3;
sub.s32 %r86, %r84, %r85;
add.s64 %rd44, %rd43, %rd10;
ld.global.u16 %rs5, [%rd44];
mul.wide.s16 %r87, %rs5, %rs3;
ld.global.u16 %rs6, [%rd31];
mul.wide.s16 %r88, %rs2, %rs6;
sub.s32 %r89, %r87, %r88;
mul.wide.s16 %r90, %rs4, %rs6;
mul.wide.s16 %r91, %rs5, %rs1;
sub.s32 %r92, %r90, %r91;
st.global.u16 [%rd28], %r86;
add.s64 %rd45, %rd28, %rd11;
st.global.u16 [%rd45], %r89;
add.s64 %rd46, %rd45, %rd11;
st.global.u16 [%rd46], %r92;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r60, %r16;
setp.lt.u32	%p6, %r102, %r42;
@%p6 bra BB86_4;

BB86_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot87[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<7>;
.reg .b32 %r<109>;
.reg .b64 %rd<64>;


mov.u64 %rd63, __local_depot87;
cvta.local.u64 %SP, %rd63;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd25, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd24, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd27, %SP, 216;
cvta.to.local.u64 %rd2, %rd27;
add.u64 %rd28, %SP, 0;
cvta.to.local.u64 %rd3, %rd28;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB87_2;

BB87_1:
mul.wide.s32 %rd29, %r87, 8;
add.s64 %rd30, %rd4, %rd29;
ld.param.u64 %rd31, [%rd30];
add.s64 %rd32, %rd2, %rd29;
st.local.u64 [%rd32], %rd31;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB87_1;

BB87_2:
mov.u32 %r88, 0;
@%p1 bra BB87_4;

BB87_3:
mul.wide.s32 %rd33, %r88, 8;
add.s64 %rd34, %rd1, %rd33;
ld.param.u64 %rd35, [%rd34];
add.s64 %rd36, %rd3, %rd33;
st.local.u64 [%rd36], %rd35;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB87_3;

BB87_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r101, %r54, %r55, %r56;
setp.ge.u32	%p5, %r101, %r43;
@%p5 bra BB87_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd37, [%rd2];
cvta.to.global.u64 %rd9, %rd37;
cvta.to.global.u64 %rd10, %rd23;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd11, %rd38;
shl.b64 %rd12, %rd25, 1;
mul.wide.s32 %rd39, %r57, 4;
add.s64 %rd13, %rd2, %rd39;
mul.wide.s32 %rd40, %r58, 4;
add.s64 %rd14, %rd3, %rd40;
neg.s64 %rd15, %rd12;
shl.b64 %rd16, %rd26, 1;

BB87_6:
mov.u32 %r91, %r101;
mov.u32 %r15, %r91;
mov.u64 %rd61, %rd13;
mov.u32 %r60, 0;
mov.u32 %r108, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r89, %r11;
mov.u32 %r99, %r15;
mov.u32 %r100, %r15;
mov.u32 %r107, %r60;
@%p6 bra BB87_8;

BB87_7:
mov.u32 %r17, %r100;
mov.u32 %r16, %r89;
ld.local.u32 %r61, [%rd61+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd61+104];
mad.lo.s32 %r108, %r63, %r62, %r108;
div.u32 %r20, %r17, %r61;
add.s64 %rd61, %rd61, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r89, %r21;
mov.u32 %r99, %r20;
mov.u32 %r100, %r20;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB87_7;

BB87_8:
mov.u32 %r23, %r107;
mov.u64 %rd62, %rd14;
mad.lo.s32 %r24, %r12, %r99, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r106, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r90, %r13;
mov.u32 %r98, %r15;
mov.u32 %r97, %r15;
mov.u32 %r105, %r60;
@%p8 bra BB87_10;

BB87_9:
mov.u32 %r26, %r90;
ld.local.u32 %r66, [%rd62+4];
rem.u32 %r67, %r98, %r66;
ld.local.u32 %r68, [%rd62+104];
mad.lo.s32 %r106, %r68, %r67, %r106;
div.u32 %r98, %r98, %r66;
add.s64 %rd62, %rd62, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r90, %r31;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB87_9;

BB87_10:
mul.wide.u32 %rd41, %r24, 2;
add.s64 %rd42, %rd9, %rd41;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
cvt.u64.u32	%rd43, %r74;
mul.wide.u32 %rd44, %r74, 2;
add.s64 %rd45, %rd10, %rd44;
mad.lo.s32 %r75, %r14, %r97, %r105;
cvt.u64.u32	%rd46, %r75;
add.s64 %rd47, %rd43, %rd24;
shl.b64 %rd48, %rd47, 1;
add.s64 %rd49, %rd10, %rd48;
ld.global.u16 %rs1, [%rd49];
add.s64 %rd50, %rd46, %rd12;
shl.b64 %rd51, %rd50, 1;
add.s64 %rd52, %rd11, %rd51;
ld.global.u16 %rs2, [%rd52];
mul.wide.s16 %r76, %rs2, %rs1;
shl.b64 %rd53, %rd24, 1;
add.s64 %rd54, %rd43, %rd53;
shl.b64 %rd55, %rd54, 1;
add.s64 %rd56, %rd10, %rd55;
ld.global.u16 %rs3, [%rd56];
add.s64 %rd57, %rd52, %rd15;
ld.global.u16 %rs4, [%rd57];
mul.wide.s16 %r77, %rs4, %rs3;
sub.s32 %r78, %r76, %r77;
add.s64 %rd58, %rd57, %rd15;
ld.global.u16 %rs5, [%rd58];
mul.wide.s16 %r79, %rs5, %rs3;
ld.global.u16 %rs6, [%rd45];
mul.wide.s16 %r80, %rs2, %rs6;
sub.s32 %r81, %r79, %r80;
mul.wide.s16 %r82, %rs4, %rs6;
mul.wide.s16 %r83, %rs5, %rs1;
sub.s32 %r84, %r82, %r83;
st.global.u16 [%rd42], %r78;
add.s64 %rd59, %rd42, %rd16;
st.global.u16 [%rd59], %r81;
add.s64 %rd60, %rd59, %rd16;
st.global.u16 [%rd60], %r84;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r54, %r15;
setp.lt.u32	%p10, %r101, %r43;
@%p10 bra BB87_6;

BB87_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot88[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<15>;
.reg .b32 %r<85>;
.reg .b64 %rd<63>;


mov.u64 %rd62, __local_depot88;
cvta.local.u64 %SP, %rd62;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd24, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd25, %SP, 216;
cvta.to.local.u64 %rd2, %rd25;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd3, %rd26;
mov.u32 %r63, 0;
mov.pred %p1, 0;
@%p1 bra BB88_2;

BB88_1:
mul.wide.s32 %rd27, %r63, 8;
add.s64 %rd28, %rd4, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd2, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p2, %r63, 27;
@%p2 bra BB88_1;

BB88_2:
mov.u32 %r64, 0;
@%p1 bra BB88_4;

BB88_3:
mul.wide.s32 %rd31, %r64, 8;
add.s64 %rd32, %rd1, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p4, %r64, 27;
@%p4 bra BB88_3;

BB88_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r77, %r32, %r33, %r34;
setp.ge.u32	%p5, %r77, %r29;
@%p5 bra BB88_12;

cvta.to.global.u64 %rd8, %rd21;
shl.b64 %rd10, %rd23, 1;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd35, %r35, 4;
add.s64 %rd11, %rd2, %rd35;
neg.s64 %rd12, %rd10;
shl.b64 %rd13, %rd24, 1;

BB88_6:
mov.u32 %r67, %r77;
mov.u32 %r8, %r67;
mov.u64 %rd60, %rd11;
mov.u32 %r37, 0;
mov.u32 %r84, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r65, %r7;
mov.u32 %r75, %r8;
mov.u32 %r76, %r8;
mov.u32 %r83, %r37;
@%p6 bra BB88_8;

BB88_7:
mov.u32 %r10, %r76;
mov.u32 %r9, %r65;
ld.local.u32 %r38, [%rd60+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd60+104];
mad.lo.s32 %r84, %r40, %r39, %r84;
div.u32 %r13, %r10, %r38;
add.s64 %rd60, %rd60, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r65, %r14;
mov.u32 %r75, %r13;
mov.u32 %r76, %r13;
mov.u32 %r78, %r84;
mov.u32 %r83, %r78;
@%p7 bra BB88_7;

BB88_8:
mov.u32 %r16, %r83;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r75, %r16;
ld.local.u64 %rd36, [%rd2];
cvta.to.global.u64 %rd37, %rd36;
mul.wide.u32 %rd38, %r43, 2;
add.s64 %rd17, %rd37, %rd38;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r66, %r17, -1;
setp.lt.s32	%p8, %r66, 1;
mov.u32 %r73, %r8;
mov.u32 %r81, %r37;
@%p8 bra BB88_11;

mul.wide.s32 %rd39, %r17, 4;
add.s64 %rd61, %rd3, %rd39;
mov.u32 %r82, 0;
mov.u32 %r74, %r8;

BB88_10:
ld.local.u32 %r46, [%rd61+4];
rem.u32 %r47, %r74, %r46;
ld.local.u32 %r48, [%rd61+104];
mad.lo.s32 %r82, %r48, %r47, %r82;
div.u32 %r74, %r74, %r46;
add.s64 %rd61, %rd61, -4;
add.s32 %r66, %r66, -1;
setp.gt.s32	%p9, %r66, 0;
mov.u32 %r73, %r74;
mov.u32 %r81, %r82;
@%p9 bra BB88_10;

BB88_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r73, %r81;
ld.local.u64 %rd40, [%rd3];
cvta.to.global.u64 %rd41, %rd40;
cvt.u64.u32	%rd42, %r50;
mul.wide.u32 %rd43, %r50, 2;
add.s64 %rd44, %rd41, %rd43;
mul.lo.s32 %r51, %r8, %r1;
cvt.u64.u32	%rd45, %r51;
add.s64 %rd46, %rd42, %rd22;
shl.b64 %rd47, %rd46, 1;
add.s64 %rd48, %rd41, %rd47;
ld.global.u16 %rs9, [%rd48];
add.s64 %rd49, %rd45, %rd10;
shl.b64 %rd50, %rd49, 1;
add.s64 %rd51, %rd8, %rd50;
ld.global.u16 %rs10, [%rd51];
mul.wide.s16 %r52, %rs10, %rs9;
shl.b64 %rd52, %rd22, 1;
add.s64 %rd53, %rd42, %rd52;
shl.b64 %rd54, %rd53, 1;
add.s64 %rd55, %rd41, %rd54;
ld.global.u16 %rs11, [%rd55];
add.s64 %rd56, %rd51, %rd12;
ld.global.u16 %rs12, [%rd56];
mul.wide.s16 %r53, %rs12, %rs11;
sub.s32 %r54, %r52, %r53;
add.s64 %rd57, %rd56, %rd12;
ld.global.u16 %rs13, [%rd57];
mul.wide.s16 %r55, %rs13, %rs11;
ld.global.u16 %rs14, [%rd44];
mul.wide.s16 %r56, %rs10, %rs14;
sub.s32 %r57, %r55, %r56;
mul.wide.s16 %r58, %rs12, %rs14;
mul.wide.s16 %r59, %rs13, %rs9;
sub.s32 %r60, %r58, %r59;
st.global.u16 [%rd17], %r54;
add.s64 %rd58, %rd17, %rd13;
st.global.u16 [%rd58], %r57;
add.s64 %rd59, %rd58, %rd13;
st.global.u16 [%rd59], %r60;
mov.u32 %r62, %nctaid.x;
mad.lo.s32 %r77, %r62, %r32, %r8;
setp.lt.u32	%p10, %r77, %r29;
@%p10 bra BB88_6;

BB88_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot89[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<7>;
.reg .b32 %r<109>;
.reg .b64 %rd<64>;


mov.u64 %rd63, __local_depot89;
cvta.local.u64 %SP, %rd63;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd26, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd25, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd24, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd27, %SP, 216;
cvta.to.local.u64 %rd2, %rd27;
add.u64 %rd28, %SP, 0;
cvta.to.local.u64 %rd3, %rd28;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB89_2;

BB89_1:
mul.wide.s32 %rd29, %r87, 8;
add.s64 %rd30, %rd4, %rd29;
ld.param.u64 %rd31, [%rd30];
add.s64 %rd32, %rd2, %rd29;
st.local.u64 [%rd32], %rd31;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB89_1;

BB89_2:
mov.u32 %r88, 0;
@%p1 bra BB89_4;

BB89_3:
mul.wide.s32 %rd33, %r88, 8;
add.s64 %rd34, %rd1, %rd33;
ld.param.u64 %rd35, [%rd34];
add.s64 %rd36, %rd3, %rd33;
st.local.u64 [%rd36], %rd35;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB89_3;

BB89_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r101, %r53, %r54, %r55;
setp.ge.u32	%p5, %r101, %r42;
@%p5 bra BB89_11;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd37, [%rd2];
cvta.to.global.u64 %rd9, %rd37;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd38, [%rd3];
cvta.to.global.u64 %rd10, %rd38;
cvta.to.global.u64 %rd11, %rd23;
shl.b64 %rd12, %rd25, 1;
mul.wide.s32 %rd39, %r56, 4;
add.s64 %rd13, %rd2, %rd39;
mul.wide.s32 %rd40, %r57, 4;
add.s64 %rd14, %rd3, %rd40;
neg.s64 %rd15, %rd12;
shl.b64 %rd16, %rd26, 1;

BB89_6:
mov.u32 %r91, %r101;
mov.u32 %r15, %r91;
mov.u64 %rd61, %rd13;
mov.u32 %r59, 0;
mov.u32 %r108, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r89, %r11;
mov.u32 %r99, %r15;
mov.u32 %r100, %r15;
mov.u32 %r107, %r59;
@%p6 bra BB89_8;

BB89_7:
mov.u32 %r17, %r100;
mov.u32 %r16, %r89;
ld.local.u32 %r60, [%rd61+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd61+104];
mad.lo.s32 %r108, %r62, %r61, %r108;
div.u32 %r20, %r17, %r60;
add.s64 %rd61, %rd61, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r89, %r21;
mov.u32 %r99, %r20;
mov.u32 %r100, %r20;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB89_7;

BB89_8:
mov.u32 %r23, %r107;
mov.u64 %rd62, %rd14;
mad.lo.s32 %r24, %r12, %r99, %r23;
mov.u32 %r106, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r90, %r13;
mov.u32 %r98, %r15;
mov.u32 %r97, %r15;
mov.u32 %r105, %r59;
@%p8 bra BB89_10;

BB89_9:
mov.u32 %r25, %r90;
ld.local.u32 %r65, [%rd62+4];
rem.u32 %r66, %r98, %r65;
ld.local.u32 %r67, [%rd62+104];
mad.lo.s32 %r106, %r67, %r66, %r106;
div.u32 %r98, %r98, %r65;
add.s64 %rd62, %rd62, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r90, %r30;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB89_9;

BB89_10:
mul.wide.u32 %rd41, %r24, 2;
add.s64 %rd42, %rd9, %rd41;
mad.lo.s32 %r68, %r14, %r97, %r105;
cvt.u64.u32	%rd43, %r68;
mul.wide.u32 %rd44, %r68, 2;
add.s64 %rd45, %rd10, %rd44;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
cvt.u64.u32	%rd46, %r75;
add.s64 %rd47, %rd43, %rd24;
shl.b64 %rd48, %rd47, 1;
add.s64 %rd49, %rd10, %rd48;
ld.global.u16 %rs1, [%rd49];
add.s64 %rd50, %rd46, %rd12;
shl.b64 %rd51, %rd50, 1;
add.s64 %rd52, %rd11, %rd51;
ld.global.u16 %rs2, [%rd52];
mul.wide.s16 %r76, %rs2, %rs1;
shl.b64 %rd53, %rd24, 1;
add.s64 %rd54, %rd43, %rd53;
shl.b64 %rd55, %rd54, 1;
add.s64 %rd56, %rd10, %rd55;
ld.global.u16 %rs3, [%rd56];
add.s64 %rd57, %rd52, %rd15;
ld.global.u16 %rs4, [%rd57];
mul.wide.s16 %r77, %rs4, %rs3;
sub.s32 %r78, %r76, %r77;
add.s64 %rd58, %rd57, %rd15;
ld.global.u16 %rs5, [%rd58];
mul.wide.s16 %r79, %rs5, %rs3;
ld.global.u16 %rs6, [%rd45];
mul.wide.s16 %r80, %rs2, %rs6;
sub.s32 %r81, %r79, %r80;
mul.wide.s16 %r82, %rs4, %rs6;
mul.wide.s16 %r83, %rs5, %rs1;
sub.s32 %r84, %r82, %r83;
st.global.u16 [%rd42], %r78;
add.s64 %rd59, %rd42, %rd16;
st.global.u16 [%rd59], %r81;
add.s64 %rd60, %rd59, %rd16;
st.global.u16 [%rd60], %r84;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r53, %r15;
setp.lt.u32	%p10, %r101, %r42;
@%p10 bra BB89_6;

BB89_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot90[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<7>;
.reg .b32 %r<112>;
.reg .b64 %rd<79>;


mov.u64 %rd78, __local_depot90;
cvta.local.u64 %SP, %rd78;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd34, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd33, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd32, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd35, %SP, 216;
cvta.to.local.u64 %rd3, %rd35;
add.u64 %rd36, %SP, 432;
cvta.to.local.u64 %rd4, %rd36;
add.u64 %rd37, %SP, 0;
cvta.to.local.u64 %rd5, %rd37;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB90_2;

BB90_1:
mul.wide.s32 %rd38, %r79, 8;
add.s64 %rd39, %rd6, %rd38;
ld.param.u64 %rd40, [%rd39];
add.s64 %rd41, %rd3, %rd38;
st.local.u64 [%rd41], %rd40;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB90_1;

BB90_2:
mov.u32 %r80, 0;
@%p1 bra BB90_4;

BB90_3:
mul.wide.s32 %rd42, %r80, 8;
add.s64 %rd43, %rd1, %rd42;
ld.param.u64 %rd44, [%rd43];
add.s64 %rd45, %rd4, %rd42;
st.local.u64 [%rd45], %rd44;
add.s32 %r80, %r80, 1;
setp.lt.u32	%p4, %r80, 27;
@%p4 bra BB90_3;

BB90_4:
mov.u32 %r81, 0;
@%p1 bra BB90_6;

BB90_5:
mul.wide.s32 %rd46, %r81, 8;
add.s64 %rd47, %rd2, %rd46;
ld.param.u64 %rd48, [%rd47];
add.s64 %rd49, %rd5, %rd46;
st.local.u64 [%rd49], %rd48;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p6, %r81, 27;
@%p6 bra BB90_5;

BB90_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r100, %r46, %r47, %r48;
setp.ge.u32	%p7, %r100, %r42;
@%p7 bra BB90_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd50, [%rd3];
cvta.to.global.u64 %rd13, %rd50;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd51, [%rd4];
cvta.to.global.u64 %rd14, %rd51;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd52, [%rd5];
cvta.to.global.u64 %rd15, %rd52;
shl.b64 %rd16, %rd33, 1;
mul.wide.s32 %rd53, %r49, 4;
add.s64 %rd17, %rd3, %rd53;
mul.wide.s32 %rd54, %r50, 4;
add.s64 %rd18, %rd4, %rd54;
mul.wide.s32 %rd55, %r51, 4;
add.s64 %rd19, %rd5, %rd55;
neg.s64 %rd20, %rd16;
shl.b64 %rd21, %rd34, 1;

BB90_8:
mov.u32 %r85, %r100;
mov.u32 %r14, %r85;
mov.u64 %rd75, %rd17;
mov.u32 %r53, 0;
mov.u32 %r111, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r82, %r8;
mov.u32 %r98, %r14;
mov.u32 %r99, %r14;
mov.u32 %r110, %r53;
@%p8 bra BB90_10;

BB90_9:
mov.u32 %r16, %r99;
mov.u32 %r15, %r82;
ld.local.u32 %r54, [%rd75+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd75+104];
mad.lo.s32 %r111, %r56, %r55, %r111;
div.u32 %r19, %r16, %r54;
add.s64 %rd75, %rd75, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r82, %r20;
mov.u32 %r98, %r19;
mov.u32 %r99, %r19;
mov.u32 %r101, %r111;
mov.u32 %r110, %r101;
@%p9 bra BB90_9;

BB90_10:
mov.u32 %r22, %r110;
mov.u64 %rd76, %rd18;
mad.lo.s32 %r23, %r9, %r98, %r22;
mov.u32 %r109, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r83, %r10;
mov.u32 %r97, %r14;
mov.u32 %r96, %r14;
mov.u32 %r108, %r53;
@%p10 bra BB90_12;

BB90_11:
mov.u32 %r24, %r83;
ld.local.u32 %r59, [%rd76+4];
rem.u32 %r60, %r97, %r59;
ld.local.u32 %r61, [%rd76+104];
mad.lo.s32 %r109, %r61, %r60, %r109;
div.u32 %r97, %r97, %r59;
add.s64 %rd76, %rd76, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r83, %r29;
mov.u32 %r96, %r97;
mov.u32 %r108, %r109;
@%p11 bra BB90_11;

BB90_12:
mul.wide.u32 %rd56, %r23, 2;
add.s64 %rd28, %rd13, %rd56;
mov.u64 %rd77, %rd19;
mad.lo.s32 %r32, %r11, %r96, %r108;
mov.u32 %r107, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r84, %r12;
mov.u32 %r95, %r14;
mov.u32 %r94, %r14;
mov.u32 %r106, %r53;
@%p12 bra BB90_14;

BB90_13:
mov.u32 %r33, %r84;
ld.local.u32 %r64, [%rd77+4];
rem.u32 %r65, %r95, %r64;
ld.local.u32 %r66, [%rd77+104];
mad.lo.s32 %r107, %r66, %r65, %r107;
div.u32 %r95, %r95, %r64;
add.s64 %rd77, %rd77, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r84, %r38;
mov.u32 %r94, %r95;
mov.u32 %r106, %r107;
@%p13 bra BB90_13;

BB90_14:
cvt.u64.u32	%rd57, %r32;
mul.wide.u32 %rd58, %r32, 2;
add.s64 %rd59, %rd14, %rd58;
mad.lo.s32 %r67, %r13, %r94, %r106;
cvt.u64.u32	%rd60, %r67;
add.s64 %rd61, %rd57, %rd32;
shl.b64 %rd62, %rd61, 1;
add.s64 %rd63, %rd14, %rd62;
ld.global.u16 %rs1, [%rd63];
add.s64 %rd64, %rd60, %rd16;
shl.b64 %rd65, %rd64, 1;
add.s64 %rd66, %rd15, %rd65;
ld.global.u16 %rs2, [%rd66];
mul.wide.s16 %r68, %rs2, %rs1;
shl.b64 %rd67, %rd32, 1;
add.s64 %rd68, %rd57, %rd67;
shl.b64 %rd69, %rd68, 1;
add.s64 %rd70, %rd14, %rd69;
ld.global.u16 %rs3, [%rd70];
add.s64 %rd71, %rd66, %rd20;
ld.global.u16 %rs4, [%rd71];
mul.wide.s16 %r69, %rs4, %rs3;
sub.s32 %r70, %r68, %r69;
add.s64 %rd72, %rd71, %rd20;
ld.global.u16 %rs5, [%rd72];
mul.wide.s16 %r71, %rs5, %rs3;
ld.global.u16 %rs6, [%rd59];
mul.wide.s16 %r72, %rs2, %rs6;
sub.s32 %r73, %r71, %r72;
mul.wide.s16 %r74, %rs4, %rs6;
mul.wide.s16 %r75, %rs5, %rs1;
sub.s32 %r76, %r74, %r75;
st.global.u16 [%rd28], %r70;
add.s64 %rd73, %rd28, %rd21;
st.global.u16 [%rd73], %r73;
add.s64 %rd74, %rd73, %rd21;
st.global.u16 [%rd74], %r76;
mov.u32 %r78, %nctaid.x;
mad.lo.s32 %r100, %r78, %r46, %r14;
setp.lt.u32	%p14, %r100, %r42;
@%p14 bra BB90_8;

BB90_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<7>;
.reg .b32 %r<15>;
.reg .b64 %rd<49>;


ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd23, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd22, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
mul.wide.u32 %rd24, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd25, %r3;
add.s64 %rd48, %rd24, %rd25;
setp.ge.u64	%p1, %rd48, %rd20;
@%p1 bra BB91_3;

cvta.to.global.u64 %rd3, %rd14;
cvta.to.global.u64 %rd5, %rd16;
cvta.to.global.u64 %rd7, %rd18;
shl.b64 %rd9, %rd22, 1;
neg.s64 %rd10, %rd9;
shl.b64 %rd11, %rd23, 1;

BB91_2:
mul.lo.s64 %rd26, %rd48, %rd15;
shl.b64 %rd27, %rd26, 1;
add.s64 %rd28, %rd3, %rd27;
mul.lo.s64 %rd29, %rd48, %rd17;
shl.b64 %rd30, %rd29, 1;
add.s64 %rd31, %rd5, %rd30;
add.s64 %rd32, %rd29, %rd21;
shl.b64 %rd33, %rd32, 1;
add.s64 %rd34, %rd5, %rd33;
ld.global.u16 %rs1, [%rd34];
mul.lo.s64 %rd35, %rd48, %rd1;
add.s64 %rd36, %rd35, %rd9;
shl.b64 %rd37, %rd36, 1;
add.s64 %rd38, %rd7, %rd37;
ld.global.u16 %rs2, [%rd38];
mul.wide.s16 %r4, %rs2, %rs1;
shl.b64 %rd39, %rd21, 1;
add.s64 %rd40, %rd29, %rd39;
shl.b64 %rd41, %rd40, 1;
add.s64 %rd42, %rd5, %rd41;
ld.global.u16 %rs3, [%rd42];
add.s64 %rd43, %rd38, %rd10;
ld.global.u16 %rs4, [%rd43];
mul.wide.s16 %r5, %rs4, %rs3;
sub.s32 %r6, %r4, %r5;
add.s64 %rd44, %rd43, %rd10;
ld.global.u16 %rs5, [%rd44];
mul.wide.s16 %r7, %rs5, %rs3;
ld.global.u16 %rs6, [%rd31];
mul.wide.s16 %r8, %rs2, %rs6;
sub.s32 %r9, %r7, %r8;
mul.wide.s16 %r10, %rs4, %rs6;
mul.wide.s16 %r11, %rs5, %rs1;
sub.s32 %r12, %r10, %r11;
st.global.u16 [%rd28], %r6;
add.s64 %rd45, %rd28, %rd11;
st.global.u16 [%rd45], %r9;
add.s64 %rd46, %rd45, %rd11;
st.global.u16 [%rd46], %r12;
mov.u32 %r13, %nctaid.x;
mul.wide.u32 %rd47, %r13, %r2;
add.s64 %rd48, %rd47, %rd48;
setp.lt.u64	%p2, %rd48, %rd20;
@%p2 bra BB91_2;

BB91_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[24]
)
{
.local .align 8 .b8 __local_depot92[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<7>;
.reg .b32 %r<54>;
.reg .b64 %rd<183>;


mov.u64 %rd182, __local_depot92;
cvta.local.u64 %SP, %rd182;
ld.param.u64 %rd76, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u64 %rd79, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+16];
ld.param.u64 %rd78, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4+8];
ld.param.u64 %rd77, [_Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCrossOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd80, %SP, 416;
cvta.to.local.u64 %rd3, %rd80;
add.u64 %rd81, %SP, 832;
cvta.to.local.u64 %rd4, %rd81;
add.u64 %rd82, %SP, 0;
cvta.to.local.u64 %rd5, %rd82;
mov.u32 %r48, 0;
mov.pred %p1, 0;
@%p1 bra BB92_2;

BB92_1:
mul.wide.s32 %rd83, %r48, 8;
add.s64 %rd84, %rd6, %rd83;
ld.param.u64 %rd85, [%rd84];
add.s64 %rd86, %rd3, %rd83;
st.local.u64 [%rd86], %rd85;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p2, %r48, 52;
@%p2 bra BB92_1;

BB92_2:
mov.u32 %r49, 0;
@%p1 bra BB92_4;

BB92_3:
mul.wide.s32 %rd87, %r49, 8;
add.s64 %rd88, %rd1, %rd87;
ld.param.u64 %rd89, [%rd88];
add.s64 %rd90, %rd4, %rd87;
st.local.u64 [%rd90], %rd89;
add.s32 %r49, %r49, 1;
setp.lt.u32	%p4, %r49, 52;
@%p4 bra BB92_3;

BB92_4:
mov.u32 %r50, 0;
@%p1 bra BB92_6;

BB92_5:
mul.wide.s32 %rd91, %r50, 8;
add.s64 %rd92, %rd2, %rd91;
ld.param.u64 %rd93, [%rd92];
add.s64 %rd94, %rd5, %rd91;
st.local.u64 [%rd94], %rd93;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p6, %r50, 52;
@%p6 bra BB92_5;

BB92_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd95, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd96, %r21;
add.s64 %rd170, %rd95, %rd96;
setp.ge.u64	%p7, %rd170, %rd76;
@%p7 bra BB92_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd14, [%rd3+208];
ld.local.u64 %rd97, [%rd3];
cvta.to.global.u64 %rd15, %rd97;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd16, [%rd4+208];
ld.local.u64 %rd98, [%rd4];
cvta.to.global.u64 %rd17, %rd98;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd18, [%rd5+208];
ld.local.u64 %rd99, [%rd5];
cvta.to.global.u64 %rd19, %rd99;
shl.b64 %rd20, %rd78, 1;
mul.wide.s32 %rd100, %r22, 8;
add.s64 %rd21, %rd3, %rd100;
mul.wide.s32 %rd101, %r23, 8;
add.s64 %rd22, %rd4, %rd101;
mul.wide.s32 %rd102, %r24, 8;
add.s64 %rd23, %rd5, %rd102;
neg.s64 %rd24, %rd20;
shl.b64 %rd25, %rd79, 1;

BB92_8:
mov.u64 %rd149, %rd170;
mov.u64 %rd26, %rd149;
mov.u64 %rd143, %rd21;
mov.u64 %rd104, 0;
mov.u64 %rd181, %rd104;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r51, %r7;
mov.u64 %rd167, %rd26;
mov.u64 %rd168, %rd26;
mov.u64 %rd180, %rd104;
@%p8 bra BB92_13;

BB92_9:
mov.u64 %rd29, %rd168;
mov.u32 %r10, %r51;
ld.local.u64 %rd31, [%rd143];
or.b64 %rd105, %rd29, %rd31;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p9, %rd106, 0;
@%p9 bra BB92_11;
bra.uni BB92_10;

BB92_11:
cvt.u32.u64	%r25, %rd31;
cvt.u32.u64	%r26, %rd29;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd169, %r27;
cvt.u64.u32	%rd144, %r28;
bra.uni BB92_12;

BB92_10:
div.u64 %rd169, %rd29, %rd31;
rem.u64 %rd144, %rd29, %rd31;

BB92_12:
mov.u64 %rd36, %rd169;
ld.local.u64 %rd107, [%rd143+200];
mul.lo.s64 %rd108, %rd107, %rd144;
add.s64 %rd181, %rd108, %rd181;
add.s64 %rd143, %rd143, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r51, %r11;
mov.u64 %rd167, %rd36;
mov.u64 %rd168, %rd36;
mov.u64 %rd171, %rd181;
mov.u64 %rd180, %rd171;
@%p10 bra BB92_9;

BB92_13:
mov.u64 %rd41, %rd180;
mov.u64 %rd145, %rd22;
mul.lo.s64 %rd111, %rd14, %rd167;
add.s64 %rd43, %rd111, %rd41;
mov.u64 %rd179, %rd104;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r52, %r8;
mov.u64 %rd165, %rd26;
mov.u64 %rd164, %rd26;
mov.u64 %rd178, %rd104;
@%p11 bra BB92_18;

BB92_14:
mov.u32 %r12, %r52;
ld.local.u64 %rd47, [%rd145];
or.b64 %rd112, %rd165, %rd47;
and.b64 %rd113, %rd112, -4294967296;
setp.eq.s64	%p12, %rd113, 0;
@%p12 bra BB92_16;
bra.uni BB92_15;

BB92_16:
cvt.u32.u64	%r29, %rd47;
cvt.u32.u64	%r30, %rd165;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd166, %r31;
cvt.u64.u32	%rd146, %r32;
bra.uni BB92_17;

BB92_15:
div.u64 %rd166, %rd165, %rd47;
rem.u64 %rd146, %rd165, %rd47;

BB92_17:
mov.u64 %rd165, %rd166;
ld.local.u64 %rd114, [%rd145+200];
mul.lo.s64 %rd115, %rd114, %rd146;
add.s64 %rd179, %rd115, %rd179;
add.s64 %rd145, %rd145, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r52, %r13;
mov.u64 %rd164, %rd165;
mov.u64 %rd178, %rd179;
@%p13 bra BB92_14;

BB92_18:
shl.b64 %rd118, %rd43, 1;
add.s64 %rd58, %rd15, %rd118;
mov.u64 %rd147, %rd23;
mul.lo.s64 %rd119, %rd16, %rd164;
add.s64 %rd60, %rd119, %rd178;
mov.u64 %rd177, %rd104;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r53, %r9;
mov.u64 %rd162, %rd26;
mov.u64 %rd161, %rd26;
mov.u64 %rd176, %rd104;
@%p14 bra BB92_23;

BB92_19:
mov.u32 %r14, %r53;
ld.local.u64 %rd64, [%rd147];
or.b64 %rd120, %rd162, %rd64;
and.b64 %rd121, %rd120, -4294967296;
setp.eq.s64	%p15, %rd121, 0;
@%p15 bra BB92_21;
bra.uni BB92_20;

BB92_21:
cvt.u32.u64	%r33, %rd64;
cvt.u32.u64	%r34, %rd162;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd163, %r35;
cvt.u64.u32	%rd148, %r36;
bra.uni BB92_22;

BB92_20:
div.u64 %rd163, %rd162, %rd64;
rem.u64 %rd148, %rd162, %rd64;

BB92_22:
mov.u64 %rd162, %rd163;
ld.local.u64 %rd122, [%rd147+200];
mul.lo.s64 %rd123, %rd122, %rd148;
add.s64 %rd177, %rd123, %rd177;
add.s64 %rd147, %rd147, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r53, %r15;
mov.u64 %rd161, %rd162;
mov.u64 %rd176, %rd177;
@%p16 bra BB92_19;

BB92_23:
shl.b64 %rd124, %rd60, 1;
add.s64 %rd125, %rd17, %rd124;
mul.lo.s64 %rd126, %rd18, %rd161;
add.s64 %rd127, %rd126, %rd176;
add.s64 %rd128, %rd60, %rd77;
shl.b64 %rd129, %rd128, 1;
add.s64 %rd130, %rd17, %rd129;
ld.global.u16 %rs1, [%rd130];
add.s64 %rd131, %rd127, %rd20;
shl.b64 %rd132, %rd131, 1;
add.s64 %rd133, %rd19, %rd132;
ld.global.u16 %rs2, [%rd133];
mul.wide.s16 %r37, %rs2, %rs1;
shl.b64 %rd134, %rd77, 1;
add.s64 %rd135, %rd60, %rd134;
shl.b64 %rd136, %rd135, 1;
add.s64 %rd137, %rd17, %rd136;
ld.global.u16 %rs3, [%rd137];
add.s64 %rd138, %rd133, %rd24;
ld.global.u16 %rs4, [%rd138];
mul.wide.s16 %r38, %rs4, %rs3;
sub.s32 %r39, %r37, %r38;
add.s64 %rd139, %rd138, %rd24;
ld.global.u16 %rs5, [%rd139];
mul.wide.s16 %r40, %rs5, %rs3;
ld.global.u16 %rs6, [%rd125];
mul.wide.s16 %r41, %rs2, %rs6;
sub.s32 %r42, %r40, %r41;
mul.wide.s16 %r43, %rs4, %rs6;
mul.wide.s16 %r44, %rs5, %rs1;
sub.s32 %r45, %r43, %r44;
st.global.u16 [%rd58], %r39;
add.s64 %rd140, %rd58, %rd25;
st.global.u16 [%rd140], %r42;
add.s64 %rd141, %rd140, %rd25;
st.global.u16 [%rd141], %r45;
mov.u32 %r46, %nctaid.x;
mul.wide.u32 %rd142, %r46, %r20;
add.s64 %rd170, %rd142, %rd26;
setp.lt.u64	%p17, %rd170, %rd76;
@%p17 bra BB92_8;

BB92_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<35>;
.reg .b32 %r<24>;
.reg .b64 %rd<16>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r23, %r1, %r11, %r12;
setp.ge.u32	%p1, %r23, %r10;
@%p1 bra BB93_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB93_2:
mul.lo.s32 %r14, %r23, %r8;
mul.wide.u32 %rd6, %r14, 2;
add.s64 %rd3, %rd1, %rd6;
mul.lo.s32 %r15, %r23, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs30, [%rd3];
ld.global.u16 %rs31, [%rd8];
setp.gt.s16	%p2, %rs31, -1;
@%p2 bra BB93_4;

mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T27;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r16, 27;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r16;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB93_4:
setp.eq.s16	%p3, %rs31, 0;
mov.u16 %rs34, 1;
mov.u16 %rs33, %rs34;
@%p3 bra BB93_6;

BB93_5:
and.b16 %rs28, %rs31, 1;
setp.eq.b16	%p4, %rs28, 1;
not.pred %p5, %p4;
mul.wide.s16 %r17, %rs34, %rs30;
cvt.u16.u32	%rs29, %r17;
selp.b16	%rs34, %rs34, %rs29, %p5;
cvt.s32.s16	%r18, %rs31;
shr.u32 %r19, %r18, 31;
add.s32 %r20, %r18, %r19;
shr.u32 %r21, %r20, 1;
cvt.u16.u32	%rs31, %r21;
mul.wide.s16 %r22, %rs30, %rs30;
cvt.u16.u32	%rs30, %r22;
setp.ne.s16	%p6, %rs31, 0;
mov.u16 %rs33, %rs34;
@%p6 bra BB93_5;

BB93_6:
st.global.u16 [%rd3], %rs33;
add.s32 %r23, %r5, %r23;
setp.lt.u32	%p7, %r23, %r10;
@%p7 bra BB93_2;

BB93_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<27>;
.reg .b32 %r<49>;
.reg .b64 %rd<16>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r48, %r28, %r29, %r30;
setp.ge.u32	%p1, %r48, %r19;
@%p1 bra BB94_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;

BB94_2:
mul.lo.s32 %r31, %r48, %r10;
mul.wide.u32 %rd6, %r31, 2;
add.s64 %rd3, %rd1, %rd6;
mul.hi.u32 %r32, %r48, %r22;
add.s32 %r33, %r32, %r48;
shr.u32 %r34, %r33, %r23;
mul.lo.s32 %r35, %r34, %r25;
sub.s32 %r36, %r48, %r35;
mul.lo.s32 %r37, %r36, %r21;
mad.lo.s32 %r38, %r20, %r34, %r37;
mul.wide.u32 %rd7, %r38, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs22, [%rd3];
ld.global.u16 %rs23, [%rd8];
setp.gt.s16	%p2, %rs23, -1;
@%p2 bra BB94_4;

mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T27;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r39, 27;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r39;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB94_4:
setp.eq.s16	%p3, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p3 bra BB94_6;

BB94_5:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p4, %rs20, 1;
not.pred %p5, %p4;
mul.wide.s16 %r40, %rs26, %rs22;
cvt.u16.u32	%rs21, %r40;
selp.b16	%rs26, %rs26, %rs21, %p5;
cvt.s32.s16	%r41, %rs23;
shr.u32 %r42, %r41, 31;
add.s32 %r43, %r41, %r42;
shr.u32 %r44, %r43, 1;
cvt.u16.u32	%rs23, %r44;
mul.wide.s16 %r45, %rs22, %rs22;
cvt.u16.u32	%rs22, %r45;
setp.ne.s16	%p6, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p6 bra BB94_5;

BB94_6:
st.global.u16 [%rd3], %rs25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r28, %r48;
setp.lt.u32	%p7, %r48, %r19;
@%p7 bra BB94_2;

BB94_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot95[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<27>;
.reg .b32 %r<51>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot95;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB95_2;

BB95_1:
mul.wide.s32 %rd12, %r40, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB95_1;

BB95_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r47, %r3, %r21, %r22;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB95_11;

cvta.to.global.u64 %rd4, %rd10;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd16, %r24, 4;
add.s64 %rd5, %rd1, %rd16;

BB95_4:
mov.u32 %r42, %r47;
mov.u32 %r8, %r42;
mov.u64 %rd28, %rd5;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r41, %r7;
mov.u32 %r45, %r8;
mov.u32 %r46, %r8;
@%p4 bra BB95_6;

BB95_5:
mov.u32 %r10, %r46;
mov.u32 %r9, %r41;
ld.local.u32 %r27, [%rd28+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd28+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r13, %r10, %r27;
add.s64 %rd28, %rd28, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r41, %r14;
mov.u32 %r45, %r13;
mov.u32 %r46, %r13;
mov.u32 %r49, %r50;
@%p5 bra BB95_5;

BB95_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd17, %r30, 2;
add.s64 %rd9, %rd4, %rd17;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r45, %r49;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r32, 2;
add.s64 %rd20, %rd18, %rd19;
ld.global.u16 %rs22, [%rd9];
ld.u16 %rs23, [%rd20];
setp.gt.s16	%p6, %rs23, -1;
@%p6 bra BB95_8;

mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T27;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r33, 27;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r33;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB95_8:
setp.eq.s16	%p7, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p7 bra BB95_10;

BB95_9:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p8, %rs20, 1;
not.pred %p9, %p8;
mul.wide.s16 %r34, %rs26, %rs22;
cvt.u16.u32	%rs21, %r34;
selp.b16	%rs26, %rs26, %rs21, %p9;
cvt.s32.s16	%r35, %rs23;
shr.u32 %r36, %r35, 31;
add.s32 %r37, %r35, %r36;
shr.u32 %r38, %r37, 1;
cvt.u16.u32	%rs23, %r38;
mul.wide.s16 %r39, %rs22, %rs22;
cvt.u16.u32	%rs22, %r39;
setp.ne.s16	%p10, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p10 bra BB95_9;

BB95_10:
st.global.u16 [%rd9], %rs25;
add.s32 %r47, %r6, %r8;
setp.lt.u32	%p11, %r47, %r19;
@%p11 bra BB95_4;

BB95_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<27>;
.reg .b32 %r<49>;
.reg .b64 %rd<16>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r48, %r28, %r29, %r30;
setp.ge.u32	%p1, %r48, %r19;
@%p1 bra BB96_7;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;

BB96_2:
mul.hi.u32 %r31, %r48, %r22;
add.s32 %r32, %r31, %r48;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r48, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd6, %r37, 2;
add.s64 %rd3, %rd2, %rd6;
mul.lo.s32 %r38, %r48, %r18;
mul.wide.u32 %rd7, %r38, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs22, [%rd3];
ld.global.u16 %rs23, [%rd8];
setp.gt.s16	%p2, %rs23, -1;
@%p2 bra BB96_4;

mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T27;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r39, 27;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r39;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB96_4:
setp.eq.s16	%p3, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p3 bra BB96_6;

BB96_5:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p4, %rs20, 1;
not.pred %p5, %p4;
mul.wide.s16 %r40, %rs26, %rs22;
cvt.u16.u32	%rs21, %r40;
selp.b16	%rs26, %rs26, %rs21, %p5;
cvt.s32.s16	%r41, %rs23;
shr.u32 %r42, %r41, 31;
add.s32 %r43, %r41, %r42;
shr.u32 %r44, %r43, 1;
cvt.u16.u32	%rs23, %r44;
mul.wide.s16 %r45, %rs22, %rs22;
cvt.u16.u32	%rs22, %r45;
setp.ne.s16	%p6, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p6 bra BB96_5;

BB96_6:
st.global.u16 [%rd3], %rs25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r28, %r48;
setp.lt.u32	%p7, %r48, %r19;
@%p7 bra BB96_2;

BB96_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<74>;
.reg .b64 %rd<16>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r73, %r47, %r48, %r49;
setp.ge.u32	%p1, %r73, %r30;
@%p1 bra BB97_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;

BB97_2:
mul.hi.u32 %r50, %r73, %r33;
add.s32 %r51, %r50, %r73;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r73, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd6, %r56, 2;
add.s64 %rd3, %rd1, %rd6;
mul.hi.u32 %r57, %r73, %r41;
add.s32 %r58, %r57, %r73;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r73, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs14, [%rd3];
ld.global.u16 %rs15, [%rd8];
setp.gt.s16	%p2, %rs15, -1;
@%p2 bra BB97_4;

mov.u64 %rd9, $str;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, $str1;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, __T27;
cvta.global.u64 %rd14, %rd13;
mov.u32 %r64, 27;
mov.u64 %rd15, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd10;
.param .b64 param1;
st.param.b64	[param1+0], %rd12;
.param .b32 param2;
st.param.b32	[param2+0], %r64;
.param .b64 param3;
st.param.b64	[param3+0], %rd14;
.param .b64 param4;
st.param.b64	[param4+0], %rd15;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB97_4:
setp.eq.s16	%p3, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p3 bra BB97_6;

BB97_5:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r65, %rs18, %rs14;
cvt.u16.u32	%rs13, %r65;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r66, %rs15;
shr.u32 %r67, %r66, 31;
add.s32 %r68, %r66, %r67;
shr.u32 %r69, %r68, 1;
cvt.u16.u32	%rs15, %r69;
mul.wide.s16 %r70, %rs14, %rs14;
cvt.u16.u32	%rs14, %r70;
setp.ne.s16	%p6, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p6 bra BB97_5;

BB97_6:
st.global.u16 [%rd3], %rs17;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r47, %r73;
setp.lt.u32	%p7, %r73, %r30;
@%p7 bra BB97_2;

BB97_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot98[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<74>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot98;
cvta.local.u64 %SP, %rd28;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB98_2;

BB98_1:
mul.wide.s32 %rd11, %r65, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB98_1;

BB98_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r72, %r40, %r41, %r42;
setp.ge.u32	%p3, %r72, %r30;
@%p3 bra BB98_12;

cvta.to.global.u64 %rd4, %rd9;

BB98_4:
mov.u32 %r67, %r72;
mov.u32 %r9, %r67;
mul.hi.u32 %r10, %r9, %r34;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r66, %r11, -1;
mov.u32 %r73, 0;
setp.lt.s32	%p4, %r66, 1;
mov.u32 %r70, %r9;
@%p4 bra BB98_7;

mul.wide.s32 %rd15, %r11, 4;
add.s64 %rd27, %rd1, %rd15;
mov.u32 %r73, 0;
mov.u32 %r71, %r9;

BB98_6:
ld.local.u32 %r45, [%rd27+4];
rem.u32 %r46, %r71, %r45;
ld.local.u32 %r47, [%rd27+104];
mad.lo.s32 %r73, %r47, %r46, %r73;
div.u32 %r71, %r71, %r45;
add.s64 %rd27, %rd27, -4;
add.s32 %r66, %r66, -1;
setp.gt.s32	%p5, %r66, 0;
mov.u32 %r69, %r71;
mov.u32 %r70, %r69;
@%p5 bra BB98_6;

BB98_7:
mov.u32 %r19, %r70;
add.s32 %r48, %r10, %r9;
shr.u32 %r49, %r48, %r35;
mul.lo.s32 %r50, %r49, %r37;
sub.s32 %r51, %r9, %r50;
mul.lo.s32 %r52, %r51, %r33;
mad.lo.s32 %r53, %r32, %r49, %r52;
mul.wide.u32 %rd16, %r53, 2;
add.s64 %rd8, %rd4, %rd16;
ld.local.u32 %r54, [%rd1+108];
mad.lo.s32 %r55, %r54, %r19, %r73;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd17, %rd18;
ld.global.u16 %rs14, [%rd8];
ld.u16 %rs15, [%rd19];
setp.gt.s16	%p6, %rs15, -1;
@%p6 bra BB98_9;

mov.u64 %rd20, $str;
cvta.global.u64 %rd21, %rd20;
mov.u64 %rd22, $str1;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, __T27;
cvta.global.u64 %rd25, %rd24;
mov.u32 %r56, 27;
mov.u64 %rd26, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd21;
.param .b64 param1;
st.param.b64	[param1+0], %rd23;
.param .b32 param2;
st.param.b32	[param2+0], %r56;
.param .b64 param3;
st.param.b64	[param3+0], %rd25;
.param .b64 param4;
st.param.b64	[param4+0], %rd26;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB98_9:
setp.eq.s16	%p7, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p7 bra BB98_11;

BB98_10:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p8, %rs12, 1;
not.pred %p9, %p8;
mul.wide.s16 %r57, %rs18, %rs14;
cvt.u16.u32	%rs13, %r57;
selp.b16	%rs18, %rs18, %rs13, %p9;
cvt.s32.s16	%r58, %rs15;
shr.u32 %r59, %r58, 31;
add.s32 %r60, %r58, %r59;
shr.u32 %r61, %r60, 1;
cvt.u16.u32	%rs15, %r61;
mul.wide.s16 %r62, %rs14, %rs14;
cvt.u16.u32	%rs14, %r62;
setp.ne.s16	%p10, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p10 bra BB98_10;

BB98_11:
st.global.u16 [%rd8], %rs17;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r40, %r9;
setp.lt.u32	%p11, %r72, %r30;
@%p11 bra BB98_4;

BB98_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot99[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<27>;
.reg .b32 %r<51>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot99;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB99_2;

BB99_1:
mul.wide.s32 %rd12, %r40, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB99_1;

BB99_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r47, %r3, %r21, %r22;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB99_11;

cvta.to.global.u64 %rd4, %rd10;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd16, %r24, 4;
add.s64 %rd5, %rd1, %rd16;

BB99_4:
mov.u32 %r42, %r47;
mov.u32 %r8, %r42;
mov.u64 %rd28, %rd5;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r41, %r7;
mov.u32 %r45, %r8;
mov.u32 %r46, %r8;
@%p4 bra BB99_6;

BB99_5:
mov.u32 %r10, %r46;
mov.u32 %r9, %r41;
ld.local.u32 %r27, [%rd28+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd28+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r13, %r10, %r27;
add.s64 %rd28, %rd28, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r41, %r14;
mov.u32 %r45, %r13;
mov.u32 %r46, %r13;
mov.u32 %r49, %r50;
@%p5 bra BB99_5;

BB99_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r45, %r49;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd9, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd19, %r32, 2;
add.s64 %rd20, %rd4, %rd19;
ld.u16 %rs22, [%rd9];
ld.global.u16 %rs23, [%rd20];
setp.gt.s16	%p6, %rs23, -1;
@%p6 bra BB99_8;

mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T27;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r33, 27;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r33;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB99_8:
setp.eq.s16	%p7, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p7 bra BB99_10;

BB99_9:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p8, %rs20, 1;
not.pred %p9, %p8;
mul.wide.s16 %r34, %rs26, %rs22;
cvt.u16.u32	%rs21, %r34;
selp.b16	%rs26, %rs26, %rs21, %p9;
cvt.s32.s16	%r35, %rs23;
shr.u32 %r36, %r35, 31;
add.s32 %r37, %r35, %r36;
shr.u32 %r38, %r37, 1;
cvt.u16.u32	%rs23, %r38;
mul.wide.s16 %r39, %rs22, %rs22;
cvt.u16.u32	%rs22, %r39;
setp.ne.s16	%p10, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p10 bra BB99_9;

BB99_10:
st.u16 [%rd9], %rs25;
add.s32 %r47, %r6, %r8;
setp.lt.u32	%p11, %r47, %r19;
@%p11 bra BB99_4;

BB99_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot100[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<76>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot100;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r30, %r31}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r28, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB100_2;

BB100_1:
mul.wide.s32 %rd12, %r65, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB100_1;

BB100_2:
mov.u32 %r38, %ntid.x;
mov.u32 %r39, %ctaid.x;
mov.u32 %r40, %tid.x;
mad.lo.s32 %r72, %r38, %r39, %r40;
setp.ge.u32	%p3, %r72, %r28;
@%p3 bra BB100_11;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r41, [%rd1+208];
add.s32 %r9, %r41, -1;
mul.wide.s32 %rd16, %r41, 4;
add.s64 %rd5, %rd1, %rd16;

BB100_4:
mov.u32 %r67, %r72;
mov.u32 %r10, %r67;
mov.u64 %rd28, %rd5;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r66, %r9;
mov.u32 %r70, %r10;
mov.u32 %r71, %r10;
@%p4 bra BB100_6;

BB100_5:
mov.u32 %r12, %r71;
mov.u32 %r11, %r66;
ld.local.u32 %r44, [%rd28+4];
rem.u32 %r45, %r12, %r44;
ld.local.u32 %r46, [%rd28+104];
mad.lo.s32 %r75, %r46, %r45, %r75;
div.u32 %r15, %r12, %r44;
add.s64 %rd28, %rd28, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p5, %r16, 0;
mov.u32 %r66, %r16;
mov.u32 %r70, %r15;
mov.u32 %r71, %r15;
mov.u32 %r74, %r75;
@%p5 bra BB100_5;

BB100_6:
ld.local.u32 %r47, [%rd1+108];
mad.lo.s32 %r48, %r47, %r70, %r74;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd9, %rd17, %rd18;
mul.hi.u32 %r49, %r10, %r32;
add.s32 %r50, %r49, %r10;
shr.u32 %r51, %r50, %r33;
mul.lo.s32 %r52, %r51, %r35;
sub.s32 %r53, %r10, %r52;
mul.lo.s32 %r54, %r53, %r31;
mad.lo.s32 %r55, %r30, %r51, %r54;
mul.wide.u32 %rd19, %r55, 2;
add.s64 %rd20, %rd4, %rd19;
ld.u16 %rs14, [%rd9];
ld.global.u16 %rs15, [%rd20];
setp.gt.s16	%p6, %rs15, -1;
@%p6 bra BB100_8;

mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T27;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r56, 27;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r56;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB100_8:
setp.eq.s16	%p7, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p7 bra BB100_10;

BB100_9:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p8, %rs12, 1;
not.pred %p9, %p8;
mul.wide.s16 %r57, %rs18, %rs14;
cvt.u16.u32	%rs13, %r57;
selp.b16	%rs18, %rs18, %rs13, %p9;
cvt.s32.s16	%r58, %rs15;
shr.u32 %r59, %r58, 31;
add.s32 %r60, %r58, %r59;
shr.u32 %r61, %r60, 1;
cvt.u16.u32	%rs15, %r61;
mul.wide.s16 %r62, %rs14, %rs14;
cvt.u16.u32	%rs14, %r62;
setp.ne.s16	%p10, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p10 bra BB100_9;

BB100_10:
st.u16 [%rd9], %rs17;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r38, %r10;
setp.lt.u32	%p11, %r72, %r28;
@%p11 bra BB100_4;

BB100_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot101[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<19>;
.reg .b32 %r<79>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot101;
cvta.local.u64 %SP, %rd42;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I12TensorCPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd16, %SP, 216;
cvta.to.local.u64 %rd2, %rd16;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd3, %rd17;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB101_2;

BB101_1:
mul.wide.s32 %rd18, %r57, 8;
add.s64 %rd19, %rd4, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd2, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB101_1;

BB101_2:
mov.u32 %r58, 0;
@%p1 bra BB101_4;

BB101_3:
mul.wide.s32 %rd22, %r58, 8;
add.s64 %rd23, %rd1, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd3, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB101_3;

BB101_4:
mov.u32 %r5, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r71, %r5, %r32, %r33;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB101_16;

mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r7, %r34, %r5;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r8, %r35, -1;
mul.wide.s32 %rd26, %r35, 4;
add.s64 %rd8, %rd2, %rd26;

BB101_6:
mov.u32 %r61, %r71;
mov.u32 %r9, %r61;
mov.u64 %rd40, %rd8;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r8, 1;
mov.u32 %r59, %r8;
mov.u32 %r69, %r9;
mov.u32 %r70, %r9;
mov.u32 %r77, %r37;
@%p6 bra BB101_8;

BB101_7:
mov.u32 %r11, %r70;
mov.u32 %r10, %r59;
ld.local.u32 %r38, [%rd40+4];
rem.u32 %r39, %r11, %r38;
ld.local.u32 %r40, [%rd40+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r14, %r11, %r38;
add.s64 %rd40, %rd40, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p7, %r15, 0;
mov.u32 %r59, %r15;
mov.u32 %r69, %r14;
mov.u32 %r70, %r14;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB101_7;

BB101_8:
mov.u32 %r17, %r77;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r69, %r17;
ld.local.u64 %rd27, [%rd2];
mul.wide.u32 %rd28, %r43, 2;
add.s64 %rd12, %rd27, %rd28;
ld.local.u32 %r18, [%rd3+208];
add.s32 %r60, %r18, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r9;
mov.u32 %r75, %r37;
@%p8 bra BB101_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd41, %rd3, %rd29;
mov.u32 %r76, 0;
mov.u32 %r68, %r9;

BB101_10:
ld.local.u32 %r45, [%rd41+4];
rem.u32 %r46, %r68, %r45;
ld.local.u32 %r47, [%rd41+104];
mad.lo.s32 %r76, %r47, %r46, %r76;
div.u32 %r68, %r68, %r45;
add.s64 %rd41, %rd41, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB101_10;

BB101_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r67, %r75;
ld.local.u64 %rd30, [%rd3];
mul.wide.u32 %rd31, %r49, 2;
add.s64 %rd32, %rd30, %rd31;
ld.u16 %rs14, [%rd12];
ld.u16 %rs15, [%rd32];
setp.gt.s16	%p10, %rs15, -1;
@%p10 bra BB101_13;

mov.u64 %rd33, $str;
cvta.global.u64 %rd34, %rd33;
mov.u64 %rd35, $str1;
cvta.global.u64 %rd36, %rd35;
mov.u64 %rd37, __T27;
cvta.global.u64 %rd38, %rd37;
mov.u32 %r50, 27;
mov.u64 %rd39, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
.param .b64 param1;
st.param.b64	[param1+0], %rd36;
.param .b32 param2;
st.param.b32	[param2+0], %r50;
.param .b64 param3;
st.param.b64	[param3+0], %rd38;
.param .b64 param4;
st.param.b64	[param4+0], %rd39;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB101_13:
setp.eq.s16	%p11, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p11 bra BB101_15;

BB101_14:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p12, %rs12, 1;
not.pred %p13, %p12;
mul.wide.s16 %r51, %rs18, %rs14;
cvt.u16.u32	%rs13, %r51;
selp.b16	%rs18, %rs18, %rs13, %p13;
cvt.s32.s16	%r52, %rs15;
shr.u32 %r53, %r52, 31;
add.s32 %r54, %r52, %r53;
shr.u32 %r55, %r54, 1;
cvt.u16.u32	%rs15, %r55;
mul.wide.s16 %r56, %rs14, %rs14;
cvt.u16.u32	%rs14, %r56;
setp.ne.s16	%p14, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p14 bra BB101_14;

BB101_15:
st.u16 [%rd12], %rs17;
add.s32 %r71, %r7, %r9;
setp.lt.u32	%p15, %r71, %r29;
@%p15 bra BB101_6;

BB101_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<12>;
.reg .b64 %rd<32>;


ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd16, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd17, %r3;
add.s64 %rd31, %rd16, %rd17;
setp.ge.u64	%p1, %rd31, %rd15;
@%p1 bra BB102_7;

cvta.to.global.u64 %rd3, %rd11;
cvta.to.global.u64 %rd5, %rd13;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd18, %r4;
mul.lo.s64 %rd7, %rd18, %rd1;

BB102_2:
mul.lo.s64 %rd19, %rd31, %rd12;
shl.b64 %rd20, %rd19, 1;
add.s64 %rd9, %rd3, %rd20;
mul.lo.s64 %rd21, %rd31, %rd14;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs14, [%rd9];
ld.global.u16 %rs15, [%rd23];
setp.gt.s16	%p2, %rs15, -1;
@%p2 bra BB102_4;

mov.u64 %rd24, $str;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, $str1;
cvta.global.u64 %rd27, %rd26;
mov.u64 %rd28, __T27;
cvta.global.u64 %rd29, %rd28;
mov.u32 %r5, 27;
mov.u64 %rd30, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd25;
.param .b64 param1;
st.param.b64	[param1+0], %rd27;
.param .b32 param2;
st.param.b32	[param2+0], %r5;
.param .b64 param3;
st.param.b64	[param3+0], %rd29;
.param .b64 param4;
st.param.b64	[param4+0], %rd30;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB102_4:
setp.eq.s16	%p3, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p3 bra BB102_6;

BB102_5:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r6, %rs18, %rs14;
cvt.u16.u32	%rs13, %r6;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r7, %rs15;
shr.u32 %r8, %r7, 31;
add.s32 %r9, %r7, %r8;
shr.u32 %r10, %r9, 1;
cvt.u16.u32	%rs15, %r10;
mul.wide.s16 %r11, %rs14, %rs14;
cvt.u16.u32	%rs14, %r11;
setp.ne.s16	%p6, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p6 bra BB102_5;

BB102_6:
st.global.u16 [%rd9], %rs17;
add.s64 %rd31, %rd7, %rd31;
setp.lt.u64	%p7, %rd31, %rd15;
@%p7 bra BB102_2;

BB102_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot103[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<19>;
.reg .b32 %r<39>;
.reg .b64 %rd<118>;


mov.u64 %rd117, __local_depot103;
cvta.local.u64 %SP, %rd117;
ld.param.u64 %rd45, [_Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I12TensorCPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd46, %SP, 416;
cvta.to.local.u64 %rd2, %rd46;
add.u64 %rd47, %SP, 0;
cvta.to.local.u64 %rd3, %rd47;
mov.u32 %r35, 0;
mov.pred %p1, 0;
@%p1 bra BB103_2;

BB103_1:
mul.wide.s32 %rd48, %r35, 8;
add.s64 %rd49, %rd4, %rd48;
ld.param.u64 %rd50, [%rd49];
add.s64 %rd51, %rd2, %rd48;
st.local.u64 [%rd51], %rd50;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p2, %r35, 52;
@%p2 bra BB103_1;

BB103_2:
mov.u32 %r36, 0;
@%p1 bra BB103_4;

BB103_3:
mul.wide.s32 %rd52, %r36, 8;
add.s64 %rd53, %rd1, %rd52;
ld.param.u64 %rd54, [%rd53];
add.s64 %rd55, %rd3, %rd52;
st.local.u64 [%rd55], %rd54;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p4, %r36, 52;
@%p4 bra BB103_3;

BB103_4:
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %ntid.x;
mul.wide.u32 %rd56, %r15, %r14;
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd57, %r16;
add.s64 %rd109, %rd56, %rd57;
setp.ge.u64	%p5, %rd109, %rd45;
@%p5 bra BB103_22;

ld.local.u32 %r17, [%rd2+408];
add.s32 %r5, %r17, -1;
mul.wide.s32 %rd58, %r17, 8;
add.s64 %rd9, %rd2, %rd58;

BB103_6:
mov.u64 %rd95, %rd109;
mov.u64 %rd10, %rd95;
mov.u64 %rd91, %rd9;
mov.u64 %rd60, 0;
mov.u64 %rd116, %rd60;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r37, %r5;
mov.u64 %rd106, %rd10;
mov.u64 %rd107, %rd10;
mov.u64 %rd115, %rd60;
@%p6 bra BB103_11;

BB103_7:
mov.u64 %rd13, %rd107;
mov.u32 %r6, %r37;
ld.local.u64 %rd16, [%rd91];
or.b64 %rd61, %rd13, %rd16;
and.b64 %rd62, %rd61, -4294967296;
setp.eq.s64	%p7, %rd62, 0;
@%p7 bra BB103_9;
bra.uni BB103_8;

BB103_9:
cvt.u32.u64	%r18, %rd16;
cvt.u32.u64	%r19, %rd13;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd108, %r20;
cvt.u64.u32	%rd92, %r21;
bra.uni BB103_10;

BB103_8:
div.u64 %rd108, %rd13, %rd16;
rem.u64 %rd92, %rd13, %rd16;

BB103_10:
mov.u64 %rd21, %rd108;
ld.local.u64 %rd63, [%rd91+200];
mul.lo.s64 %rd64, %rd63, %rd92;
add.s64 %rd116, %rd64, %rd116;
add.s64 %rd91, %rd91, -8;
add.s32 %r7, %r6, -1;
setp.gt.s32	%p8, %r7, 0;
mov.u32 %r37, %r7;
mov.u64 %rd106, %rd21;
mov.u64 %rd107, %rd21;
mov.u64 %rd110, %rd116;
mov.u64 %rd115, %rd110;
@%p8 bra BB103_7;

BB103_11:
mov.u64 %rd26, %rd115;
ld.local.u64 %rd66, [%rd2+208];
mul.lo.s64 %rd67, %rd66, %rd106;
add.s64 %rd68, %rd67, %rd26;
ld.local.u64 %rd69, [%rd2];
shl.b64 %rd70, %rd68, 1;
add.s64 %rd27, %rd69, %rd70;
ld.local.u32 %r8, [%rd3+408];
add.s32 %r38, %r8, -1;
setp.lt.s32	%p9, %r38, 1;
mov.u64 %rd103, %rd10;
mov.u64 %rd113, %rd60;
@%p9 bra BB103_17;

mul.wide.s32 %rd72, %r8, 8;
add.s64 %rd93, %rd3, %rd72;
mov.u64 %rd114, 0;
mov.u64 %rd104, %rd10;

BB103_13:
ld.local.u64 %rd33, [%rd93];
or.b64 %rd73, %rd104, %rd33;
and.b64 %rd74, %rd73, -4294967296;
setp.eq.s64	%p10, %rd74, 0;
@%p10 bra BB103_15;
bra.uni BB103_14;

BB103_15:
cvt.u32.u64	%r22, %rd33;
cvt.u32.u64	%r23, %rd104;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd105, %r24;
cvt.u64.u32	%rd94, %r25;
bra.uni BB103_16;

BB103_14:
div.u64 %rd105, %rd104, %rd33;
rem.u64 %rd94, %rd104, %rd33;

BB103_16:
mov.u64 %rd104, %rd105;
ld.local.u64 %rd75, [%rd93+200];
mul.lo.s64 %rd76, %rd75, %rd94;
add.s64 %rd114, %rd76, %rd114;
add.s64 %rd93, %rd93, -8;
add.s32 %r38, %r38, -1;
setp.gt.s32	%p11, %r38, 0;
mov.u64 %rd103, %rd104;
mov.u64 %rd113, %rd114;
@%p11 bra BB103_13;

BB103_17:
ld.local.u64 %rd77, [%rd3+208];
mul.lo.s64 %rd78, %rd77, %rd103;
add.s64 %rd79, %rd78, %rd113;
ld.local.u64 %rd80, [%rd3];
shl.b64 %rd81, %rd79, 1;
add.s64 %rd82, %rd80, %rd81;
ld.u16 %rs14, [%rd27];
ld.u16 %rs15, [%rd82];
setp.gt.s16	%p12, %rs15, -1;
@%p12 bra BB103_19;

mov.u64 %rd83, $str;
cvta.global.u64 %rd84, %rd83;
mov.u64 %rd85, $str1;
cvta.global.u64 %rd86, %rd85;
mov.u64 %rd87, __T27;
cvta.global.u64 %rd88, %rd87;
mov.u32 %r26, 27;
mov.u64 %rd89, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd84;
.param .b64 param1;
st.param.b64	[param1+0], %rd86;
.param .b32 param2;
st.param.b32	[param2+0], %r26;
.param .b64 param3;
st.param.b64	[param3+0], %rd88;
.param .b64 param4;
st.param.b64	[param4+0], %rd89;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB103_19:
setp.eq.s16	%p13, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p13 bra BB103_21;

BB103_20:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p14, %rs12, 1;
not.pred %p15, %p14;
mul.wide.s16 %r27, %rs18, %rs14;
cvt.u16.u32	%rs13, %r27;
selp.b16	%rs18, %rs18, %rs13, %p15;
cvt.s32.s16	%r28, %rs15;
shr.u32 %r29, %r28, 31;
add.s32 %r30, %r28, %r29;
shr.u32 %r31, %r30, 1;
cvt.u16.u32	%rs15, %r31;
mul.wide.s16 %r32, %rs14, %rs14;
cvt.u16.u32	%rs14, %r32;
setp.ne.s16	%p16, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p16 bra BB103_20;

BB103_21:
st.u16 [%rd27], %rs17;
mov.u32 %r33, %nctaid.x;
mul.wide.u32 %rd90, %r33, %r15;
add.s64 %rd109, %rd90, %rd10;
setp.lt.u64	%p17, %rd109, %rd45;
@%p17 bra BB103_6;

BB103_22:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<43>;
.reg .b32 %r<27>;
.reg .b64 %rd<20>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r9, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r11, %ntid.x;
mov.u32 %r12, %ctaid.x;
mov.u32 %r13, %tid.x;
mad.lo.s32 %r26, %r11, %r12, %r13;
setp.ge.u32	%p1, %r26, %r10;
@%p1 bra BB104_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB104_2:
mul.lo.s32 %r14, %r26, %r8;
mul.wide.u32 %rd7, %r14, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r15, %r26, %r9;
mul.wide.u32 %rd9, %r15, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs38, [%rd8];
ld.global.u16 %rs39, [%rd10];
setp.gt.s16	%p2, %rs39, -1;
@%p2 bra BB104_4;

mov.u64 %rd11, $str;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, $str1;
cvta.global.u64 %rd14, %rd13;
mov.u64 %rd15, __T27;
cvta.global.u64 %rd16, %rd15;
mov.u32 %r16, 27;
mov.u64 %rd17, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd12;
.param .b64 param1;
st.param.b64	[param1+0], %rd14;
.param .b32 param2;
st.param.b32	[param2+0], %r16;
.param .b64 param3;
st.param.b64	[param3+0], %rd16;
.param .b64 param4;
st.param.b64	[param4+0], %rd17;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB104_4:
setp.eq.s16	%p3, %rs39, 0;
mov.u16 %rs42, 1;
mov.u16 %rs41, %rs42;
@%p3 bra BB104_6;

BB104_5:
and.b16 %rs36, %rs39, 1;
setp.eq.b16	%p4, %rs36, 1;
not.pred %p5, %p4;
mul.wide.s16 %r17, %rs42, %rs38;
cvt.u16.u32	%rs37, %r17;
selp.b16	%rs42, %rs42, %rs37, %p5;
cvt.s32.s16	%r18, %rs39;
shr.u32 %r19, %r18, 31;
add.s32 %r20, %r18, %r19;
shr.u32 %r21, %r20, 1;
cvt.u16.u32	%rs39, %r21;
mul.wide.s16 %r22, %rs38, %rs38;
cvt.u16.u32	%rs38, %r22;
setp.ne.s16	%p6, %rs39, 0;
mov.u16 %rs41, %rs42;
@%p6 bra BB104_5;

BB104_6:
mul.lo.s32 %r23, %r26, %r7;
mul.wide.u32 %rd18, %r23, 2;
add.s64 %rd19, %rd1, %rd18;
st.global.u16 [%rd19], %rs41;
mov.u32 %r25, %nctaid.x;
mad.lo.s32 %r26, %r25, %r11, %r26;
setp.lt.u32	%p7, %r26, %r10;
@%p7 bra BB104_2;

BB104_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<35>;
.reg .b32 %r<52>;
.reg .b64 %rd<20>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r51, %r30, %r31, %r32;
setp.ge.u32	%p1, %r51, %r21;
@%p1 bra BB105_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB105_2:
mul.lo.s32 %r33, %r51, %r12;
mul.wide.u32 %rd7, %r33, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r34, %r51, %r24;
add.s32 %r35, %r34, %r51;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r51, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd9, %r40, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs30, [%rd8];
ld.global.u16 %rs31, [%rd10];
setp.gt.s16	%p2, %rs31, -1;
@%p2 bra BB105_4;

mov.u64 %rd11, $str;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, $str1;
cvta.global.u64 %rd14, %rd13;
mov.u64 %rd15, __T27;
cvta.global.u64 %rd16, %rd15;
mov.u32 %r41, 27;
mov.u64 %rd17, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd12;
.param .b64 param1;
st.param.b64	[param1+0], %rd14;
.param .b32 param2;
st.param.b32	[param2+0], %r41;
.param .b64 param3;
st.param.b64	[param3+0], %rd16;
.param .b64 param4;
st.param.b64	[param4+0], %rd17;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB105_4:
setp.eq.s16	%p3, %rs31, 0;
mov.u16 %rs34, 1;
mov.u16 %rs33, %rs34;
@%p3 bra BB105_6;

BB105_5:
and.b16 %rs28, %rs31, 1;
setp.eq.b16	%p4, %rs28, 1;
not.pred %p5, %p4;
mul.wide.s16 %r42, %rs34, %rs30;
cvt.u16.u32	%rs29, %r42;
selp.b16	%rs34, %rs34, %rs29, %p5;
cvt.s32.s16	%r43, %rs31;
shr.u32 %r44, %r43, 31;
add.s32 %r45, %r43, %r44;
shr.u32 %r46, %r45, 1;
cvt.u16.u32	%rs31, %r46;
mul.wide.s16 %r47, %rs30, %rs30;
cvt.u16.u32	%rs30, %r47;
setp.ne.s16	%p6, %rs31, 0;
mov.u16 %rs33, %rs34;
@%p6 bra BB105_5;

BB105_6:
mul.lo.s32 %r48, %r51, %r11;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd1, %rd18;
st.global.u16 [%rd19], %rs33;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r30, %r51;
setp.lt.u32	%p7, %r51, %r21;
@%p7 bra BB105_2;

BB105_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot106[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<35>;
.reg .b32 %r<54>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot106;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB106_2;

BB106_1:
mul.wide.s32 %rd13, %r43, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 27;
@%p2 bra BB106_1;

BB106_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r50, %r21, %r22, %r23;
setp.ge.u32	%p3, %r50, %r19;
@%p3 bra BB106_11;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB106_4:
mov.u32 %r45, %r50;
mov.u32 %r7, %r45;
mov.u64 %rd32, %rd6;
mov.u32 %r52, 0;
mov.u32 %r53, %r52;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r44, %r6;
mov.u32 %r48, %r7;
mov.u32 %r49, %r7;
@%p4 bra BB106_6;

BB106_5:
mov.u32 %r9, %r49;
mov.u32 %r8, %r44;
ld.local.u32 %r27, [%rd32+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd32+104];
mad.lo.s32 %r53, %r29, %r28, %r53;
div.u32 %r12, %r9, %r27;
add.s64 %rd32, %rd32, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r44, %r13;
mov.u32 %r48, %r12;
mov.u32 %r49, %r12;
mov.u32 %r52, %r53;
@%p5 bra BB106_5;

BB106_6:
mul.lo.s32 %r30, %r7, %r18;
mul.wide.u32 %rd18, %r30, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r48, %r52;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r32, 2;
add.s64 %rd22, %rd20, %rd21;
ld.global.u16 %rs30, [%rd19];
ld.u16 %rs31, [%rd22];
setp.gt.s16	%p6, %rs31, -1;
@%p6 bra BB106_8;

mov.u64 %rd23, $str;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, $str1;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, __T27;
cvta.global.u64 %rd28, %rd27;
mov.u32 %r33, 27;
mov.u64 %rd29, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd24;
.param .b64 param1;
st.param.b64	[param1+0], %rd26;
.param .b32 param2;
st.param.b32	[param2+0], %r33;
.param .b64 param3;
st.param.b64	[param3+0], %rd28;
.param .b64 param4;
st.param.b64	[param4+0], %rd29;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB106_8:
setp.eq.s16	%p7, %rs31, 0;
mov.u16 %rs34, 1;
mov.u16 %rs33, %rs34;
@%p7 bra BB106_10;

BB106_9:
and.b16 %rs28, %rs31, 1;
setp.eq.b16	%p8, %rs28, 1;
not.pred %p9, %p8;
mul.wide.s16 %r34, %rs34, %rs30;
cvt.u16.u32	%rs29, %r34;
selp.b16	%rs34, %rs34, %rs29, %p9;
cvt.s32.s16	%r35, %rs31;
shr.u32 %r36, %r35, 31;
add.s32 %r37, %r35, %r36;
shr.u32 %r38, %r37, 1;
cvt.u16.u32	%rs31, %r38;
mul.wide.s16 %r39, %rs30, %rs30;
cvt.u16.u32	%rs30, %r39;
setp.ne.s16	%p10, %rs31, 0;
mov.u16 %rs33, %rs34;
@%p10 bra BB106_9;

BB106_10:
mul.lo.s32 %r40, %r7, %r17;
mul.wide.u32 %rd30, %r40, 2;
add.s64 %rd31, %rd4, %rd30;
st.global.u16 [%rd31], %rs33;
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r50, %r42, %r21, %r7;
setp.lt.u32	%p11, %r50, %r19;
@%p11 bra BB106_4;

BB106_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<35>;
.reg .b32 %r<52>;
.reg .b64 %rd<20>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r51, %r30, %r31, %r32;
setp.ge.u32	%p1, %r51, %r21;
@%p1 bra BB107_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB107_2:
mul.hi.u32 %r33, %r51, %r24;
add.s32 %r34, %r33, %r51;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r51, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd7, %r39, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r40, %r51, %r20;
mul.wide.u32 %rd9, %r40, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs30, [%rd8];
ld.global.u16 %rs31, [%rd10];
setp.gt.s16	%p2, %rs31, -1;
@%p2 bra BB107_4;

mov.u64 %rd11, $str;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, $str1;
cvta.global.u64 %rd14, %rd13;
mov.u64 %rd15, __T27;
cvta.global.u64 %rd16, %rd15;
mov.u32 %r41, 27;
mov.u64 %rd17, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd12;
.param .b64 param1;
st.param.b64	[param1+0], %rd14;
.param .b32 param2;
st.param.b32	[param2+0], %r41;
.param .b64 param3;
st.param.b64	[param3+0], %rd16;
.param .b64 param4;
st.param.b64	[param4+0], %rd17;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB107_4:
setp.eq.s16	%p3, %rs31, 0;
mov.u16 %rs34, 1;
mov.u16 %rs33, %rs34;
@%p3 bra BB107_6;

BB107_5:
and.b16 %rs28, %rs31, 1;
setp.eq.b16	%p4, %rs28, 1;
not.pred %p5, %p4;
mul.wide.s16 %r42, %rs34, %rs30;
cvt.u16.u32	%rs29, %r42;
selp.b16	%rs34, %rs34, %rs29, %p5;
cvt.s32.s16	%r43, %rs31;
shr.u32 %r44, %r43, 31;
add.s32 %r45, %r43, %r44;
shr.u32 %r46, %r45, 1;
cvt.u16.u32	%rs31, %r46;
mul.wide.s16 %r47, %rs30, %rs30;
cvt.u16.u32	%rs30, %r47;
setp.ne.s16	%p6, %rs31, 0;
mov.u16 %rs33, %rs34;
@%p6 bra BB107_5;

BB107_6:
mul.lo.s32 %r48, %r51, %r11;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd1, %rd18;
st.global.u16 [%rd19], %rs33;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r30, %r51;
setp.lt.u32	%p7, %r51, %r21;
@%p7 bra BB107_2;

BB107_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<27>;
.reg .b32 %r<77>;
.reg .b64 %rd<20>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r76, %r49, %r50, %r51;
setp.ge.u32	%p1, %r76, %r32;
@%p1 bra BB108_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB108_2:
mul.hi.u32 %r52, %r76, %r35;
add.s32 %r53, %r52, %r76;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r76, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r76, %r43;
add.s32 %r60, %r59, %r76;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r76, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs22, [%rd8];
ld.global.u16 %rs23, [%rd10];
setp.gt.s16	%p2, %rs23, -1;
@%p2 bra BB108_4;

mov.u64 %rd11, $str;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, $str1;
cvta.global.u64 %rd14, %rd13;
mov.u64 %rd15, __T27;
cvta.global.u64 %rd16, %rd15;
mov.u32 %r66, 27;
mov.u64 %rd17, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd12;
.param .b64 param1;
st.param.b64	[param1+0], %rd14;
.param .b32 param2;
st.param.b32	[param2+0], %r66;
.param .b64 param3;
st.param.b64	[param3+0], %rd16;
.param .b64 param4;
st.param.b64	[param4+0], %rd17;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB108_4:
setp.eq.s16	%p3, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p3 bra BB108_6;

BB108_5:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p4, %rs20, 1;
not.pred %p5, %p4;
mul.wide.s16 %r67, %rs26, %rs22;
cvt.u16.u32	%rs21, %r67;
selp.b16	%rs26, %rs26, %rs21, %p5;
cvt.s32.s16	%r68, %rs23;
shr.u32 %r69, %r68, 31;
add.s32 %r70, %r68, %r69;
shr.u32 %r71, %r70, 1;
cvt.u16.u32	%rs23, %r71;
mul.wide.s16 %r72, %rs22, %rs22;
cvt.u16.u32	%rs22, %r72;
setp.ne.s16	%p6, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p6 bra BB108_5;

BB108_6:
mul.lo.s32 %r73, %r76, %r15;
mul.wide.u32 %rd18, %r73, 2;
add.s64 %rd19, %rd1, %rd18;
st.global.u16 [%rd19], %rs25;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r76, %r75, %r49, %r76;
setp.lt.u32	%p7, %r76, %r32;
@%p7 bra BB108_2;

BB108_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot109[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<27>;
.reg .b32 %r<79>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot109;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB109_2;

BB109_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB109_1;

BB109_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r75, %r41, %r42, %r43;
setp.ge.u32	%p3, %r75, %r31;
@%p3 bra BB109_11;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB109_4:
mov.u32 %r70, %r75;
mov.u32 %r11, %r70;
mov.u64 %rd32, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r69, %r10;
mov.u32 %r73, %r11;
mov.u32 %r74, %r11;
@%p4 bra BB109_6;

BB109_5:
mov.u32 %r14, %r74;
mov.u32 %r13, %r69;
ld.local.u32 %r47, [%rd32+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd32+104];
mad.lo.s32 %r78, %r49, %r48, %r78;
div.u32 %r17, %r14, %r47;
add.s64 %rd32, %rd32, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r69, %r18;
mov.u32 %r73, %r17;
mov.u32 %r74, %r17;
mov.u32 %r77, %r78;
@%p5 bra BB109_5;

BB109_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r73, %r77;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd20, %rd21;
ld.global.u16 %rs22, [%rd19];
ld.u16 %rs23, [%rd22];
setp.gt.s16	%p6, %rs23, -1;
@%p6 bra BB109_8;

mov.u64 %rd23, $str;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, $str1;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, __T27;
cvta.global.u64 %rd28, %rd27;
mov.u32 %r58, 27;
mov.u64 %rd29, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd24;
.param .b64 param1;
st.param.b64	[param1+0], %rd26;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd28;
.param .b64 param4;
st.param.b64	[param4+0], %rd29;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB109_8:
setp.eq.s16	%p7, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p7 bra BB109_10;

BB109_9:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p8, %rs20, 1;
not.pred %p9, %p8;
mul.wide.s16 %r59, %rs26, %rs22;
cvt.u16.u32	%rs21, %r59;
selp.b16	%rs26, %rs26, %rs21, %p9;
cvt.s32.s16	%r60, %rs23;
shr.u32 %r61, %r60, 31;
add.s32 %r62, %r60, %r61;
shr.u32 %r63, %r62, 1;
cvt.u16.u32	%rs23, %r63;
mul.wide.s16 %r64, %rs22, %rs22;
cvt.u16.u32	%rs22, %r64;
setp.ne.s16	%p10, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p10 bra BB109_9;

BB109_10:
mul.lo.s32 %r65, %r11, %r22;
mul.wide.u32 %rd30, %r65, 2;
add.s64 %rd31, %rd4, %rd30;
st.global.u16 [%rd31], %rs25;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r41, %r11;
setp.lt.u32	%p11, %r75, %r31;
@%p11 bra BB109_4;

BB109_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot110[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<35>;
.reg .b32 %r<54>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot110;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB110_2;

BB110_1:
mul.wide.s32 %rd13, %r43, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 27;
@%p2 bra BB110_1;

BB110_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r50, %r21, %r22, %r23;
setp.ge.u32	%p3, %r50, %r19;
@%p3 bra BB110_11;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB110_4:
mov.u32 %r45, %r50;
mov.u32 %r7, %r45;
mov.u64 %rd32, %rd6;
mov.u32 %r52, 0;
mov.u32 %r53, %r52;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r44, %r6;
mov.u32 %r48, %r7;
mov.u32 %r49, %r7;
@%p4 bra BB110_6;

BB110_5:
mov.u32 %r9, %r49;
mov.u32 %r8, %r44;
ld.local.u32 %r27, [%rd32+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd32+104];
mad.lo.s32 %r53, %r29, %r28, %r53;
div.u32 %r12, %r9, %r27;
add.s64 %rd32, %rd32, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r44, %r13;
mov.u32 %r48, %r12;
mov.u32 %r49, %r12;
mov.u32 %r52, %r53;
@%p5 bra BB110_5;

BB110_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r48, %r52;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r31, 2;
add.s64 %rd20, %rd18, %rd19;
mul.lo.s32 %r32, %r7, %r18;
mul.wide.u32 %rd21, %r32, 2;
add.s64 %rd22, %rd5, %rd21;
ld.u16 %rs30, [%rd20];
ld.global.u16 %rs31, [%rd22];
setp.gt.s16	%p6, %rs31, -1;
@%p6 bra BB110_8;

mov.u64 %rd23, $str;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, $str1;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, __T27;
cvta.global.u64 %rd28, %rd27;
mov.u32 %r33, 27;
mov.u64 %rd29, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd24;
.param .b64 param1;
st.param.b64	[param1+0], %rd26;
.param .b32 param2;
st.param.b32	[param2+0], %r33;
.param .b64 param3;
st.param.b64	[param3+0], %rd28;
.param .b64 param4;
st.param.b64	[param4+0], %rd29;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB110_8:
setp.eq.s16	%p7, %rs31, 0;
mov.u16 %rs34, 1;
mov.u16 %rs33, %rs34;
@%p7 bra BB110_10;

BB110_9:
and.b16 %rs28, %rs31, 1;
setp.eq.b16	%p8, %rs28, 1;
not.pred %p9, %p8;
mul.wide.s16 %r34, %rs34, %rs30;
cvt.u16.u32	%rs29, %r34;
selp.b16	%rs34, %rs34, %rs29, %p9;
cvt.s32.s16	%r35, %rs31;
shr.u32 %r36, %r35, 31;
add.s32 %r37, %r35, %r36;
shr.u32 %r38, %r37, 1;
cvt.u16.u32	%rs31, %r38;
mul.wide.s16 %r39, %rs30, %rs30;
cvt.u16.u32	%rs30, %r39;
setp.ne.s16	%p10, %rs31, 0;
mov.u16 %rs33, %rs34;
@%p10 bra BB110_9;

BB110_10:
mul.lo.s32 %r40, %r7, %r17;
mul.wide.u32 %rd30, %r40, 2;
add.s64 %rd31, %rd4, %rd30;
st.global.u16 [%rd31], %rs33;
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r50, %r42, %r21, %r7;
setp.lt.u32	%p11, %r50, %r19;
@%p11 bra BB110_4;

BB110_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot111[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<27>;
.reg .b32 %r<79>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot111;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB111_2;

BB111_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB111_1;

BB111_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r75, %r40, %r41, %r42;
setp.ge.u32	%p3, %r75, %r30;
@%p3 bra BB111_11;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB111_4:
mov.u32 %r70, %r75;
mov.u32 %r11, %r70;
mov.u64 %rd32, %rd6;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r69, %r10;
mov.u32 %r73, %r11;
mov.u32 %r74, %r11;
@%p4 bra BB111_6;

BB111_5:
mov.u32 %r13, %r74;
mov.u32 %r12, %r69;
ld.local.u32 %r46, [%rd32+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd32+104];
mad.lo.s32 %r78, %r48, %r47, %r78;
div.u32 %r16, %r13, %r46;
add.s64 %rd32, %rd32, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r69, %r17;
mov.u32 %r73, %r16;
mov.u32 %r74, %r16;
mov.u32 %r77, %r78;
@%p5 bra BB111_5;

BB111_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r73, %r77;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r50, 2;
add.s64 %rd20, %rd18, %rd19;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd5, %rd21;
ld.u16 %rs22, [%rd20];
ld.global.u16 %rs23, [%rd22];
setp.gt.s16	%p6, %rs23, -1;
@%p6 bra BB111_8;

mov.u64 %rd23, $str;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, $str1;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, __T27;
cvta.global.u64 %rd28, %rd27;
mov.u32 %r58, 27;
mov.u64 %rd29, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd24;
.param .b64 param1;
st.param.b64	[param1+0], %rd26;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd28;
.param .b64 param4;
st.param.b64	[param4+0], %rd29;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB111_8:
setp.eq.s16	%p7, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p7 bra BB111_10;

BB111_9:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p8, %rs20, 1;
not.pred %p9, %p8;
mul.wide.s16 %r59, %rs26, %rs22;
cvt.u16.u32	%rs21, %r59;
selp.b16	%rs26, %rs26, %rs21, %p9;
cvt.s32.s16	%r60, %rs23;
shr.u32 %r61, %r60, 31;
add.s32 %r62, %r60, %r61;
shr.u32 %r63, %r62, 1;
cvt.u16.u32	%rs23, %r63;
mul.wide.s16 %r64, %rs22, %rs22;
cvt.u16.u32	%rs22, %r64;
setp.ne.s16	%p10, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p10 bra BB111_9;

BB111_10:
mul.lo.s32 %r65, %r11, %r21;
mul.wide.u32 %rd30, %r65, 2;
add.s64 %rd31, %rd4, %rd30;
st.global.u16 [%rd31], %rs25;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r40, %r11;
setp.lt.u32	%p11, %r75, %r30;
@%p11 bra BB111_4;

BB111_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot112[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<27>;
.reg .b32 %r<83>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot112;
cvta.local.u64 %SP, %rd46;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB112_2;

BB112_1:
mul.wide.s32 %rd21, %r61, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB112_1;

BB112_2:
mov.u32 %r62, 0;
@%p1 bra BB112_4;

BB112_3:
mul.wide.s32 %rd25, %r62, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p4, %r62, 27;
@%p4 bra BB112_3;

BB112_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r75, %r32, %r33, %r34;
setp.ge.u32	%p5, %r75, %r29;
@%p5 bra BB112_16;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB112_6:
mov.u32 %r65, %r75;
mov.u32 %r8, %r65;
mov.u64 %rd44, %rd9;
mov.u32 %r37, 0;
mov.u32 %r82, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r63, %r7;
mov.u32 %r73, %r8;
mov.u32 %r74, %r8;
mov.u32 %r81, %r37;
@%p6 bra BB112_8;

BB112_7:
mov.u32 %r10, %r74;
mov.u32 %r9, %r63;
ld.local.u32 %r38, [%rd44+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd44+104];
mad.lo.s32 %r82, %r40, %r39, %r82;
div.u32 %r13, %r10, %r38;
add.s64 %rd44, %rd44, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r63, %r14;
mov.u32 %r73, %r13;
mov.u32 %r74, %r13;
mov.u32 %r76, %r82;
mov.u32 %r81, %r76;
@%p7 bra BB112_7;

BB112_8:
mov.u32 %r16, %r81;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 2;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r73, %r16;
ld.local.u64 %rd31, [%rd2];
mul.wide.u32 %rd32, %r44, 2;
add.s64 %rd14, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r64, %r17, -1;
setp.lt.s32	%p8, %r64, 1;
mov.u32 %r71, %r8;
mov.u32 %r79, %r37;
@%p8 bra BB112_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd45, %rd3, %rd33;
mov.u32 %r80, 0;
mov.u32 %r72, %r8;

BB112_10:
ld.local.u32 %r47, [%rd45+4];
rem.u32 %r48, %r72, %r47;
ld.local.u32 %r49, [%rd45+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r72, %r72, %r47;
add.s64 %rd45, %rd45, -4;
add.s32 %r64, %r64, -1;
setp.gt.s32	%p9, %r64, 0;
mov.u32 %r71, %r72;
mov.u32 %r79, %r80;
@%p9 bra BB112_10;

BB112_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r71, %r79;
ld.local.u64 %rd34, [%rd3];
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd34, %rd35;
ld.u16 %rs22, [%rd14];
ld.u16 %rs23, [%rd36];
setp.gt.s16	%p10, %rs23, -1;
@%p10 bra BB112_13;

mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T27;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r52, 27;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r52;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB112_13:
setp.eq.s16	%p11, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p11 bra BB112_15;

BB112_14:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p12, %rs20, 1;
not.pred %p13, %p12;
mul.wide.s16 %r53, %rs26, %rs22;
cvt.u16.u32	%rs21, %r53;
selp.b16	%rs26, %rs26, %rs21, %p13;
cvt.s32.s16	%r54, %rs23;
shr.u32 %r55, %r54, 31;
add.s32 %r56, %r54, %r55;
shr.u32 %r57, %r56, 1;
cvt.u16.u32	%rs23, %r57;
mul.wide.s16 %r58, %rs22, %rs22;
cvt.u16.u32	%rs22, %r58;
setp.ne.s16	%p14, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p14 bra BB112_14;

BB112_15:
st.global.u16 [%rd13], %rs25;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r75, %r60, %r32, %r8;
setp.lt.u32	%p15, %r75, %r29;
@%p15 bra BB112_6;

BB112_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<35>;
.reg .b32 %r<52>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r51, %r31, %r32, %r33;
setp.ge.u32	%p1, %r51, %r22;
@%p1 bra BB113_7;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB113_2:
mul.hi.u32 %r10, %r51, %r25;
mul.lo.s32 %r34, %r51, %r20;
mul.wide.u32 %rd7, %r34, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r35, %r51, %r21;
mul.wide.u32 %rd9, %r35, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs30, [%rd8];
ld.global.u16 %rs31, [%rd10];
setp.gt.s16	%p2, %rs31, -1;
@%p2 bra BB113_4;

mov.u64 %rd11, $str;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, $str1;
cvta.global.u64 %rd14, %rd13;
mov.u64 %rd15, __T27;
cvta.global.u64 %rd16, %rd15;
mov.u32 %r36, 27;
mov.u64 %rd17, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd12;
.param .b64 param1;
st.param.b64	[param1+0], %rd14;
.param .b32 param2;
st.param.b32	[param2+0], %r36;
.param .b64 param3;
st.param.b64	[param3+0], %rd16;
.param .b64 param4;
st.param.b64	[param4+0], %rd17;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB113_4:
setp.eq.s16	%p3, %rs31, 0;
mov.u16 %rs34, 1;
mov.u16 %rs33, %rs34;
@%p3 bra BB113_6;

BB113_5:
and.b16 %rs28, %rs31, 1;
setp.eq.b16	%p4, %rs28, 1;
not.pred %p5, %p4;
mul.wide.s16 %r37, %rs34, %rs30;
cvt.u16.u32	%rs29, %r37;
selp.b16	%rs34, %rs34, %rs29, %p5;
cvt.s32.s16	%r38, %rs31;
shr.u32 %r39, %r38, 31;
add.s32 %r40, %r38, %r39;
shr.u32 %r41, %r40, 1;
cvt.u16.u32	%rs31, %r41;
mul.wide.s16 %r42, %rs30, %rs30;
cvt.u16.u32	%rs30, %r42;
setp.ne.s16	%p6, %rs31, 0;
mov.u16 %rs33, %rs34;
@%p6 bra BB113_5;

BB113_6:
add.s32 %r43, %r10, %r51;
shr.u32 %r44, %r43, %r26;
mul.lo.s32 %r45, %r44, %r28;
sub.s32 %r46, %r51, %r45;
mul.lo.s32 %r47, %r46, %r24;
mad.lo.s32 %r48, %r23, %r44, %r47;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd3, %rd18;
st.global.u16 [%rd19], %rs33;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r31, %r51;
setp.lt.u32	%p7, %r51, %r22;
@%p7 bra BB113_2;

BB113_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<27>;
.reg .b32 %r<77>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r76, %r50, %r51, %r52;
setp.ge.u32	%p1, %r76, %r33;
@%p1 bra BB114_7;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB114_2:
mul.hi.u32 %r14, %r76, %r36;
mul.lo.s32 %r53, %r76, %r24;
mul.wide.u32 %rd7, %r53, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r54, %r76, %r44;
add.s32 %r55, %r54, %r76;
shr.u32 %r56, %r55, %r45;
mul.lo.s32 %r57, %r56, %r47;
sub.s32 %r58, %r76, %r57;
mul.lo.s32 %r59, %r58, %r43;
mad.lo.s32 %r60, %r42, %r56, %r59;
mul.wide.u32 %rd9, %r60, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs22, [%rd8];
ld.global.u16 %rs23, [%rd10];
setp.gt.s16	%p2, %rs23, -1;
@%p2 bra BB114_4;

mov.u64 %rd11, $str;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, $str1;
cvta.global.u64 %rd14, %rd13;
mov.u64 %rd15, __T27;
cvta.global.u64 %rd16, %rd15;
mov.u32 %r61, 27;
mov.u64 %rd17, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd12;
.param .b64 param1;
st.param.b64	[param1+0], %rd14;
.param .b32 param2;
st.param.b32	[param2+0], %r61;
.param .b64 param3;
st.param.b64	[param3+0], %rd16;
.param .b64 param4;
st.param.b64	[param4+0], %rd17;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB114_4:
setp.eq.s16	%p3, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p3 bra BB114_6;

BB114_5:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p4, %rs20, 1;
not.pred %p5, %p4;
mul.wide.s16 %r62, %rs26, %rs22;
cvt.u16.u32	%rs21, %r62;
selp.b16	%rs26, %rs26, %rs21, %p5;
cvt.s32.s16	%r63, %rs23;
shr.u32 %r64, %r63, 31;
add.s32 %r65, %r63, %r64;
shr.u32 %r66, %r65, 1;
cvt.u16.u32	%rs23, %r66;
mul.wide.s16 %r67, %rs22, %rs22;
cvt.u16.u32	%rs22, %r67;
setp.ne.s16	%p6, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p6 bra BB114_5;

BB114_6:
add.s32 %r68, %r14, %r76;
shr.u32 %r69, %r68, %r37;
mul.lo.s32 %r70, %r69, %r39;
sub.s32 %r71, %r76, %r70;
mul.lo.s32 %r72, %r71, %r35;
mad.lo.s32 %r73, %r34, %r69, %r72;
mul.wide.u32 %rd18, %r73, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.u16 [%rd19], %rs25;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r76, %r75, %r50, %r76;
setp.lt.u32	%p7, %r76, %r33;
@%p7 bra BB114_2;

BB114_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot115[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<27>;
.reg .b32 %r<78>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot115;
cvta.local.u64 %SP, %rd32;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r69, 0;
mov.pred %p1, 0;
@%p1 bra BB115_2;

BB115_1:
mul.wide.s32 %rd12, %r69, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r69, %r69, 1;
setp.lt.u32	%p2, %r69, 27;
@%p2 bra BB115_1;

BB115_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r76, %r42, %r43, %r44;
setp.ge.u32	%p3, %r76, %r32;
@%p3 bra BB115_12;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd9;

BB115_4:
mov.u32 %r71, %r76;
mov.u32 %r10, %r71;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r70, %r12, -1;
mov.u32 %r77, 0;
setp.lt.s32	%p4, %r70, 1;
mov.u32 %r74, %r10;
@%p4 bra BB115_7;

mul.wide.s32 %rd16, %r12, 4;
add.s64 %rd31, %rd1, %rd16;
mov.u32 %r77, 0;
mov.u32 %r75, %r10;

BB115_6:
ld.local.u32 %r48, [%rd31+4];
rem.u32 %r49, %r75, %r48;
ld.local.u32 %r50, [%rd31+104];
mad.lo.s32 %r77, %r50, %r49, %r77;
div.u32 %r75, %r75, %r48;
add.s64 %rd31, %rd31, -4;
add.s32 %r70, %r70, -1;
setp.gt.s32	%p5, %r70, 0;
mov.u32 %r73, %r75;
mov.u32 %r74, %r73;
@%p5 bra BB115_6;

BB115_7:
mov.u32 %r20, %r74;
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r52, %r51, %r20, %r77;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r52, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r53, %r10, %r31;
mul.wide.u32 %rd20, %r53, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs22, [%rd21];
ld.u16 %rs23, [%rd19];
setp.gt.s16	%p6, %rs23, -1;
@%p6 bra BB115_9;

mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T27;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r54, 27;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r54;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB115_9:
setp.eq.s16	%p7, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p7 bra BB115_11;

BB115_10:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p8, %rs20, 1;
not.pred %p9, %p8;
mul.wide.s16 %r55, %rs26, %rs22;
cvt.u16.u32	%rs21, %r55;
selp.b16	%rs26, %rs26, %rs21, %p9;
cvt.s32.s16	%r56, %rs23;
shr.u32 %r57, %r56, 31;
add.s32 %r58, %r56, %r57;
shr.u32 %r59, %r58, 1;
cvt.u16.u32	%rs23, %r59;
mul.wide.s16 %r60, %rs22, %rs22;
cvt.u16.u32	%rs22, %r60;
setp.ne.s16	%p10, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p10 bra BB115_10;

BB115_11:
add.s32 %r61, %r11, %r10;
shr.u32 %r62, %r61, %r37;
mul.lo.s32 %r63, %r62, %r39;
sub.s32 %r64, %r10, %r63;
mul.lo.s32 %r65, %r64, %r35;
mad.lo.s32 %r66, %r34, %r62, %r65;
mul.wide.u32 %rd29, %r66, 2;
add.s64 %rd30, %rd5, %rd29;
st.global.u16 [%rd30], %rs25;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r76, %r68, %r42, %r10;
setp.lt.u32	%p11, %r76, %r32;
@%p11 bra BB115_4;

BB115_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<27>;
.reg .b32 %r<77>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r76, %r50, %r51, %r52;
setp.ge.u32	%p1, %r76, %r33;
@%p1 bra BB116_7;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB116_2:
mul.hi.u32 %r14, %r76, %r36;
mul.hi.u32 %r53, %r76, %r44;
add.s32 %r54, %r53, %r76;
shr.u32 %r55, %r54, %r45;
mul.lo.s32 %r56, %r55, %r47;
sub.s32 %r57, %r76, %r56;
mul.lo.s32 %r58, %r57, %r43;
mad.lo.s32 %r59, %r42, %r55, %r58;
mul.wide.u32 %rd7, %r59, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r60, %r76, %r32;
mul.wide.u32 %rd9, %r60, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs22, [%rd8];
ld.global.u16 %rs23, [%rd10];
setp.gt.s16	%p2, %rs23, -1;
@%p2 bra BB116_4;

mov.u64 %rd11, $str;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, $str1;
cvta.global.u64 %rd14, %rd13;
mov.u64 %rd15, __T27;
cvta.global.u64 %rd16, %rd15;
mov.u32 %r61, 27;
mov.u64 %rd17, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd12;
.param .b64 param1;
st.param.b64	[param1+0], %rd14;
.param .b32 param2;
st.param.b32	[param2+0], %r61;
.param .b64 param3;
st.param.b64	[param3+0], %rd16;
.param .b64 param4;
st.param.b64	[param4+0], %rd17;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB116_4:
setp.eq.s16	%p3, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p3 bra BB116_6;

BB116_5:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p4, %rs20, 1;
not.pred %p5, %p4;
mul.wide.s16 %r62, %rs26, %rs22;
cvt.u16.u32	%rs21, %r62;
selp.b16	%rs26, %rs26, %rs21, %p5;
cvt.s32.s16	%r63, %rs23;
shr.u32 %r64, %r63, 31;
add.s32 %r65, %r63, %r64;
shr.u32 %r66, %r65, 1;
cvt.u16.u32	%rs23, %r66;
mul.wide.s16 %r67, %rs22, %rs22;
cvt.u16.u32	%rs22, %r67;
setp.ne.s16	%p6, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p6 bra BB116_5;

BB116_6:
add.s32 %r68, %r14, %r76;
shr.u32 %r69, %r68, %r37;
mul.lo.s32 %r70, %r69, %r39;
sub.s32 %r71, %r76, %r70;
mul.lo.s32 %r72, %r71, %r35;
mad.lo.s32 %r73, %r34, %r69, %r72;
mul.wide.u32 %rd18, %r73, 2;
add.s64 %rd19, %rd2, %rd18;
st.global.u16 [%rd19], %rs25;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r76, %r75, %r50, %r76;
setp.lt.u32	%p7, %r76, %r33;
@%p7 bra BB116_2;

BB116_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<102>;
.reg .b64 %rd<20>;


ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r69, %ntid.x;
mov.u32 %r70, %ctaid.x;
mov.u32 %r71, %tid.x;
mad.lo.s32 %r101, %r69, %r70, %r71;
setp.ge.u32	%p1, %r101, %r44;
@%p1 bra BB117_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB117_2:
mul.hi.u32 %r18, %r101, %r47;
mul.hi.u32 %r72, %r101, %r55;
add.s32 %r73, %r72, %r101;
shr.u32 %r74, %r73, %r56;
mul.lo.s32 %r75, %r74, %r58;
sub.s32 %r76, %r101, %r75;
mul.lo.s32 %r77, %r76, %r54;
mad.lo.s32 %r78, %r53, %r74, %r77;
mul.wide.u32 %rd7, %r78, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r79, %r101, %r63;
add.s32 %r80, %r79, %r101;
shr.u32 %r81, %r80, %r64;
mul.lo.s32 %r82, %r81, %r66;
sub.s32 %r83, %r101, %r82;
mul.lo.s32 %r84, %r83, %r62;
mad.lo.s32 %r85, %r61, %r81, %r84;
mul.wide.u32 %rd9, %r85, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs14, [%rd8];
ld.global.u16 %rs15, [%rd10];
setp.gt.s16	%p2, %rs15, -1;
@%p2 bra BB117_4;

mov.u64 %rd11, $str;
cvta.global.u64 %rd12, %rd11;
mov.u64 %rd13, $str1;
cvta.global.u64 %rd14, %rd13;
mov.u64 %rd15, __T27;
cvta.global.u64 %rd16, %rd15;
mov.u32 %r86, 27;
mov.u64 %rd17, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd12;
.param .b64 param1;
st.param.b64	[param1+0], %rd14;
.param .b32 param2;
st.param.b32	[param2+0], %r86;
.param .b64 param3;
st.param.b64	[param3+0], %rd16;
.param .b64 param4;
st.param.b64	[param4+0], %rd17;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB117_4:
setp.eq.s16	%p3, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p3 bra BB117_6;

BB117_5:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r87, %rs18, %rs14;
cvt.u16.u32	%rs13, %r87;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r88, %rs15;
shr.u32 %r89, %r88, 31;
add.s32 %r90, %r88, %r89;
shr.u32 %r91, %r90, 1;
cvt.u16.u32	%rs15, %r91;
mul.wide.s16 %r92, %rs14, %rs14;
cvt.u16.u32	%rs14, %r92;
setp.ne.s16	%p6, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p6 bra BB117_5;

BB117_6:
add.s32 %r93, %r18, %r101;
shr.u32 %r94, %r93, %r48;
mul.lo.s32 %r95, %r94, %r50;
sub.s32 %r96, %r101, %r95;
mul.lo.s32 %r97, %r96, %r46;
mad.lo.s32 %r98, %r45, %r94, %r97;
mul.wide.u32 %rd18, %r98, 2;
add.s64 %rd19, %rd1, %rd18;
st.global.u16 [%rd19], %rs17;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r101, %r100, %r69, %r101;
setp.lt.u32	%p7, %r101, %r44;
@%p7 bra BB117_2;

BB117_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot118[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<103>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot118;
cvta.local.u64 %SP, %rd32;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r94, 0;
mov.pred %p1, 0;
@%p1 bra BB118_2;

BB118_1:
mul.wide.s32 %rd12, %r94, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r94, %r94, 1;
setp.lt.u32	%p2, %r94, 27;
@%p2 bra BB118_1;

BB118_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r101, %r62, %r63, %r64;
setp.ge.u32	%p3, %r101, %r44;
@%p3 bra BB118_12;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB118_4:
mov.u32 %r96, %r101;
mov.u32 %r14, %r96;
mul.hi.u32 %r15, %r14, %r48;
mul.hi.u32 %r16, %r14, %r56;
ld.local.u32 %r17, [%rd1+208];
add.s32 %r95, %r17, -1;
mov.u32 %r102, 0;
setp.lt.s32	%p4, %r95, 1;
mov.u32 %r99, %r14;
@%p4 bra BB118_7;

mul.wide.s32 %rd16, %r17, 4;
add.s64 %rd31, %rd1, %rd16;
mov.u32 %r102, 0;
mov.u32 %r100, %r14;

BB118_6:
ld.local.u32 %r68, [%rd31+4];
rem.u32 %r69, %r100, %r68;
ld.local.u32 %r70, [%rd31+104];
mad.lo.s32 %r102, %r70, %r69, %r102;
div.u32 %r100, %r100, %r68;
add.s64 %rd31, %rd31, -4;
add.s32 %r95, %r95, -1;
setp.gt.s32	%p5, %r95, 0;
mov.u32 %r98, %r100;
mov.u32 %r99, %r98;
@%p5 bra BB118_6;

BB118_7:
mov.u32 %r25, %r99;
add.s32 %r71, %r16, %r14;
shr.u32 %r72, %r71, %r57;
mul.lo.s32 %r73, %r72, %r59;
sub.s32 %r74, %r14, %r73;
mul.lo.s32 %r75, %r74, %r55;
mad.lo.s32 %r76, %r54, %r72, %r75;
mul.wide.u32 %rd17, %r76, 2;
add.s64 %rd18, %rd5, %rd17;
ld.local.u32 %r77, [%rd1+108];
mad.lo.s32 %r78, %r77, %r25, %r102;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r78, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs14, [%rd18];
ld.u16 %rs15, [%rd21];
setp.gt.s16	%p6, %rs15, -1;
@%p6 bra BB118_9;

mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T27;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r79, 27;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r79;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB118_9:
setp.eq.s16	%p7, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p7 bra BB118_11;

BB118_10:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p8, %rs12, 1;
not.pred %p9, %p8;
mul.wide.s16 %r80, %rs18, %rs14;
cvt.u16.u32	%rs13, %r80;
selp.b16	%rs18, %rs18, %rs13, %p9;
cvt.s32.s16	%r81, %rs15;
shr.u32 %r82, %r81, 31;
add.s32 %r83, %r81, %r82;
shr.u32 %r84, %r83, 1;
cvt.u16.u32	%rs15, %r84;
mul.wide.s16 %r85, %rs14, %rs14;
cvt.u16.u32	%rs14, %r85;
setp.ne.s16	%p10, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p10 bra BB118_10;

BB118_11:
add.s32 %r86, %r15, %r14;
shr.u32 %r87, %r86, %r49;
mul.lo.s32 %r88, %r87, %r51;
sub.s32 %r89, %r14, %r88;
mul.lo.s32 %r90, %r89, %r47;
mad.lo.s32 %r91, %r46, %r87, %r90;
mul.wide.u32 %rd29, %r91, 2;
add.s64 %rd30, %rd4, %rd29;
st.global.u16 [%rd30], %rs17;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r101, %r93, %r62, %r14;
setp.lt.u32	%p11, %r101, %r44;
@%p11 bra BB118_4;

BB118_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot119[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<27>;
.reg .b32 %r<77>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot119;
cvta.local.u64 %SP, %rd32;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB119_2;

BB119_1:
mul.wide.s32 %rd12, %r68, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB119_1;

BB119_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r75, %r42, %r43, %r44;
setp.ge.u32	%p3, %r75, %r32;
@%p3 bra BB119_12;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd9;

BB119_4:
mov.u32 %r70, %r75;
mov.u32 %r10, %r70;
mul.hi.u32 %r11, %r10, %r36;
ld.local.u32 %r12, [%rd1+208];
add.s32 %r69, %r12, -1;
mov.u32 %r76, 0;
setp.lt.s32	%p4, %r69, 1;
mov.u32 %r73, %r10;
@%p4 bra BB119_7;

mul.wide.s32 %rd16, %r12, 4;
add.s64 %rd31, %rd1, %rd16;
mov.u32 %r76, 0;
mov.u32 %r74, %r10;

BB119_6:
ld.local.u32 %r47, [%rd31+4];
rem.u32 %r48, %r74, %r47;
ld.local.u32 %r49, [%rd31+104];
mad.lo.s32 %r76, %r49, %r48, %r76;
div.u32 %r74, %r74, %r47;
add.s64 %rd31, %rd31, -4;
add.s32 %r69, %r69, -1;
setp.gt.s32	%p5, %r69, 0;
mov.u32 %r72, %r74;
mov.u32 %r73, %r72;
@%p5 bra BB119_6;

BB119_7:
mov.u32 %r20, %r73;
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r20, %r76;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r51, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r52, %r10, %r31;
mul.wide.u32 %rd20, %r52, 2;
add.s64 %rd21, %rd4, %rd20;
ld.u16 %rs22, [%rd19];
ld.global.u16 %rs23, [%rd21];
setp.gt.s16	%p6, %rs23, -1;
@%p6 bra BB119_9;

mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T27;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r53, 27;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r53;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB119_9:
setp.eq.s16	%p7, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p7 bra BB119_11;

BB119_10:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p8, %rs20, 1;
not.pred %p9, %p8;
mul.wide.s16 %r54, %rs26, %rs22;
cvt.u16.u32	%rs21, %r54;
selp.b16	%rs26, %rs26, %rs21, %p9;
cvt.s32.s16	%r55, %rs23;
shr.u32 %r56, %r55, 31;
add.s32 %r57, %r55, %r56;
shr.u32 %r58, %r57, 1;
cvt.u16.u32	%rs23, %r58;
mul.wide.s16 %r59, %rs22, %rs22;
cvt.u16.u32	%rs22, %r59;
setp.ne.s16	%p10, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p10 bra BB119_10;

BB119_11:
add.s32 %r60, %r11, %r10;
shr.u32 %r61, %r60, %r37;
mul.lo.s32 %r62, %r61, %r39;
sub.s32 %r63, %r10, %r62;
mul.lo.s32 %r64, %r63, %r35;
mad.lo.s32 %r65, %r34, %r61, %r64;
mul.wide.u32 %rd29, %r65, 2;
add.s64 %rd30, %rd5, %rd29;
st.global.u16 [%rd30], %rs25;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r42, %r10;
setp.lt.u32	%p11, %r75, %r32;
@%p11 bra BB119_4;

BB119_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot120[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<102>;
.reg .b64 %rd<33>;


mov.u64 %rd32, __local_depot120;
cvta.local.u64 %SP, %rd32;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r93, 0;
mov.pred %p1, 0;
@%p1 bra BB120_2;

BB120_1:
mul.wide.s32 %rd12, %r93, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r93, %r93, 1;
setp.lt.u32	%p2, %r93, 27;
@%p2 bra BB120_1;

BB120_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r100, %r61, %r62, %r63;
setp.ge.u32	%p3, %r100, %r43;
@%p3 bra BB120_12;

cvta.to.global.u64 %rd4, %rd9;
cvta.to.global.u64 %rd5, %rd10;

BB120_4:
mov.u32 %r95, %r100;
mov.u32 %r14, %r95;
mul.hi.u32 %r15, %r14, %r47;
ld.local.u32 %r16, [%rd1+208];
add.s32 %r94, %r16, -1;
mov.u32 %r101, 0;
setp.lt.s32	%p4, %r94, 1;
mov.u32 %r98, %r14;
@%p4 bra BB120_7;

mul.wide.s32 %rd16, %r16, 4;
add.s64 %rd31, %rd1, %rd16;
mov.u32 %r101, 0;
mov.u32 %r99, %r14;

BB120_6:
ld.local.u32 %r66, [%rd31+4];
rem.u32 %r67, %r99, %r66;
ld.local.u32 %r68, [%rd31+104];
mad.lo.s32 %r101, %r68, %r67, %r101;
div.u32 %r99, %r99, %r66;
add.s64 %rd31, %rd31, -4;
add.s32 %r94, %r94, -1;
setp.gt.s32	%p5, %r94, 0;
mov.u32 %r97, %r99;
mov.u32 %r98, %r97;
@%p5 bra BB120_6;

BB120_7:
mov.u32 %r24, %r98;
ld.local.u32 %r69, [%rd1+108];
mad.lo.s32 %r70, %r69, %r24, %r101;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r70, 2;
add.s64 %rd19, %rd17, %rd18;
mul.hi.u32 %r71, %r14, %r55;
add.s32 %r72, %r71, %r14;
shr.u32 %r73, %r72, %r56;
mul.lo.s32 %r74, %r73, %r58;
sub.s32 %r75, %r14, %r74;
mul.lo.s32 %r76, %r75, %r54;
mad.lo.s32 %r77, %r53, %r73, %r76;
mul.wide.u32 %rd20, %r77, 2;
add.s64 %rd21, %rd5, %rd20;
ld.u16 %rs14, [%rd19];
ld.global.u16 %rs15, [%rd21];
setp.gt.s16	%p6, %rs15, -1;
@%p6 bra BB120_9;

mov.u64 %rd22, $str;
cvta.global.u64 %rd23, %rd22;
mov.u64 %rd24, $str1;
cvta.global.u64 %rd25, %rd24;
mov.u64 %rd26, __T27;
cvta.global.u64 %rd27, %rd26;
mov.u32 %r78, 27;
mov.u64 %rd28, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd23;
.param .b64 param1;
st.param.b64	[param1+0], %rd25;
.param .b32 param2;
st.param.b32	[param2+0], %r78;
.param .b64 param3;
st.param.b64	[param3+0], %rd27;
.param .b64 param4;
st.param.b64	[param4+0], %rd28;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB120_9:
setp.eq.s16	%p7, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p7 bra BB120_11;

BB120_10:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p8, %rs12, 1;
not.pred %p9, %p8;
mul.wide.s16 %r79, %rs18, %rs14;
cvt.u16.u32	%rs13, %r79;
selp.b16	%rs18, %rs18, %rs13, %p9;
cvt.s32.s16	%r80, %rs15;
shr.u32 %r81, %r80, 31;
add.s32 %r82, %r80, %r81;
shr.u32 %r83, %r82, 1;
cvt.u16.u32	%rs15, %r83;
mul.wide.s16 %r84, %rs14, %rs14;
cvt.u16.u32	%rs14, %r84;
setp.ne.s16	%p10, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p10 bra BB120_10;

BB120_11:
add.s32 %r85, %r15, %r14;
shr.u32 %r86, %r85, %r48;
mul.lo.s32 %r87, %r86, %r50;
sub.s32 %r88, %r14, %r87;
mul.lo.s32 %r89, %r88, %r46;
mad.lo.s32 %r90, %r45, %r86, %r89;
mul.wide.u32 %rd29, %r90, 2;
add.s64 %rd30, %rd4, %rd29;
st.global.u16 [%rd30], %rs17;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r100, %r92, %r61, %r14;
setp.lt.u32	%p11, %r100, %r43;
@%p11 bra BB120_4;

BB120_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot121[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<19>;
.reg .b32 %r<108>;
.reg .b64 %rd<46>;


mov.u64 %rd45, __local_depot121;
cvta.local.u64 %SP, %rd45;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB121_2;

BB121_1:
mul.wide.s32 %rd20, %r86, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB121_1;

BB121_2:
mov.u32 %r87, 0;
@%p1 bra BB121_4;

BB121_3:
mul.wide.s32 %rd24, %r87, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p4, %r87, 27;
@%p4 bra BB121_3;

BB121_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r100, %r53, %r54, %r55;
setp.ge.u32	%p5, %r100, %r42;
@%p5 bra BB121_17;

cvta.to.global.u64 %rd8, %rd17;

BB121_6:
mov.u32 %r90, %r100;
mov.u32 %r11, %r90;
mul.hi.u32 %r12, %r11, %r46;
ld.local.u32 %r13, [%rd2+208];
add.s32 %r88, %r13, -1;
mov.u32 %r56, 0;
setp.lt.s32	%p6, %r88, 1;
mov.u32 %r98, %r11;
mov.u32 %r106, %r56;
@%p6 bra BB121_9;

mul.wide.s32 %rd28, %r13, 4;
add.s64 %rd43, %rd2, %rd28;
mov.u32 %r107, 0;
mov.u32 %r99, %r11;

BB121_8:
ld.local.u32 %r58, [%rd43+4];
rem.u32 %r59, %r99, %r58;
ld.local.u32 %r60, [%rd43+104];
mad.lo.s32 %r107, %r60, %r59, %r107;
div.u32 %r99, %r99, %r58;
add.s64 %rd43, %rd43, -4;
add.s32 %r88, %r88, -1;
setp.gt.s32	%p7, %r88, 0;
mov.u32 %r94, %r99;
mov.u32 %r98, %r94;
mov.u32 %r101, %r107;
mov.u32 %r106, %r101;
@%p7 bra BB121_8;

BB121_9:
mov.u32 %r22, %r106;
mov.u32 %r21, %r98;
add.s32 %r62, %r12, %r11;
shr.u32 %r63, %r62, %r47;
mul.lo.s32 %r64, %r63, %r49;
sub.s32 %r65, %r11, %r64;
mul.lo.s32 %r66, %r65, %r45;
mad.lo.s32 %r67, %r44, %r63, %r66;
mul.wide.u32 %rd29, %r67, 2;
add.s64 %rd12, %rd8, %rd29;
ld.local.u32 %r68, [%rd2+108];
mad.lo.s32 %r69, %r68, %r21, %r22;
ld.local.u64 %rd30, [%rd2];
mul.wide.u32 %rd31, %r69, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r23, [%rd3+208];
add.s32 %r89, %r23, -1;
setp.lt.s32	%p8, %r89, 1;
mov.u32 %r96, %r11;
mov.u32 %r104, %r56;
@%p8 bra BB121_12;

mul.wide.s32 %rd32, %r23, 4;
add.s64 %rd44, %rd3, %rd32;
mov.u32 %r105, 0;
mov.u32 %r97, %r11;

BB121_11:
ld.local.u32 %r72, [%rd44+4];
rem.u32 %r73, %r97, %r72;
ld.local.u32 %r74, [%rd44+104];
mad.lo.s32 %r105, %r74, %r73, %r105;
div.u32 %r97, %r97, %r72;
add.s64 %rd44, %rd44, -4;
add.s32 %r89, %r89, -1;
setp.gt.s32	%p9, %r89, 0;
mov.u32 %r96, %r97;
mov.u32 %r104, %r105;
@%p9 bra BB121_11;

BB121_12:
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r76, %r75, %r96, %r104;
ld.local.u64 %rd33, [%rd3];
mul.wide.u32 %rd34, %r76, 2;
add.s64 %rd35, %rd33, %rd34;
ld.u16 %rs14, [%rd13];
ld.u16 %rs15, [%rd35];
setp.gt.s16	%p10, %rs15, -1;
@%p10 bra BB121_14;

mov.u64 %rd36, $str;
cvta.global.u64 %rd37, %rd36;
mov.u64 %rd38, $str1;
cvta.global.u64 %rd39, %rd38;
mov.u64 %rd40, __T27;
cvta.global.u64 %rd41, %rd40;
mov.u32 %r77, 27;
mov.u64 %rd42, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd37;
.param .b64 param1;
st.param.b64	[param1+0], %rd39;
.param .b32 param2;
st.param.b32	[param2+0], %r77;
.param .b64 param3;
st.param.b64	[param3+0], %rd41;
.param .b64 param4;
st.param.b64	[param4+0], %rd42;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB121_14:
setp.eq.s16	%p11, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p11 bra BB121_16;

BB121_15:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p12, %rs12, 1;
not.pred %p13, %p12;
mul.wide.s16 %r78, %rs18, %rs14;
cvt.u16.u32	%rs13, %r78;
selp.b16	%rs18, %rs18, %rs13, %p13;
cvt.s32.s16	%r79, %rs15;
shr.u32 %r80, %r79, 31;
add.s32 %r81, %r79, %r80;
shr.u32 %r82, %r81, 1;
cvt.u16.u32	%rs15, %r82;
mul.wide.s16 %r83, %rs14, %rs14;
cvt.u16.u32	%rs14, %r83;
setp.ne.s16	%p14, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p14 bra BB121_15;

BB121_16:
st.global.u16 [%rd12], %rs17;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r100, %r85, %r53, %r11;
setp.lt.u32	%p15, %r100, %r42;
@%p15 bra BB121_6;

BB121_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot122[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<35>;
.reg .b32 %r<54>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot122;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB122_2;

BB122_1:
mul.wide.s32 %rd14, %r43, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 27;
@%p2 bra BB122_1;

BB122_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r50, %r21, %r22, %r23;
setp.ge.u32	%p3, %r50, %r19;
@%p3 bra BB122_11;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB122_4:
mov.u32 %r45, %r50;
mov.u32 %r7, %r45;
mov.u64 %rd32, %rd6;
mov.u32 %r52, 0;
mov.u32 %r53, %r52;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r44, %r6;
mov.u32 %r48, %r7;
mov.u32 %r49, %r7;
@%p4 bra BB122_6;

BB122_5:
mov.u32 %r9, %r49;
mov.u32 %r8, %r44;
ld.local.u32 %r27, [%rd32+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd32+104];
mad.lo.s32 %r53, %r29, %r28, %r53;
div.u32 %r12, %r9, %r27;
add.s64 %rd32, %rd32, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r44, %r13;
mov.u32 %r48, %r12;
mov.u32 %r49, %r12;
mov.u32 %r52, %r53;
@%p5 bra BB122_5;

BB122_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r48, %r52;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd10, %rd19, %rd20;
mul.lo.s32 %r32, %r7, %r17;
mul.wide.u32 %rd21, %r32, 2;
add.s64 %rd22, %rd4, %rd21;
mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd23, %r33, 2;
add.s64 %rd24, %rd5, %rd23;
ld.global.u16 %rs30, [%rd22];
ld.global.u16 %rs31, [%rd24];
setp.gt.s16	%p6, %rs31, -1;
@%p6 bra BB122_8;

mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T27;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r34, 27;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r34;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB122_8:
setp.eq.s16	%p7, %rs31, 0;
mov.u16 %rs34, 1;
mov.u16 %rs33, %rs34;
@%p7 bra BB122_10;

BB122_9:
and.b16 %rs28, %rs31, 1;
setp.eq.b16	%p8, %rs28, 1;
not.pred %p9, %p8;
mul.wide.s16 %r35, %rs34, %rs30;
cvt.u16.u32	%rs29, %r35;
selp.b16	%rs34, %rs34, %rs29, %p9;
cvt.s32.s16	%r36, %rs31;
shr.u32 %r37, %r36, 31;
add.s32 %r38, %r36, %r37;
shr.u32 %r39, %r38, 1;
cvt.u16.u32	%rs31, %r39;
mul.wide.s16 %r40, %rs30, %rs30;
cvt.u16.u32	%rs30, %r40;
setp.ne.s16	%p10, %rs31, 0;
mov.u16 %rs33, %rs34;
@%p10 bra BB122_9;

BB122_10:
st.u16 [%rd10], %rs33;
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r50, %r42, %r21, %r7;
setp.lt.u32	%p11, %r50, %r19;
@%p11 bra BB122_4;

BB122_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot123[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<27>;
.reg .b32 %r<79>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot123;
cvta.local.u64 %SP, %rd33;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB123_2;

BB123_1:
mul.wide.s32 %rd14, %r68, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB123_1;

BB123_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r75, %r40, %r41, %r42;
setp.ge.u32	%p3, %r75, %r30;
@%p3 bra BB123_11;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd18, %r43, 4;
add.s64 %rd6, %rd1, %rd18;

BB123_4:
mov.u32 %r70, %r75;
mov.u32 %r11, %r70;
mov.u64 %rd32, %rd6;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r69, %r10;
mov.u32 %r73, %r11;
mov.u32 %r74, %r11;
@%p4 bra BB123_6;

BB123_5:
mov.u32 %r13, %r74;
mov.u32 %r12, %r69;
ld.local.u32 %r46, [%rd32+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd32+104];
mad.lo.s32 %r78, %r48, %r47, %r78;
div.u32 %r16, %r13, %r46;
add.s64 %rd32, %rd32, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r69, %r17;
mov.u32 %r73, %r16;
mov.u32 %r74, %r16;
mov.u32 %r77, %r78;
@%p5 bra BB123_5;

BB123_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r73, %r77;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd10, %rd19, %rd20;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd21, %r51, 2;
add.s64 %rd22, %rd4, %rd21;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd5, %rd23;
ld.global.u16 %rs22, [%rd22];
ld.global.u16 %rs23, [%rd24];
setp.gt.s16	%p6, %rs23, -1;
@%p6 bra BB123_8;

mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T27;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r59, 27;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r59;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB123_8:
setp.eq.s16	%p7, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p7 bra BB123_10;

BB123_9:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p8, %rs20, 1;
not.pred %p9, %p8;
mul.wide.s16 %r60, %rs26, %rs22;
cvt.u16.u32	%rs21, %r60;
selp.b16	%rs26, %rs26, %rs21, %p9;
cvt.s32.s16	%r61, %rs23;
shr.u32 %r62, %r61, 31;
add.s32 %r63, %r61, %r62;
shr.u32 %r64, %r63, 1;
cvt.u16.u32	%rs23, %r64;
mul.wide.s16 %r65, %rs22, %rs22;
cvt.u16.u32	%rs22, %r65;
setp.ne.s16	%p10, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p10 bra BB123_9;

BB123_10:
st.u16 [%rd10], %rs25;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r40, %r11;
setp.lt.u32	%p11, %r75, %r30;
@%p11 bra BB123_4;

BB123_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot124[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<27>;
.reg .b32 %r<83>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot124;
cvta.local.u64 %SP, %rd46;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB124_2;

BB124_1:
mul.wide.s32 %rd20, %r61, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB124_1;

BB124_2:
mov.u32 %r62, 0;
@%p1 bra BB124_4;

BB124_3:
mul.wide.s32 %rd24, %r62, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p4, %r62, 27;
@%p4 bra BB124_3;

BB124_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r75, %r32, %r33, %r34;
setp.ge.u32	%p5, %r75, %r29;
@%p5 bra BB124_16;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB124_6:
mov.u32 %r65, %r75;
mov.u32 %r8, %r65;
mov.u64 %rd44, %rd9;
mov.u32 %r37, 0;
mov.u32 %r82, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r63, %r7;
mov.u32 %r73, %r8;
mov.u32 %r74, %r8;
mov.u32 %r81, %r37;
@%p6 bra BB124_8;

BB124_7:
mov.u32 %r10, %r74;
mov.u32 %r9, %r63;
ld.local.u32 %r38, [%rd44+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd44+104];
mad.lo.s32 %r82, %r40, %r39, %r82;
div.u32 %r13, %r10, %r38;
add.s64 %rd44, %rd44, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r63, %r14;
mov.u32 %r73, %r13;
mov.u32 %r74, %r13;
mov.u32 %r76, %r82;
mov.u32 %r81, %r76;
@%p7 bra BB124_7;

BB124_8:
mov.u32 %r16, %r81;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r73, %r16;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r43, 2;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r64, %r17, -1;
setp.lt.s32	%p8, %r64, 1;
mov.u32 %r71, %r8;
mov.u32 %r79, %r37;
@%p8 bra BB124_11;

mul.wide.s32 %rd31, %r17, 4;
add.s64 %rd45, %rd3, %rd31;
mov.u32 %r80, 0;
mov.u32 %r72, %r8;

BB124_10:
ld.local.u32 %r46, [%rd45+4];
rem.u32 %r47, %r72, %r46;
ld.local.u32 %r48, [%rd45+104];
mad.lo.s32 %r80, %r48, %r47, %r80;
div.u32 %r72, %r72, %r46;
add.s64 %rd45, %rd45, -4;
add.s32 %r64, %r64, -1;
setp.gt.s32	%p9, %r64, 0;
mov.u32 %r71, %r72;
mov.u32 %r79, %r80;
@%p9 bra BB124_10;

BB124_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd32, %r49, 2;
add.s64 %rd33, %rd8, %rd32;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r71, %r79;
ld.local.u64 %rd34, [%rd3];
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd34, %rd35;
ld.global.u16 %rs22, [%rd33];
ld.u16 %rs23, [%rd36];
setp.gt.s16	%p10, %rs23, -1;
@%p10 bra BB124_13;

mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T27;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r52, 27;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r52;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB124_13:
setp.eq.s16	%p11, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p11 bra BB124_15;

BB124_14:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p12, %rs20, 1;
not.pred %p13, %p12;
mul.wide.s16 %r53, %rs26, %rs22;
cvt.u16.u32	%rs21, %r53;
selp.b16	%rs26, %rs26, %rs21, %p13;
cvt.s32.s16	%r54, %rs23;
shr.u32 %r55, %r54, 31;
add.s32 %r56, %r54, %r55;
shr.u32 %r57, %r56, 1;
cvt.u16.u32	%rs23, %r57;
mul.wide.s16 %r58, %rs22, %rs22;
cvt.u16.u32	%rs22, %r58;
setp.ne.s16	%p14, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p14 bra BB124_14;

BB124_15:
st.u16 [%rd13], %rs25;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r75, %r60, %r32, %r8;
setp.lt.u32	%p15, %r75, %r29;
@%p15 bra BB124_6;

BB124_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot125[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<27>;
.reg .b32 %r<79>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot125;
cvta.local.u64 %SP, %rd33;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB125_2;

BB125_1:
mul.wide.s32 %rd14, %r68, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB125_1;

BB125_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r75, %r40, %r41, %r42;
setp.ge.u32	%p3, %r75, %r30;
@%p3 bra BB125_11;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd18, %r43, 4;
add.s64 %rd6, %rd1, %rd18;

BB125_4:
mov.u32 %r70, %r75;
mov.u32 %r11, %r70;
mov.u64 %rd32, %rd6;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r69, %r10;
mov.u32 %r73, %r11;
mov.u32 %r74, %r11;
@%p4 bra BB125_6;

BB125_5:
mov.u32 %r13, %r74;
mov.u32 %r12, %r69;
ld.local.u32 %r46, [%rd32+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd32+104];
mad.lo.s32 %r78, %r48, %r47, %r78;
div.u32 %r16, %r13, %r46;
add.s64 %rd32, %rd32, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r69, %r17;
mov.u32 %r73, %r16;
mov.u32 %r74, %r16;
mov.u32 %r77, %r78;
@%p5 bra BB125_5;

BB125_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r73, %r77;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd10, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd5, %rd21;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
ld.global.u16 %rs22, [%rd22];
ld.global.u16 %rs23, [%rd24];
setp.gt.s16	%p6, %rs23, -1;
@%p6 bra BB125_8;

mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T27;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r59, 27;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r59;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB125_8:
setp.eq.s16	%p7, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p7 bra BB125_10;

BB125_9:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p8, %rs20, 1;
not.pred %p9, %p8;
mul.wide.s16 %r60, %rs26, %rs22;
cvt.u16.u32	%rs21, %r60;
selp.b16	%rs26, %rs26, %rs21, %p9;
cvt.s32.s16	%r61, %rs23;
shr.u32 %r62, %r61, 31;
add.s32 %r63, %r61, %r62;
shr.u32 %r64, %r63, 1;
cvt.u16.u32	%rs23, %r64;
mul.wide.s16 %r65, %rs22, %rs22;
cvt.u16.u32	%rs22, %r65;
setp.ne.s16	%p10, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p10 bra BB125_9;

BB125_10:
st.u16 [%rd10], %rs25;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r40, %r11;
setp.lt.u32	%p11, %r75, %r30;
@%p11 bra BB125_4;

BB125_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot126[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<104>;
.reg .b64 %rd<34>;


mov.u64 %rd33, __local_depot126;
cvta.local.u64 %SP, %rd33;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r93, 0;
mov.pred %p1, 0;
@%p1 bra BB126_2;

BB126_1:
mul.wide.s32 %rd14, %r93, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r93, %r93, 1;
setp.lt.u32	%p2, %r93, 27;
@%p2 bra BB126_1;

BB126_2:
mov.u32 %r59, %ntid.x;
mov.u32 %r60, %ctaid.x;
mov.u32 %r61, %tid.x;
mad.lo.s32 %r100, %r59, %r60, %r61;
setp.ge.u32	%p3, %r100, %r41;
@%p3 bra BB126_11;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r62, [%rd1+208];
add.s32 %r14, %r62, -1;
mul.wide.s32 %rd18, %r62, 4;
add.s64 %rd6, %rd1, %rd18;

BB126_4:
mov.u32 %r95, %r100;
mov.u32 %r15, %r95;
mov.u64 %rd32, %rd6;
mov.u32 %r102, 0;
mov.u32 %r103, %r102;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r94, %r14;
mov.u32 %r98, %r15;
mov.u32 %r99, %r15;
@%p4 bra BB126_6;

BB126_5:
mov.u32 %r17, %r99;
mov.u32 %r16, %r94;
ld.local.u32 %r65, [%rd32+4];
rem.u32 %r66, %r17, %r65;
ld.local.u32 %r67, [%rd32+104];
mad.lo.s32 %r103, %r67, %r66, %r103;
div.u32 %r20, %r17, %r65;
add.s64 %rd32, %rd32, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p5, %r21, 0;
mov.u32 %r94, %r21;
mov.u32 %r98, %r20;
mov.u32 %r99, %r20;
mov.u32 %r102, %r103;
@%p5 bra BB126_5;

BB126_6:
ld.local.u32 %r68, [%rd1+108];
mad.lo.s32 %r69, %r68, %r98, %r102;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r69, 2;
add.s64 %rd10, %rd19, %rd20;
mul.hi.u32 %r70, %r15, %r45;
add.s32 %r71, %r70, %r15;
shr.u32 %r72, %r71, %r46;
mul.lo.s32 %r73, %r72, %r48;
sub.s32 %r74, %r15, %r73;
mul.lo.s32 %r75, %r74, %r44;
mad.lo.s32 %r76, %r43, %r72, %r75;
mul.wide.u32 %rd21, %r76, 2;
add.s64 %rd22, %rd4, %rd21;
mul.hi.u32 %r77, %r15, %r53;
add.s32 %r78, %r77, %r15;
shr.u32 %r79, %r78, %r54;
mul.lo.s32 %r80, %r79, %r56;
sub.s32 %r81, %r15, %r80;
mul.lo.s32 %r82, %r81, %r52;
mad.lo.s32 %r83, %r51, %r79, %r82;
mul.wide.u32 %rd23, %r83, 2;
add.s64 %rd24, %rd5, %rd23;
ld.global.u16 %rs14, [%rd22];
ld.global.u16 %rs15, [%rd24];
setp.gt.s16	%p6, %rs15, -1;
@%p6 bra BB126_8;

mov.u64 %rd25, $str;
cvta.global.u64 %rd26, %rd25;
mov.u64 %rd27, $str1;
cvta.global.u64 %rd28, %rd27;
mov.u64 %rd29, __T27;
cvta.global.u64 %rd30, %rd29;
mov.u32 %r84, 27;
mov.u64 %rd31, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd26;
.param .b64 param1;
st.param.b64	[param1+0], %rd28;
.param .b32 param2;
st.param.b32	[param2+0], %r84;
.param .b64 param3;
st.param.b64	[param3+0], %rd30;
.param .b64 param4;
st.param.b64	[param4+0], %rd31;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB126_8:
setp.eq.s16	%p7, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p7 bra BB126_10;

BB126_9:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p8, %rs12, 1;
not.pred %p9, %p8;
mul.wide.s16 %r85, %rs18, %rs14;
cvt.u16.u32	%rs13, %r85;
selp.b16	%rs18, %rs18, %rs13, %p9;
cvt.s32.s16	%r86, %rs15;
shr.u32 %r87, %r86, 31;
add.s32 %r88, %r86, %r87;
shr.u32 %r89, %r88, 1;
cvt.u16.u32	%rs15, %r89;
mul.wide.s16 %r90, %rs14, %rs14;
cvt.u16.u32	%rs14, %r90;
setp.ne.s16	%p10, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p10 bra BB126_9;

BB126_10:
st.u16 [%rd10], %rs17;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r100, %r92, %r59, %r15;
setp.lt.u32	%p11, %r100, %r41;
@%p11 bra BB126_4;

BB126_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot127[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<19>;
.reg .b32 %r<108>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot127;
cvta.local.u64 %SP, %rd46;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB127_2;

BB127_1:
mul.wide.s32 %rd20, %r86, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB127_1;

BB127_2:
mov.u32 %r87, 0;
@%p1 bra BB127_4;

BB127_3:
mul.wide.s32 %rd24, %r87, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p4, %r87, 27;
@%p4 bra BB127_3;

BB127_4:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r100, %r52, %r53, %r54;
setp.ge.u32	%p5, %r100, %r41;
@%p5 bra BB127_16;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r55, [%rd2+208];
add.s32 %r11, %r55, -1;
mul.wide.s32 %rd28, %r55, 4;
add.s64 %rd9, %rd2, %rd28;

BB127_6:
mov.u32 %r90, %r100;
mov.u32 %r12, %r90;
mov.u64 %rd44, %rd9;
mov.u32 %r57, 0;
mov.u32 %r107, %r57;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r88, %r11;
mov.u32 %r98, %r12;
mov.u32 %r99, %r12;
mov.u32 %r106, %r57;
@%p6 bra BB127_8;

BB127_7:
mov.u32 %r14, %r99;
mov.u32 %r13, %r88;
ld.local.u32 %r58, [%rd44+4];
rem.u32 %r59, %r14, %r58;
ld.local.u32 %r60, [%rd44+104];
mad.lo.s32 %r107, %r60, %r59, %r107;
div.u32 %r17, %r14, %r58;
add.s64 %rd44, %rd44, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p7, %r18, 0;
mov.u32 %r88, %r18;
mov.u32 %r98, %r17;
mov.u32 %r99, %r17;
mov.u32 %r101, %r107;
mov.u32 %r106, %r101;
@%p7 bra BB127_7;

BB127_8:
mov.u32 %r20, %r106;
ld.local.u32 %r62, [%rd2+108];
mad.lo.s32 %r63, %r62, %r98, %r20;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r63, 2;
add.s64 %rd13, %rd29, %rd30;
mul.hi.u32 %r21, %r12, %r45;
ld.local.u32 %r22, [%rd3+208];
add.s32 %r89, %r22, -1;
setp.lt.s32	%p8, %r89, 1;
mov.u32 %r96, %r12;
mov.u32 %r104, %r57;
@%p8 bra BB127_11;

mul.wide.s32 %rd31, %r22, 4;
add.s64 %rd45, %rd3, %rd31;
mov.u32 %r105, 0;
mov.u32 %r97, %r12;

BB127_10:
ld.local.u32 %r66, [%rd45+4];
rem.u32 %r67, %r97, %r66;
ld.local.u32 %r68, [%rd45+104];
mad.lo.s32 %r105, %r68, %r67, %r105;
div.u32 %r97, %r97, %r66;
add.s64 %rd45, %rd45, -4;
add.s32 %r89, %r89, -1;
setp.gt.s32	%p9, %r89, 0;
mov.u32 %r96, %r97;
mov.u32 %r104, %r105;
@%p9 bra BB127_10;

BB127_11:
add.s32 %r69, %r21, %r12;
shr.u32 %r70, %r69, %r46;
mul.lo.s32 %r71, %r70, %r48;
sub.s32 %r72, %r12, %r71;
mul.lo.s32 %r73, %r72, %r44;
mad.lo.s32 %r74, %r43, %r70, %r73;
mul.wide.u32 %rd32, %r74, 2;
add.s64 %rd33, %rd8, %rd32;
ld.local.u32 %r75, [%rd3+108];
mad.lo.s32 %r76, %r75, %r96, %r104;
ld.local.u64 %rd34, [%rd3];
mul.wide.u32 %rd35, %r76, 2;
add.s64 %rd36, %rd34, %rd35;
ld.global.u16 %rs14, [%rd33];
ld.u16 %rs15, [%rd36];
setp.gt.s16	%p10, %rs15, -1;
@%p10 bra BB127_13;

mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T27;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r77, 27;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r77;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB127_13:
setp.eq.s16	%p11, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p11 bra BB127_15;

BB127_14:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p12, %rs12, 1;
not.pred %p13, %p12;
mul.wide.s16 %r78, %rs18, %rs14;
cvt.u16.u32	%rs13, %r78;
selp.b16	%rs18, %rs18, %rs13, %p13;
cvt.s32.s16	%r79, %rs15;
shr.u32 %r80, %r79, 31;
add.s32 %r81, %r79, %r80;
shr.u32 %r82, %r81, 1;
cvt.u16.u32	%rs15, %r82;
mul.wide.s16 %r83, %rs14, %rs14;
cvt.u16.u32	%rs14, %r83;
setp.ne.s16	%p14, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p14 bra BB127_14;

BB127_15:
st.u16 [%rd13], %rs17;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r100, %r85, %r52, %r12;
setp.lt.u32	%p15, %r100, %r41;
@%p15 bra BB127_6;

BB127_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot128[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<27>;
.reg .b32 %r<82>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot128;
cvta.local.u64 %SP, %rd46;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r60, 0;
mov.pred %p1, 0;
@%p1 bra BB128_2;

BB128_1:
mul.wide.s32 %rd20, %r60, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p2, %r60, 27;
@%p2 bra BB128_1;

BB128_2:
mov.u32 %r61, 0;
@%p1 bra BB128_4;

BB128_3:
mul.wide.s32 %rd24, %r61, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p4, %r61, 27;
@%p4 bra BB128_3;

BB128_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r74, %r32, %r33, %r34;
setp.ge.u32	%p5, %r74, %r29;
@%p5 bra BB128_16;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB128_6:
mov.u32 %r64, %r74;
mov.u32 %r8, %r64;
mov.u64 %rd44, %rd9;
mov.u32 %r37, 0;
mov.u32 %r81, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r62, %r7;
mov.u32 %r72, %r8;
mov.u32 %r73, %r8;
mov.u32 %r80, %r37;
@%p6 bra BB128_8;

BB128_7:
mov.u32 %r10, %r73;
mov.u32 %r9, %r62;
ld.local.u32 %r38, [%rd44+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd44+104];
mad.lo.s32 %r81, %r40, %r39, %r81;
div.u32 %r13, %r10, %r38;
add.s64 %rd44, %rd44, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r62, %r14;
mov.u32 %r72, %r13;
mov.u32 %r73, %r13;
mov.u32 %r75, %r81;
mov.u32 %r80, %r75;
@%p7 bra BB128_7;

BB128_8:
mov.u32 %r16, %r80;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r72, %r16;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r43, 2;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r63, %r17, -1;
setp.lt.s32	%p8, %r63, 1;
mov.u32 %r70, %r8;
mov.u32 %r78, %r37;
@%p8 bra BB128_11;

mul.wide.s32 %rd31, %r17, 4;
add.s64 %rd45, %rd3, %rd31;
mov.u32 %r79, 0;
mov.u32 %r71, %r8;

BB128_10:
ld.local.u32 %r45, [%rd45+4];
rem.u32 %r46, %r71, %r45;
ld.local.u32 %r47, [%rd45+104];
mad.lo.s32 %r79, %r47, %r46, %r79;
div.u32 %r71, %r71, %r45;
add.s64 %rd45, %rd45, -4;
add.s32 %r63, %r63, -1;
setp.gt.s32	%p9, %r63, 0;
mov.u32 %r70, %r71;
mov.u32 %r78, %r79;
@%p9 bra BB128_10;

BB128_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r70, %r78;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r49, 2;
add.s64 %rd34, %rd32, %rd33;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd35, %r50, 2;
add.s64 %rd36, %rd8, %rd35;
ld.u16 %rs22, [%rd34];
ld.global.u16 %rs23, [%rd36];
setp.gt.s16	%p10, %rs23, -1;
@%p10 bra BB128_13;

mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T27;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r51, 27;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r51;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB128_13:
setp.eq.s16	%p11, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
@%p11 bra BB128_15;

BB128_14:
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p12, %rs20, 1;
not.pred %p13, %p12;
mul.wide.s16 %r52, %rs26, %rs22;
cvt.u16.u32	%rs21, %r52;
selp.b16	%rs26, %rs26, %rs21, %p13;
cvt.s32.s16	%r53, %rs23;
shr.u32 %r54, %r53, 31;
add.s32 %r55, %r53, %r54;
shr.u32 %r56, %r55, 1;
cvt.u16.u32	%rs23, %r56;
mul.wide.s16 %r57, %rs22, %rs22;
cvt.u16.u32	%rs22, %r57;
setp.ne.s16	%p14, %rs23, 0;
mov.u16 %rs25, %rs26;
@%p14 bra BB128_14;

BB128_15:
st.u16 [%rd13], %rs25;
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r74, %r59, %r32, %r8;
setp.lt.u32	%p15, %r74, %r29;
@%p15 bra BB128_6;

BB128_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot129[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<19>;
.reg .b32 %r<107>;
.reg .b64 %rd<47>;


mov.u64 %rd46, __local_depot129;
cvta.local.u64 %SP, %rd46;
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r40, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r85, 0;
mov.pred %p1, 0;
@%p1 bra BB129_2;

BB129_1:
mul.wide.s32 %rd20, %r85, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r85, %r85, 1;
setp.lt.u32	%p2, %r85, 27;
@%p2 bra BB129_1;

BB129_2:
mov.u32 %r86, 0;
@%p1 bra BB129_4;

BB129_3:
mul.wide.s32 %rd24, %r86, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p4, %r86, 27;
@%p4 bra BB129_3;

BB129_4:
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r99, %r51, %r52, %r53;
setp.ge.u32	%p5, %r99, %r40;
@%p5 bra BB129_16;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r54, [%rd2+208];
add.s32 %r11, %r54, -1;
mul.wide.s32 %rd28, %r54, 4;
add.s64 %rd9, %rd2, %rd28;

BB129_6:
mov.u32 %r89, %r99;
mov.u32 %r12, %r89;
mov.u64 %rd44, %rd9;
mov.u32 %r56, 0;
mov.u32 %r106, %r56;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r87, %r11;
mov.u32 %r97, %r12;
mov.u32 %r98, %r12;
mov.u32 %r105, %r56;
@%p6 bra BB129_8;

BB129_7:
mov.u32 %r14, %r98;
mov.u32 %r13, %r87;
ld.local.u32 %r57, [%rd44+4];
rem.u32 %r58, %r14, %r57;
ld.local.u32 %r59, [%rd44+104];
mad.lo.s32 %r106, %r59, %r58, %r106;
div.u32 %r17, %r14, %r57;
add.s64 %rd44, %rd44, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p7, %r18, 0;
mov.u32 %r87, %r18;
mov.u32 %r97, %r17;
mov.u32 %r98, %r17;
mov.u32 %r100, %r106;
mov.u32 %r105, %r100;
@%p7 bra BB129_7;

BB129_8:
mov.u32 %r20, %r105;
ld.local.u32 %r61, [%rd2+108];
mad.lo.s32 %r62, %r61, %r97, %r20;
ld.local.u64 %rd29, [%rd2];
mul.wide.u32 %rd30, %r62, 2;
add.s64 %rd13, %rd29, %rd30;
ld.local.u32 %r21, [%rd3+208];
add.s32 %r88, %r21, -1;
setp.lt.s32	%p8, %r88, 1;
mov.u32 %r95, %r12;
mov.u32 %r103, %r56;
@%p8 bra BB129_11;

mul.wide.s32 %rd31, %r21, 4;
add.s64 %rd45, %rd3, %rd31;
mov.u32 %r104, 0;
mov.u32 %r96, %r12;

BB129_10:
ld.local.u32 %r64, [%rd45+4];
rem.u32 %r65, %r96, %r64;
ld.local.u32 %r66, [%rd45+104];
mad.lo.s32 %r104, %r66, %r65, %r104;
div.u32 %r96, %r96, %r64;
add.s64 %rd45, %rd45, -4;
add.s32 %r88, %r88, -1;
setp.gt.s32	%p9, %r88, 0;
mov.u32 %r95, %r96;
mov.u32 %r103, %r104;
@%p9 bra BB129_10;

BB129_11:
ld.local.u32 %r67, [%rd3+108];
mad.lo.s32 %r68, %r67, %r95, %r103;
ld.local.u64 %rd32, [%rd3];
mul.wide.u32 %rd33, %r68, 2;
add.s64 %rd34, %rd32, %rd33;
mul.hi.u32 %r69, %r12, %r44;
add.s32 %r70, %r69, %r12;
shr.u32 %r71, %r70, %r45;
mul.lo.s32 %r72, %r71, %r47;
sub.s32 %r73, %r12, %r72;
mul.lo.s32 %r74, %r73, %r43;
mad.lo.s32 %r75, %r42, %r71, %r74;
mul.wide.u32 %rd35, %r75, 2;
add.s64 %rd36, %rd8, %rd35;
ld.u16 %rs14, [%rd34];
ld.global.u16 %rs15, [%rd36];
setp.gt.s16	%p10, %rs15, -1;
@%p10 bra BB129_13;

mov.u64 %rd37, $str;
cvta.global.u64 %rd38, %rd37;
mov.u64 %rd39, $str1;
cvta.global.u64 %rd40, %rd39;
mov.u64 %rd41, __T27;
cvta.global.u64 %rd42, %rd41;
mov.u32 %r76, 27;
mov.u64 %rd43, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd38;
.param .b64 param1;
st.param.b64	[param1+0], %rd40;
.param .b32 param2;
st.param.b32	[param2+0], %r76;
.param .b64 param3;
st.param.b64	[param3+0], %rd42;
.param .b64 param4;
st.param.b64	[param4+0], %rd43;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB129_13:
setp.eq.s16	%p11, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p11 bra BB129_15;

BB129_14:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p12, %rs12, 1;
not.pred %p13, %p12;
mul.wide.s16 %r77, %rs18, %rs14;
cvt.u16.u32	%rs13, %r77;
selp.b16	%rs18, %rs18, %rs13, %p13;
cvt.s32.s16	%r78, %rs15;
shr.u32 %r79, %r78, 31;
add.s32 %r80, %r78, %r79;
shr.u32 %r81, %r80, 1;
cvt.u16.u32	%rs15, %r81;
mul.wide.s16 %r82, %rs14, %rs14;
cvt.u16.u32	%rs14, %r82;
setp.ne.s16	%p14, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p14 bra BB129_14;

BB129_15:
st.u16 [%rd13], %rs17;
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r99, %r84, %r51, %r12;
setp.lt.u32	%p15, %r99, %r40;
@%p15 bra BB129_6;

BB129_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot130[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<19>;
.reg .b32 %r<110>;
.reg .b64 %rd<60>;


mov.u64 %rd59, __local_depot130;
cvta.local.u64 %SP, %rd59;
ld.param.u32 %r39, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd24, %SP, 216;
cvta.to.local.u64 %rd3, %rd24;
add.u64 %rd25, %SP, 432;
cvta.to.local.u64 %rd4, %rd25;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd5, %rd26;
mov.u32 %r77, 0;
mov.pred %p1, 0;
@%p1 bra BB130_2;

BB130_1:
mul.wide.s32 %rd27, %r77, 8;
add.s64 %rd28, %rd6, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r77, %r77, 1;
setp.lt.u32	%p2, %r77, 27;
@%p2 bra BB130_1;

BB130_2:
mov.u32 %r78, 0;
@%p1 bra BB130_4;

BB130_3:
mul.wide.s32 %rd31, %r78, 8;
add.s64 %rd32, %rd1, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd4, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p4, %r78, 27;
@%p4 bra BB130_3;

BB130_4:
mov.u32 %r79, 0;
@%p1 bra BB130_6;

BB130_5:
mul.wide.s32 %rd35, %r79, 8;
add.s64 %rd36, %rd2, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd5, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p6, %r79, 27;
@%p6 bra BB130_5;

BB130_6:
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r98, %r43, %r44, %r45;
setp.ge.u32	%p7, %r98, %r39;
@%p7 bra BB130_21;

ld.local.u32 %r46, [%rd3+208];
add.s32 %r8, %r46, -1;
mul.wide.s32 %rd39, %r46, 4;
add.s64 %rd12, %rd3, %rd39;

BB130_8:
mov.u32 %r83, %r98;
mov.u32 %r9, %r83;
mov.u64 %rd56, %rd12;
mov.u32 %r48, 0;
mov.u32 %r109, %r48;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r80, %r8;
mov.u32 %r96, %r9;
mov.u32 %r97, %r9;
mov.u32 %r108, %r48;
@%p8 bra BB130_10;

BB130_9:
mov.u32 %r11, %r97;
mov.u32 %r10, %r80;
ld.local.u32 %r49, [%rd56+4];
rem.u32 %r50, %r11, %r49;
ld.local.u32 %r51, [%rd56+104];
mad.lo.s32 %r109, %r51, %r50, %r109;
div.u32 %r14, %r11, %r49;
add.s64 %rd56, %rd56, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p9, %r15, 0;
mov.u32 %r80, %r15;
mov.u32 %r96, %r14;
mov.u32 %r97, %r14;
mov.u32 %r99, %r109;
mov.u32 %r108, %r99;
@%p9 bra BB130_9;

BB130_10:
mov.u32 %r17, %r108;
ld.local.u32 %r53, [%rd3+108];
mad.lo.s32 %r54, %r53, %r96, %r17;
ld.local.u64 %rd40, [%rd3];
mul.wide.u32 %rd41, %r54, 2;
add.s64 %rd16, %rd40, %rd41;
ld.local.u32 %r18, [%rd4+208];
add.s32 %r81, %r18, -1;
setp.lt.s32	%p10, %r81, 1;
mov.u32 %r94, %r9;
mov.u32 %r106, %r48;
@%p10 bra BB130_13;

mul.wide.s32 %rd42, %r18, 4;
add.s64 %rd57, %rd4, %rd42;
mov.u32 %r107, 0;
mov.u32 %r95, %r9;

BB130_12:
ld.local.u32 %r56, [%rd57+4];
rem.u32 %r57, %r95, %r56;
ld.local.u32 %r58, [%rd57+104];
mad.lo.s32 %r107, %r58, %r57, %r107;
div.u32 %r95, %r95, %r56;
add.s64 %rd57, %rd57, -4;
add.s32 %r81, %r81, -1;
setp.gt.s32	%p11, %r81, 0;
mov.u32 %r94, %r95;
mov.u32 %r106, %r107;
@%p11 bra BB130_12;

BB130_13:
ld.local.u32 %r60, [%rd4+108];
mad.lo.s32 %r61, %r60, %r94, %r106;
ld.local.u64 %rd43, [%rd4];
mul.wide.u32 %rd44, %r61, 2;
add.s64 %rd20, %rd43, %rd44;
ld.local.u32 %r28, [%rd5+208];
add.s32 %r82, %r28, -1;
setp.lt.s32	%p12, %r82, 1;
mov.u32 %r92, %r9;
mov.u32 %r104, %r48;
@%p12 bra BB130_16;

mul.wide.s32 %rd45, %r28, 4;
add.s64 %rd58, %rd5, %rd45;
mov.u32 %r105, 0;
mov.u32 %r93, %r9;

BB130_15:
ld.local.u32 %r63, [%rd58+4];
rem.u32 %r64, %r93, %r63;
ld.local.u32 %r65, [%rd58+104];
mad.lo.s32 %r105, %r65, %r64, %r105;
div.u32 %r93, %r93, %r63;
add.s64 %rd58, %rd58, -4;
add.s32 %r82, %r82, -1;
setp.gt.s32	%p13, %r82, 0;
mov.u32 %r92, %r93;
mov.u32 %r104, %r105;
@%p13 bra BB130_15;

BB130_16:
ld.local.u32 %r66, [%rd5+108];
mad.lo.s32 %r67, %r66, %r92, %r104;
ld.local.u64 %rd46, [%rd5];
mul.wide.u32 %rd47, %r67, 2;
add.s64 %rd48, %rd46, %rd47;
ld.u16 %rs14, [%rd20];
ld.u16 %rs15, [%rd48];
setp.gt.s16	%p14, %rs15, -1;
@%p14 bra BB130_18;

mov.u64 %rd49, $str;
cvta.global.u64 %rd50, %rd49;
mov.u64 %rd51, $str1;
cvta.global.u64 %rd52, %rd51;
mov.u64 %rd53, __T27;
cvta.global.u64 %rd54, %rd53;
mov.u32 %r68, 27;
mov.u64 %rd55, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd50;
.param .b64 param1;
st.param.b64	[param1+0], %rd52;
.param .b32 param2;
st.param.b32	[param2+0], %r68;
.param .b64 param3;
st.param.b64	[param3+0], %rd54;
.param .b64 param4;
st.param.b64	[param4+0], %rd55;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB130_18:
setp.eq.s16	%p15, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p15 bra BB130_20;

BB130_19:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p16, %rs12, 1;
not.pred %p17, %p16;
mul.wide.s16 %r69, %rs18, %rs14;
cvt.u16.u32	%rs13, %r69;
selp.b16	%rs18, %rs18, %rs13, %p17;
cvt.s32.s16	%r70, %rs15;
shr.u32 %r71, %r70, 31;
add.s32 %r72, %r70, %r71;
shr.u32 %r73, %r72, 1;
cvt.u16.u32	%rs15, %r73;
mul.wide.s16 %r74, %rs14, %rs14;
cvt.u16.u32	%rs14, %r74;
setp.ne.s16	%p18, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p18 bra BB130_19;

BB130_20:
st.u16 [%rd16], %rs17;
mov.u32 %r76, %nctaid.x;
mad.lo.s32 %r98, %r76, %r43, %r9;
setp.lt.u32	%p19, %r98, %r39;
@%p19 bra BB130_8;

BB130_21:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<12>;
.reg .b64 %rd<39>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd38, %rd19, %rd20;
setp.ge.u64	%p1, %rd38, %rd18;
@%p1 bra BB131_7;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB131_2:
mul.lo.s64 %rd22, %rd38, %rd15;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd5, %rd23;
mul.lo.s64 %rd25, %rd38, %rd17;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd7, %rd26;
ld.global.u16 %rs14, [%rd24];
ld.global.u16 %rs15, [%rd27];
setp.gt.s16	%p2, %rs15, -1;
@%p2 bra BB131_4;

mov.u64 %rd28, $str;
cvta.global.u64 %rd29, %rd28;
mov.u64 %rd30, $str1;
cvta.global.u64 %rd31, %rd30;
mov.u64 %rd32, __T27;
cvta.global.u64 %rd33, %rd32;
mov.u32 %r5, 27;
mov.u64 %rd34, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd29;
.param .b64 param1;
st.param.b64	[param1+0], %rd31;
.param .b32 param2;
st.param.b32	[param2+0], %r5;
.param .b64 param3;
st.param.b64	[param3+0], %rd33;
.param .b64 param4;
st.param.b64	[param4+0], %rd34;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB131_4:
setp.eq.s16	%p3, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p3 bra BB131_6;

BB131_5:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r6, %rs18, %rs14;
cvt.u16.u32	%rs13, %r6;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r7, %rs15;
shr.u32 %r8, %r7, 31;
add.s32 %r9, %r7, %r8;
shr.u32 %r10, %r9, 1;
cvt.u16.u32	%rs15, %r10;
mul.wide.s16 %r11, %rs14, %rs14;
cvt.u16.u32	%rs14, %r11;
setp.ne.s16	%p6, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p6 bra BB131_5;

BB131_6:
mul.lo.s64 %rd35, %rd38, %rd13;
shl.b64 %rd36, %rd35, 1;
add.s64 %rd37, %rd3, %rd36;
st.global.u16 [%rd37], %rs17;
add.s64 %rd38, %rd9, %rd38;
setp.lt.u64	%p7, %rd38, %rd18;
@%p7 bra BB131_2;

BB131_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot132[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<23>;
.reg .b16 %rs<19>;
.reg .b32 %r<52>;
.reg .b64 %rd<169>;


mov.u64 %rd168, __local_depot132;
cvta.local.u64 %SP, %rd168;
ld.param.u64 %rd66, [_Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I12TensorCPowOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd67, %SP, 416;
cvta.to.local.u64 %rd3, %rd67;
add.u64 %rd68, %SP, 832;
cvta.to.local.u64 %rd4, %rd68;
add.u64 %rd69, %SP, 0;
cvta.to.local.u64 %rd5, %rd69;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB132_2;

BB132_1:
mul.wide.s32 %rd70, %r46, 8;
add.s64 %rd71, %rd6, %rd70;
ld.param.u64 %rd72, [%rd71];
add.s64 %rd73, %rd3, %rd70;
st.local.u64 [%rd73], %rd72;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 52;
@%p2 bra BB132_1;

BB132_2:
mov.u32 %r47, 0;
@%p1 bra BB132_4;

BB132_3:
mul.wide.s32 %rd74, %r47, 8;
add.s64 %rd75, %rd1, %rd74;
ld.param.u64 %rd76, [%rd75];
add.s64 %rd77, %rd4, %rd74;
st.local.u64 [%rd77], %rd76;
add.s32 %r47, %r47, 1;
setp.lt.u32	%p4, %r47, 52;
@%p4 bra BB132_3;

BB132_4:
mov.u32 %r48, 0;
@%p1 bra BB132_6;

BB132_5:
mul.wide.s32 %rd78, %r48, 8;
add.s64 %rd79, %rd2, %rd78;
ld.param.u64 %rd80, [%rd79];
add.s64 %rd81, %rd5, %rd78;
st.local.u64 [%rd81], %rd80;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p6, %r48, 52;
@%p6 bra BB132_5;

BB132_6:
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %ntid.x;
mul.wide.u32 %rd82, %r22, %r21;
mov.u32 %r23, %tid.x;
cvt.u64.u32	%rd83, %r23;
add.s64 %rd156, %rd82, %rd83;
setp.ge.u64	%p7, %rd156, %rd66;
@%p7 bra BB132_30;

ld.local.u32 %r24, [%rd3+408];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd84, %r24, 8;
add.s64 %rd13, %rd3, %rd84;

BB132_8:
mov.u64 %rd135, %rd156;
mov.u64 %rd14, %rd135;
mov.u64 %rd129, %rd13;
mov.u64 %rd86, 0;
mov.u64 %rd167, %rd86;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r49, %r7;
mov.u64 %rd153, %rd14;
mov.u64 %rd154, %rd14;
mov.u64 %rd166, %rd86;
@%p8 bra BB132_13;

BB132_9:
mov.u64 %rd17, %rd154;
mov.u32 %r8, %r49;
ld.local.u64 %rd20, [%rd129];
or.b64 %rd87, %rd17, %rd20;
and.b64 %rd88, %rd87, -4294967296;
setp.eq.s64	%p9, %rd88, 0;
@%p9 bra BB132_11;
bra.uni BB132_10;

BB132_11:
cvt.u32.u64	%r25, %rd20;
cvt.u32.u64	%r26, %rd17;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd155, %r27;
cvt.u64.u32	%rd130, %r28;
bra.uni BB132_12;

BB132_10:
div.u64 %rd155, %rd17, %rd20;
rem.u64 %rd130, %rd17, %rd20;

BB132_12:
mov.u64 %rd25, %rd155;
ld.local.u64 %rd89, [%rd129+200];
mul.lo.s64 %rd90, %rd89, %rd130;
add.s64 %rd167, %rd90, %rd167;
add.s64 %rd129, %rd129, -8;
add.s32 %r9, %r8, -1;
setp.gt.s32	%p10, %r9, 0;
mov.u32 %r49, %r9;
mov.u64 %rd153, %rd25;
mov.u64 %rd154, %rd25;
mov.u64 %rd157, %rd167;
mov.u64 %rd166, %rd157;
@%p10 bra BB132_9;

BB132_13:
mov.u64 %rd30, %rd166;
ld.local.u64 %rd92, [%rd3+208];
mul.lo.s64 %rd93, %rd92, %rd153;
add.s64 %rd94, %rd93, %rd30;
ld.local.u64 %rd95, [%rd3];
shl.b64 %rd96, %rd94, 1;
add.s64 %rd31, %rd95, %rd96;
ld.local.u32 %r10, [%rd4+408];
add.s32 %r50, %r10, -1;
setp.lt.s32	%p11, %r50, 1;
mov.u64 %rd150, %rd14;
mov.u64 %rd164, %rd86;
@%p11 bra BB132_19;

mul.wide.s32 %rd98, %r10, 8;
add.s64 %rd131, %rd4, %rd98;
mov.u64 %rd165, 0;
mov.u64 %rd151, %rd14;

BB132_15:
ld.local.u64 %rd37, [%rd131];
or.b64 %rd99, %rd151, %rd37;
and.b64 %rd100, %rd99, -4294967296;
setp.eq.s64	%p12, %rd100, 0;
@%p12 bra BB132_17;
bra.uni BB132_16;

BB132_17:
cvt.u32.u64	%r29, %rd37;
cvt.u32.u64	%r30, %rd151;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd152, %r31;
cvt.u64.u32	%rd132, %r32;
bra.uni BB132_18;

BB132_16:
div.u64 %rd152, %rd151, %rd37;
rem.u64 %rd132, %rd151, %rd37;

BB132_18:
mov.u64 %rd151, %rd152;
ld.local.u64 %rd101, [%rd131+200];
mul.lo.s64 %rd102, %rd101, %rd132;
add.s64 %rd165, %rd102, %rd165;
add.s64 %rd131, %rd131, -8;
add.s32 %r50, %r50, -1;
setp.gt.s32	%p13, %r50, 0;
mov.u64 %rd150, %rd151;
mov.u64 %rd164, %rd165;
@%p13 bra BB132_15;

BB132_19:
ld.local.u64 %rd104, [%rd4+208];
mul.lo.s64 %rd105, %rd104, %rd150;
add.s64 %rd106, %rd105, %rd164;
ld.local.u64 %rd107, [%rd4];
shl.b64 %rd108, %rd106, 1;
add.s64 %rd48, %rd107, %rd108;
ld.local.u32 %r14, [%rd5+408];
add.s32 %r51, %r14, -1;
setp.lt.s32	%p14, %r51, 1;
mov.u64 %rd147, %rd14;
mov.u64 %rd162, %rd86;
@%p14 bra BB132_25;

mul.wide.s32 %rd110, %r14, 8;
add.s64 %rd133, %rd5, %rd110;
mov.u64 %rd163, 0;
mov.u64 %rd148, %rd14;

BB132_21:
ld.local.u64 %rd54, [%rd133];
or.b64 %rd111, %rd148, %rd54;
and.b64 %rd112, %rd111, -4294967296;
setp.eq.s64	%p15, %rd112, 0;
@%p15 bra BB132_23;
bra.uni BB132_22;

BB132_23:
cvt.u32.u64	%r33, %rd54;
cvt.u32.u64	%r34, %rd148;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd149, %r35;
cvt.u64.u32	%rd134, %r36;
bra.uni BB132_24;

BB132_22:
div.u64 %rd149, %rd148, %rd54;
rem.u64 %rd134, %rd148, %rd54;

BB132_24:
mov.u64 %rd148, %rd149;
ld.local.u64 %rd113, [%rd133+200];
mul.lo.s64 %rd114, %rd113, %rd134;
add.s64 %rd163, %rd114, %rd163;
add.s64 %rd133, %rd133, -8;
add.s32 %r51, %r51, -1;
setp.gt.s32	%p16, %r51, 0;
mov.u64 %rd147, %rd148;
mov.u64 %rd162, %rd163;
@%p16 bra BB132_21;

BB132_25:
ld.local.u64 %rd115, [%rd5+208];
mul.lo.s64 %rd116, %rd115, %rd147;
add.s64 %rd117, %rd116, %rd162;
ld.local.u64 %rd118, [%rd5];
shl.b64 %rd119, %rd117, 1;
add.s64 %rd120, %rd118, %rd119;
ld.u16 %rs14, [%rd48];
ld.u16 %rs15, [%rd120];
setp.gt.s16	%p17, %rs15, -1;
@%p17 bra BB132_27;

mov.u64 %rd121, $str;
cvta.global.u64 %rd122, %rd121;
mov.u64 %rd123, $str1;
cvta.global.u64 %rd124, %rd123;
mov.u64 %rd125, __T27;
cvta.global.u64 %rd126, %rd125;
mov.u32 %r37, 27;
mov.u64 %rd127, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd122;
.param .b64 param1;
st.param.b64	[param1+0], %rd124;
.param .b32 param2;
st.param.b32	[param2+0], %r37;
.param .b64 param3;
st.param.b64	[param3+0], %rd126;
.param .b64 param4;
st.param.b64	[param4+0], %rd127;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB132_27:
setp.eq.s16	%p18, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
@%p18 bra BB132_29;

BB132_28:
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p19, %rs12, 1;
not.pred %p20, %p19;
mul.wide.s16 %r38, %rs18, %rs14;
cvt.u16.u32	%rs13, %r38;
selp.b16	%rs18, %rs18, %rs13, %p20;
cvt.s32.s16	%r39, %rs15;
shr.u32 %r40, %r39, 31;
add.s32 %r41, %r39, %r40;
shr.u32 %r42, %r41, 1;
cvt.u16.u32	%rs15, %r42;
mul.wide.s16 %r43, %rs14, %rs14;
cvt.u16.u32	%rs14, %r43;
setp.ne.s16	%p21, %rs15, 0;
mov.u16 %rs17, %rs18;
@%p21 bra BB132_28;

BB132_29:
st.u16 [%rd31], %rs17;
mov.u32 %r44, %nctaid.x;
mul.wide.u32 %rd128, %r44, %r22;
add.s64 %rd156, %rd128, %rd14;
setp.lt.u64	%p22, %rd156, %rd66;
@%p22 bra BB132_8;

BB132_30:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;


ld.param.u32 %r6, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r7, %ctaid.x;
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.u32	%p1, %r10, %r6;
@%p1 bra BB133_3;

mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB133_2:
add.s32 %r10, %r3, %r10;
setp.lt.u32	%p2, %r10, %r6;
@%p2 bra BB133_2;

BB133_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;


ld.param.u32 %r6, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r7, %ctaid.x;
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.u32	%p1, %r10, %r6;
@%p1 bra BB134_3;

mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB134_2:
add.s32 %r10, %r3, %r10;
setp.lt.u32	%p2, %r10, %r6;
@%p2 bra BB134_2;

BB134_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b32 %r<11>;


ld.param.u32 %r6, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r7, %ctaid.x;
mov.u32 %r1, %ntid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r10, %r1, %r7, %r8;
setp.ge.u32	%p1, %r10, %r6;
@%p1 bra BB135_3;

mov.u32 %r9, %nctaid.x;
mul.lo.s32 %r3, %r9, %r1;

BB135_2:
add.s32 %r10, %r3, %r10;
setp.lt.u32	%p2, %r10, %r6;
@%p2 bra BB135_2;

BB135_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b32 %r<5>;
.reg .b64 %rd<11>;


ld.param.u64 %rd6, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd7, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd8, %r3;
add.s64 %rd10, %rd7, %rd8;
setp.ge.u64	%p1, %rd10, %rd6;
@%p1 bra BB136_3;

mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd9, %r4;
mul.lo.s64 %rd3, %rd9, %rd1;

BB136_2:
add.s64 %rd10, %rd3, %rd10;
setp.lt.u64	%p2, %rd10, %rd6;
@%p2 bra BB136_2;

BB136_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b32 %r<5>;
.reg .b64 %rd<11>;


ld.param.u64 %rd6, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi1EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd7, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd8, %r3;
add.s64 %rd10, %rd7, %rd8;
setp.ge.u64	%p1, %rd10, %rd6;
@%p1 bra BB137_3;

mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd9, %r4;
mul.lo.s64 %rd3, %rd9, %rd1;

BB137_2:
add.s64 %rd10, %rd3, %rd10;
setp.lt.u64	%p2, %rd10, %rd6;
@%p2 bra BB137_2;

BB137_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .b32 %r<15>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r14, %r1, %r9, %r10;
setp.ge.u32	%p1, %r14, %r8;
@%p1 bra BB138_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB138_2:
mul.lo.s32 %r12, %r14, %r7;
mul.wide.u32 %rd3, %r12, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %rs9, [%rd4];
mul.wide.s16 %r13, %rs9, %rs9;
st.global.u16 [%rd4], %r13;
add.s32 %r14, %r4, %r14;
setp.lt.u32	%p2, %r14, %r8;
@%p2 bra BB138_2;

BB138_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<40>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r4, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r39, %r4, %r28, %r29;
setp.ge.u32	%p1, %r39, %r19;
@%p1 bra BB139_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r4;

BB139_2:
mul.hi.u32 %r31, %r39, %r22;
add.s32 %r32, %r31, %r39;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r39, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %rs1, [%rd4];
mul.wide.s16 %r38, %rs1, %rs1;
st.global.u16 [%rd4], %r38;
add.s32 %r39, %r8, %r39;
setp.lt.u32	%p2, %r39, %r19;
@%p2 bra BB139_2;

BB139_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot140[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<2>;
.reg .b32 %r<42>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot140;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u64 %rd2, _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r31, 0;
mov.pred %p1, 0;
@%p1 bra BB140_2;

BB140_1:
mul.wide.s32 %rd10, %r31, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r31, %r31, 1;
setp.lt.u32	%p2, %r31, 27;
@%p2 bra BB140_1;

BB140_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r38, %r3, %r20, %r21;
setp.ge.u32	%p3, %r38, %r18;
@%p3 bra BB140_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB140_4:
mov.u32 %r33, %r38;
mov.u32 %r8, %r33;
mov.u64 %rd18, %rd5;
mov.u32 %r40, 0;
mov.u32 %r41, %r40;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r32, %r5;
mov.u32 %r36, %r8;
mov.u32 %r37, %r8;
@%p4 bra BB140_6;

BB140_5:
mov.u32 %r10, %r37;
mov.u32 %r9, %r32;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r41, %r28, %r27, %r41;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r32, %r14;
mov.u32 %r36, %r13;
mov.u32 %r37, %r13;
mov.u32 %r40, %r41;
@%p5 bra BB140_5;

BB140_6:
mad.lo.s32 %r29, %r6, %r36, %r40;
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd17, %rd4, %rd16;
ld.global.u16 %rs1, [%rd17];
mul.wide.s16 %r30, %rs1, %rs1;
st.global.u16 [%rd17], %r30;
add.s32 %r38, %r7, %r8;
setp.lt.u32	%p6, %r38, %r18;
@%p6 bra BB140_4;

BB140_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<6>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB141_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB141_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd3, %rd15;
ld.global.u16 %rs1, [%rd16];
mul.wide.s16 %r5, %rs1, %rs1;
st.global.u16 [%rd16], %r5;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p2, %rd17, %rd10;
@%p2 bra BB141_2;

BB141_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot142[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<2>;
.reg .b32 %r<20>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot142;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u64 %rd2, _Z21kernelPointwiseApply1I11TensorPowOpIsLi2EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r18, 0;
mov.pred %p1, 0;
@%p1 bra BB142_2;

BB142_1:
mul.wide.s32 %rd28, %r18, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r18, %r18, 1;
setp.lt.u32	%p2, %r18, 52;
@%p2 bra BB142_1;

BB142_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB142_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB142_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r19, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB142_9;

BB142_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r19;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB142_7;
bra.uni BB142_6;

BB142_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB142_8;

BB142_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB142_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r19, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB142_5;

BB142_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd6, %rd44;
ld.global.u16 %rs1, [%rd45];
mul.wide.s16 %r15, %rs1, %rs1;
st.global.u16 [%rd45], %r15;
mov.u32 %r16, %nctaid.x;
mul.wide.u32 %rd46, %r16, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p7, %rd56, %rd26;
@%p7 bra BB142_4;

BB142_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<17>;
.reg .b64 %rd<5>;


ld.param.u32 %r1, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.v4.u8 {%rs5, %rs6, %rs7, %rs8}, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+12];
mov.u16 %rs4, %rs8;
mov.u16 %rs3, %rs7;
mov.u16 %rs2, %rs6;
mov.u16 %rs1, %rs5;
mov.u32 %r2, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r16, %r2, %r9, %r10;
setp.ge.u32	%p1, %r16, %r8;
@%p1 bra BB143_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r2;

BB143_2:
mul.lo.s32 %r12, %r16, %r1;
mul.wide.u32 %rd3, %r12, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.s16 %r13, [%rd4];
mul.lo.s32 %r14, %r13, %r13;
mul.lo.s32 %r15, %r14, %r13;
st.global.u16 [%rd4], %r15;
add.s32 %r16, %r4, %r16;
setp.lt.u32	%p2, %r16, %r8;
@%p2 bra BB143_2;

BB143_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b32 %r<42>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r6, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r41, %r6, %r28, %r29;
setp.ge.u32	%p1, %r41, %r19;
@%p1 bra BB144_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r6;

BB144_2:
mul.hi.u32 %r31, %r41, %r22;
add.s32 %r32, %r31, %r41;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r41, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.s16 %r38, [%rd4];
mul.lo.s32 %r39, %r38, %r38;
mul.lo.s32 %r40, %r39, %r38;
st.global.u16 [%rd4], %r40;
add.s32 %r41, %r8, %r41;
setp.lt.u32	%p2, %r41, %r19;
@%p2 bra BB144_2;

BB144_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot145[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<44>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot145;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u64 %rd2, _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB145_2;

BB145_1:
mul.wide.s32 %rd10, %r33, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB145_1;

BB145_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r40, %r3, %r20, %r21;
setp.ge.u32	%p3, %r40, %r18;
@%p3 bra BB145_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB145_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd18, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r34, %r5;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB145_6;

BB145_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r43, %r28, %r27, %r43;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB145_5;

BB145_6:
mad.lo.s32 %r29, %r6, %r38, %r42;
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd17, %rd4, %rd16;
ld.global.s16 %r30, [%rd17];
mul.lo.s32 %r31, %r30, %r30;
mul.lo.s32 %r32, %r31, %r30;
st.global.u16 [%rd17], %r32;
add.s32 %r40, %r7, %r8;
setp.lt.u32	%p6, %r40, %r18;
@%p6 bra BB145_4;

BB145_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB146_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB146_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd3, %rd15;
ld.global.s16 %r5, [%rd16];
mul.lo.s32 %r6, %r5, %r5;
mul.lo.s32 %r7, %r6, %r5;
st.global.u16 [%rd16], %r7;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p2, %rd17, %rd10;
@%p2 bra BB146_2;

BB146_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot147[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b32 %r<22>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot147;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
mov.u64 %rd2, _Z21kernelPointwiseApply1I11TensorPowOpIsLi3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r20, 0;
mov.pred %p1, 0;
@%p1 bra BB147_2;

BB147_1:
mul.wide.s32 %rd28, %r20, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r20, %r20, 1;
setp.lt.u32	%p2, %r20, 52;
@%p2 bra BB147_1;

BB147_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB147_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB147_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r21, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB147_9;

BB147_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r21;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB147_7;
bra.uni BB147_6;

BB147_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB147_8;

BB147_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB147_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r21, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB147_5;

BB147_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd6, %rd44;
ld.global.s16 %r15, [%rd45];
mul.lo.s32 %r16, %r15, %r15;
mul.lo.s32 %r17, %r16, %r15;
st.global.u16 [%rd45], %r17;
mov.u32 %r18, %nctaid.x;
mul.wide.u32 %rd46, %r18, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p7, %rd56, %rd26;
@%p7 bra BB147_4;

BB147_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .b64 %rd<12>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r20, %r1, %r9, %r10;
setp.ge.u32	%p1, %r20, %r8;
@%p1 bra BB148_7;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB148_2:
mul.lo.s32 %r12, %r20, %r7;
mul.wide.u32 %rd4, %r12, 2;
add.s64 %rd2, %rd1, %rd4;
ld.global.u16 %rs22, [%rd2];
setp.gt.s16	%p2, %rs1, -1;
@%p2 bra BB148_4;

mov.u64 %rd5, $str;
cvta.global.u64 %rd6, %rd5;
mov.u64 %rd7, $str1;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, __T27;
cvta.global.u64 %rd10, %rd9;
mov.u32 %r13, 27;
mov.u64 %rd11, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd6;
.param .b64 param1;
st.param.b64	[param1+0], %rd8;
.param .b32 param2;
st.param.b32	[param2+0], %r13;
.param .b64 param3;
st.param.b64	[param3+0], %rd10;
.param .b64 param4;
st.param.b64	[param4+0], %rd11;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB148_4:
setp.eq.s16	%p3, %rs1, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
mov.u16 %rs23, %rs1;
@%p3 bra BB148_6;

BB148_5:
mov.u16 %rs5, %rs23;
and.b16 %rs20, %rs5, 1;
setp.eq.b16	%p4, %rs20, 1;
not.pred %p5, %p4;
mul.wide.s16 %r14, %rs26, %rs22;
cvt.u16.u32	%rs21, %r14;
selp.b16	%rs26, %rs26, %rs21, %p5;
cvt.s32.s16	%r15, %rs5;
shr.u32 %r16, %r15, 31;
add.s32 %r17, %r15, %r16;
shr.u32 %r18, %r17, 1;
cvt.u16.u32	%rs7, %r18;
mul.wide.s16 %r19, %rs22, %rs22;
cvt.u16.u32	%rs22, %r19;
setp.ne.s16	%p6, %rs7, 0;
mov.u16 %rs23, %rs7;
mov.u16 %rs25, %rs26;
@%p6 bra BB148_5;

BB148_6:
st.global.u16 [%rd2], %rs25;
add.s32 %r20, %r4, %r20;
setp.lt.u32	%p7, %r20, %r8;
@%p7 bra BB148_2;

BB148_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<46>;
.reg .b64 %rd<12>;


ld.param.v2.u32 {%r18, %r19}, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r17, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r45, %r26, %r27, %r28;
setp.ge.u32	%p1, %r45, %r17;
@%p1 bra BB149_7;

cvta.to.global.u64 %rd1, %rd3;

BB149_2:
mul.hi.u32 %r29, %r45, %r20;
add.s32 %r30, %r29, %r45;
shr.u32 %r31, %r30, %r21;
mul.lo.s32 %r32, %r31, %r23;
sub.s32 %r33, %r45, %r32;
mul.lo.s32 %r34, %r33, %r19;
mad.lo.s32 %r35, %r18, %r31, %r34;
mul.wide.u32 %rd4, %r35, 2;
add.s64 %rd2, %rd1, %rd4;
ld.global.u16 %rs14, [%rd2];
setp.gt.s16	%p2, %rs1, -1;
@%p2 bra BB149_4;

mov.u64 %rd5, $str;
cvta.global.u64 %rd6, %rd5;
mov.u64 %rd7, $str1;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, __T27;
cvta.global.u64 %rd10, %rd9;
mov.u32 %r36, 27;
mov.u64 %rd11, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd6;
.param .b64 param1;
st.param.b64	[param1+0], %rd8;
.param .b32 param2;
st.param.b32	[param2+0], %r36;
.param .b64 param3;
st.param.b64	[param3+0], %rd10;
.param .b64 param4;
st.param.b64	[param4+0], %rd11;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB149_4:
setp.eq.s16	%p3, %rs1, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs15, %rs1;
@%p3 bra BB149_6;

BB149_5:
mov.u16 %rs5, %rs15;
and.b16 %rs12, %rs5, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r37, %rs18, %rs14;
cvt.u16.u32	%rs13, %r37;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r38, %rs5;
shr.u32 %r39, %r38, 31;
add.s32 %r40, %r38, %r39;
shr.u32 %r41, %r40, 1;
cvt.u16.u32	%rs7, %r41;
mul.wide.s16 %r42, %rs14, %rs14;
cvt.u16.u32	%rs14, %r42;
setp.ne.s16	%p6, %rs7, 0;
mov.u16 %rs15, %rs7;
mov.u16 %rs17, %rs18;
@%p6 bra BB149_5;

BB149_6:
st.global.u16 [%rd2], %rs17;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r45, %r44, %r26, %r45;
setp.lt.u32	%p7, %r45, %r17;
@%p7 bra BB149_2;

BB149_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot150[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<48>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot150;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r17, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r37, 0;
mov.pred %p1, 0;
@%p1 bra BB150_2;

BB150_1:
mul.wide.s32 %rd10, %r37, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r37, %r37, 1;
setp.lt.u32	%p2, %r37, 27;
@%p2 bra BB150_1;

BB150_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %tid.x;
mad.lo.s32 %r44, %r3, %r19, %r20;
setp.ge.u32	%p3, %r44, %r17;
@%p3 bra BB150_11;

mov.u32 %r21, %nctaid.x;
mul.lo.s32 %r5, %r21, %r3;
ld.local.u32 %r22, [%rd1+208];
add.s32 %r6, %r22, -1;
mul.wide.s32 %rd14, %r22, 4;
add.s64 %rd4, %rd1, %rd14;

BB150_4:
mov.u32 %r39, %r44;
mov.u32 %r7, %r39;
mov.u64 %rd24, %rd4;
mov.u32 %r46, 0;
mov.u32 %r47, %r46;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r38, %r6;
mov.u32 %r42, %r7;
mov.u32 %r43, %r7;
@%p4 bra BB150_6;

BB150_5:
mov.u32 %r9, %r43;
mov.u32 %r8, %r38;
ld.local.u32 %r25, [%rd24+4];
rem.u32 %r26, %r9, %r25;
ld.local.u32 %r27, [%rd24+104];
mad.lo.s32 %r47, %r27, %r26, %r47;
div.u32 %r12, %r9, %r25;
add.s64 %rd24, %rd24, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r38, %r13;
mov.u32 %r42, %r12;
mov.u32 %r43, %r12;
mov.u32 %r46, %r47;
@%p5 bra BB150_5;

BB150_6:
ld.local.u32 %r28, [%rd1+108];
mad.lo.s32 %r29, %r28, %r42, %r46;
ld.local.u64 %rd15, [%rd1];
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd8, %rd15, %rd16;
ld.u16 %rs14, [%rd8];
setp.gt.s16	%p6, %rs1, -1;
@%p6 bra BB150_8;

mov.u64 %rd17, $str;
cvta.global.u64 %rd18, %rd17;
mov.u64 %rd19, $str1;
cvta.global.u64 %rd20, %rd19;
mov.u64 %rd21, __T27;
cvta.global.u64 %rd22, %rd21;
mov.u32 %r30, 27;
mov.u64 %rd23, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd18;
.param .b64 param1;
st.param.b64	[param1+0], %rd20;
.param .b32 param2;
st.param.b32	[param2+0], %r30;
.param .b64 param3;
st.param.b64	[param3+0], %rd22;
.param .b64 param4;
st.param.b64	[param4+0], %rd23;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB150_8:
setp.eq.s16	%p7, %rs1, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs15, %rs1;
@%p7 bra BB150_10;

BB150_9:
mov.u16 %rs5, %rs15;
and.b16 %rs12, %rs5, 1;
setp.eq.b16	%p8, %rs12, 1;
not.pred %p9, %p8;
mul.wide.s16 %r31, %rs18, %rs14;
cvt.u16.u32	%rs13, %r31;
selp.b16	%rs18, %rs18, %rs13, %p9;
cvt.s32.s16	%r32, %rs5;
shr.u32 %r33, %r32, 31;
add.s32 %r34, %r32, %r33;
shr.u32 %r35, %r34, 1;
cvt.u16.u32	%rs7, %r35;
mul.wide.s16 %r36, %rs14, %rs14;
cvt.u16.u32	%rs14, %r36;
setp.ne.s16	%p10, %rs7, 0;
mov.u16 %rs15, %rs7;
mov.u16 %rs17, %rs18;
@%p10 bra BB150_9;

BB150_10:
st.u16 [%rd8], %rs17;
add.s32 %r44, %r5, %r7;
setp.lt.u32	%p11, %r44, %r17;
@%p11 bra BB150_4;

BB150_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<12>;
.reg .b64 %rd<25>;


ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd12, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd13, %r3;
add.s64 %rd24, %rd12, %rd13;
setp.ge.u64	%p1, %rd24, %rd11;
@%p1 bra BB151_7;

cvta.to.global.u64 %rd3, %rd9;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd14, %r4;
mul.lo.s64 %rd5, %rd14, %rd1;

BB151_2:
mul.lo.s64 %rd15, %rd24, %rd10;
shl.b64 %rd16, %rd15, 1;
add.s64 %rd7, %rd3, %rd16;
ld.global.u16 %rs14, [%rd7];
setp.gt.s16	%p2, %rs1, -1;
@%p2 bra BB151_4;

mov.u64 %rd17, $str;
cvta.global.u64 %rd18, %rd17;
mov.u64 %rd19, $str1;
cvta.global.u64 %rd20, %rd19;
mov.u64 %rd21, __T27;
cvta.global.u64 %rd22, %rd21;
mov.u32 %r5, 27;
mov.u64 %rd23, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd18;
.param .b64 param1;
st.param.b64	[param1+0], %rd20;
.param .b32 param2;
st.param.b32	[param2+0], %r5;
.param .b64 param3;
st.param.b64	[param3+0], %rd22;
.param .b64 param4;
st.param.b64	[param4+0], %rd23;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB151_4:
setp.eq.s16	%p3, %rs1, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs15, %rs1;
@%p3 bra BB151_6;

BB151_5:
mov.u16 %rs5, %rs15;
and.b16 %rs12, %rs5, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r6, %rs18, %rs14;
cvt.u16.u32	%rs13, %r6;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r7, %rs5;
shr.u32 %r8, %r7, 31;
add.s32 %r9, %r7, %r8;
shr.u32 %r10, %r9, 1;
cvt.u16.u32	%rs7, %r10;
mul.wide.s16 %r11, %rs14, %rs14;
cvt.u16.u32	%rs14, %r11;
setp.ne.s16	%p6, %rs7, 0;
mov.u16 %rs15, %rs7;
mov.u16 %rs17, %rs18;
@%p6 bra BB151_5;

BB151_6:
st.global.u16 [%rd7], %rs17;
add.s64 %rd24, %rd5, %rd24;
setp.lt.u64	%p7, %rd24, %rd11;
@%p7 bra BB151_2;

BB151_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot152[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<19>;
.reg .b32 %r<26>;
.reg .b64 %rd<67>;


mov.u64 %rd66, __local_depot152;
cvta.local.u64 %SP, %rd66;
ld.param.u64 %rd25, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I11TensorPowOpIsLin3EEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd1, %rd26;
mov.u32 %r24, 0;
mov.pred %p1, 0;
@%p1 bra BB152_2;

BB152_1:
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd28, %rd2, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd1, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r24, %r24, 1;
setp.lt.u32	%p2, %r24, 52;
@%p2 bra BB152_1;

BB152_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd31, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd32, %r9;
add.s64 %rd62, %rd31, %rd32;
setp.ge.u64	%p3, %rd62, %rd25;
@%p3 bra BB152_14;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
mul.wide.s32 %rd33, %r10, 8;
add.s64 %rd5, %rd1, %rd33;

BB152_4:
mov.u64 %rd55, %rd62;
mov.u64 %rd6, %rd55;
mov.u64 %rd53, %rd5;
mov.u64 %rd64, 0;
mov.u64 %rd65, %rd64;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r25, %r3;
mov.u64 %rd59, %rd6;
mov.u64 %rd60, %rd6;
@%p4 bra BB152_9;

BB152_5:
mov.u64 %rd9, %rd60;
mov.u32 %r4, %r25;
ld.local.u64 %rd12, [%rd53];
or.b64 %rd36, %rd9, %rd12;
and.b64 %rd37, %rd36, -4294967296;
setp.eq.s64	%p5, %rd37, 0;
@%p5 bra BB152_7;
bra.uni BB152_6;

BB152_7:
cvt.u32.u64	%r11, %rd12;
cvt.u32.u64	%r12, %rd9;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd61, %r13;
cvt.u64.u32	%rd54, %r14;
bra.uni BB152_8;

BB152_6:
div.u64 %rd61, %rd9, %rd12;
rem.u64 %rd54, %rd9, %rd12;

BB152_8:
mov.u64 %rd17, %rd61;
ld.local.u64 %rd38, [%rd53+200];
mul.lo.s64 %rd39, %rd38, %rd54;
add.s64 %rd65, %rd39, %rd65;
add.s64 %rd53, %rd53, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r25, %r5;
mov.u64 %rd59, %rd17;
mov.u64 %rd60, %rd17;
mov.u64 %rd64, %rd65;
@%p6 bra BB152_5;

BB152_9:
ld.local.u64 %rd40, [%rd1+208];
mul.lo.s64 %rd41, %rd40, %rd59;
add.s64 %rd42, %rd41, %rd64;
ld.local.u64 %rd43, [%rd1];
shl.b64 %rd44, %rd42, 1;
add.s64 %rd23, %rd43, %rd44;
ld.u16 %rs14, [%rd23];
setp.gt.s16	%p7, %rs1, -1;
@%p7 bra BB152_11;

mov.u64 %rd45, $str;
cvta.global.u64 %rd46, %rd45;
mov.u64 %rd47, $str1;
cvta.global.u64 %rd48, %rd47;
mov.u64 %rd49, __T27;
cvta.global.u64 %rd50, %rd49;
mov.u32 %r15, 27;
mov.u64 %rd51, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd46;
.param .b64 param1;
st.param.b64	[param1+0], %rd48;
.param .b32 param2;
st.param.b32	[param2+0], %r15;
.param .b64 param3;
st.param.b64	[param3+0], %rd50;
.param .b64 param4;
st.param.b64	[param4+0], %rd51;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB152_11:
setp.eq.s16	%p8, %rs1, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs15, %rs1;
@%p8 bra BB152_13;

BB152_12:
mov.u16 %rs5, %rs15;
and.b16 %rs12, %rs5, 1;
setp.eq.b16	%p9, %rs12, 1;
not.pred %p10, %p9;
mul.wide.s16 %r16, %rs18, %rs14;
cvt.u16.u32	%rs13, %r16;
selp.b16	%rs18, %rs18, %rs13, %p10;
cvt.s32.s16	%r17, %rs5;
shr.u32 %r18, %r17, 31;
add.s32 %r19, %r17, %r18;
shr.u32 %r20, %r19, 1;
cvt.u16.u32	%rs7, %r20;
mul.wide.s16 %r21, %rs14, %rs14;
cvt.u16.u32	%rs14, %r21;
setp.ne.s16	%p11, %rs7, 0;
mov.u16 %rs15, %rs7;
mov.u16 %rs17, %rs18;
@%p11 bra BB152_12;

BB152_13:
st.u16 [%rd23], %rs17;
mov.u32 %r22, %nctaid.x;
mul.wide.u32 %rd52, %r22, %r8;
add.s64 %rd62, %rd52, %rd6;
setp.lt.u64	%p12, %rd62, %rd25;
@%p12 bra BB152_4;

BB152_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<18>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB153_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB153_2:
mul.lo.s32 %r14, %r16, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r16, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs17, [%rd8];
st.global.u16 [%rd6], %rs17;
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p2, %r16, %r10;
@%p2 bra BB153_2;

BB153_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r2, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r2, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB154_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r2;
cvta.to.global.u64 %rd2, %rd4;

BB154_2:
mul.lo.s32 %r33, %r41, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r41, %r24;
add.s32 %r35, %r34, %r41;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r41, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd8];
st.global.u16 [%rd6], %rs9;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p2, %r41, %r21;
@%p2 bra BB154_2;

BB154_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot155[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot155;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB155_2;

BB155_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB155_1;

BB155_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB155_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB155_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB155_6;

BB155_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB155_5;

BB155_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r38, %r42;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs9, [%rd21];
st.global.u16 [%rd17], %rs9;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p6, %r40, %r19;
@%p6 bra BB155_4;

BB155_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r1, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB156_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r1;
cvta.to.global.u64 %rd2, %rd3;

BB156_2:
mul.hi.u32 %r33, %r41, %r24;
add.s32 %r34, %r33, %r41;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r41, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r41, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd8];
st.global.u16 [%rd6], %rs9;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p2, %r41, %r21;
@%p2 bra BB156_2;

BB156_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r66, %r47, %r48, %r49;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB157_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB157_2:
mul.hi.u32 %r50, %r66, %r33;
add.s32 %r51, %r50, %r66;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r66, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r66, %r41;
add.s32 %r58, %r57, %r66;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs1, [%rd8];
st.global.u16 [%rd6], %rs1;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r47, %r66;
setp.lt.u32	%p2, %r66, %r30;
@%p2 bra BB157_2;

BB157_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot158[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<2>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot158;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB158_2;

BB158_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB158_1;

BB158_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB158_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB158_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB158_6;

BB158_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB158_5;

BB158_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r63, %r67;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd21];
st.global.u16 [%rd19], %rs1;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p6, %r65, %r30;
@%p6 bra BB158_4;

BB158_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot159[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot159;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB159_2;

BB159_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB159_1;

BB159_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB159_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB159_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB159_6;

BB159_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB159_5;

BB159_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs9, [%rd21];
st.global.u16 [%rd19], %rs9;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p6, %r40, %r19;
@%p6 bra BB159_4;

BB159_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot160[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<2>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot160;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB160_2;

BB160_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB160_1;

BB160_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB160_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB160_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB160_6;

BB160_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r68, %r47, %r46, %r68;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB160_5;

BB160_6:
mad.lo.s32 %r48, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd21];
st.global.u16 [%rd19], %rs1;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r39, %r11;
setp.lt.u32	%p6, %r65, %r29;
@%p6 bra BB160_4;

BB160_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot161[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<2>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot161;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB161_2;

BB161_1:
mul.wide.s32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB161_1;

BB161_2:
mov.u32 %r51, 0;
@%p1 bra BB161_4;

BB161_3:
mul.wide.s32 %rd24, %r51, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB161_3;

BB161_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB161_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB161_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB161_8;

BB161_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB161_7;

BB161_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB161_10;

BB161_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB161_9;

BB161_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %rs1, [%rd35];
st.global.u16 [%rd33], %rs1;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r64, %r49, %r32, %r10;
setp.lt.u32	%p10, %r64, %r29;
@%p10 bra BB161_6;

BB161_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<5>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB162_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB162_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs1, [%rd23];
st.global.u16 [%rd20], %rs1;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p2, %rd24, %rd14;
@%p2 bra BB162_2;

BB162_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot163[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<2>;
.reg .b32 %r<32>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot163;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorPowOpIsLi1EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB163_2;

BB163_1:
mul.wide.s32 %rd53, %r28, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB163_1;

BB163_2:
mov.u32 %r29, 0;
@%p1 bra BB163_4;

BB163_3:
mul.wide.s32 %rd57, %r29, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB163_3;

BB163_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB163_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB163_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB163_11;

BB163_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r30;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB163_9;
bra.uni BB163_8;

BB163_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB163_10;

BB163_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB163_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB163_7;

BB163_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB163_16;

BB163_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB163_14;
bra.uni BB163_13;

BB163_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB163_15;

BB163_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB163_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB163_12;

BB163_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.u16 %rs1, [%rd85];
st.global.u16 [%rd81], %rs1;
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd86, %r26, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p12, %rd105, %rd50;
@%p12 bra BB163_6;

BB163_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<18>;
.reg .b32 %r<18>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r17, %r1, %r11, %r12;
setp.ge.u32	%p1, %r17, %r10;
@%p1 bra BB164_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB164_2:
mul.lo.s32 %r14, %r17, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r17, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs17, [%rd8];
mul.wide.s16 %r16, %rs17, %rs17;
st.global.u16 [%rd6], %r16;
add.s32 %r17, %r5, %r17;
setp.lt.u32	%p2, %r17, %r10;
@%p2 bra BB164_2;

BB164_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .b32 %r<43>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r4, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r42, %r4, %r30, %r31;
setp.ge.u32	%p1, %r42, %r21;
@%p1 bra BB165_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r4;
cvta.to.global.u64 %rd2, %rd4;

BB165_2:
mul.lo.s32 %r33, %r42, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r42, %r24;
add.s32 %r35, %r34, %r42;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r42, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd8];
mul.wide.s16 %r41, %rs9, %rs9;
st.global.u16 [%rd6], %r41;
add.s32 %r42, %r9, %r42;
setp.lt.u32	%p2, %r42, %r21;
@%p2 bra BB165_2;

BB165_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot166[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<45>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot166;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r34, 0;
mov.pred %p1, 0;
@%p1 bra BB166_2;

BB166_1:
mul.wide.s32 %rd11, %r34, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r34, %r34, 1;
setp.lt.u32	%p2, %r34, 27;
@%p2 bra BB166_1;

BB166_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r41, %r3, %r21, %r22;
setp.ge.u32	%p3, %r41, %r19;
@%p3 bra BB166_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB166_4:
mov.u32 %r36, %r41;
mov.u32 %r8, %r36;
mov.u64 %rd22, %rd5;
mov.u32 %r43, 0;
mov.u32 %r44, %r43;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r35, %r7;
mov.u32 %r39, %r8;
mov.u32 %r40, %r8;
@%p4 bra BB166_6;

BB166_5:
mov.u32 %r10, %r40;
mov.u32 %r9, %r35;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r44, %r29, %r28, %r44;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r35, %r14;
mov.u32 %r39, %r13;
mov.u32 %r40, %r13;
mov.u32 %r43, %r44;
@%p5 bra BB166_5;

BB166_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r39, %r43;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs9, [%rd21];
mul.wide.s16 %r33, %rs9, %rs9;
st.global.u16 [%rd17], %r33;
add.s32 %r41, %r6, %r8;
setp.lt.u32	%p6, %r41, %r19;
@%p6 bra BB166_4;

BB166_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .b32 %r<43>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r42, %r1, %r30, %r31;
setp.ge.u32	%p1, %r42, %r21;
@%p1 bra BB167_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r1;
cvta.to.global.u64 %rd2, %rd3;

BB167_2:
mul.hi.u32 %r33, %r42, %r24;
add.s32 %r34, %r33, %r42;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r42, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r42, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd8];
mul.wide.s16 %r41, %rs9, %rs9;
st.global.u16 [%rd6], %r41;
add.s32 %r42, %r9, %r42;
setp.lt.u32	%p2, %r42, %r21;
@%p2 bra BB167_2;

BB167_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<68>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r67, %r47, %r48, %r49;
setp.ge.u32	%p1, %r67, %r30;
@%p1 bra BB168_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB168_2:
mul.hi.u32 %r50, %r67, %r33;
add.s32 %r51, %r50, %r67;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r67, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r67, %r41;
add.s32 %r58, %r57, %r67;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r67, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs1, [%rd8];
mul.wide.s16 %r64, %rs1, %rs1;
st.global.u16 [%rd6], %r64;
mov.u32 %r66, %nctaid.x;
mad.lo.s32 %r67, %r66, %r47, %r67;
setp.lt.u32	%p2, %r67, %r30;
@%p2 bra BB168_2;

BB168_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot169[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<2>;
.reg .b32 %r<70>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot169;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r59, 0;
mov.pred %p1, 0;
@%p1 bra BB169_2;

BB169_1:
mul.wide.s32 %rd12, %r59, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p2, %r59, 27;
@%p2 bra BB169_1;

BB169_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r66, %r40, %r41, %r42;
setp.ge.u32	%p3, %r66, %r30;
@%p3 bra BB169_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB169_4:
mov.u32 %r61, %r66;
mov.u32 %r11, %r61;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r68, 0;
mov.u32 %r69, %r68;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r60, %r9;
mov.u32 %r64, %r11;
mov.u32 %r65, %r11;
@%p4 bra BB169_6;

BB169_5:
mov.u32 %r14, %r65;
mov.u32 %r13, %r60;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r69, %r48, %r47, %r69;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r60, %r18;
mov.u32 %r64, %r17;
mov.u32 %r65, %r17;
mov.u32 %r68, %r69;
@%p5 bra BB169_5;

BB169_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r64, %r68;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd21];
mul.wide.s16 %r56, %rs1, %rs1;
st.global.u16 [%rd19], %r56;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r66, %r58, %r40, %r11;
setp.lt.u32	%p6, %r66, %r30;
@%p6 bra BB169_4;

BB169_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot170[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<45>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot170;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r34, 0;
mov.pred %p1, 0;
@%p1 bra BB170_2;

BB170_1:
mul.wide.s32 %rd11, %r34, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r34, %r34, 1;
setp.lt.u32	%p2, %r34, 27;
@%p2 bra BB170_1;

BB170_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r41, %r3, %r21, %r22;
setp.ge.u32	%p3, %r41, %r19;
@%p3 bra BB170_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB170_4:
mov.u32 %r36, %r41;
mov.u32 %r8, %r36;
mov.u64 %rd22, %rd5;
mov.u32 %r43, 0;
mov.u32 %r44, %r43;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r35, %r7;
mov.u32 %r39, %r8;
mov.u32 %r40, %r8;
@%p4 bra BB170_6;

BB170_5:
mov.u32 %r10, %r40;
mov.u32 %r9, %r35;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r44, %r29, %r28, %r44;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r35, %r14;
mov.u32 %r39, %r13;
mov.u32 %r40, %r13;
mov.u32 %r43, %r44;
@%p5 bra BB170_5;

BB170_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r39, %r43;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs9, [%rd21];
mul.wide.s16 %r33, %rs9, %rs9;
st.global.u16 [%rd19], %r33;
add.s32 %r41, %r6, %r8;
setp.lt.u32	%p6, %r41, %r19;
@%p6 bra BB170_4;

BB170_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot171[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<2>;
.reg .b32 %r<70>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot171;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r59, 0;
mov.pred %p1, 0;
@%p1 bra BB171_2;

BB171_1:
mul.wide.s32 %rd12, %r59, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p2, %r59, 27;
@%p2 bra BB171_1;

BB171_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r66, %r39, %r40, %r41;
setp.ge.u32	%p3, %r66, %r29;
@%p3 bra BB171_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB171_4:
mov.u32 %r61, %r66;
mov.u32 %r11, %r61;
mov.u64 %rd22, %rd6;
mov.u32 %r68, 0;
mov.u32 %r69, %r68;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r60, %r9;
mov.u32 %r64, %r11;
mov.u32 %r65, %r11;
@%p4 bra BB171_6;

BB171_5:
mov.u32 %r13, %r65;
mov.u32 %r12, %r60;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r69, %r47, %r46, %r69;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r60, %r17;
mov.u32 %r64, %r16;
mov.u32 %r65, %r16;
mov.u32 %r68, %r69;
@%p5 bra BB171_5;

BB171_6:
mad.lo.s32 %r48, %r10, %r64, %r68;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd21];
mul.wide.s16 %r56, %rs1, %rs1;
st.global.u16 [%rd19], %r56;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r66, %r58, %r39, %r11;
setp.lt.u32	%p6, %r66, %r29;
@%p6 bra BB171_4;

BB171_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot172[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<2>;
.reg .b32 %r<73>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot172;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r51, 0;
mov.pred %p1, 0;
@%p1 bra BB172_2;

BB172_1:
mul.wide.s32 %rd20, %r51, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p2, %r51, 27;
@%p2 bra BB172_1;

BB172_2:
mov.u32 %r52, 0;
@%p1 bra BB172_4;

BB172_3:
mul.wide.s32 %rd24, %r52, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r52, %r52, 1;
setp.lt.u32	%p4, %r52, 27;
@%p4 bra BB172_3;

BB172_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r65, %r32, %r33, %r34;
setp.ge.u32	%p5, %r65, %r29;
@%p5 bra BB172_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB172_6:
mov.u32 %r55, %r65;
mov.u32 %r10, %r55;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r72, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r53, %r6;
mov.u32 %r63, %r10;
mov.u32 %r64, %r10;
mov.u32 %r71, %r38;
@%p6 bra BB172_8;

BB172_7:
mov.u32 %r12, %r64;
mov.u32 %r11, %r53;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r72, %r41, %r40, %r72;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r53, %r16;
mov.u32 %r63, %r15;
mov.u32 %r64, %r15;
mov.u32 %r66, %r72;
mov.u32 %r71, %r66;
@%p7 bra BB172_7;

BB172_8:
mov.u32 %r18, %r71;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r63, %r18;
mov.u32 %r70, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r54, %r8;
mov.u32 %r62, %r10;
mov.u32 %r61, %r10;
mov.u32 %r69, %r38;
@%p8 bra BB172_10;

BB172_9:
mov.u32 %r20, %r54;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r62, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r70, %r46, %r45, %r70;
div.u32 %r62, %r62, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r54, %r25;
mov.u32 %r61, %r62;
mov.u32 %r69, %r70;
@%p9 bra BB172_9;

BB172_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r61, %r69;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %rs1, [%rd35];
mul.wide.s16 %r48, %rs1, %rs1;
st.global.u16 [%rd33], %r48;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r65, %r50, %r32, %r10;
setp.lt.u32	%p10, %r65, %r29;
@%p10 bra BB172_6;

BB172_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<6>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB173_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB173_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs1, [%rd23];
mul.wide.s16 %r5, %rs1, %rs1;
st.global.u16 [%rd20], %r5;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p2, %rd24, %rd14;
@%p2 bra BB173_2;

BB173_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot174[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<2>;
.reg .b32 %r<33>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot174;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorPowOpIsLi2EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r29, 0;
mov.pred %p1, 0;
@%p1 bra BB174_2;

BB174_1:
mul.wide.s32 %rd53, %r29, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p2, %r29, 52;
@%p2 bra BB174_1;

BB174_2:
mov.u32 %r30, 0;
@%p1 bra BB174_4;

BB174_3:
mul.wide.s32 %rd57, %r30, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p4, %r30, 52;
@%p4 bra BB174_3;

BB174_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB174_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB174_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r31, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB174_11;

BB174_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r31;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB174_9;
bra.uni BB174_8;

BB174_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB174_10;

BB174_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB174_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r31, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB174_7;

BB174_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r32, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB174_16;

BB174_12:
mov.u32 %r9, %r32;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB174_14;
bra.uni BB174_13;

BB174_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB174_15;

BB174_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB174_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r32, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB174_12;

BB174_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.u16 %rs1, [%rd85];
mul.wide.s16 %r26, %rs1, %rs1;
st.global.u16 [%rd81], %r26;
mov.u32 %r27, %nctaid.x;
mul.wide.u32 %rd86, %r27, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p12, %rd105, %rd50;
@%p12 bra BB174_6;

BB174_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<20>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r2, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r19, %r2, %r11, %r12;
setp.ge.u32	%p1, %r19, %r10;
@%p1 bra BB175_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r2;

BB175_2:
mul.lo.s32 %r14, %r19, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r19, %r1;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r16, [%rd8];
mul.lo.s32 %r17, %r16, %r16;
mul.lo.s32 %r18, %r17, %r16;
st.global.u16 [%rd6], %r18;
add.s32 %r19, %r5, %r19;
setp.lt.u32	%p2, %r19, %r10;
@%p2 bra BB175_2;

BB175_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r6, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r44, %r6, %r30, %r31;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB176_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r6;
cvta.to.global.u64 %rd2, %rd4;

BB176_2:
mul.lo.s32 %r33, %r44, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r41, [%rd8];
mul.lo.s32 %r42, %r41, %r41;
mul.lo.s32 %r43, %r42, %r41;
st.global.u16 [%rd6], %r43;
add.s32 %r44, %r9, %r44;
setp.lt.u32	%p2, %r44, %r21;
@%p2 bra BB176_2;

BB176_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot177[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<47>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot177;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB177_2;

BB177_1:
mul.wide.s32 %rd11, %r36, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB177_1;

BB177_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r43, %r3, %r21, %r22;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB177_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB177_4:
mov.u32 %r38, %r43;
mov.u32 %r8, %r38;
mov.u64 %rd22, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r37, %r7;
mov.u32 %r41, %r8;
mov.u32 %r42, %r8;
@%p4 bra BB177_6;

BB177_5:
mov.u32 %r10, %r42;
mov.u32 %r9, %r37;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r37, %r14;
mov.u32 %r41, %r13;
mov.u32 %r42, %r13;
mov.u32 %r45, %r46;
@%p5 bra BB177_5;

BB177_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.s16 %r33, [%rd21];
mul.lo.s32 %r34, %r33, %r33;
mul.lo.s32 %r35, %r34, %r33;
st.global.u16 [%rd17], %r35;
add.s32 %r43, %r6, %r8;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB177_4;

BB177_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r2, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r44, %r2, %r30, %r31;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB178_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r2;
cvta.to.global.u64 %rd2, %rd3;

BB178_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r44, %r1;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.s16 %r41, [%rd8];
mul.lo.s32 %r42, %r41, %r41;
mul.lo.s32 %r43, %r42, %r41;
st.global.u16 [%rd6], %r43;
add.s32 %r44, %r9, %r44;
setp.lt.u32	%p2, %r44, %r21;
@%p2 bra BB178_2;

BB178_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b32 %r<70>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r69, %r47, %r48, %r49;
setp.ge.u32	%p1, %r69, %r30;
@%p1 bra BB179_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB179_2:
mul.hi.u32 %r50, %r69, %r33;
add.s32 %r51, %r50, %r69;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r69, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r69, %r41;
add.s32 %r58, %r57, %r69;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r69, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r64, [%rd8];
mul.lo.s32 %r65, %r64, %r64;
mul.lo.s32 %r66, %r65, %r64;
st.global.u16 [%rd6], %r66;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r47, %r69;
setp.lt.u32	%p2, %r69, %r30;
@%p2 bra BB179_2;

BB179_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot180[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<72>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot180;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB180_2;

BB180_1:
mul.wide.s32 %rd12, %r61, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB180_1;

BB180_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB180_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB180_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r62, %r9;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB180_6;

BB180_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB180_5;

BB180_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r66, %r70;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r56, [%rd21];
mul.lo.s32 %r57, %r56, %r56;
mul.lo.s32 %r58, %r57, %r56;
st.global.u16 [%rd19], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB180_4;

BB180_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot181[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<47>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot181;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r1, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB181_2;

BB181_1:
mul.wide.s32 %rd11, %r36, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB181_1;

BB181_2:
mov.u32 %r4, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r43, %r4, %r21, %r22;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB181_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r4;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB181_4:
mov.u32 %r38, %r43;
mov.u32 %r8, %r38;
mov.u64 %rd22, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r37, %r7;
mov.u32 %r41, %r8;
mov.u32 %r42, %r8;
@%p4 bra BB181_6;

BB181_5:
mov.u32 %r10, %r42;
mov.u32 %r9, %r37;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r37, %r14;
mov.u32 %r41, %r13;
mov.u32 %r42, %r13;
mov.u32 %r45, %r46;
@%p5 bra BB181_5;

BB181_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r1;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.s16 %r33, [%rd21];
mul.lo.s32 %r34, %r33, %r33;
mul.lo.s32 %r35, %r34, %r33;
st.global.u16 [%rd19], %r35;
add.s32 %r43, %r6, %r8;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB181_4;

BB181_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot182[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<72>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot182;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB182_2;

BB182_1:
mul.wide.s32 %rd12, %r61, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB182_1;

BB182_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r68, %r39, %r40, %r41;
setp.ge.u32	%p3, %r68, %r29;
@%p3 bra BB182_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB182_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd22, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r62, %r9;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB182_6;

BB182_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r71, %r47, %r46, %r71;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB182_5;

BB182_6:
mad.lo.s32 %r48, %r10, %r66, %r70;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r56, [%rd21];
mul.lo.s32 %r57, %r56, %r56;
mul.lo.s32 %r58, %r57, %r56;
st.global.u16 [%rd19], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r39, %r11;
setp.lt.u32	%p6, %r68, %r29;
@%p6 bra BB182_4;

BB182_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot183[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<75>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot183;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB183_2;

BB183_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB183_1;

BB183_2:
mov.u32 %r54, 0;
@%p1 bra BB183_4;

BB183_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB183_3;

BB183_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB183_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB183_6:
mov.u32 %r57, %r67;
mov.u32 %r10, %r57;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r74, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r55, %r6;
mov.u32 %r65, %r10;
mov.u32 %r66, %r10;
mov.u32 %r73, %r38;
@%p6 bra BB183_8;

BB183_7:
mov.u32 %r12, %r66;
mov.u32 %r11, %r55;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r74, %r41, %r40, %r74;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r55, %r16;
mov.u32 %r65, %r15;
mov.u32 %r66, %r15;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB183_7;

BB183_8:
mov.u32 %r18, %r73;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r65, %r18;
mov.u32 %r72, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r56, %r8;
mov.u32 %r64, %r10;
mov.u32 %r63, %r10;
mov.u32 %r71, %r38;
@%p8 bra BB183_10;

BB183_9:
mov.u32 %r20, %r56;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r64, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r72, %r46, %r45, %r72;
div.u32 %r64, %r64, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r56, %r25;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB183_9;

BB183_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r63, %r71;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.s16 %r48, [%rd35];
mul.lo.s32 %r49, %r48, %r48;
mul.lo.s32 %r50, %r49, %r48;
st.global.u16 [%rd33], %r50;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r10;
setp.lt.u32	%p10, %r67, %r29;
@%p10 bra BB183_6;

BB183_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB184_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB184_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.s16 %r5, [%rd23];
mul.lo.s32 %r6, %r5, %r5;
mul.lo.s32 %r7, %r6, %r5;
st.global.u16 [%rd20], %r7;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p2, %rd24, %rd14;
@%p2 bra BB184_2;

BB184_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot185[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b32 %r<35>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot185;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorPowOpIsLi3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r31, 0;
mov.pred %p1, 0;
@%p1 bra BB185_2;

BB185_1:
mul.wide.s32 %rd53, %r31, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r31, %r31, 1;
setp.lt.u32	%p2, %r31, 52;
@%p2 bra BB185_1;

BB185_2:
mov.u32 %r32, 0;
@%p1 bra BB185_4;

BB185_3:
mul.wide.s32 %rd57, %r32, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p4, %r32, 52;
@%p4 bra BB185_3;

BB185_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB185_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB185_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r33, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB185_11;

BB185_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r33;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB185_9;
bra.uni BB185_8;

BB185_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB185_10;

BB185_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB185_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r33, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB185_7;

BB185_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r34, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB185_16;

BB185_12:
mov.u32 %r9, %r34;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB185_14;
bra.uni BB185_13;

BB185_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB185_15;

BB185_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB185_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r34, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB185_12;

BB185_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.s16 %r26, [%rd85];
mul.lo.s32 %r27, %r26, %r26;
mul.lo.s32 %r28, %r27, %r26;
st.global.u16 [%rd81], %r28;
mov.u32 %r29, %nctaid.x;
mul.wide.u32 %rd86, %r29, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p12, %rd105, %rd50;
@%p12 bra BB185_6;

BB185_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<35>;
.reg .b32 %r<24>;
.reg .b64 %rd<16>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r23, %r1, %r11, %r12;
setp.ge.u32	%p1, %r23, %r10;
@%p1 bra BB186_7;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB186_2:
mul.lo.s32 %r14, %r23, %r9;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd2, %rd5;
ld.global.u16 %rs30, [%rd6];
setp.gt.s16	%p2, %rs1, -1;
@%p2 bra BB186_4;

mov.u64 %rd7, $str;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, $str1;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, __T27;
cvta.global.u64 %rd12, %rd11;
mov.u32 %r15, 27;
mov.u64 %rd13, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd8;
.param .b64 param1;
st.param.b64	[param1+0], %rd10;
.param .b32 param2;
st.param.b32	[param2+0], %r15;
.param .b64 param3;
st.param.b64	[param3+0], %rd12;
.param .b64 param4;
st.param.b64	[param4+0], %rd13;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB186_4:
setp.eq.s16	%p3, %rs1, 0;
mov.u16 %rs34, 1;
mov.u16 %rs33, %rs34;
mov.u16 %rs31, %rs1;
@%p3 bra BB186_6;

BB186_5:
mov.u16 %rs5, %rs31;
and.b16 %rs28, %rs5, 1;
setp.eq.b16	%p4, %rs28, 1;
not.pred %p5, %p4;
mul.wide.s16 %r16, %rs34, %rs30;
cvt.u16.u32	%rs29, %r16;
selp.b16	%rs34, %rs34, %rs29, %p5;
cvt.s32.s16	%r17, %rs5;
shr.u32 %r18, %r17, 31;
add.s32 %r19, %r17, %r18;
shr.u32 %r20, %r19, 1;
cvt.u16.u32	%rs7, %r20;
mul.wide.s16 %r21, %rs30, %rs30;
cvt.u16.u32	%rs30, %r21;
setp.ne.s16	%p6, %rs7, 0;
mov.u16 %rs31, %rs7;
mov.u16 %rs33, %rs34;
@%p6 bra BB186_5;

BB186_6:
mul.lo.s32 %r22, %r23, %r8;
mul.wide.u32 %rd14, %r22, 2;
add.s64 %rd15, %rd1, %rd14;
st.global.u16 [%rd15], %rs33;
add.s32 %r23, %r5, %r23;
setp.lt.u32	%p7, %r23, %r10;
@%p7 bra BB186_2;

BB186_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<27>;
.reg .b32 %r<49>;
.reg .b64 %rd<16>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r48, %r28, %r29, %r30;
setp.ge.u32	%p1, %r48, %r19;
@%p1 bra BB187_7;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB187_2:
mul.hi.u32 %r31, %r48, %r22;
add.s32 %r32, %r31, %r48;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r48, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd5, %r37, 2;
add.s64 %rd6, %rd2, %rd5;
ld.global.u16 %rs22, [%rd6];
setp.gt.s16	%p2, %rs1, -1;
@%p2 bra BB187_4;

mov.u64 %rd7, $str;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, $str1;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, __T27;
cvta.global.u64 %rd12, %rd11;
mov.u32 %r38, 27;
mov.u64 %rd13, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd8;
.param .b64 param1;
st.param.b64	[param1+0], %rd10;
.param .b32 param2;
st.param.b32	[param2+0], %r38;
.param .b64 param3;
st.param.b64	[param3+0], %rd12;
.param .b64 param4;
st.param.b64	[param4+0], %rd13;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB187_4:
setp.eq.s16	%p3, %rs1, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
mov.u16 %rs23, %rs1;
@%p3 bra BB187_6;

BB187_5:
mov.u16 %rs5, %rs23;
and.b16 %rs20, %rs5, 1;
setp.eq.b16	%p4, %rs20, 1;
not.pred %p5, %p4;
mul.wide.s16 %r39, %rs26, %rs22;
cvt.u16.u32	%rs21, %r39;
selp.b16	%rs26, %rs26, %rs21, %p5;
cvt.s32.s16	%r40, %rs5;
shr.u32 %r41, %r40, 31;
add.s32 %r42, %r40, %r41;
shr.u32 %r43, %r42, 1;
cvt.u16.u32	%rs7, %r43;
mul.wide.s16 %r44, %rs22, %rs22;
cvt.u16.u32	%rs22, %r44;
setp.ne.s16	%p6, %rs7, 0;
mov.u16 %rs23, %rs7;
mov.u16 %rs25, %rs26;
@%p6 bra BB187_5;

BB187_6:
mul.lo.s32 %r45, %r48, %r10;
mul.wide.u32 %rd14, %r45, 2;
add.s64 %rd15, %rd1, %rd14;
st.global.u16 [%rd15], %rs25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r28, %r48;
setp.lt.u32	%p7, %r48, %r19;
@%p7 bra BB187_2;

BB187_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot188[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<28>;
.reg .b32 %r<51>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot188;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs14, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB188_2;

BB188_1:
mul.wide.s32 %rd11, %r40, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB188_1;

BB188_2:
mov.u16 %rs1, %rs14;
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r47, %r3, %r21, %r22;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB188_11;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB188_4:
mov.u32 %r42, %r47;
mov.u32 %r8, %r42;
mov.u64 %rd28, %rd5;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r41, %r7;
mov.u32 %r45, %r8;
mov.u32 %r46, %r8;
@%p4 bra BB188_6;

BB188_5:
mov.u32 %r10, %r46;
mov.u32 %r9, %r41;
ld.local.u32 %r27, [%rd28+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd28+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r13, %r10, %r27;
add.s64 %rd28, %rd28, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r41, %r14;
mov.u32 %r45, %r13;
mov.u32 %r46, %r13;
mov.u32 %r49, %r50;
@%p5 bra BB188_5;

BB188_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r45, %r49;
ld.local.u64 %rd16, [%rd1];
mul.wide.u32 %rd17, %r31, 2;
add.s64 %rd18, %rd16, %rd17;
ld.u16 %rs23, [%rd18];
setp.gt.s16	%p6, %rs14, -1;
@%p6 bra BB188_8;

mov.u64 %rd19, $str;
cvta.global.u64 %rd20, %rd19;
mov.u64 %rd21, $str1;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, __T27;
cvta.global.u64 %rd24, %rd23;
mov.u32 %r32, 27;
mov.u64 %rd25, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd20;
.param .b64 param1;
st.param.b64	[param1+0], %rd22;
.param .b32 param2;
st.param.b32	[param2+0], %r32;
.param .b64 param3;
st.param.b64	[param3+0], %rd24;
.param .b64 param4;
st.param.b64	[param4+0], %rd25;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB188_8:
setp.eq.s16	%p7, %rs14, 0;
mov.u16 %rs27, 1;
mov.u16 %rs26, %rs27;
mov.u16 %rs24, %rs1;
@%p7 bra BB188_10;

BB188_9:
mov.u16 %rs5, %rs24;
and.b16 %rs21, %rs5, 1;
setp.eq.b16	%p8, %rs21, 1;
not.pred %p9, %p8;
mul.wide.s16 %r33, %rs27, %rs23;
cvt.u16.u32	%rs22, %r33;
selp.b16	%rs27, %rs27, %rs22, %p9;
cvt.s32.s16	%r34, %rs5;
shr.u32 %r35, %r34, 31;
add.s32 %r36, %r34, %r35;
shr.u32 %r37, %r36, 1;
cvt.u16.u32	%rs7, %r37;
mul.wide.s16 %r38, %rs23, %rs23;
cvt.u16.u32	%rs23, %r38;
setp.ne.s16	%p10, %rs7, 0;
mov.u16 %rs24, %rs7;
mov.u16 %rs26, %rs27;
@%p10 bra BB188_9;

BB188_10:
mul.lo.s32 %r39, %r8, %r18;
mul.wide.u32 %rd26, %r39, 2;
add.s64 %rd27, %rd4, %rd26;
st.global.u16 [%rd27], %rs26;
add.s32 %r47, %r6, %r8;
setp.lt.u32	%p11, %r47, %r19;
@%p11 bra BB188_4;

BB188_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<27>;
.reg .b32 %r<49>;
.reg .b64 %rd<16>;


ld.param.v2.u32 {%r21, %r22}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r29, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r48, %r29, %r30, %r31;
setp.ge.u32	%p1, %r48, %r20;
@%p1 bra BB189_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;

BB189_2:
mul.hi.u32 %r9, %r48, %r23;
mul.lo.s32 %r32, %r48, %r19;
mul.wide.u32 %rd5, %r32, 2;
add.s64 %rd6, %rd1, %rd5;
ld.global.u16 %rs22, [%rd6];
setp.gt.s16	%p2, %rs1, -1;
@%p2 bra BB189_4;

mov.u64 %rd7, $str;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, $str1;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, __T27;
cvta.global.u64 %rd12, %rd11;
mov.u32 %r33, 27;
mov.u64 %rd13, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd8;
.param .b64 param1;
st.param.b64	[param1+0], %rd10;
.param .b32 param2;
st.param.b32	[param2+0], %r33;
.param .b64 param3;
st.param.b64	[param3+0], %rd12;
.param .b64 param4;
st.param.b64	[param4+0], %rd13;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB189_4:
setp.eq.s16	%p3, %rs1, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
mov.u16 %rs23, %rs1;
@%p3 bra BB189_6;

BB189_5:
mov.u16 %rs5, %rs23;
and.b16 %rs20, %rs5, 1;
setp.eq.b16	%p4, %rs20, 1;
not.pred %p5, %p4;
mul.wide.s16 %r34, %rs26, %rs22;
cvt.u16.u32	%rs21, %r34;
selp.b16	%rs26, %rs26, %rs21, %p5;
cvt.s32.s16	%r35, %rs5;
shr.u32 %r36, %r35, 31;
add.s32 %r37, %r35, %r36;
shr.u32 %r38, %r37, 1;
cvt.u16.u32	%rs7, %r38;
mul.wide.s16 %r39, %rs22, %rs22;
cvt.u16.u32	%rs22, %r39;
setp.ne.s16	%p6, %rs7, 0;
mov.u16 %rs23, %rs7;
mov.u16 %rs25, %rs26;
@%p6 bra BB189_5;

BB189_6:
add.s32 %r40, %r9, %r48;
shr.u32 %r41, %r40, %r24;
mul.lo.s32 %r42, %r41, %r26;
sub.s32 %r43, %r48, %r42;
mul.lo.s32 %r44, %r43, %r22;
mad.lo.s32 %r45, %r21, %r41, %r44;
mul.wide.u32 %rd14, %r45, 2;
add.s64 %rd15, %rd2, %rd14;
st.global.u16 [%rd15], %rs25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r29, %r48;
setp.lt.u32	%p7, %r48, %r20;
@%p7 bra BB189_2;

BB189_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<74>;
.reg .b64 %rd<16>;


ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r48, %ntid.x;
mov.u32 %r49, %ctaid.x;
mov.u32 %r50, %tid.x;
mad.lo.s32 %r73, %r48, %r49, %r50;
setp.ge.u32	%p1, %r73, %r31;
@%p1 bra BB190_7;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB190_2:
mul.hi.u32 %r13, %r73, %r34;
mul.hi.u32 %r51, %r73, %r42;
add.s32 %r52, %r51, %r73;
shr.u32 %r53, %r52, %r43;
mul.lo.s32 %r54, %r53, %r45;
sub.s32 %r55, %r73, %r54;
mul.lo.s32 %r56, %r55, %r41;
mad.lo.s32 %r57, %r40, %r53, %r56;
mul.wide.u32 %rd5, %r57, 2;
add.s64 %rd6, %rd2, %rd5;
ld.global.u16 %rs14, [%rd6];
setp.gt.s16	%p2, %rs1, -1;
@%p2 bra BB190_4;

mov.u64 %rd7, $str;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, $str1;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, __T27;
cvta.global.u64 %rd12, %rd11;
mov.u32 %r58, 27;
mov.u64 %rd13, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd8;
.param .b64 param1;
st.param.b64	[param1+0], %rd10;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd12;
.param .b64 param4;
st.param.b64	[param4+0], %rd13;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB190_4:
setp.eq.s16	%p3, %rs1, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs15, %rs1;
@%p3 bra BB190_6;

BB190_5:
mov.u16 %rs5, %rs15;
and.b16 %rs12, %rs5, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r59, %rs18, %rs14;
cvt.u16.u32	%rs13, %r59;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r60, %rs5;
shr.u32 %r61, %r60, 31;
add.s32 %r62, %r60, %r61;
shr.u32 %r63, %r62, 1;
cvt.u16.u32	%rs7, %r63;
mul.wide.s16 %r64, %rs14, %rs14;
cvt.u16.u32	%rs14, %r64;
setp.ne.s16	%p6, %rs7, 0;
mov.u16 %rs15, %rs7;
mov.u16 %rs17, %rs18;
@%p6 bra BB190_5;

BB190_6:
add.s32 %r65, %r13, %r73;
shr.u32 %r66, %r65, %r35;
mul.lo.s32 %r67, %r66, %r37;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r33;
mad.lo.s32 %r70, %r32, %r66, %r69;
mul.wide.u32 %rd14, %r70, 2;
add.s64 %rd15, %rd1, %rd14;
st.global.u16 [%rd15], %rs17;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r48, %r73;
setp.lt.u32	%p7, %r73, %r31;
@%p7 bra BB190_2;

BB190_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot191[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<20>;
.reg .b32 %r<75>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot191;
cvta.local.u64 %SP, %rd28;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB191_2;

BB191_1:
mul.wide.s32 %rd10, %r66, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB191_1;

BB191_2:
mov.u16 %rs1, %rs10;
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r73, %r40, %r41, %r42;
setp.ge.u32	%p3, %r73, %r30;
@%p3 bra BB191_12;

cvta.to.global.u64 %rd4, %rd8;

BB191_4:
mov.u32 %r68, %r73;
mov.u32 %r9, %r68;
mul.hi.u32 %r10, %r9, %r34;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r67, %r11, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r9;
@%p4 bra BB191_7;

mul.wide.s32 %rd14, %r11, 4;
add.s64 %rd27, %rd1, %rd14;
mov.u32 %r74, 0;
mov.u32 %r72, %r9;

BB191_6:
ld.local.u32 %r46, [%rd27+4];
rem.u32 %r47, %r72, %r46;
ld.local.u32 %r48, [%rd27+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r72, %r72, %r46;
add.s64 %rd27, %rd27, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB191_6;

BB191_7:
mov.u32 %r19, %r71;
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r19, %r74;
ld.local.u64 %rd15, [%rd1];
mul.wide.u32 %rd16, %r50, 2;
add.s64 %rd17, %rd15, %rd16;
ld.u16 %rs15, [%rd17];
setp.gt.s16	%p6, %rs10, -1;
@%p6 bra BB191_9;

mov.u64 %rd18, $str;
cvta.global.u64 %rd19, %rd18;
mov.u64 %rd20, $str1;
cvta.global.u64 %rd21, %rd20;
mov.u64 %rd22, __T27;
cvta.global.u64 %rd23, %rd22;
mov.u32 %r51, 27;
mov.u64 %rd24, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd19;
.param .b64 param1;
st.param.b64	[param1+0], %rd21;
.param .b32 param2;
st.param.b32	[param2+0], %r51;
.param .b64 param3;
st.param.b64	[param3+0], %rd23;
.param .b64 param4;
st.param.b64	[param4+0], %rd24;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB191_9:
setp.eq.s16	%p7, %rs10, 0;
mov.u16 %rs19, 1;
mov.u16 %rs18, %rs19;
mov.u16 %rs16, %rs1;
@%p7 bra BB191_11;

BB191_10:
mov.u16 %rs5, %rs16;
and.b16 %rs13, %rs5, 1;
setp.eq.b16	%p8, %rs13, 1;
not.pred %p9, %p8;
mul.wide.s16 %r52, %rs19, %rs15;
cvt.u16.u32	%rs14, %r52;
selp.b16	%rs19, %rs19, %rs14, %p9;
cvt.s32.s16	%r53, %rs5;
shr.u32 %r54, %r53, 31;
add.s32 %r55, %r53, %r54;
shr.u32 %r56, %r55, 1;
cvt.u16.u32	%rs7, %r56;
mul.wide.s16 %r57, %rs15, %rs15;
cvt.u16.u32	%rs15, %r57;
setp.ne.s16	%p10, %rs7, 0;
mov.u16 %rs16, %rs7;
mov.u16 %rs18, %rs19;
@%p10 bra BB191_10;

BB191_11:
add.s32 %r58, %r10, %r9;
shr.u32 %r59, %r58, %r35;
mul.lo.s32 %r60, %r59, %r37;
sub.s32 %r61, %r9, %r60;
mul.lo.s32 %r62, %r61, %r33;
mad.lo.s32 %r63, %r32, %r59, %r62;
mul.wide.u32 %rd25, %r63, 2;
add.s64 %rd26, %rd4, %rd25;
st.global.u16 [%rd26], %rs18;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r40, %r9;
setp.lt.u32	%p11, %r73, %r30;
@%p11 bra BB191_4;

BB191_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot192[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<28>;
.reg .b32 %r<51>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot192;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs14, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB192_2;

BB192_1:
mul.wide.s32 %rd12, %r40, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB192_1;

BB192_2:
mov.u16 %rs1, %rs14;
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r47, %r3, %r21, %r22;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB192_11;

cvta.to.global.u64 %rd4, %rd10;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd16, %r24, 4;
add.s64 %rd5, %rd1, %rd16;

BB192_4:
mov.u32 %r42, %r47;
mov.u32 %r8, %r42;
mov.u64 %rd28, %rd5;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r41, %r7;
mov.u32 %r45, %r8;
mov.u32 %r46, %r8;
@%p4 bra BB192_6;

BB192_5:
mov.u32 %r10, %r46;
mov.u32 %r9, %r41;
ld.local.u32 %r27, [%rd28+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd28+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r13, %r10, %r27;
add.s64 %rd28, %rd28, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r41, %r14;
mov.u32 %r45, %r13;
mov.u32 %r46, %r13;
mov.u32 %r49, %r50;
@%p5 bra BB192_5;

BB192_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r45, %r49;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd9, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd19, %r32, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs23, [%rd20];
setp.gt.s16	%p6, %rs14, -1;
@%p6 bra BB192_8;

mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T27;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r33, 27;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r33;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB192_8:
setp.eq.s16	%p7, %rs14, 0;
mov.u16 %rs27, 1;
mov.u16 %rs26, %rs27;
mov.u16 %rs24, %rs1;
@%p7 bra BB192_10;

BB192_9:
mov.u16 %rs5, %rs24;
and.b16 %rs21, %rs5, 1;
setp.eq.b16	%p8, %rs21, 1;
not.pred %p9, %p8;
mul.wide.s16 %r34, %rs27, %rs23;
cvt.u16.u32	%rs22, %r34;
selp.b16	%rs27, %rs27, %rs22, %p9;
cvt.s32.s16	%r35, %rs5;
shr.u32 %r36, %r35, 31;
add.s32 %r37, %r35, %r36;
shr.u32 %r38, %r37, 1;
cvt.u16.u32	%rs7, %r38;
mul.wide.s16 %r39, %rs23, %rs23;
cvt.u16.u32	%rs23, %r39;
setp.ne.s16	%p10, %rs7, 0;
mov.u16 %rs24, %rs7;
mov.u16 %rs26, %rs27;
@%p10 bra BB192_9;

BB192_10:
st.u16 [%rd9], %rs26;
add.s32 %r47, %r6, %r8;
setp.lt.u32	%p11, %r47, %r19;
@%p11 bra BB192_4;

BB192_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot193[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<20>;
.reg .b32 %r<76>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot193;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r30, %r31}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r28, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB193_2;

BB193_1:
mul.wide.s32 %rd12, %r65, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB193_1;

BB193_2:
mov.u16 %rs1, %rs10;
mov.u32 %r38, %ntid.x;
mov.u32 %r39, %ctaid.x;
mov.u32 %r40, %tid.x;
mad.lo.s32 %r72, %r38, %r39, %r40;
setp.ge.u32	%p3, %r72, %r28;
@%p3 bra BB193_11;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r41, [%rd1+208];
add.s32 %r9, %r41, -1;
mul.wide.s32 %rd16, %r41, 4;
add.s64 %rd5, %rd1, %rd16;

BB193_4:
mov.u32 %r67, %r72;
mov.u32 %r10, %r67;
mov.u64 %rd28, %rd5;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r66, %r9;
mov.u32 %r70, %r10;
mov.u32 %r71, %r10;
@%p4 bra BB193_6;

BB193_5:
mov.u32 %r12, %r71;
mov.u32 %r11, %r66;
ld.local.u32 %r44, [%rd28+4];
rem.u32 %r45, %r12, %r44;
ld.local.u32 %r46, [%rd28+104];
mad.lo.s32 %r75, %r46, %r45, %r75;
div.u32 %r15, %r12, %r44;
add.s64 %rd28, %rd28, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p5, %r16, 0;
mov.u32 %r66, %r16;
mov.u32 %r70, %r15;
mov.u32 %r71, %r15;
mov.u32 %r74, %r75;
@%p5 bra BB193_5;

BB193_6:
ld.local.u32 %r47, [%rd1+108];
mad.lo.s32 %r48, %r47, %r70, %r74;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd9, %rd17, %rd18;
mul.hi.u32 %r49, %r10, %r32;
add.s32 %r50, %r49, %r10;
shr.u32 %r51, %r50, %r33;
mul.lo.s32 %r52, %r51, %r35;
sub.s32 %r53, %r10, %r52;
mul.lo.s32 %r54, %r53, %r31;
mad.lo.s32 %r55, %r30, %r51, %r54;
mul.wide.u32 %rd19, %r55, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs15, [%rd20];
setp.gt.s16	%p6, %rs10, -1;
@%p6 bra BB193_8;

mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T27;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r56, 27;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r56;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB193_8:
setp.eq.s16	%p7, %rs10, 0;
mov.u16 %rs19, 1;
mov.u16 %rs18, %rs19;
mov.u16 %rs16, %rs1;
@%p7 bra BB193_10;

BB193_9:
mov.u16 %rs5, %rs16;
and.b16 %rs13, %rs5, 1;
setp.eq.b16	%p8, %rs13, 1;
not.pred %p9, %p8;
mul.wide.s16 %r57, %rs19, %rs15;
cvt.u16.u32	%rs14, %r57;
selp.b16	%rs19, %rs19, %rs14, %p9;
cvt.s32.s16	%r58, %rs5;
shr.u32 %r59, %r58, 31;
add.s32 %r60, %r58, %r59;
shr.u32 %r61, %r60, 1;
cvt.u16.u32	%rs7, %r61;
mul.wide.s16 %r62, %rs15, %rs15;
cvt.u16.u32	%rs15, %r62;
setp.ne.s16	%p10, %rs7, 0;
mov.u16 %rs16, %rs7;
mov.u16 %rs18, %rs19;
@%p10 bra BB193_9;

BB193_10:
st.u16 [%rd9], %rs18;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r38, %r10;
setp.lt.u32	%p11, %r72, %r28;
@%p11 bra BB193_4;

BB193_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot194[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<20>;
.reg .b32 %r<79>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot194;
cvta.local.u64 %SP, %rd42;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd16, %SP, 216;
cvta.to.local.u64 %rd2, %rd16;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd3, %rd17;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB194_2;

BB194_1:
mul.wide.s32 %rd18, %r57, 8;
add.s64 %rd19, %rd4, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd2, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB194_1;

BB194_2:
mov.u32 %r58, 0;
@%p1 bra BB194_4;

BB194_3:
mul.wide.s32 %rd22, %r58, 8;
add.s64 %rd23, %rd1, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd3, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB194_3;

BB194_4:
mov.u16 %rs1, %rs10;
mov.u32 %r5, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r71, %r5, %r32, %r33;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB194_16;

mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r7, %r34, %r5;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r8, %r35, -1;
mul.wide.s32 %rd26, %r35, 4;
add.s64 %rd8, %rd2, %rd26;

BB194_6:
mov.u32 %r61, %r71;
mov.u32 %r9, %r61;
mov.u64 %rd40, %rd8;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r8, 1;
mov.u32 %r59, %r8;
mov.u32 %r69, %r9;
mov.u32 %r70, %r9;
mov.u32 %r77, %r37;
@%p6 bra BB194_8;

BB194_7:
mov.u32 %r11, %r70;
mov.u32 %r10, %r59;
ld.local.u32 %r38, [%rd40+4];
rem.u32 %r39, %r11, %r38;
ld.local.u32 %r40, [%rd40+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r14, %r11, %r38;
add.s64 %rd40, %rd40, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p7, %r15, 0;
mov.u32 %r59, %r15;
mov.u32 %r69, %r14;
mov.u32 %r70, %r14;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB194_7;

BB194_8:
mov.u32 %r17, %r77;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r69, %r17;
ld.local.u64 %rd27, [%rd2];
mul.wide.u32 %rd28, %r43, 2;
add.s64 %rd12, %rd27, %rd28;
ld.local.u32 %r18, [%rd3+208];
add.s32 %r60, %r18, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r9;
mov.u32 %r75, %r37;
@%p8 bra BB194_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd41, %rd3, %rd29;
mov.u32 %r76, 0;
mov.u32 %r68, %r9;

BB194_10:
ld.local.u32 %r45, [%rd41+4];
rem.u32 %r46, %r68, %r45;
ld.local.u32 %r47, [%rd41+104];
mad.lo.s32 %r76, %r47, %r46, %r76;
div.u32 %r68, %r68, %r45;
add.s64 %rd41, %rd41, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB194_10;

BB194_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r67, %r75;
ld.local.u64 %rd30, [%rd3];
mul.wide.u32 %rd31, %r49, 2;
add.s64 %rd32, %rd30, %rd31;
ld.u16 %rs15, [%rd32];
setp.gt.s16	%p10, %rs10, -1;
@%p10 bra BB194_13;

mov.u64 %rd33, $str;
cvta.global.u64 %rd34, %rd33;
mov.u64 %rd35, $str1;
cvta.global.u64 %rd36, %rd35;
mov.u64 %rd37, __T27;
cvta.global.u64 %rd38, %rd37;
mov.u32 %r50, 27;
mov.u64 %rd39, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
.param .b64 param1;
st.param.b64	[param1+0], %rd36;
.param .b32 param2;
st.param.b32	[param2+0], %r50;
.param .b64 param3;
st.param.b64	[param3+0], %rd38;
.param .b64 param4;
st.param.b64	[param4+0], %rd39;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB194_13:
setp.eq.s16	%p11, %rs10, 0;
mov.u16 %rs19, 1;
mov.u16 %rs18, %rs19;
mov.u16 %rs16, %rs1;
@%p11 bra BB194_15;

BB194_14:
mov.u16 %rs5, %rs16;
and.b16 %rs13, %rs5, 1;
setp.eq.b16	%p12, %rs13, 1;
not.pred %p13, %p12;
mul.wide.s16 %r51, %rs19, %rs15;
cvt.u16.u32	%rs14, %r51;
selp.b16	%rs19, %rs19, %rs14, %p13;
cvt.s32.s16	%r52, %rs5;
shr.u32 %r53, %r52, 31;
add.s32 %r54, %r52, %r53;
shr.u32 %r55, %r54, 1;
cvt.u16.u32	%rs7, %r55;
mul.wide.s16 %r56, %rs15, %rs15;
cvt.u16.u32	%rs15, %r56;
setp.ne.s16	%p14, %rs7, 0;
mov.u16 %rs16, %rs7;
mov.u16 %rs18, %rs19;
@%p14 bra BB194_14;

BB194_15:
st.u16 [%rd12], %rs18;
add.s32 %r71, %r7, %r9;
setp.lt.u32	%p15, %r71, %r29;
@%p15 bra BB194_6;

BB194_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<12>;
.reg .b64 %rd<32>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd31, %rd15, %rd16;
setp.ge.u64	%p1, %rd31, %rd14;
@%p1 bra BB195_7;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB195_2:
mul.lo.s64 %rd18, %rd31, %rd13;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs14, [%rd20];
setp.gt.s16	%p2, %rs1, -1;
@%p2 bra BB195_4;

mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T27;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r5, 27;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r5;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB195_4:
setp.eq.s16	%p3, %rs1, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs15, %rs1;
@%p3 bra BB195_6;

BB195_5:
mov.u16 %rs5, %rs15;
and.b16 %rs12, %rs5, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r6, %rs18, %rs14;
cvt.u16.u32	%rs13, %r6;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r7, %rs5;
shr.u32 %r8, %r7, 31;
add.s32 %r9, %r7, %r8;
shr.u32 %r10, %r9, 1;
cvt.u16.u32	%rs7, %r10;
mul.wide.s16 %r11, %rs14, %rs14;
cvt.u16.u32	%rs14, %r11;
setp.ne.s16	%p6, %rs7, 0;
mov.u16 %rs15, %rs7;
mov.u16 %rs17, %rs18;
@%p6 bra BB195_5;

BB195_6:
mul.lo.s64 %rd28, %rd31, %rd11;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd3, %rd29;
st.global.u16 [%rd30], %rs17;
add.s64 %rd31, %rd7, %rd31;
setp.lt.u64	%p7, %rd31, %rd14;
@%p7 bra BB195_2;

BB195_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot196[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<20>;
.reg .b32 %r<39>;
.reg .b64 %rd<118>;


mov.u64 %rd117, __local_depot196;
cvta.local.u64 %SP, %rd117;
ld.param.u64 %rd45, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs10, [_Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorPowOpIsLin3EEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd46, %SP, 416;
cvta.to.local.u64 %rd2, %rd46;
add.u64 %rd47, %SP, 0;
cvta.to.local.u64 %rd3, %rd47;
mov.u32 %r35, 0;
mov.pred %p1, 0;
@%p1 bra BB196_2;

BB196_1:
mul.wide.s32 %rd48, %r35, 8;
add.s64 %rd49, %rd4, %rd48;
ld.param.u64 %rd50, [%rd49];
add.s64 %rd51, %rd2, %rd48;
st.local.u64 [%rd51], %rd50;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p2, %r35, 52;
@%p2 bra BB196_1;

BB196_2:
mov.u32 %r36, 0;
@%p1 bra BB196_4;

BB196_3:
mul.wide.s32 %rd52, %r36, 8;
add.s64 %rd53, %rd1, %rd52;
ld.param.u64 %rd54, [%rd53];
add.s64 %rd55, %rd3, %rd52;
st.local.u64 [%rd55], %rd54;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p4, %r36, 52;
@%p4 bra BB196_3;

BB196_4:
mov.u16 %rs1, %rs10;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %ntid.x;
mul.wide.u32 %rd56, %r15, %r14;
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd57, %r16;
add.s64 %rd109, %rd56, %rd57;
setp.ge.u64	%p5, %rd109, %rd45;
@%p5 bra BB196_22;

ld.local.u32 %r17, [%rd2+408];
add.s32 %r5, %r17, -1;
mul.wide.s32 %rd58, %r17, 8;
add.s64 %rd9, %rd2, %rd58;

BB196_6:
mov.u64 %rd95, %rd109;
mov.u64 %rd10, %rd95;
mov.u64 %rd91, %rd9;
mov.u64 %rd60, 0;
mov.u64 %rd116, %rd60;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r37, %r5;
mov.u64 %rd106, %rd10;
mov.u64 %rd107, %rd10;
mov.u64 %rd115, %rd60;
@%p6 bra BB196_11;

BB196_7:
mov.u64 %rd13, %rd107;
mov.u32 %r6, %r37;
ld.local.u64 %rd16, [%rd91];
or.b64 %rd61, %rd13, %rd16;
and.b64 %rd62, %rd61, -4294967296;
setp.eq.s64	%p7, %rd62, 0;
@%p7 bra BB196_9;
bra.uni BB196_8;

BB196_9:
cvt.u32.u64	%r18, %rd16;
cvt.u32.u64	%r19, %rd13;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd108, %r20;
cvt.u64.u32	%rd92, %r21;
bra.uni BB196_10;

BB196_8:
div.u64 %rd108, %rd13, %rd16;
rem.u64 %rd92, %rd13, %rd16;

BB196_10:
mov.u64 %rd21, %rd108;
ld.local.u64 %rd63, [%rd91+200];
mul.lo.s64 %rd64, %rd63, %rd92;
add.s64 %rd116, %rd64, %rd116;
add.s64 %rd91, %rd91, -8;
add.s32 %r7, %r6, -1;
setp.gt.s32	%p8, %r7, 0;
mov.u32 %r37, %r7;
mov.u64 %rd106, %rd21;
mov.u64 %rd107, %rd21;
mov.u64 %rd110, %rd116;
mov.u64 %rd115, %rd110;
@%p8 bra BB196_7;

BB196_11:
mov.u64 %rd26, %rd115;
ld.local.u64 %rd66, [%rd2+208];
mul.lo.s64 %rd67, %rd66, %rd106;
add.s64 %rd68, %rd67, %rd26;
ld.local.u64 %rd69, [%rd2];
shl.b64 %rd70, %rd68, 1;
add.s64 %rd27, %rd69, %rd70;
ld.local.u32 %r8, [%rd3+408];
add.s32 %r38, %r8, -1;
setp.lt.s32	%p9, %r38, 1;
mov.u64 %rd103, %rd10;
mov.u64 %rd113, %rd60;
@%p9 bra BB196_17;

mul.wide.s32 %rd72, %r8, 8;
add.s64 %rd93, %rd3, %rd72;
mov.u64 %rd114, 0;
mov.u64 %rd104, %rd10;

BB196_13:
ld.local.u64 %rd33, [%rd93];
or.b64 %rd73, %rd104, %rd33;
and.b64 %rd74, %rd73, -4294967296;
setp.eq.s64	%p10, %rd74, 0;
@%p10 bra BB196_15;
bra.uni BB196_14;

BB196_15:
cvt.u32.u64	%r22, %rd33;
cvt.u32.u64	%r23, %rd104;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd105, %r24;
cvt.u64.u32	%rd94, %r25;
bra.uni BB196_16;

BB196_14:
div.u64 %rd105, %rd104, %rd33;
rem.u64 %rd94, %rd104, %rd33;

BB196_16:
mov.u64 %rd104, %rd105;
ld.local.u64 %rd75, [%rd93+200];
mul.lo.s64 %rd76, %rd75, %rd94;
add.s64 %rd114, %rd76, %rd114;
add.s64 %rd93, %rd93, -8;
add.s32 %r38, %r38, -1;
setp.gt.s32	%p11, %r38, 0;
mov.u64 %rd103, %rd104;
mov.u64 %rd113, %rd114;
@%p11 bra BB196_13;

BB196_17:
ld.local.u64 %rd77, [%rd3+208];
mul.lo.s64 %rd78, %rd77, %rd103;
add.s64 %rd79, %rd78, %rd113;
ld.local.u64 %rd80, [%rd3];
shl.b64 %rd81, %rd79, 1;
add.s64 %rd82, %rd80, %rd81;
ld.u16 %rs15, [%rd82];
setp.gt.s16	%p12, %rs10, -1;
@%p12 bra BB196_19;

mov.u64 %rd83, $str;
cvta.global.u64 %rd84, %rd83;
mov.u64 %rd85, $str1;
cvta.global.u64 %rd86, %rd85;
mov.u64 %rd87, __T27;
cvta.global.u64 %rd88, %rd87;
mov.u32 %r26, 27;
mov.u64 %rd89, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd84;
.param .b64 param1;
st.param.b64	[param1+0], %rd86;
.param .b32 param2;
st.param.b32	[param2+0], %r26;
.param .b64 param3;
st.param.b64	[param3+0], %rd88;
.param .b64 param4;
st.param.b64	[param4+0], %rd89;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB196_19:
setp.eq.s16	%p13, %rs10, 0;
mov.u16 %rs19, 1;
mov.u16 %rs18, %rs19;
mov.u16 %rs16, %rs1;
@%p13 bra BB196_21;

BB196_20:
mov.u16 %rs5, %rs16;
and.b16 %rs13, %rs5, 1;
setp.eq.b16	%p14, %rs13, 1;
not.pred %p15, %p14;
mul.wide.s16 %r27, %rs19, %rs15;
cvt.u16.u32	%rs14, %r27;
selp.b16	%rs19, %rs19, %rs14, %p15;
cvt.s32.s16	%r28, %rs5;
shr.u32 %r29, %r28, 31;
add.s32 %r30, %r28, %r29;
shr.u32 %r31, %r30, 1;
cvt.u16.u32	%rs7, %r31;
mul.wide.s16 %r32, %rs15, %rs15;
cvt.u16.u32	%rs15, %r32;
setp.ne.s16	%p16, %rs7, 0;
mov.u16 %rs16, %rs7;
mov.u16 %rs18, %rs19;
@%p16 bra BB196_20;

BB196_21:
st.u16 [%rd27], %rs18;
mov.u32 %r33, %nctaid.x;
mul.wide.u32 %rd90, %r33, %r15;
add.s64 %rd109, %rd90, %rd10;
setp.lt.u64	%p17, %rd109, %rd45;
@%p17 bra BB196_6;

BB196_22:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<27>;
.reg .b32 %r<21>;
.reg .b64 %rd<12>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r20, %r1, %r9, %r10;
setp.ge.u32	%p1, %r20, %r8;
@%p1 bra BB197_7;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB197_2:
mul.lo.s32 %r12, %r20, %r7;
mul.wide.u32 %rd4, %r12, 2;
add.s64 %rd2, %rd1, %rd4;
ld.global.u16 %rs23, [%rd2];
setp.gt.s16	%p2, %rs23, -1;
@%p2 bra BB197_4;

mov.u64 %rd5, $str;
cvta.global.u64 %rd6, %rd5;
mov.u64 %rd7, $str1;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, __T27;
cvta.global.u64 %rd10, %rd9;
mov.u32 %r13, 27;
mov.u64 %rd11, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd6;
.param .b64 param1;
st.param.b64	[param1+0], %rd8;
.param .b32 param2;
st.param.b32	[param2+0], %r13;
.param .b64 param3;
st.param.b64	[param3+0], %rd10;
.param .b64 param4;
st.param.b64	[param4+0], %rd11;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB197_4:
setp.eq.s16	%p3, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
mov.u16 %rs22, %rs1;
@%p3 bra BB197_6;

BB197_5:
mov.u16 %rs4, %rs22;
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p4, %rs20, 1;
not.pred %p5, %p4;
mul.wide.s16 %r14, %rs26, %rs4;
cvt.u16.u32	%rs21, %r14;
selp.b16	%rs26, %rs26, %rs21, %p5;
cvt.s32.s16	%r15, %rs23;
shr.u32 %r16, %r15, 31;
add.s32 %r17, %r15, %r16;
shr.u32 %r18, %r17, 1;
cvt.u16.u32	%rs23, %r18;
mul.wide.s16 %r19, %rs4, %rs4;
cvt.u16.u32	%rs8, %r19;
setp.ne.s16	%p6, %rs23, 0;
mov.u16 %rs22, %rs8;
mov.u16 %rs25, %rs26;
@%p6 bra BB197_5;

BB197_6:
st.global.u16 [%rd2], %rs25;
add.s32 %r20, %r4, %r20;
setp.lt.u32	%p7, %r20, %r8;
@%p7 bra BB197_2;

BB197_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<46>;
.reg .b64 %rd<12>;


ld.param.v2.u32 {%r18, %r19}, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r17, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r26, %ntid.x;
mov.u32 %r27, %ctaid.x;
mov.u32 %r28, %tid.x;
mad.lo.s32 %r45, %r26, %r27, %r28;
setp.ge.u32	%p1, %r45, %r17;
@%p1 bra BB198_7;

cvta.to.global.u64 %rd1, %rd3;

BB198_2:
mul.hi.u32 %r29, %r45, %r20;
add.s32 %r30, %r29, %r45;
shr.u32 %r31, %r30, %r21;
mul.lo.s32 %r32, %r31, %r23;
sub.s32 %r33, %r45, %r32;
mul.lo.s32 %r34, %r33, %r19;
mad.lo.s32 %r35, %r18, %r31, %r34;
mul.wide.u32 %rd4, %r35, 2;
add.s64 %rd2, %rd1, %rd4;
ld.global.u16 %rs15, [%rd2];
setp.gt.s16	%p2, %rs15, -1;
@%p2 bra BB198_4;

mov.u64 %rd5, $str;
cvta.global.u64 %rd6, %rd5;
mov.u64 %rd7, $str1;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, __T27;
cvta.global.u64 %rd10, %rd9;
mov.u32 %r36, 27;
mov.u64 %rd11, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd6;
.param .b64 param1;
st.param.b64	[param1+0], %rd8;
.param .b32 param2;
st.param.b32	[param2+0], %r36;
.param .b64 param3;
st.param.b64	[param3+0], %rd10;
.param .b64 param4;
st.param.b64	[param4+0], %rd11;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB198_4:
setp.eq.s16	%p3, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs14, %rs1;
@%p3 bra BB198_6;

BB198_5:
mov.u16 %rs4, %rs14;
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r37, %rs18, %rs4;
cvt.u16.u32	%rs13, %r37;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r38, %rs15;
shr.u32 %r39, %r38, 31;
add.s32 %r40, %r38, %r39;
shr.u32 %r41, %r40, 1;
cvt.u16.u32	%rs15, %r41;
mul.wide.s16 %r42, %rs4, %rs4;
cvt.u16.u32	%rs8, %r42;
setp.ne.s16	%p6, %rs15, 0;
mov.u16 %rs14, %rs8;
mov.u16 %rs17, %rs18;
@%p6 bra BB198_5;

BB198_6:
st.global.u16 [%rd2], %rs17;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r45, %r44, %r26, %r45;
setp.lt.u32	%p7, %r45, %r17;
@%p7 bra BB198_2;

BB198_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot199[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<48>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot199;
cvta.local.u64 %SP, %rd25;
ld.param.u32 %r17, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorTPowOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r37, 0;
mov.pred %p1, 0;
@%p1 bra BB199_2;

BB199_1:
mul.wide.s32 %rd10, %r37, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r37, %r37, 1;
setp.lt.u32	%p2, %r37, 27;
@%p2 bra BB199_1;

BB199_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %tid.x;
mad.lo.s32 %r44, %r3, %r19, %r20;
setp.ge.u32	%p3, %r44, %r17;
@%p3 bra BB199_11;

mov.u32 %r21, %nctaid.x;
mul.lo.s32 %r5, %r21, %r3;
ld.local.u32 %r22, [%rd1+208];
add.s32 %r6, %r22, -1;
mul.wide.s32 %rd14, %r22, 4;
add.s64 %rd4, %rd1, %rd14;

BB199_4:
mov.u32 %r39, %r44;
mov.u32 %r7, %r39;
mov.u64 %rd24, %rd4;
mov.u32 %r46, 0;
mov.u32 %r47, %r46;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r38, %r6;
mov.u32 %r42, %r7;
mov.u32 %r43, %r7;
@%p4 bra BB199_6;

BB199_5:
mov.u32 %r9, %r43;
mov.u32 %r8, %r38;
ld.local.u32 %r25, [%rd24+4];
rem.u32 %r26, %r9, %r25;
ld.local.u32 %r27, [%rd24+104];
mad.lo.s32 %r47, %r27, %r26, %r47;
div.u32 %r12, %r9, %r25;
add.s64 %rd24, %rd24, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r38, %r13;
mov.u32 %r42, %r12;
mov.u32 %r43, %r12;
mov.u32 %r46, %r47;
@%p5 bra BB199_5;

BB199_6:
ld.local.u32 %r28, [%rd1+108];
mad.lo.s32 %r29, %r28, %r42, %r46;
ld.local.u64 %rd15, [%rd1];
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd8, %rd15, %rd16;
ld.u16 %rs15, [%rd8];
setp.gt.s16	%p6, %rs15, -1;
@%p6 bra BB199_8;

mov.u64 %rd17, $str;
cvta.global.u64 %rd18, %rd17;
mov.u64 %rd19, $str1;
cvta.global.u64 %rd20, %rd19;
mov.u64 %rd21, __T27;
cvta.global.u64 %rd22, %rd21;
mov.u32 %r30, 27;
mov.u64 %rd23, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd18;
.param .b64 param1;
st.param.b64	[param1+0], %rd20;
.param .b32 param2;
st.param.b32	[param2+0], %r30;
.param .b64 param3;
st.param.b64	[param3+0], %rd22;
.param .b64 param4;
st.param.b64	[param4+0], %rd23;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB199_8:
setp.eq.s16	%p7, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs14, %rs1;
@%p7 bra BB199_10;

BB199_9:
mov.u16 %rs4, %rs14;
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p8, %rs12, 1;
not.pred %p9, %p8;
mul.wide.s16 %r31, %rs18, %rs4;
cvt.u16.u32	%rs13, %r31;
selp.b16	%rs18, %rs18, %rs13, %p9;
cvt.s32.s16	%r32, %rs15;
shr.u32 %r33, %r32, 31;
add.s32 %r34, %r32, %r33;
shr.u32 %r35, %r34, 1;
cvt.u16.u32	%rs15, %r35;
mul.wide.s16 %r36, %rs4, %rs4;
cvt.u16.u32	%rs8, %r36;
setp.ne.s16	%p10, %rs15, 0;
mov.u16 %rs14, %rs8;
mov.u16 %rs17, %rs18;
@%p10 bra BB199_9;

BB199_10:
st.u16 [%rd8], %rs17;
add.s32 %r44, %r5, %r7;
setp.lt.u32	%p11, %r44, %r17;
@%p11 bra BB199_4;

BB199_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<12>;
.reg .b64 %rd<25>;


ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd12, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd13, %r3;
add.s64 %rd24, %rd12, %rd13;
setp.ge.u64	%p1, %rd24, %rd11;
@%p1 bra BB200_7;

cvta.to.global.u64 %rd3, %rd9;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd14, %r4;
mul.lo.s64 %rd5, %rd14, %rd1;

BB200_2:
mul.lo.s64 %rd15, %rd24, %rd10;
shl.b64 %rd16, %rd15, 1;
add.s64 %rd7, %rd3, %rd16;
ld.global.u16 %rs15, [%rd7];
setp.gt.s16	%p2, %rs15, -1;
@%p2 bra BB200_4;

mov.u64 %rd17, $str;
cvta.global.u64 %rd18, %rd17;
mov.u64 %rd19, $str1;
cvta.global.u64 %rd20, %rd19;
mov.u64 %rd21, __T27;
cvta.global.u64 %rd22, %rd21;
mov.u32 %r5, 27;
mov.u64 %rd23, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd18;
.param .b64 param1;
st.param.b64	[param1+0], %rd20;
.param .b32 param2;
st.param.b32	[param2+0], %r5;
.param .b64 param3;
st.param.b64	[param3+0], %rd22;
.param .b64 param4;
st.param.b64	[param4+0], %rd23;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB200_4:
setp.eq.s16	%p3, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs14, %rs1;
@%p3 bra BB200_6;

BB200_5:
mov.u16 %rs4, %rs14;
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r6, %rs18, %rs4;
cvt.u16.u32	%rs13, %r6;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r7, %rs15;
shr.u32 %r8, %r7, 31;
add.s32 %r9, %r7, %r8;
shr.u32 %r10, %r9, 1;
cvt.u16.u32	%rs15, %r10;
mul.wide.s16 %r11, %rs4, %rs4;
cvt.u16.u32	%rs8, %r11;
setp.ne.s16	%p6, %rs15, 0;
mov.u16 %rs14, %rs8;
mov.u16 %rs17, %rs18;
@%p6 bra BB200_5;

BB200_6:
st.global.u16 [%rd7], %rs17;
add.s64 %rd24, %rd5, %rd24;
setp.lt.u64	%p7, %rd24, %rd11;
@%p7 bra BB200_2;

BB200_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot201[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<19>;
.reg .b32 %r<26>;
.reg .b64 %rd<67>;


mov.u64 %rd66, __local_depot201;
cvta.local.u64 %SP, %rd66;
ld.param.u64 %rd25, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I12TensorTPowOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd26, %SP, 0;
cvta.to.local.u64 %rd1, %rd26;
mov.u32 %r24, 0;
mov.pred %p1, 0;
@%p1 bra BB201_2;

BB201_1:
mul.wide.s32 %rd27, %r24, 8;
add.s64 %rd28, %rd2, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd1, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r24, %r24, 1;
setp.lt.u32	%p2, %r24, 52;
@%p2 bra BB201_1;

BB201_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd31, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd32, %r9;
add.s64 %rd62, %rd31, %rd32;
setp.ge.u64	%p3, %rd62, %rd25;
@%p3 bra BB201_14;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
mul.wide.s32 %rd33, %r10, 8;
add.s64 %rd5, %rd1, %rd33;

BB201_4:
mov.u64 %rd55, %rd62;
mov.u64 %rd6, %rd55;
mov.u64 %rd53, %rd5;
mov.u64 %rd64, 0;
mov.u64 %rd65, %rd64;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r25, %r3;
mov.u64 %rd59, %rd6;
mov.u64 %rd60, %rd6;
@%p4 bra BB201_9;

BB201_5:
mov.u64 %rd9, %rd60;
mov.u32 %r4, %r25;
ld.local.u64 %rd12, [%rd53];
or.b64 %rd36, %rd9, %rd12;
and.b64 %rd37, %rd36, -4294967296;
setp.eq.s64	%p5, %rd37, 0;
@%p5 bra BB201_7;
bra.uni BB201_6;

BB201_7:
cvt.u32.u64	%r11, %rd12;
cvt.u32.u64	%r12, %rd9;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd61, %r13;
cvt.u64.u32	%rd54, %r14;
bra.uni BB201_8;

BB201_6:
div.u64 %rd61, %rd9, %rd12;
rem.u64 %rd54, %rd9, %rd12;

BB201_8:
mov.u64 %rd17, %rd61;
ld.local.u64 %rd38, [%rd53+200];
mul.lo.s64 %rd39, %rd38, %rd54;
add.s64 %rd65, %rd39, %rd65;
add.s64 %rd53, %rd53, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r25, %r5;
mov.u64 %rd59, %rd17;
mov.u64 %rd60, %rd17;
mov.u64 %rd64, %rd65;
@%p6 bra BB201_5;

BB201_9:
ld.local.u64 %rd40, [%rd1+208];
mul.lo.s64 %rd41, %rd40, %rd59;
add.s64 %rd42, %rd41, %rd64;
ld.local.u64 %rd43, [%rd1];
shl.b64 %rd44, %rd42, 1;
add.s64 %rd23, %rd43, %rd44;
ld.u16 %rs15, [%rd23];
setp.gt.s16	%p7, %rs15, -1;
@%p7 bra BB201_11;

mov.u64 %rd45, $str;
cvta.global.u64 %rd46, %rd45;
mov.u64 %rd47, $str1;
cvta.global.u64 %rd48, %rd47;
mov.u64 %rd49, __T27;
cvta.global.u64 %rd50, %rd49;
mov.u32 %r15, 27;
mov.u64 %rd51, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd46;
.param .b64 param1;
st.param.b64	[param1+0], %rd48;
.param .b32 param2;
st.param.b32	[param2+0], %r15;
.param .b64 param3;
st.param.b64	[param3+0], %rd50;
.param .b64 param4;
st.param.b64	[param4+0], %rd51;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB201_11:
setp.eq.s16	%p8, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs14, %rs1;
@%p8 bra BB201_13;

BB201_12:
mov.u16 %rs4, %rs14;
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p9, %rs12, 1;
not.pred %p10, %p9;
mul.wide.s16 %r16, %rs18, %rs4;
cvt.u16.u32	%rs13, %r16;
selp.b16	%rs18, %rs18, %rs13, %p10;
cvt.s32.s16	%r17, %rs15;
shr.u32 %r18, %r17, 31;
add.s32 %r19, %r17, %r18;
shr.u32 %r20, %r19, 1;
cvt.u16.u32	%rs15, %r20;
mul.wide.s16 %r21, %rs4, %rs4;
cvt.u16.u32	%rs8, %r21;
setp.ne.s16	%p11, %rs15, 0;
mov.u16 %rs14, %rs8;
mov.u16 %rs17, %rs18;
@%p11 bra BB201_12;

BB201_13:
st.u16 [%rd23], %rs17;
mov.u32 %r22, %nctaid.x;
mul.wide.u32 %rd52, %r22, %r8;
add.s64 %rd62, %rd52, %rd6;
setp.lt.u64	%p12, %rd62, %rd25;
@%p12 bra BB201_4;

BB201_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<35>;
.reg .b32 %r<24>;
.reg .b64 %rd<16>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r23, %r1, %r11, %r12;
setp.ge.u32	%p1, %r23, %r10;
@%p1 bra BB202_7;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB202_2:
mul.lo.s32 %r14, %r23, %r9;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd2, %rd5;
ld.global.u16 %rs31, [%rd6];
setp.gt.s16	%p2, %rs31, -1;
@%p2 bra BB202_4;

mov.u64 %rd7, $str;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, $str1;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, __T27;
cvta.global.u64 %rd12, %rd11;
mov.u32 %r15, 27;
mov.u64 %rd13, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd8;
.param .b64 param1;
st.param.b64	[param1+0], %rd10;
.param .b32 param2;
st.param.b32	[param2+0], %r15;
.param .b64 param3;
st.param.b64	[param3+0], %rd12;
.param .b64 param4;
st.param.b64	[param4+0], %rd13;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB202_4:
setp.eq.s16	%p3, %rs31, 0;
mov.u16 %rs34, 1;
mov.u16 %rs33, %rs34;
mov.u16 %rs30, %rs1;
@%p3 bra BB202_6;

BB202_5:
mov.u16 %rs4, %rs30;
and.b16 %rs28, %rs31, 1;
setp.eq.b16	%p4, %rs28, 1;
not.pred %p5, %p4;
mul.wide.s16 %r16, %rs34, %rs4;
cvt.u16.u32	%rs29, %r16;
selp.b16	%rs34, %rs34, %rs29, %p5;
cvt.s32.s16	%r17, %rs31;
shr.u32 %r18, %r17, 31;
add.s32 %r19, %r17, %r18;
shr.u32 %r20, %r19, 1;
cvt.u16.u32	%rs31, %r20;
mul.wide.s16 %r21, %rs4, %rs4;
cvt.u16.u32	%rs8, %r21;
setp.ne.s16	%p6, %rs31, 0;
mov.u16 %rs30, %rs8;
mov.u16 %rs33, %rs34;
@%p6 bra BB202_5;

BB202_6:
mul.lo.s32 %r22, %r23, %r8;
mul.wide.u32 %rd14, %r22, 2;
add.s64 %rd15, %rd1, %rd14;
st.global.u16 [%rd15], %rs33;
add.s32 %r23, %r5, %r23;
setp.lt.u32	%p7, %r23, %r10;
@%p7 bra BB202_2;

BB202_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<27>;
.reg .b32 %r<49>;
.reg .b64 %rd<16>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r48, %r28, %r29, %r30;
setp.ge.u32	%p1, %r48, %r19;
@%p1 bra BB203_7;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB203_2:
mul.hi.u32 %r31, %r48, %r22;
add.s32 %r32, %r31, %r48;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r48, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd5, %r37, 2;
add.s64 %rd6, %rd2, %rd5;
ld.global.u16 %rs23, [%rd6];
setp.gt.s16	%p2, %rs23, -1;
@%p2 bra BB203_4;

mov.u64 %rd7, $str;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, $str1;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, __T27;
cvta.global.u64 %rd12, %rd11;
mov.u32 %r38, 27;
mov.u64 %rd13, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd8;
.param .b64 param1;
st.param.b64	[param1+0], %rd10;
.param .b32 param2;
st.param.b32	[param2+0], %r38;
.param .b64 param3;
st.param.b64	[param3+0], %rd12;
.param .b64 param4;
st.param.b64	[param4+0], %rd13;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB203_4:
setp.eq.s16	%p3, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
mov.u16 %rs22, %rs1;
@%p3 bra BB203_6;

BB203_5:
mov.u16 %rs4, %rs22;
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p4, %rs20, 1;
not.pred %p5, %p4;
mul.wide.s16 %r39, %rs26, %rs4;
cvt.u16.u32	%rs21, %r39;
selp.b16	%rs26, %rs26, %rs21, %p5;
cvt.s32.s16	%r40, %rs23;
shr.u32 %r41, %r40, 31;
add.s32 %r42, %r40, %r41;
shr.u32 %r43, %r42, 1;
cvt.u16.u32	%rs23, %r43;
mul.wide.s16 %r44, %rs4, %rs4;
cvt.u16.u32	%rs8, %r44;
setp.ne.s16	%p6, %rs23, 0;
mov.u16 %rs22, %rs8;
mov.u16 %rs25, %rs26;
@%p6 bra BB203_5;

BB203_6:
mul.lo.s32 %r45, %r48, %r10;
mul.wide.u32 %rd14, %r45, 2;
add.s64 %rd15, %rd1, %rd14;
st.global.u16 [%rd15], %rs25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r28, %r48;
setp.lt.u32	%p7, %r48, %r19;
@%p7 bra BB203_2;

BB203_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot204[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<27>;
.reg .b32 %r<51>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot204;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB204_2;

BB204_1:
mul.wide.s32 %rd11, %r40, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB204_1;

BB204_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r47, %r3, %r21, %r22;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB204_11;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB204_4:
mov.u32 %r42, %r47;
mov.u32 %r8, %r42;
mov.u64 %rd28, %rd5;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r41, %r7;
mov.u32 %r45, %r8;
mov.u32 %r46, %r8;
@%p4 bra BB204_6;

BB204_5:
mov.u32 %r10, %r46;
mov.u32 %r9, %r41;
ld.local.u32 %r27, [%rd28+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd28+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r13, %r10, %r27;
add.s64 %rd28, %rd28, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r41, %r14;
mov.u32 %r45, %r13;
mov.u32 %r46, %r13;
mov.u32 %r49, %r50;
@%p5 bra BB204_5;

BB204_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r45, %r49;
ld.local.u64 %rd16, [%rd1];
mul.wide.u32 %rd17, %r31, 2;
add.s64 %rd18, %rd16, %rd17;
ld.u16 %rs23, [%rd18];
setp.gt.s16	%p6, %rs23, -1;
@%p6 bra BB204_8;

mov.u64 %rd19, $str;
cvta.global.u64 %rd20, %rd19;
mov.u64 %rd21, $str1;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, __T27;
cvta.global.u64 %rd24, %rd23;
mov.u32 %r32, 27;
mov.u64 %rd25, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd20;
.param .b64 param1;
st.param.b64	[param1+0], %rd22;
.param .b32 param2;
st.param.b32	[param2+0], %r32;
.param .b64 param3;
st.param.b64	[param3+0], %rd24;
.param .b64 param4;
st.param.b64	[param4+0], %rd25;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB204_8:
setp.eq.s16	%p7, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
mov.u16 %rs22, %rs1;
@%p7 bra BB204_10;

BB204_9:
mov.u16 %rs4, %rs22;
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p8, %rs20, 1;
not.pred %p9, %p8;
mul.wide.s16 %r33, %rs26, %rs4;
cvt.u16.u32	%rs21, %r33;
selp.b16	%rs26, %rs26, %rs21, %p9;
cvt.s32.s16	%r34, %rs23;
shr.u32 %r35, %r34, 31;
add.s32 %r36, %r34, %r35;
shr.u32 %r37, %r36, 1;
cvt.u16.u32	%rs23, %r37;
mul.wide.s16 %r38, %rs4, %rs4;
cvt.u16.u32	%rs8, %r38;
setp.ne.s16	%p10, %rs23, 0;
mov.u16 %rs22, %rs8;
mov.u16 %rs25, %rs26;
@%p10 bra BB204_9;

BB204_10:
mul.lo.s32 %r39, %r8, %r18;
mul.wide.u32 %rd26, %r39, 2;
add.s64 %rd27, %rd4, %rd26;
st.global.u16 [%rd27], %rs25;
add.s32 %r47, %r6, %r8;
setp.lt.u32	%p11, %r47, %r19;
@%p11 bra BB204_4;

BB204_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<27>;
.reg .b32 %r<49>;
.reg .b64 %rd<16>;


ld.param.v2.u32 {%r21, %r22}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r29, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r48, %r29, %r30, %r31;
setp.ge.u32	%p1, %r48, %r20;
@%p1 bra BB205_7;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;

BB205_2:
mul.hi.u32 %r9, %r48, %r23;
mul.lo.s32 %r32, %r48, %r19;
mul.wide.u32 %rd5, %r32, 2;
add.s64 %rd6, %rd1, %rd5;
ld.global.u16 %rs23, [%rd6];
setp.gt.s16	%p2, %rs23, -1;
@%p2 bra BB205_4;

mov.u64 %rd7, $str;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, $str1;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, __T27;
cvta.global.u64 %rd12, %rd11;
mov.u32 %r33, 27;
mov.u64 %rd13, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd8;
.param .b64 param1;
st.param.b64	[param1+0], %rd10;
.param .b32 param2;
st.param.b32	[param2+0], %r33;
.param .b64 param3;
st.param.b64	[param3+0], %rd12;
.param .b64 param4;
st.param.b64	[param4+0], %rd13;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB205_4:
setp.eq.s16	%p3, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
mov.u16 %rs22, %rs1;
@%p3 bra BB205_6;

BB205_5:
mov.u16 %rs4, %rs22;
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p4, %rs20, 1;
not.pred %p5, %p4;
mul.wide.s16 %r34, %rs26, %rs4;
cvt.u16.u32	%rs21, %r34;
selp.b16	%rs26, %rs26, %rs21, %p5;
cvt.s32.s16	%r35, %rs23;
shr.u32 %r36, %r35, 31;
add.s32 %r37, %r35, %r36;
shr.u32 %r38, %r37, 1;
cvt.u16.u32	%rs23, %r38;
mul.wide.s16 %r39, %rs4, %rs4;
cvt.u16.u32	%rs8, %r39;
setp.ne.s16	%p6, %rs23, 0;
mov.u16 %rs22, %rs8;
mov.u16 %rs25, %rs26;
@%p6 bra BB205_5;

BB205_6:
add.s32 %r40, %r9, %r48;
shr.u32 %r41, %r40, %r24;
mul.lo.s32 %r42, %r41, %r26;
sub.s32 %r43, %r48, %r42;
mul.lo.s32 %r44, %r43, %r22;
mad.lo.s32 %r45, %r21, %r41, %r44;
mul.wide.u32 %rd14, %r45, 2;
add.s64 %rd15, %rd2, %rd14;
st.global.u16 [%rd15], %rs25;
mov.u32 %r47, %nctaid.x;
mad.lo.s32 %r48, %r47, %r29, %r48;
setp.lt.u32	%p7, %r48, %r20;
@%p7 bra BB205_2;

BB205_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<74>;
.reg .b64 %rd<16>;


ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r48, %ntid.x;
mov.u32 %r49, %ctaid.x;
mov.u32 %r50, %tid.x;
mad.lo.s32 %r73, %r48, %r49, %r50;
setp.ge.u32	%p1, %r73, %r31;
@%p1 bra BB206_7;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB206_2:
mul.hi.u32 %r13, %r73, %r34;
mul.hi.u32 %r51, %r73, %r42;
add.s32 %r52, %r51, %r73;
shr.u32 %r53, %r52, %r43;
mul.lo.s32 %r54, %r53, %r45;
sub.s32 %r55, %r73, %r54;
mul.lo.s32 %r56, %r55, %r41;
mad.lo.s32 %r57, %r40, %r53, %r56;
mul.wide.u32 %rd5, %r57, 2;
add.s64 %rd6, %rd2, %rd5;
ld.global.u16 %rs15, [%rd6];
setp.gt.s16	%p2, %rs15, -1;
@%p2 bra BB206_4;

mov.u64 %rd7, $str;
cvta.global.u64 %rd8, %rd7;
mov.u64 %rd9, $str1;
cvta.global.u64 %rd10, %rd9;
mov.u64 %rd11, __T27;
cvta.global.u64 %rd12, %rd11;
mov.u32 %r58, 27;
mov.u64 %rd13, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd8;
.param .b64 param1;
st.param.b64	[param1+0], %rd10;
.param .b32 param2;
st.param.b32	[param2+0], %r58;
.param .b64 param3;
st.param.b64	[param3+0], %rd12;
.param .b64 param4;
st.param.b64	[param4+0], %rd13;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB206_4:
setp.eq.s16	%p3, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs14, %rs1;
@%p3 bra BB206_6;

BB206_5:
mov.u16 %rs4, %rs14;
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r59, %rs18, %rs4;
cvt.u16.u32	%rs13, %r59;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r60, %rs15;
shr.u32 %r61, %r60, 31;
add.s32 %r62, %r60, %r61;
shr.u32 %r63, %r62, 1;
cvt.u16.u32	%rs15, %r63;
mul.wide.s16 %r64, %rs4, %rs4;
cvt.u16.u32	%rs8, %r64;
setp.ne.s16	%p6, %rs15, 0;
mov.u16 %rs14, %rs8;
mov.u16 %rs17, %rs18;
@%p6 bra BB206_5;

BB206_6:
add.s32 %r65, %r13, %r73;
shr.u32 %r66, %r65, %r35;
mul.lo.s32 %r67, %r66, %r37;
sub.s32 %r68, %r73, %r67;
mul.lo.s32 %r69, %r68, %r33;
mad.lo.s32 %r70, %r32, %r66, %r69;
mul.wide.u32 %rd14, %r70, 2;
add.s64 %rd15, %rd1, %rd14;
st.global.u16 [%rd15], %rs17;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r73, %r72, %r48, %r73;
setp.lt.u32	%p7, %r73, %r31;
@%p7 bra BB206_2;

BB206_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot207[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<75>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot207;
cvta.local.u64 %SP, %rd28;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r66, 0;
mov.pred %p1, 0;
@%p1 bra BB207_2;

BB207_1:
mul.wide.s32 %rd10, %r66, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r66, %r66, 1;
setp.lt.u32	%p2, %r66, 27;
@%p2 bra BB207_1;

BB207_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r73, %r40, %r41, %r42;
setp.ge.u32	%p3, %r73, %r30;
@%p3 bra BB207_12;

cvta.to.global.u64 %rd4, %rd8;

BB207_4:
mov.u32 %r68, %r73;
mov.u32 %r9, %r68;
mul.hi.u32 %r10, %r9, %r34;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r67, %r11, -1;
mov.u32 %r74, 0;
setp.lt.s32	%p4, %r67, 1;
mov.u32 %r71, %r9;
@%p4 bra BB207_7;

mul.wide.s32 %rd14, %r11, 4;
add.s64 %rd27, %rd1, %rd14;
mov.u32 %r74, 0;
mov.u32 %r72, %r9;

BB207_6:
ld.local.u32 %r46, [%rd27+4];
rem.u32 %r47, %r72, %r46;
ld.local.u32 %r48, [%rd27+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r72, %r72, %r46;
add.s64 %rd27, %rd27, -4;
add.s32 %r67, %r67, -1;
setp.gt.s32	%p5, %r67, 0;
mov.u32 %r70, %r72;
mov.u32 %r71, %r70;
@%p5 bra BB207_6;

BB207_7:
mov.u32 %r19, %r71;
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r19, %r74;
ld.local.u64 %rd15, [%rd1];
mul.wide.u32 %rd16, %r50, 2;
add.s64 %rd17, %rd15, %rd16;
ld.u16 %rs15, [%rd17];
setp.gt.s16	%p6, %rs15, -1;
@%p6 bra BB207_9;

mov.u64 %rd18, $str;
cvta.global.u64 %rd19, %rd18;
mov.u64 %rd20, $str1;
cvta.global.u64 %rd21, %rd20;
mov.u64 %rd22, __T27;
cvta.global.u64 %rd23, %rd22;
mov.u32 %r51, 27;
mov.u64 %rd24, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd19;
.param .b64 param1;
st.param.b64	[param1+0], %rd21;
.param .b32 param2;
st.param.b32	[param2+0], %r51;
.param .b64 param3;
st.param.b64	[param3+0], %rd23;
.param .b64 param4;
st.param.b64	[param4+0], %rd24;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB207_9:
setp.eq.s16	%p7, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs14, %rs1;
@%p7 bra BB207_11;

BB207_10:
mov.u16 %rs4, %rs14;
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p8, %rs12, 1;
not.pred %p9, %p8;
mul.wide.s16 %r52, %rs18, %rs4;
cvt.u16.u32	%rs13, %r52;
selp.b16	%rs18, %rs18, %rs13, %p9;
cvt.s32.s16	%r53, %rs15;
shr.u32 %r54, %r53, 31;
add.s32 %r55, %r53, %r54;
shr.u32 %r56, %r55, 1;
cvt.u16.u32	%rs15, %r56;
mul.wide.s16 %r57, %rs4, %rs4;
cvt.u16.u32	%rs8, %r57;
setp.ne.s16	%p10, %rs15, 0;
mov.u16 %rs14, %rs8;
mov.u16 %rs17, %rs18;
@%p10 bra BB207_10;

BB207_11:
add.s32 %r58, %r10, %r9;
shr.u32 %r59, %r58, %r35;
mul.lo.s32 %r60, %r59, %r37;
sub.s32 %r61, %r9, %r60;
mul.lo.s32 %r62, %r61, %r33;
mad.lo.s32 %r63, %r32, %r59, %r62;
mul.wide.u32 %rd25, %r63, 2;
add.s64 %rd26, %rd4, %rd25;
st.global.u16 [%rd26], %rs17;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r73, %r65, %r40, %r9;
setp.lt.u32	%p11, %r73, %r30;
@%p11 bra BB207_4;

BB207_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot208[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<27>;
.reg .b32 %r<51>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot208;
cvta.local.u64 %SP, %rd29;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r40, 0;
mov.pred %p1, 0;
@%p1 bra BB208_2;

BB208_1:
mul.wide.s32 %rd12, %r40, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p2, %r40, 27;
@%p2 bra BB208_1;

BB208_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r47, %r3, %r21, %r22;
setp.ge.u32	%p3, %r47, %r19;
@%p3 bra BB208_11;

cvta.to.global.u64 %rd4, %rd10;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd16, %r24, 4;
add.s64 %rd5, %rd1, %rd16;

BB208_4:
mov.u32 %r42, %r47;
mov.u32 %r8, %r42;
mov.u64 %rd28, %rd5;
mov.u32 %r49, 0;
mov.u32 %r50, %r49;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r41, %r7;
mov.u32 %r45, %r8;
mov.u32 %r46, %r8;
@%p4 bra BB208_6;

BB208_5:
mov.u32 %r10, %r46;
mov.u32 %r9, %r41;
ld.local.u32 %r27, [%rd28+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd28+104];
mad.lo.s32 %r50, %r29, %r28, %r50;
div.u32 %r13, %r10, %r27;
add.s64 %rd28, %rd28, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r41, %r14;
mov.u32 %r45, %r13;
mov.u32 %r46, %r13;
mov.u32 %r49, %r50;
@%p5 bra BB208_5;

BB208_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r45, %r49;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd9, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd19, %r32, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs23, [%rd20];
setp.gt.s16	%p6, %rs23, -1;
@%p6 bra BB208_8;

mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T27;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r33, 27;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r33;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB208_8:
setp.eq.s16	%p7, %rs23, 0;
mov.u16 %rs26, 1;
mov.u16 %rs25, %rs26;
mov.u16 %rs22, %rs1;
@%p7 bra BB208_10;

BB208_9:
mov.u16 %rs4, %rs22;
and.b16 %rs20, %rs23, 1;
setp.eq.b16	%p8, %rs20, 1;
not.pred %p9, %p8;
mul.wide.s16 %r34, %rs26, %rs4;
cvt.u16.u32	%rs21, %r34;
selp.b16	%rs26, %rs26, %rs21, %p9;
cvt.s32.s16	%r35, %rs23;
shr.u32 %r36, %r35, 31;
add.s32 %r37, %r35, %r36;
shr.u32 %r38, %r37, 1;
cvt.u16.u32	%rs23, %r38;
mul.wide.s16 %r39, %rs4, %rs4;
cvt.u16.u32	%rs8, %r39;
setp.ne.s16	%p10, %rs23, 0;
mov.u16 %rs22, %rs8;
mov.u16 %rs25, %rs26;
@%p10 bra BB208_9;

BB208_10:
st.u16 [%rd9], %rs25;
add.s32 %r47, %r6, %r8;
setp.lt.u32	%p11, %r47, %r19;
@%p11 bra BB208_4;

BB208_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot209[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<19>;
.reg .b32 %r<76>;
.reg .b64 %rd<30>;


mov.u64 %rd29, __local_depot209;
cvta.local.u64 %SP, %rd29;
ld.param.v2.u32 {%r30, %r31}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r28, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r65, 0;
mov.pred %p1, 0;
@%p1 bra BB209_2;

BB209_1:
mul.wide.s32 %rd12, %r65, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r65, %r65, 1;
setp.lt.u32	%p2, %r65, 27;
@%p2 bra BB209_1;

BB209_2:
mov.u32 %r38, %ntid.x;
mov.u32 %r39, %ctaid.x;
mov.u32 %r40, %tid.x;
mad.lo.s32 %r72, %r38, %r39, %r40;
setp.ge.u32	%p3, %r72, %r28;
@%p3 bra BB209_11;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r41, [%rd1+208];
add.s32 %r9, %r41, -1;
mul.wide.s32 %rd16, %r41, 4;
add.s64 %rd5, %rd1, %rd16;

BB209_4:
mov.u32 %r67, %r72;
mov.u32 %r10, %r67;
mov.u64 %rd28, %rd5;
mov.u32 %r74, 0;
mov.u32 %r75, %r74;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r66, %r9;
mov.u32 %r70, %r10;
mov.u32 %r71, %r10;
@%p4 bra BB209_6;

BB209_5:
mov.u32 %r12, %r71;
mov.u32 %r11, %r66;
ld.local.u32 %r44, [%rd28+4];
rem.u32 %r45, %r12, %r44;
ld.local.u32 %r46, [%rd28+104];
mad.lo.s32 %r75, %r46, %r45, %r75;
div.u32 %r15, %r12, %r44;
add.s64 %rd28, %rd28, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p5, %r16, 0;
mov.u32 %r66, %r16;
mov.u32 %r70, %r15;
mov.u32 %r71, %r15;
mov.u32 %r74, %r75;
@%p5 bra BB209_5;

BB209_6:
ld.local.u32 %r47, [%rd1+108];
mad.lo.s32 %r48, %r47, %r70, %r74;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd9, %rd17, %rd18;
mul.hi.u32 %r49, %r10, %r32;
add.s32 %r50, %r49, %r10;
shr.u32 %r51, %r50, %r33;
mul.lo.s32 %r52, %r51, %r35;
sub.s32 %r53, %r10, %r52;
mul.lo.s32 %r54, %r53, %r31;
mad.lo.s32 %r55, %r30, %r51, %r54;
mul.wide.u32 %rd19, %r55, 2;
add.s64 %rd20, %rd4, %rd19;
ld.global.u16 %rs15, [%rd20];
setp.gt.s16	%p6, %rs15, -1;
@%p6 bra BB209_8;

mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T27;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r56, 27;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r56;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB209_8:
setp.eq.s16	%p7, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs14, %rs1;
@%p7 bra BB209_10;

BB209_9:
mov.u16 %rs4, %rs14;
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p8, %rs12, 1;
not.pred %p9, %p8;
mul.wide.s16 %r57, %rs18, %rs4;
cvt.u16.u32	%rs13, %r57;
selp.b16	%rs18, %rs18, %rs13, %p9;
cvt.s32.s16	%r58, %rs15;
shr.u32 %r59, %r58, 31;
add.s32 %r60, %r58, %r59;
shr.u32 %r61, %r60, 1;
cvt.u16.u32	%rs15, %r61;
mul.wide.s16 %r62, %rs4, %rs4;
cvt.u16.u32	%rs8, %r62;
setp.ne.s16	%p10, %rs15, 0;
mov.u16 %rs14, %rs8;
mov.u16 %rs17, %rs18;
@%p10 bra BB209_9;

BB209_10:
st.u16 [%rd9], %rs17;
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r72, %r64, %r38, %r10;
setp.lt.u32	%p11, %r72, %r28;
@%p11 bra BB209_4;

BB209_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot210[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<19>;
.reg .b32 %r<79>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot210;
cvta.local.u64 %SP, %rd42;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I12TensorTPowOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd16, %SP, 216;
cvta.to.local.u64 %rd2, %rd16;
add.u64 %rd17, %SP, 0;
cvta.to.local.u64 %rd3, %rd17;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB210_2;

BB210_1:
mul.wide.s32 %rd18, %r57, 8;
add.s64 %rd19, %rd4, %rd18;
ld.param.u64 %rd20, [%rd19];
add.s64 %rd21, %rd2, %rd18;
st.local.u64 [%rd21], %rd20;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB210_1;

BB210_2:
mov.u32 %r58, 0;
@%p1 bra BB210_4;

BB210_3:
mul.wide.s32 %rd22, %r58, 8;
add.s64 %rd23, %rd1, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd3, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB210_3;

BB210_4:
mov.u32 %r5, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r71, %r5, %r32, %r33;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB210_16;

mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r7, %r34, %r5;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r8, %r35, -1;
mul.wide.s32 %rd26, %r35, 4;
add.s64 %rd8, %rd2, %rd26;

BB210_6:
mov.u32 %r61, %r71;
mov.u32 %r9, %r61;
mov.u64 %rd40, %rd8;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r8, 1;
mov.u32 %r59, %r8;
mov.u32 %r69, %r9;
mov.u32 %r70, %r9;
mov.u32 %r77, %r37;
@%p6 bra BB210_8;

BB210_7:
mov.u32 %r11, %r70;
mov.u32 %r10, %r59;
ld.local.u32 %r38, [%rd40+4];
rem.u32 %r39, %r11, %r38;
ld.local.u32 %r40, [%rd40+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r14, %r11, %r38;
add.s64 %rd40, %rd40, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p7, %r15, 0;
mov.u32 %r59, %r15;
mov.u32 %r69, %r14;
mov.u32 %r70, %r14;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB210_7;

BB210_8:
mov.u32 %r17, %r77;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r69, %r17;
ld.local.u64 %rd27, [%rd2];
mul.wide.u32 %rd28, %r43, 2;
add.s64 %rd12, %rd27, %rd28;
ld.local.u32 %r18, [%rd3+208];
add.s32 %r60, %r18, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r9;
mov.u32 %r75, %r37;
@%p8 bra BB210_11;

mul.wide.s32 %rd29, %r18, 4;
add.s64 %rd41, %rd3, %rd29;
mov.u32 %r76, 0;
mov.u32 %r68, %r9;

BB210_10:
ld.local.u32 %r45, [%rd41+4];
rem.u32 %r46, %r68, %r45;
ld.local.u32 %r47, [%rd41+104];
mad.lo.s32 %r76, %r47, %r46, %r76;
div.u32 %r68, %r68, %r45;
add.s64 %rd41, %rd41, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB210_10;

BB210_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r67, %r75;
ld.local.u64 %rd30, [%rd3];
mul.wide.u32 %rd31, %r49, 2;
add.s64 %rd32, %rd30, %rd31;
ld.u16 %rs15, [%rd32];
setp.gt.s16	%p10, %rs15, -1;
@%p10 bra BB210_13;

mov.u64 %rd33, $str;
cvta.global.u64 %rd34, %rd33;
mov.u64 %rd35, $str1;
cvta.global.u64 %rd36, %rd35;
mov.u64 %rd37, __T27;
cvta.global.u64 %rd38, %rd37;
mov.u32 %r50, 27;
mov.u64 %rd39, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd34;
.param .b64 param1;
st.param.b64	[param1+0], %rd36;
.param .b32 param2;
st.param.b32	[param2+0], %r50;
.param .b64 param3;
st.param.b64	[param3+0], %rd38;
.param .b64 param4;
st.param.b64	[param4+0], %rd39;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB210_13:
setp.eq.s16	%p11, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs14, %rs1;
@%p11 bra BB210_15;

BB210_14:
mov.u16 %rs4, %rs14;
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p12, %rs12, 1;
not.pred %p13, %p12;
mul.wide.s16 %r51, %rs18, %rs4;
cvt.u16.u32	%rs13, %r51;
selp.b16	%rs18, %rs18, %rs13, %p13;
cvt.s32.s16	%r52, %rs15;
shr.u32 %r53, %r52, 31;
add.s32 %r54, %r52, %r53;
shr.u32 %r55, %r54, 1;
cvt.u16.u32	%rs15, %r55;
mul.wide.s16 %r56, %rs4, %rs4;
cvt.u16.u32	%rs8, %r56;
setp.ne.s16	%p14, %rs15, 0;
mov.u16 %rs14, %rs8;
mov.u16 %rs17, %rs18;
@%p14 bra BB210_14;

BB210_15:
st.u16 [%rd12], %rs17;
add.s32 %r71, %r7, %r9;
setp.lt.u32	%p15, %r71, %r29;
@%p15 bra BB210_6;

BB210_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<8>;
.reg .b16 %rs<19>;
.reg .b32 %r<12>;
.reg .b64 %rd<32>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd31, %rd15, %rd16;
setp.ge.u64	%p1, %rd31, %rd14;
@%p1 bra BB211_7;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB211_2:
mul.lo.s64 %rd18, %rd31, %rd13;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd5, %rd19;
ld.global.u16 %rs15, [%rd20];
setp.gt.s16	%p2, %rs15, -1;
@%p2 bra BB211_4;

mov.u64 %rd21, $str;
cvta.global.u64 %rd22, %rd21;
mov.u64 %rd23, $str1;
cvta.global.u64 %rd24, %rd23;
mov.u64 %rd25, __T27;
cvta.global.u64 %rd26, %rd25;
mov.u32 %r5, 27;
mov.u64 %rd27, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd22;
.param .b64 param1;
st.param.b64	[param1+0], %rd24;
.param .b32 param2;
st.param.b32	[param2+0], %r5;
.param .b64 param3;
st.param.b64	[param3+0], %rd26;
.param .b64 param4;
st.param.b64	[param4+0], %rd27;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB211_4:
setp.eq.s16	%p3, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs14, %rs1;
@%p3 bra BB211_6;

BB211_5:
mov.u16 %rs4, %rs14;
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p4, %rs12, 1;
not.pred %p5, %p4;
mul.wide.s16 %r6, %rs18, %rs4;
cvt.u16.u32	%rs13, %r6;
selp.b16	%rs18, %rs18, %rs13, %p5;
cvt.s32.s16	%r7, %rs15;
shr.u32 %r8, %r7, 31;
add.s32 %r9, %r7, %r8;
shr.u32 %r10, %r9, 1;
cvt.u16.u32	%rs15, %r10;
mul.wide.s16 %r11, %rs4, %rs4;
cvt.u16.u32	%rs8, %r11;
setp.ne.s16	%p6, %rs15, 0;
mov.u16 %rs14, %rs8;
mov.u16 %rs17, %rs18;
@%p6 bra BB211_5;

BB211_6:
mul.lo.s64 %rd28, %rd31, %rd11;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd3, %rd29;
st.global.u16 [%rd30], %rs17;
add.s64 %rd31, %rd7, %rd31;
setp.lt.u64	%p7, %rd31, %rd14;
@%p7 bra BB211_2;

BB211_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot212[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<19>;
.reg .b32 %r<39>;
.reg .b64 %rd<118>;


mov.u64 %rd117, __local_depot212;
cvta.local.u64 %SP, %rd117;
ld.param.u64 %rd45, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I12TensorTPowOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd46, %SP, 416;
cvta.to.local.u64 %rd2, %rd46;
add.u64 %rd47, %SP, 0;
cvta.to.local.u64 %rd3, %rd47;
mov.u32 %r35, 0;
mov.pred %p1, 0;
@%p1 bra BB212_2;

BB212_1:
mul.wide.s32 %rd48, %r35, 8;
add.s64 %rd49, %rd4, %rd48;
ld.param.u64 %rd50, [%rd49];
add.s64 %rd51, %rd2, %rd48;
st.local.u64 [%rd51], %rd50;
add.s32 %r35, %r35, 1;
setp.lt.u32	%p2, %r35, 52;
@%p2 bra BB212_1;

BB212_2:
mov.u32 %r36, 0;
@%p1 bra BB212_4;

BB212_3:
mul.wide.s32 %rd52, %r36, 8;
add.s64 %rd53, %rd1, %rd52;
ld.param.u64 %rd54, [%rd53];
add.s64 %rd55, %rd3, %rd52;
st.local.u64 [%rd55], %rd54;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p4, %r36, 52;
@%p4 bra BB212_3;

BB212_4:
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %ntid.x;
mul.wide.u32 %rd56, %r15, %r14;
mov.u32 %r16, %tid.x;
cvt.u64.u32	%rd57, %r16;
add.s64 %rd109, %rd56, %rd57;
setp.ge.u64	%p5, %rd109, %rd45;
@%p5 bra BB212_22;

ld.local.u32 %r17, [%rd2+408];
add.s32 %r5, %r17, -1;
mul.wide.s32 %rd58, %r17, 8;
add.s64 %rd9, %rd2, %rd58;

BB212_6:
mov.u64 %rd95, %rd109;
mov.u64 %rd10, %rd95;
mov.u64 %rd91, %rd9;
mov.u64 %rd60, 0;
mov.u64 %rd116, %rd60;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r37, %r5;
mov.u64 %rd106, %rd10;
mov.u64 %rd107, %rd10;
mov.u64 %rd115, %rd60;
@%p6 bra BB212_11;

BB212_7:
mov.u64 %rd13, %rd107;
mov.u32 %r6, %r37;
ld.local.u64 %rd16, [%rd91];
or.b64 %rd61, %rd13, %rd16;
and.b64 %rd62, %rd61, -4294967296;
setp.eq.s64	%p7, %rd62, 0;
@%p7 bra BB212_9;
bra.uni BB212_8;

BB212_9:
cvt.u32.u64	%r18, %rd16;
cvt.u32.u64	%r19, %rd13;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd108, %r20;
cvt.u64.u32	%rd92, %r21;
bra.uni BB212_10;

BB212_8:
div.u64 %rd108, %rd13, %rd16;
rem.u64 %rd92, %rd13, %rd16;

BB212_10:
mov.u64 %rd21, %rd108;
ld.local.u64 %rd63, [%rd91+200];
mul.lo.s64 %rd64, %rd63, %rd92;
add.s64 %rd116, %rd64, %rd116;
add.s64 %rd91, %rd91, -8;
add.s32 %r7, %r6, -1;
setp.gt.s32	%p8, %r7, 0;
mov.u32 %r37, %r7;
mov.u64 %rd106, %rd21;
mov.u64 %rd107, %rd21;
mov.u64 %rd110, %rd116;
mov.u64 %rd115, %rd110;
@%p8 bra BB212_7;

BB212_11:
mov.u64 %rd26, %rd115;
ld.local.u64 %rd66, [%rd2+208];
mul.lo.s64 %rd67, %rd66, %rd106;
add.s64 %rd68, %rd67, %rd26;
ld.local.u64 %rd69, [%rd2];
shl.b64 %rd70, %rd68, 1;
add.s64 %rd27, %rd69, %rd70;
ld.local.u32 %r8, [%rd3+408];
add.s32 %r38, %r8, -1;
setp.lt.s32	%p9, %r38, 1;
mov.u64 %rd103, %rd10;
mov.u64 %rd113, %rd60;
@%p9 bra BB212_17;

mul.wide.s32 %rd72, %r8, 8;
add.s64 %rd93, %rd3, %rd72;
mov.u64 %rd114, 0;
mov.u64 %rd104, %rd10;

BB212_13:
ld.local.u64 %rd33, [%rd93];
or.b64 %rd73, %rd104, %rd33;
and.b64 %rd74, %rd73, -4294967296;
setp.eq.s64	%p10, %rd74, 0;
@%p10 bra BB212_15;
bra.uni BB212_14;

BB212_15:
cvt.u32.u64	%r22, %rd33;
cvt.u32.u64	%r23, %rd104;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd105, %r24;
cvt.u64.u32	%rd94, %r25;
bra.uni BB212_16;

BB212_14:
div.u64 %rd105, %rd104, %rd33;
rem.u64 %rd94, %rd104, %rd33;

BB212_16:
mov.u64 %rd104, %rd105;
ld.local.u64 %rd75, [%rd93+200];
mul.lo.s64 %rd76, %rd75, %rd94;
add.s64 %rd114, %rd76, %rd114;
add.s64 %rd93, %rd93, -8;
add.s32 %r38, %r38, -1;
setp.gt.s32	%p11, %r38, 0;
mov.u64 %rd103, %rd104;
mov.u64 %rd113, %rd114;
@%p11 bra BB212_13;

BB212_17:
ld.local.u64 %rd77, [%rd3+208];
mul.lo.s64 %rd78, %rd77, %rd103;
add.s64 %rd79, %rd78, %rd113;
ld.local.u64 %rd80, [%rd3];
shl.b64 %rd81, %rd79, 1;
add.s64 %rd82, %rd80, %rd81;
ld.u16 %rs15, [%rd82];
setp.gt.s16	%p12, %rs15, -1;
@%p12 bra BB212_19;

mov.u64 %rd83, $str;
cvta.global.u64 %rd84, %rd83;
mov.u64 %rd85, $str1;
cvta.global.u64 %rd86, %rd85;
mov.u64 %rd87, __T27;
cvta.global.u64 %rd88, %rd87;
mov.u32 %r26, 27;
mov.u64 %rd89, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd84;
.param .b64 param1;
st.param.b64	[param1+0], %rd86;
.param .b32 param2;
st.param.b32	[param2+0], %r26;
.param .b64 param3;
st.param.b64	[param3+0], %rd88;
.param .b64 param4;
st.param.b64	[param4+0], %rd89;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB212_19:
setp.eq.s16	%p13, %rs15, 0;
mov.u16 %rs18, 1;
mov.u16 %rs17, %rs18;
mov.u16 %rs14, %rs1;
@%p13 bra BB212_21;

BB212_20:
mov.u16 %rs4, %rs14;
and.b16 %rs12, %rs15, 1;
setp.eq.b16	%p14, %rs12, 1;
not.pred %p15, %p14;
mul.wide.s16 %r27, %rs18, %rs4;
cvt.u16.u32	%rs13, %r27;
selp.b16	%rs18, %rs18, %rs13, %p15;
cvt.s32.s16	%r28, %rs15;
shr.u32 %r29, %r28, 31;
add.s32 %r30, %r28, %r29;
shr.u32 %r31, %r30, 1;
cvt.u16.u32	%rs15, %r31;
mul.wide.s16 %r32, %rs4, %rs4;
cvt.u16.u32	%rs8, %r32;
setp.ne.s16	%p16, %rs15, 0;
mov.u16 %rs14, %rs8;
mov.u16 %rs17, %rs18;
@%p16 bra BB212_20;

BB212_21:
st.u16 [%rd27], %rs17;
mov.u32 %r33, %nctaid.x;
mul.wide.u32 %rd90, %r33, %r15;
add.s64 %rd109, %rd90, %rd10;
setp.lt.u64	%p17, %rd109, %rd45;
@%p17 bra BB212_6;

BB212_22:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<20>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r19, %r1, %r11, %r12;
setp.ge.u32	%p1, %r19, %r10;
@%p1 bra BB213_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB213_2:
mul.lo.s32 %r14, %r19, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r19, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r16, [%rd8];
ld.global.s16 %r17, [%rd6];
shl.b32 %r18, %r17, %r16;
st.global.u16 [%rd6], %r18;
add.s32 %r19, %r5, %r19;
setp.lt.u32	%p2, %r19, %r10;
@%p2 bra BB213_2;

BB213_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r4, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r44, %r4, %r30, %r31;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB214_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r4;
cvta.to.global.u64 %rd2, %rd4;

BB214_2:
mul.lo.s32 %r33, %r44, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r41, [%rd8];
ld.global.s16 %r42, [%rd6];
shl.b32 %r43, %r42, %r41;
st.global.u16 [%rd6], %r43;
add.s32 %r44, %r9, %r44;
setp.lt.u32	%p2, %r44, %r21;
@%p2 bra BB214_2;

BB214_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot215[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<47>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot215;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB215_2;

BB215_1:
mul.wide.s32 %rd11, %r36, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB215_1;

BB215_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r43, %r3, %r21, %r22;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB215_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB215_4:
mov.u32 %r38, %r43;
mov.u32 %r8, %r38;
mov.u64 %rd22, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r37, %r7;
mov.u32 %r41, %r8;
mov.u32 %r42, %r8;
@%p4 bra BB215_6;

BB215_5:
mov.u32 %r10, %r42;
mov.u32 %r9, %r37;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r37, %r14;
mov.u32 %r41, %r13;
mov.u32 %r42, %r13;
mov.u32 %r45, %r46;
@%p5 bra BB215_5;

BB215_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.s16 %r33, [%rd21];
ld.global.s16 %r34, [%rd17];
shl.b32 %r35, %r34, %r33;
st.global.u16 [%rd17], %r35;
add.s32 %r43, %r6, %r8;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB215_4;

BB215_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r4, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r44, %r4, %r30, %r31;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB216_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r4;
cvta.to.global.u64 %rd2, %rd3;

BB216_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r44, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.s16 %r41, [%rd8];
ld.global.s16 %r42, [%rd6];
shl.b32 %r43, %r42, %r41;
st.global.u16 [%rd6], %r43;
add.s32 %r44, %r9, %r44;
setp.lt.u32	%p2, %r44, %r21;
@%p2 bra BB216_2;

BB216_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<70>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r69, %r47, %r48, %r49;
setp.ge.u32	%p1, %r69, %r30;
@%p1 bra BB217_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB217_2:
mul.hi.u32 %r50, %r69, %r33;
add.s32 %r51, %r50, %r69;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r69, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r69, %r41;
add.s32 %r58, %r57, %r69;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r69, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r64, [%rd8];
ld.global.s16 %r65, [%rd6];
shl.b32 %r66, %r65, %r64;
st.global.u16 [%rd6], %r66;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r47, %r69;
setp.lt.u32	%p2, %r69, %r30;
@%p2 bra BB217_2;

BB217_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot218[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<72>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot218;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB218_2;

BB218_1:
mul.wide.s32 %rd12, %r61, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB218_1;

BB218_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB218_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB218_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r62, %r9;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB218_6;

BB218_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB218_5;

BB218_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r66, %r70;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r56, [%rd21];
ld.global.s16 %r57, [%rd19];
shl.b32 %r58, %r57, %r56;
st.global.u16 [%rd19], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB218_4;

BB218_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot219[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<47>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot219;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB219_2;

BB219_1:
mul.wide.s32 %rd11, %r36, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB219_1;

BB219_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r43, %r3, %r21, %r22;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB219_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB219_4:
mov.u32 %r38, %r43;
mov.u32 %r8, %r38;
mov.u64 %rd22, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r37, %r7;
mov.u32 %r41, %r8;
mov.u32 %r42, %r8;
@%p4 bra BB219_6;

BB219_5:
mov.u32 %r10, %r42;
mov.u32 %r9, %r37;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r37, %r14;
mov.u32 %r41, %r13;
mov.u32 %r42, %r13;
mov.u32 %r45, %r46;
@%p5 bra BB219_5;

BB219_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.s16 %r33, [%rd21];
ld.global.s16 %r34, [%rd19];
shl.b32 %r35, %r34, %r33;
st.global.u16 [%rd19], %r35;
add.s32 %r43, %r6, %r8;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB219_4;

BB219_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot220[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<72>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot220;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB220_2;

BB220_1:
mul.wide.s32 %rd12, %r61, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB220_1;

BB220_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r68, %r39, %r40, %r41;
setp.ge.u32	%p3, %r68, %r29;
@%p3 bra BB220_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB220_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd22, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r62, %r9;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB220_6;

BB220_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r71, %r47, %r46, %r71;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB220_5;

BB220_6:
mad.lo.s32 %r48, %r10, %r66, %r70;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r56, [%rd21];
ld.global.s16 %r57, [%rd19];
shl.b32 %r58, %r57, %r56;
st.global.u16 [%rd19], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r39, %r11;
setp.lt.u32	%p6, %r68, %r29;
@%p6 bra BB220_4;

BB220_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot221[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<75>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot221;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB221_2;

BB221_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB221_1;

BB221_2:
mov.u32 %r54, 0;
@%p1 bra BB221_4;

BB221_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB221_3;

BB221_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB221_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB221_6:
mov.u32 %r57, %r67;
mov.u32 %r10, %r57;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r74, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r55, %r6;
mov.u32 %r65, %r10;
mov.u32 %r66, %r10;
mov.u32 %r73, %r38;
@%p6 bra BB221_8;

BB221_7:
mov.u32 %r12, %r66;
mov.u32 %r11, %r55;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r74, %r41, %r40, %r74;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r55, %r16;
mov.u32 %r65, %r15;
mov.u32 %r66, %r15;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB221_7;

BB221_8:
mov.u32 %r18, %r73;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r65, %r18;
mov.u32 %r72, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r56, %r8;
mov.u32 %r64, %r10;
mov.u32 %r63, %r10;
mov.u32 %r71, %r38;
@%p8 bra BB221_10;

BB221_9:
mov.u32 %r20, %r56;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r64, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r72, %r46, %r45, %r72;
div.u32 %r64, %r64, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r56, %r25;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB221_9;

BB221_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r63, %r71;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.s16 %r48, [%rd35];
ld.global.s16 %r49, [%rd33];
shl.b32 %r50, %r49, %r48;
st.global.u16 [%rd33], %r50;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r10;
setp.lt.u32	%p10, %r67, %r29;
@%p10 bra BB221_6;

BB221_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB222_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB222_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.s16 %r5, [%rd23];
ld.global.s16 %r6, [%rd20];
shl.b32 %r7, %r6, %r5;
st.global.u16 [%rd20], %r7;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p2, %rd24, %rd14;
@%p2 bra BB222_2;

BB222_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot223[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b32 %r<35>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot223;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I14TensorLShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r31, 0;
mov.pred %p1, 0;
@%p1 bra BB223_2;

BB223_1:
mul.wide.s32 %rd53, %r31, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r31, %r31, 1;
setp.lt.u32	%p2, %r31, 52;
@%p2 bra BB223_1;

BB223_2:
mov.u32 %r32, 0;
@%p1 bra BB223_4;

BB223_3:
mul.wide.s32 %rd57, %r32, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p4, %r32, 52;
@%p4 bra BB223_3;

BB223_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB223_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB223_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r33, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB223_11;

BB223_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r33;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB223_9;
bra.uni BB223_8;

BB223_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB223_10;

BB223_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB223_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r33, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB223_7;

BB223_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r34, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB223_16;

BB223_12:
mov.u32 %r9, %r34;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB223_14;
bra.uni BB223_13;

BB223_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB223_15;

BB223_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB223_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r34, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB223_12;

BB223_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.s16 %r26, [%rd85];
ld.global.s16 %r27, [%rd81];
shl.b32 %r28, %r27, %r26;
st.global.u16 [%rd81], %r28;
mov.u32 %r29, %nctaid.x;
mul.wide.u32 %rd86, %r29, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p12, %rd105, %rd50;
@%p12 bra BB223_6;

BB223_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<25>;
.reg .b32 %r<23>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r22, %r1, %r13, %r14;
setp.ge.u32	%p1, %r22, %r12;
@%p1 bra BB224_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB224_2:
mul.lo.s32 %r16, %r22, %r9;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r22, %r10;
mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r22, %r11;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r19, [%rd10];
ld.global.s16 %r20, [%rd12];
shl.b32 %r21, %r19, %r20;
st.global.u16 [%rd8], %r21;
add.s32 %r22, %r6, %r22;
setp.lt.u32	%p2, %r22, %r12;
@%p2 bra BB224_2;

BB224_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<48>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r14, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r47, %r4, %r32, %r33;
setp.ge.u32	%p1, %r47, %r23;
@%p1 bra BB225_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r4;
cvta.to.global.u64 %rd3, %rd6;

BB225_2:
mul.lo.s32 %r35, %r47, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r36, %r47, %r14;
mul.wide.u32 %rd9, %r36, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r37, %r47, %r26;
add.s32 %r38, %r37, %r47;
shr.u32 %r39, %r38, %r27;
mul.lo.s32 %r40, %r39, %r29;
sub.s32 %r41, %r47, %r40;
mul.lo.s32 %r42, %r41, %r25;
mad.lo.s32 %r43, %r24, %r39, %r42;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
shl.b32 %r46, %r44, %r45;
st.global.u16 [%rd8], %r46;
add.s32 %r47, %r10, %r47;
setp.lt.u32	%p2, %r47, %r23;
@%p2 bra BB225_2;

BB225_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot226[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<50>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot226;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB226_2;

BB226_1:
mul.wide.s32 %rd13, %r39, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 27;
@%p2 bra BB226_1;

BB226_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r46, %r21, %r22, %r23;
setp.ge.u32	%p3, %r46, %r19;
@%p3 bra BB226_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB226_4:
mov.u32 %r41, %r46;
mov.u32 %r7, %r41;
mov.u64 %rd26, %rd6;
mov.u32 %r48, 0;
mov.u32 %r49, %r48;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r40, %r6;
mov.u32 %r44, %r7;
mov.u32 %r45, %r7;
@%p4 bra BB226_6;

BB226_5:
mov.u32 %r9, %r45;
mov.u32 %r8, %r40;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r49, %r29, %r28, %r49;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r40, %r13;
mov.u32 %r44, %r12;
mov.u32 %r45, %r12;
mov.u32 %r48, %r49;
@%p5 bra BB226_5;

BB226_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 2;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r44, %r48;
ld.local.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
mul.wide.u32 %rd24, %r33, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.s16 %r34, [%rd21];
ld.global.s16 %r35, [%rd25];
shl.b32 %r36, %r34, %r35;
st.global.u16 [%rd19], %r36;
mov.u32 %r38, %nctaid.x;
mad.lo.s32 %r46, %r38, %r21, %r7;
setp.lt.u32	%p6, %r46, %r19;
@%p6 bra BB226_4;

BB226_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<48>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r47, %r4, %r32, %r33;
setp.ge.u32	%p1, %r47, %r23;
@%p1 bra BB227_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r4;
cvta.to.global.u64 %rd3, %rd5;

BB227_2:
mul.lo.s32 %r35, %r47, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r36, %r47, %r26;
add.s32 %r37, %r36, %r47;
shr.u32 %r38, %r37, %r27;
mul.lo.s32 %r39, %r38, %r29;
sub.s32 %r40, %r47, %r39;
mul.lo.s32 %r41, %r40, %r25;
mad.lo.s32 %r42, %r24, %r38, %r41;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r43, %r47, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
shl.b32 %r46, %r44, %r45;
st.global.u16 [%rd8], %r46;
add.s32 %r47, %r10, %r47;
setp.lt.u32	%p2, %r47, %r23;
@%p2 bra BB227_2;

BB227_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r72, %r49, %r50, %r51;
setp.ge.u32	%p1, %r72, %r32;
@%p1 bra BB228_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB228_2:
mul.lo.s32 %r52, %r72, %r15;
mul.wide.u32 %rd7, %r52, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r53, %r72, %r35;
add.s32 %r54, %r53, %r72;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r72, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r60, %r72, %r43;
add.s32 %r61, %r60, %r72;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r72, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r67, [%rd10];
ld.global.s16 %r68, [%rd12];
shl.b32 %r69, %r67, %r68;
st.global.u16 [%rd8], %r69;
mov.u32 %r71, %nctaid.x;
mad.lo.s32 %r72, %r71, %r49, %r72;
setp.lt.u32	%p2, %r72, %r32;
@%p2 bra BB228_2;

BB228_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot229[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot229;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB229_2;

BB229_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB229_1;

BB229_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r71, %r41, %r42, %r43;
setp.ge.u32	%p3, %r71, %r31;
@%p3 bra BB229_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB229_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB229_6;

BB229_5:
mov.u32 %r14, %r70;
mov.u32 %r13, %r65;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r74, %r49, %r48, %r74;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r65, %r18;
mov.u32 %r69, %r17;
mov.u32 %r70, %r17;
mov.u32 %r73, %r74;
@%p5 bra BB229_5;

BB229_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r69, %r73;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.s16 %r58, [%rd19];
ld.global.s16 %r59, [%rd23];
shl.b32 %r60, %r58, %r59;
mul.lo.s32 %r61, %r11, %r22;
mul.wide.u32 %rd24, %r61, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r60;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r41, %r11;
setp.lt.u32	%p6, %r71, %r31;
@%p6 bra BB229_4;

BB229_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot230[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<50>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot230;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB230_2;

BB230_1:
mul.wide.s32 %rd13, %r39, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 27;
@%p2 bra BB230_1;

BB230_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r46, %r3, %r23, %r24;
setp.ge.u32	%p3, %r46, %r21;
@%p3 bra BB230_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB230_4:
mov.u32 %r41, %r46;
mov.u32 %r9, %r41;
mov.u64 %rd26, %rd6;
mov.u32 %r48, 0;
mov.u32 %r49, %r48;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r40, %r8;
mov.u32 %r44, %r9;
mov.u32 %r45, %r9;
@%p4 bra BB230_6;

BB230_5:
mov.u32 %r11, %r45;
mov.u32 %r10, %r40;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r49, %r31, %r30, %r49;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r40, %r15;
mov.u32 %r44, %r14;
mov.u32 %r45, %r14;
mov.u32 %r48, %r49;
@%p5 bra BB230_5;

BB230_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 2;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r44, %r48;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.s16 %r36, [%rd23];
ld.global.s16 %r37, [%rd25];
shl.b32 %r38, %r36, %r37;
st.global.u16 [%rd19], %r38;
add.s32 %r46, %r7, %r9;
setp.lt.u32	%p6, %r46, %r21;
@%p6 bra BB230_4;

BB230_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot231[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot231;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB231_2;

BB231_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB231_1;

BB231_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r71, %r40, %r41, %r42;
setp.ge.u32	%p3, %r71, %r30;
@%p3 bra BB231_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB231_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB231_6;

BB231_5:
mov.u32 %r13, %r70;
mov.u32 %r12, %r65;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r65, %r17;
mov.u32 %r69, %r16;
mov.u32 %r70, %r16;
mov.u32 %r73, %r74;
@%p5 bra BB231_5;

BB231_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r69, %r73;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
ld.global.s16 %r58, [%rd21];
ld.global.s16 %r59, [%rd23];
shl.b32 %r60, %r58, %r59;
mul.lo.s32 %r61, %r11, %r21;
mul.wide.u32 %rd24, %r61, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r60;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r40, %r11;
setp.lt.u32	%p6, %r71, %r30;
@%p6 bra BB231_4;

BB231_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot232[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot232;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB232_2;

BB232_1:
mul.wide.s32 %rd21, %r57, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB232_1;

BB232_2:
mov.u32 %r58, 0;
@%p1 bra BB232_4;

BB232_3:
mul.wide.s32 %rd25, %r58, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB232_3;

BB232_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r71, %r32, %r33, %r34;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB232_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB232_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r37;
@%p6 bra BB232_8;

BB232_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB232_7;

BB232_8:
mov.u32 %r16, %r77;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 2;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r69, %r16;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
mul.wide.u32 %rd33, %r44, 2;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r60, %r17, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r37;
@%p8 bra BB232_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd40, %rd3, %rd34;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB232_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r68, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r76, %r49, %r48, %r76;
div.u32 %r68, %r68, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB232_10;

BB232_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r67, %r75;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.s16 %r52, [%rd14];
ld.global.s16 %r53, [%rd38];
shl.b32 %r54, %r52, %r53;
st.global.u16 [%rd13], %r54;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r32, %r8;
setp.lt.u32	%p10, %r71, %r29;
@%p10 bra BB232_6;

BB232_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<48>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r47, %r1, %r32, %r33;
setp.ge.u32	%p1, %r47, %r23;
@%p1 bra BB233_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r1;
cvta.to.global.u64 %rd3, %rd4;

BB233_2:
mul.hi.u32 %r35, %r47, %r26;
add.s32 %r36, %r35, %r47;
shr.u32 %r37, %r36, %r27;
mul.lo.s32 %r38, %r37, %r29;
sub.s32 %r39, %r47, %r38;
mul.lo.s32 %r40, %r39, %r25;
mad.lo.s32 %r41, %r24, %r37, %r40;
mul.wide.u32 %rd7, %r41, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r42, %r47, %r21;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r43, %r47, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
shl.b32 %r46, %r44, %r45;
st.global.u16 [%rd8], %r46;
add.s32 %r47, %r10, %r47;
setp.lt.u32	%p2, %r47, %r23;
@%p2 bra BB233_2;

BB233_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r72, %r49, %r50, %r51;
setp.ge.u32	%p1, %r72, %r32;
@%p1 bra BB234_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB234_2:
mul.hi.u32 %r52, %r72, %r35;
add.s32 %r53, %r52, %r72;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r72, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r59, %r72, %r23;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r60, %r72, %r43;
add.s32 %r61, %r60, %r72;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r72, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r67, [%rd10];
ld.global.s16 %r68, [%rd12];
shl.b32 %r69, %r67, %r68;
st.global.u16 [%rd8], %r69;
mov.u32 %r71, %nctaid.x;
mad.lo.s32 %r72, %r71, %r49, %r72;
setp.lt.u32	%p2, %r72, %r32;
@%p2 bra BB234_2;

BB234_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot235[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot235;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB235_2;

BB235_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB235_1;

BB235_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r71, %r41, %r42, %r43;
setp.ge.u32	%p3, %r71, %r31;
@%p3 bra BB235_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB235_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB235_6;

BB235_5:
mov.u32 %r14, %r70;
mov.u32 %r13, %r65;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r74, %r49, %r48, %r74;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r65, %r18;
mov.u32 %r69, %r17;
mov.u32 %r70, %r17;
mov.u32 %r73, %r74;
@%p5 bra BB235_5;

BB235_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r69, %r73;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.s16 %r59, [%rd25];
ld.global.s16 %r60, [%rd23];
shl.b32 %r61, %r59, %r60;
st.global.u16 [%rd19], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r41, %r11;
setp.lt.u32	%p6, %r71, %r31;
@%p6 bra BB235_4;

BB235_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r72, %r49, %r50, %r51;
setp.ge.u32	%p1, %r72, %r32;
@%p1 bra BB236_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB236_2:
mul.hi.u32 %r52, %r72, %r35;
add.s32 %r53, %r52, %r72;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r72, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r72, %r43;
add.s32 %r60, %r59, %r72;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r72, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r66, %r72, %r31;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.s16 %r67, [%rd10];
ld.global.s16 %r68, [%rd12];
shl.b32 %r69, %r67, %r68;
st.global.u16 [%rd8], %r69;
mov.u32 %r71, %nctaid.x;
mad.lo.s32 %r72, %r71, %r49, %r72;
setp.lt.u32	%p2, %r72, %r32;
@%p2 bra BB236_2;

BB236_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<98>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r97, %r68, %r69, %r70;
setp.ge.u32	%p1, %r97, %r43;
@%p1 bra BB237_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB237_2:
mul.hi.u32 %r71, %r97, %r46;
add.s32 %r72, %r71, %r97;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r97, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd7, %r77, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r78, %r97, %r54;
add.s32 %r79, %r78, %r97;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r97, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.wide.u32 %rd9, %r84, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r85, %r97, %r62;
add.s32 %r86, %r85, %r97;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r97, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd11, %r91, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r92, [%rd10];
ld.global.s16 %r93, [%rd12];
shl.b32 %r94, %r92, %r93;
st.global.u16 [%rd8], %r94;
mov.u32 %r96, %nctaid.x;
mad.lo.s32 %r97, %r96, %r68, %r97;
setp.lt.u32	%p2, %r97, %r43;
@%p2 bra BB237_2;

BB237_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot238[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<100>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot238;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r89, 0;
mov.pred %p1, 0;
@%p1 bra BB238_2;

BB238_1:
mul.wide.s32 %rd14, %r89, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r89, %r89, 1;
setp.lt.u32	%p2, %r89, 27;
@%p2 bra BB238_1;

BB238_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r96, %r62, %r63, %r64;
setp.ge.u32	%p3, %r96, %r44;
@%p3 bra BB238_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB238_4:
mov.u32 %r91, %r96;
mov.u32 %r16, %r91;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r98, 0;
mov.u32 %r99, %r98;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r90, %r14;
mov.u32 %r94, %r16;
mov.u32 %r95, %r16;
@%p4 bra BB238_6;

BB238_5:
mov.u32 %r20, %r95;
mov.u32 %r19, %r90;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r99, %r70, %r69, %r99;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r90, %r24;
mov.u32 %r94, %r23;
mov.u32 %r95, %r23;
mov.u32 %r98, %r99;
@%p5 bra BB238_5;

BB238_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 2;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd22, %r82, 2;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r83, %r15, %r94, %r98;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.s16 %r84, [%rd23];
ld.global.s16 %r85, [%rd25];
shl.b32 %r86, %r84, %r85;
st.global.u16 [%rd21], %r86;
mov.u32 %r88, %nctaid.x;
mad.lo.s32 %r96, %r88, %r62, %r16;
setp.lt.u32	%p6, %r96, %r44;
@%p6 bra BB238_4;

BB238_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot239[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot239;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB239_2;

BB239_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB239_1;

BB239_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r71, %r41, %r42, %r43;
setp.ge.u32	%p3, %r71, %r31;
@%p3 bra BB239_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB239_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB239_6;

BB239_5:
mov.u32 %r14, %r70;
mov.u32 %r13, %r65;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r74, %r49, %r48, %r74;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r65, %r18;
mov.u32 %r69, %r17;
mov.u32 %r70, %r17;
mov.u32 %r73, %r74;
@%p5 bra BB239_5;

BB239_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r69, %r73;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.s16 %r59, [%rd23];
ld.global.s16 %r60, [%rd25];
shl.b32 %r61, %r59, %r60;
st.global.u16 [%rd19], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r41, %r11;
setp.lt.u32	%p6, %r71, %r31;
@%p6 bra BB239_4;

BB239_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot240[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<100>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot240;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r89, 0;
mov.pred %p1, 0;
@%p1 bra BB240_2;

BB240_1:
mul.wide.s32 %rd14, %r89, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r89, %r89, 1;
setp.lt.u32	%p2, %r89, 27;
@%p2 bra BB240_1;

BB240_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r96, %r61, %r62, %r63;
setp.ge.u32	%p3, %r96, %r43;
@%p3 bra BB240_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB240_4:
mov.u32 %r91, %r96;
mov.u32 %r16, %r91;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r98, 0;
mov.u32 %r99, %r98;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r90, %r14;
mov.u32 %r94, %r16;
mov.u32 %r95, %r16;
@%p4 bra BB240_6;

BB240_5:
mov.u32 %r19, %r95;
mov.u32 %r18, %r90;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r99, %r69, %r68, %r99;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r90, %r23;
mov.u32 %r94, %r22;
mov.u32 %r95, %r22;
mov.u32 %r98, %r99;
@%p5 bra BB240_5;

BB240_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd20, %r75, 2;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r76, %r15, %r94, %r98;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.s16 %r84, [%rd23];
ld.global.s16 %r85, [%rd25];
shl.b32 %r86, %r84, %r85;
st.global.u16 [%rd21], %r86;
mov.u32 %r88, %nctaid.x;
mad.lo.s32 %r96, %r88, %r61, %r16;
setp.lt.u32	%p6, %r96, %r43;
@%p6 bra BB240_4;

BB240_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot241[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<103>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot241;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r81, 0;
mov.pred %p1, 0;
@%p1 bra BB241_2;

BB241_1:
mul.wide.s32 %rd23, %r81, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p2, %r81, 27;
@%p2 bra BB241_1;

BB241_2:
mov.u32 %r82, 0;
@%p1 bra BB241_4;

BB241_3:
mul.wide.s32 %rd27, %r82, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p4, %r82, 27;
@%p4 bra BB241_3;

BB241_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r95, %r54, %r55, %r56;
setp.ge.u32	%p5, %r95, %r43;
@%p5 bra BB241_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB241_6:
mov.u32 %r85, %r95;
mov.u32 %r15, %r85;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r102, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r83, %r11;
mov.u32 %r93, %r15;
mov.u32 %r94, %r15;
mov.u32 %r101, %r60;
@%p6 bra BB241_8;

BB241_7:
mov.u32 %r18, %r94;
mov.u32 %r17, %r83;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r102, %r63, %r62, %r102;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r83, %r22;
mov.u32 %r93, %r21;
mov.u32 %r94, %r21;
mov.u32 %r96, %r102;
mov.u32 %r101, %r96;
@%p7 bra BB241_7;

BB241_8:
mov.u32 %r24, %r101;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd35, %r71, 2;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r93, %r24;
mov.u32 %r100, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r84, %r13;
mov.u32 %r92, %r15;
mov.u32 %r91, %r15;
mov.u32 %r99, %r60;
@%p8 bra BB241_10;

BB241_9:
mov.u32 %r26, %r84;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r92, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r100, %r74, %r73, %r100;
div.u32 %r92, %r92, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r84, %r31;
mov.u32 %r91, %r92;
mov.u32 %r99, %r100;
@%p9 bra BB241_9;

BB241_10:
mul.wide.u32 %rd36, %r25, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r91, %r99;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.s16 %r76, [%rd37];
ld.global.s16 %r77, [%rd39];
shl.b32 %r78, %r76, %r77;
st.global.u16 [%rd16], %r78;
mov.u32 %r80, %nctaid.x;
mad.lo.s32 %r95, %r80, %r54, %r15;
setp.lt.u32	%p10, %r95, %r43;
@%p10 bra BB241_6;

BB241_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot242[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<50>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot242;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB242_2;

BB242_1:
mul.wide.s32 %rd13, %r39, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 27;
@%p2 bra BB242_1;

BB242_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r46, %r3, %r23, %r24;
setp.ge.u32	%p3, %r46, %r21;
@%p3 bra BB242_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB242_4:
mov.u32 %r41, %r46;
mov.u32 %r9, %r41;
mov.u64 %rd26, %rd6;
mov.u32 %r48, 0;
mov.u32 %r49, %r48;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r40, %r8;
mov.u32 %r44, %r9;
mov.u32 %r45, %r9;
@%p4 bra BB242_6;

BB242_5:
mov.u32 %r11, %r45;
mov.u32 %r10, %r40;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r49, %r31, %r30, %r49;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r40, %r15;
mov.u32 %r44, %r14;
mov.u32 %r45, %r14;
mov.u32 %r48, %r49;
@%p5 bra BB242_5;

BB242_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r44, %r48;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r33, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r34, %r9, %r19;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.s16 %r36, [%rd23];
ld.global.s16 %r37, [%rd25];
shl.b32 %r38, %r36, %r37;
st.global.u16 [%rd21], %r38;
add.s32 %r46, %r7, %r9;
setp.lt.u32	%p6, %r46, %r21;
@%p6 bra BB242_4;

BB242_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot243[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot243;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB243_2;

BB243_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB243_1;

BB243_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r71, %r40, %r41, %r42;
setp.ge.u32	%p3, %r71, %r30;
@%p3 bra BB243_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB243_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB243_6;

BB243_5:
mov.u32 %r13, %r70;
mov.u32 %r12, %r65;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r65, %r17;
mov.u32 %r69, %r16;
mov.u32 %r70, %r16;
mov.u32 %r73, %r74;
@%p5 bra BB243_5;

BB243_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r69, %r73;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd22, %r51, 2;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.s16 %r59, [%rd23];
ld.global.s16 %r60, [%rd25];
shl.b32 %r61, %r59, %r60;
st.global.u16 [%rd21], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r40, %r11;
setp.lt.u32	%p6, %r71, %r30;
@%p6 bra BB243_4;

BB243_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot244[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot244;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB244_2;

BB244_1:
mul.wide.s32 %rd20, %r57, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB244_1;

BB244_2:
mov.u32 %r58, 0;
@%p1 bra BB244_4;

BB244_3:
mul.wide.s32 %rd24, %r58, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB244_3;

BB244_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r71, %r32, %r33, %r34;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB244_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB244_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r37;
@%p6 bra BB244_8;

BB244_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB244_7;

BB244_8:
mov.u32 %r16, %r77;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r69, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r60, %r17, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r37;
@%p8 bra BB244_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB244_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r68, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r76, %r48, %r47, %r76;
div.u32 %r68, %r68, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB244_10;

BB244_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd33, %r49, 2;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r67, %r75;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.s16 %r52, [%rd34];
ld.global.s16 %r53, [%rd38];
shl.b32 %r54, %r52, %r53;
st.global.u16 [%rd13], %r54;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r32, %r8;
setp.lt.u32	%p10, %r71, %r29;
@%p10 bra BB244_6;

BB244_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot245[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot245;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB245_2;

BB245_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB245_1;

BB245_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r71, %r40, %r41, %r42;
setp.ge.u32	%p3, %r71, %r30;
@%p3 bra BB245_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB245_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB245_6;

BB245_5:
mov.u32 %r13, %r70;
mov.u32 %r12, %r65;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r65, %r17;
mov.u32 %r69, %r16;
mov.u32 %r70, %r16;
mov.u32 %r73, %r74;
@%p5 bra BB245_5;

BB245_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r69, %r73;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.s16 %r59, [%rd23];
ld.global.s16 %r60, [%rd25];
shl.b32 %r61, %r59, %r60;
st.global.u16 [%rd21], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r40, %r11;
setp.lt.u32	%p6, %r71, %r30;
@%p6 bra BB245_4;

BB245_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot246[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<100>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot246;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r89, 0;
mov.pred %p1, 0;
@%p1 bra BB246_2;

BB246_1:
mul.wide.s32 %rd14, %r89, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r89, %r89, 1;
setp.lt.u32	%p2, %r89, 27;
@%p2 bra BB246_1;

BB246_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r96, %r60, %r61, %r62;
setp.ge.u32	%p3, %r96, %r42;
@%p3 bra BB246_7;

ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r63, 4;
add.s64 %rd7, %rd1, %rd19;

BB246_4:
mov.u32 %r91, %r96;
mov.u32 %r16, %r91;
mov.u64 %rd26, %rd7;
mov.u32 %r98, 0;
mov.u32 %r99, %r98;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r90, %r14;
mov.u32 %r94, %r16;
mov.u32 %r95, %r16;
@%p4 bra BB246_6;

BB246_5:
mov.u32 %r18, %r95;
mov.u32 %r17, %r90;
ld.local.u32 %r66, [%rd26+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd26+104];
mad.lo.s32 %r99, %r68, %r67, %r99;
div.u32 %r21, %r18, %r66;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r90, %r22;
mov.u32 %r94, %r21;
mov.u32 %r95, %r21;
mov.u32 %r98, %r99;
@%p5 bra BB246_5;

BB246_6:
mad.lo.s32 %r69, %r15, %r94, %r98;
mul.wide.u32 %rd20, %r69, 2;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.s16 %r84, [%rd23];
ld.global.s16 %r85, [%rd25];
shl.b32 %r86, %r84, %r85;
st.global.u16 [%rd21], %r86;
mov.u32 %r88, %nctaid.x;
mad.lo.s32 %r96, %r88, %r60, %r16;
setp.lt.u32	%p6, %r96, %r42;
@%p6 bra BB246_4;

BB246_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot247[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<103>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot247;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r81, 0;
mov.pred %p1, 0;
@%p1 bra BB247_2;

BB247_1:
mul.wide.s32 %rd22, %r81, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p2, %r81, 27;
@%p2 bra BB247_1;

BB247_2:
mov.u32 %r82, 0;
@%p1 bra BB247_4;

BB247_3:
mul.wide.s32 %rd26, %r82, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p4, %r82, 27;
@%p4 bra BB247_3;

BB247_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r95, %r54, %r55, %r56;
setp.ge.u32	%p5, %r95, %r43;
@%p5 bra BB247_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB247_6:
mov.u32 %r85, %r95;
mov.u32 %r15, %r85;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r102, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r83, %r11;
mov.u32 %r93, %r15;
mov.u32 %r94, %r15;
mov.u32 %r101, %r60;
@%p6 bra BB247_8;

BB247_7:
mov.u32 %r17, %r94;
mov.u32 %r16, %r83;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r102, %r63, %r62, %r102;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r83, %r21;
mov.u32 %r93, %r20;
mov.u32 %r94, %r20;
mov.u32 %r96, %r102;
mov.u32 %r101, %r96;
@%p7 bra BB247_7;

BB247_8:
mov.u32 %r23, %r101;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r93, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r100, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r84, %r13;
mov.u32 %r92, %r15;
mov.u32 %r91, %r15;
mov.u32 %r99, %r60;
@%p8 bra BB247_10;

BB247_9:
mov.u32 %r26, %r84;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r92, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r100, %r68, %r67, %r100;
div.u32 %r92, %r92, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r84, %r31;
mov.u32 %r91, %r92;
mov.u32 %r99, %r100;
@%p9 bra BB247_9;

BB247_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd36, %r74, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r91, %r99;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.s16 %r76, [%rd37];
ld.global.s16 %r77, [%rd39];
shl.b32 %r78, %r76, %r77;
st.global.u16 [%rd35], %r78;
mov.u32 %r80, %nctaid.x;
mad.lo.s32 %r95, %r80, %r54, %r15;
setp.lt.u32	%p10, %r95, %r43;
@%p10 bra BB247_6;

BB247_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot248[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<78>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot248;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r56, 0;
mov.pred %p1, 0;
@%p1 bra BB248_2;

BB248_1:
mul.wide.s32 %rd20, %r56, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p2, %r56, 27;
@%p2 bra BB248_1;

BB248_2:
mov.u32 %r57, 0;
@%p1 bra BB248_4;

BB248_3:
mul.wide.s32 %rd24, %r57, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p4, %r57, 27;
@%p4 bra BB248_3;

BB248_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r70, %r32, %r33, %r34;
setp.ge.u32	%p5, %r70, %r29;
@%p5 bra BB248_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB248_6:
mov.u32 %r60, %r70;
mov.u32 %r8, %r60;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r77, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r58, %r7;
mov.u32 %r68, %r8;
mov.u32 %r69, %r8;
mov.u32 %r76, %r37;
@%p6 bra BB248_8;

BB248_7:
mov.u32 %r10, %r69;
mov.u32 %r9, %r58;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r77, %r40, %r39, %r77;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r58, %r14;
mov.u32 %r68, %r13;
mov.u32 %r69, %r13;
mov.u32 %r71, %r77;
mov.u32 %r76, %r71;
@%p7 bra BB248_7;

BB248_8:
mov.u32 %r16, %r76;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r68, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r59, %r17, -1;
setp.lt.s32	%p8, %r59, 1;
mov.u32 %r66, %r8;
mov.u32 %r74, %r37;
@%p8 bra BB248_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r75, 0;
mov.u32 %r67, %r8;

BB248_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r67, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r75, %r47, %r46, %r75;
div.u32 %r67, %r67, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r59, %r59, -1;
setp.gt.s32	%p9, %r59, 0;
mov.u32 %r66, %r67;
mov.u32 %r74, %r75;
@%p9 bra BB248_10;

BB248_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r66, %r74;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r49, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.s16 %r51, [%rd36];
ld.global.s16 %r52, [%rd38];
shl.b32 %r53, %r51, %r52;
st.global.u16 [%rd13], %r53;
mov.u32 %r55, %nctaid.x;
mad.lo.s32 %r70, %r55, %r32, %r8;
setp.lt.u32	%p10, %r70, %r29;
@%p10 bra BB248_6;

BB248_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot249[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<103>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot249;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r81, 0;
mov.pred %p1, 0;
@%p1 bra BB249_2;

BB249_1:
mul.wide.s32 %rd22, %r81, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p2, %r81, 27;
@%p2 bra BB249_1;

BB249_2:
mov.u32 %r82, 0;
@%p1 bra BB249_4;

BB249_3:
mul.wide.s32 %rd26, %r82, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p4, %r82, 27;
@%p4 bra BB249_3;

BB249_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r95, %r53, %r54, %r55;
setp.ge.u32	%p5, %r95, %r42;
@%p5 bra BB249_11;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB249_6:
mov.u32 %r85, %r95;
mov.u32 %r15, %r85;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r102, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r83, %r11;
mov.u32 %r93, %r15;
mov.u32 %r94, %r15;
mov.u32 %r101, %r59;
@%p6 bra BB249_8;

BB249_7:
mov.u32 %r17, %r94;
mov.u32 %r16, %r83;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r102, %r62, %r61, %r102;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r83, %r21;
mov.u32 %r93, %r20;
mov.u32 %r94, %r20;
mov.u32 %r96, %r102;
mov.u32 %r101, %r96;
@%p7 bra BB249_7;

BB249_8:
mov.u32 %r23, %r101;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r93, %r23;
mov.u32 %r100, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r84, %r13;
mov.u32 %r92, %r15;
mov.u32 %r91, %r15;
mov.u32 %r99, %r59;
@%p8 bra BB249_10;

BB249_9:
mov.u32 %r25, %r84;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r92, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r100, %r67, %r66, %r100;
div.u32 %r92, %r92, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r84, %r30;
mov.u32 %r91, %r92;
mov.u32 %r99, %r100;
@%p9 bra BB249_9;

BB249_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r68, %r14, %r91, %r99;
mul.wide.u32 %rd36, %r68, 2;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.s16 %r76, [%rd37];
ld.global.s16 %r77, [%rd39];
shl.b32 %r78, %r76, %r77;
st.global.u16 [%rd35], %r78;
mov.u32 %r80, %nctaid.x;
mad.lo.s32 %r95, %r80, %r53, %r15;
setp.lt.u32	%p10, %r95, %r42;
@%p10 bra BB249_6;

BB249_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot250[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b32 %r<106>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot250;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r73, 0;
mov.pred %p1, 0;
@%p1 bra BB250_2;

BB250_1:
mul.wide.s32 %rd31, %r73, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r73, %r73, 1;
setp.lt.u32	%p2, %r73, 27;
@%p2 bra BB250_1;

BB250_2:
mov.u32 %r74, 0;
@%p1 bra BB250_4;

BB250_3:
mul.wide.s32 %rd35, %r74, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r74, %r74, 1;
setp.lt.u32	%p4, %r74, 27;
@%p4 bra BB250_3;

BB250_4:
mov.u32 %r75, 0;
@%p1 bra BB250_6;

BB250_5:
mul.wide.s32 %rd39, %r75, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r75, %r75, 1;
setp.lt.u32	%p6, %r75, 27;
@%p6 bra BB250_5;

BB250_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r94, %r46, %r47, %r48;
setp.ge.u32	%p7, %r94, %r42;
@%p7 bra BB250_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r49, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd17, %rd5, %rd48;

BB250_8:
mov.u32 %r79, %r94;
mov.u32 %r14, %r79;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r105, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r76, %r8;
mov.u32 %r92, %r14;
mov.u32 %r93, %r14;
mov.u32 %r104, %r53;
@%p8 bra BB250_10;

BB250_9:
mov.u32 %r16, %r93;
mov.u32 %r15, %r76;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r105, %r56, %r55, %r105;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r76, %r20;
mov.u32 %r92, %r19;
mov.u32 %r93, %r19;
mov.u32 %r95, %r105;
mov.u32 %r104, %r95;
@%p9 bra BB250_9;

BB250_10:
mov.u32 %r22, %r104;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r92, %r22;
mov.u32 %r103, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r77, %r10;
mov.u32 %r91, %r14;
mov.u32 %r90, %r14;
mov.u32 %r102, %r53;
@%p10 bra BB250_12;

BB250_11:
mov.u32 %r24, %r77;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r91, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r103, %r61, %r60, %r103;
div.u32 %r91, %r91, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r77, %r29;
mov.u32 %r90, %r91;
mov.u32 %r102, %r103;
@%p11 bra BB250_11;

BB250_12:
mul.wide.u32 %rd49, %r23, 2;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r90, %r102;
mov.u32 %r101, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r78, %r12;
mov.u32 %r89, %r14;
mov.u32 %r88, %r14;
mov.u32 %r100, %r53;
@%p12 bra BB250_14;

BB250_13:
mov.u32 %r33, %r78;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r89, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r101, %r66, %r65, %r101;
div.u32 %r89, %r89, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r78, %r38;
mov.u32 %r88, %r89;
mov.u32 %r100, %r101;
@%p13 bra BB250_13;

BB250_14:
mul.wide.u32 %rd50, %r32, 2;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r67, %r13, %r88, %r100;
mul.wide.u32 %rd52, %r67, 2;
add.s64 %rd53, %rd14, %rd52;
ld.global.s16 %r68, [%rd51];
ld.global.s16 %r69, [%rd53];
shl.b32 %r70, %r68, %r69;
st.global.u16 [%rd24], %r70;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r94, %r72, %r46, %r14;
setp.lt.u32	%p14, %r94, %r42;
@%p14 bra BB250_8;

BB250_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB251_3;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB251_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd3, %rd23;
mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd5, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
ld.global.s16 %r5, [%rd27];
ld.global.s16 %r6, [%rd30];
shl.b32 %r7, %r5, %r6;
st.global.u16 [%rd24], %r7;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p2, %rd31, %rd18;
@%p2 bra BB251_2;

BB251_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot252[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b32 %r<48>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot252;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorLShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r42, 0;
mov.pred %p1, 0;
@%p1 bra BB252_2;

BB252_1:
mul.wide.s32 %rd76, %r42, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r42, %r42, 1;
setp.lt.u32	%p2, %r42, 52;
@%p2 bra BB252_1;

BB252_2:
mov.u32 %r43, 0;
@%p1 bra BB252_4;

BB252_3:
mul.wide.s32 %rd80, %r43, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p4, %r43, 52;
@%p4 bra BB252_3;

BB252_4:
mov.u32 %r44, 0;
@%p1 bra BB252_6;

BB252_5:
mul.wide.s32 %rd84, %r44, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r44, %r44, 1;
setp.lt.u32	%p6, %r44, 52;
@%p6 bra BB252_5;

BB252_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB252_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
mul.wide.s32 %rd93, %r22, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r23, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r24, 8;
add.s64 %rd21, %rd5, %rd95;

BB252_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r45, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB252_13;

BB252_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r45;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB252_11;
bra.uni BB252_10;

BB252_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB252_12;

BB252_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB252_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r45, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB252_9;

BB252_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r46, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB252_18;

BB252_14:
mov.u32 %r12, %r46;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB252_16;
bra.uni BB252_15;

BB252_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB252_17;

BB252_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB252_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r46, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB252_14;

BB252_18:
shl.b64 %rd111, %rd39, 1;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r47, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB252_23;

BB252_19:
mov.u32 %r14, %r47;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB252_21;
bra.uni BB252_20;

BB252_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB252_22;

BB252_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB252_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r47, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB252_19;

BB252_23:
shl.b64 %rd117, %rd56, 1;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd122, %rd18, %rd121;
ld.global.s16 %r37, [%rd118];
ld.global.s16 %r38, [%rd122];
shl.b32 %r39, %r37, %r38;
st.global.u16 [%rd54], %r39;
mov.u32 %r40, %nctaid.x;
mul.wide.u32 %rd123, %r40, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p17, %rd151, %rd72;
@%p17 bra BB252_8;

BB252_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<20>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r19, %r1, %r11, %r12;
setp.ge.u32	%p1, %r19, %r10;
@%p1 bra BB253_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB253_2:
mul.lo.s32 %r14, %r19, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r19, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r16, [%rd8];
ld.global.s16 %r17, [%rd6];
shr.s32 %r18, %r17, %r16;
st.global.u16 [%rd6], %r18;
add.s32 %r19, %r5, %r19;
setp.lt.u32	%p2, %r19, %r10;
@%p2 bra BB253_2;

BB253_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r4, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r44, %r4, %r30, %r31;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB254_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r4;
cvta.to.global.u64 %rd2, %rd4;

BB254_2:
mul.lo.s32 %r33, %r44, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r41, [%rd8];
ld.global.s16 %r42, [%rd6];
shr.s32 %r43, %r42, %r41;
st.global.u16 [%rd6], %r43;
add.s32 %r44, %r9, %r44;
setp.lt.u32	%p2, %r44, %r21;
@%p2 bra BB254_2;

BB254_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot255[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<47>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot255;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB255_2;

BB255_1:
mul.wide.s32 %rd11, %r36, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB255_1;

BB255_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r43, %r3, %r21, %r22;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB255_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB255_4:
mov.u32 %r38, %r43;
mov.u32 %r8, %r38;
mov.u64 %rd22, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r37, %r7;
mov.u32 %r41, %r8;
mov.u32 %r42, %r8;
@%p4 bra BB255_6;

BB255_5:
mov.u32 %r10, %r42;
mov.u32 %r9, %r37;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r37, %r14;
mov.u32 %r41, %r13;
mov.u32 %r42, %r13;
mov.u32 %r45, %r46;
@%p5 bra BB255_5;

BB255_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.s16 %r33, [%rd21];
ld.global.s16 %r34, [%rd17];
shr.s32 %r35, %r34, %r33;
st.global.u16 [%rd17], %r35;
add.s32 %r43, %r6, %r8;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB255_4;

BB255_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r4, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r44, %r4, %r30, %r31;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB256_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r4;
cvta.to.global.u64 %rd2, %rd3;

BB256_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r44, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.s16 %r41, [%rd8];
ld.global.s16 %r42, [%rd6];
shr.s32 %r43, %r42, %r41;
st.global.u16 [%rd6], %r43;
add.s32 %r44, %r9, %r44;
setp.lt.u32	%p2, %r44, %r21;
@%p2 bra BB256_2;

BB256_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<70>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r69, %r47, %r48, %r49;
setp.ge.u32	%p1, %r69, %r30;
@%p1 bra BB257_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB257_2:
mul.hi.u32 %r50, %r69, %r33;
add.s32 %r51, %r50, %r69;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r69, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r69, %r41;
add.s32 %r58, %r57, %r69;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r69, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r64, [%rd8];
ld.global.s16 %r65, [%rd6];
shr.s32 %r66, %r65, %r64;
st.global.u16 [%rd6], %r66;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r47, %r69;
setp.lt.u32	%p2, %r69, %r30;
@%p2 bra BB257_2;

BB257_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot258[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<72>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot258;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB258_2;

BB258_1:
mul.wide.s32 %rd12, %r61, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB258_1;

BB258_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB258_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB258_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r62, %r9;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB258_6;

BB258_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB258_5;

BB258_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r66, %r70;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r56, [%rd21];
ld.global.s16 %r57, [%rd19];
shr.s32 %r58, %r57, %r56;
st.global.u16 [%rd19], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB258_4;

BB258_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot259[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<47>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot259;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB259_2;

BB259_1:
mul.wide.s32 %rd11, %r36, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB259_1;

BB259_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r43, %r3, %r21, %r22;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB259_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB259_4:
mov.u32 %r38, %r43;
mov.u32 %r8, %r38;
mov.u64 %rd22, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r37, %r7;
mov.u32 %r41, %r8;
mov.u32 %r42, %r8;
@%p4 bra BB259_6;

BB259_5:
mov.u32 %r10, %r42;
mov.u32 %r9, %r37;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r37, %r14;
mov.u32 %r41, %r13;
mov.u32 %r42, %r13;
mov.u32 %r45, %r46;
@%p5 bra BB259_5;

BB259_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.s16 %r33, [%rd21];
ld.global.s16 %r34, [%rd19];
shr.s32 %r35, %r34, %r33;
st.global.u16 [%rd19], %r35;
add.s32 %r43, %r6, %r8;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB259_4;

BB259_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot260[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<72>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot260;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB260_2;

BB260_1:
mul.wide.s32 %rd12, %r61, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB260_1;

BB260_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r68, %r39, %r40, %r41;
setp.ge.u32	%p3, %r68, %r29;
@%p3 bra BB260_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB260_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd22, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r62, %r9;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB260_6;

BB260_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r71, %r47, %r46, %r71;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB260_5;

BB260_6:
mad.lo.s32 %r48, %r10, %r66, %r70;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r56, [%rd21];
ld.global.s16 %r57, [%rd19];
shr.s32 %r58, %r57, %r56;
st.global.u16 [%rd19], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r39, %r11;
setp.lt.u32	%p6, %r68, %r29;
@%p6 bra BB260_4;

BB260_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot261[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<75>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot261;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB261_2;

BB261_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB261_1;

BB261_2:
mov.u32 %r54, 0;
@%p1 bra BB261_4;

BB261_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB261_3;

BB261_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB261_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB261_6:
mov.u32 %r57, %r67;
mov.u32 %r10, %r57;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r74, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r55, %r6;
mov.u32 %r65, %r10;
mov.u32 %r66, %r10;
mov.u32 %r73, %r38;
@%p6 bra BB261_8;

BB261_7:
mov.u32 %r12, %r66;
mov.u32 %r11, %r55;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r74, %r41, %r40, %r74;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r55, %r16;
mov.u32 %r65, %r15;
mov.u32 %r66, %r15;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB261_7;

BB261_8:
mov.u32 %r18, %r73;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r65, %r18;
mov.u32 %r72, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r56, %r8;
mov.u32 %r64, %r10;
mov.u32 %r63, %r10;
mov.u32 %r71, %r38;
@%p8 bra BB261_10;

BB261_9:
mov.u32 %r20, %r56;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r64, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r72, %r46, %r45, %r72;
div.u32 %r64, %r64, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r56, %r25;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB261_9;

BB261_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r63, %r71;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.s16 %r48, [%rd35];
ld.global.s16 %r49, [%rd33];
shr.s32 %r50, %r49, %r48;
st.global.u16 [%rd33], %r50;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r10;
setp.lt.u32	%p10, %r67, %r29;
@%p10 bra BB261_6;

BB261_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB262_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB262_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.s16 %r5, [%rd23];
ld.global.s16 %r6, [%rd20];
shr.s32 %r7, %r6, %r5;
st.global.u16 [%rd20], %r7;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p2, %rd24, %rd14;
@%p2 bra BB262_2;

BB262_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot263[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b32 %r<35>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot263;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I14TensorRShiftOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r31, 0;
mov.pred %p1, 0;
@%p1 bra BB263_2;

BB263_1:
mul.wide.s32 %rd53, %r31, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r31, %r31, 1;
setp.lt.u32	%p2, %r31, 52;
@%p2 bra BB263_1;

BB263_2:
mov.u32 %r32, 0;
@%p1 bra BB263_4;

BB263_3:
mul.wide.s32 %rd57, %r32, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p4, %r32, 52;
@%p4 bra BB263_3;

BB263_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB263_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB263_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r33, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB263_11;

BB263_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r33;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB263_9;
bra.uni BB263_8;

BB263_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB263_10;

BB263_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB263_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r33, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB263_7;

BB263_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r34, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB263_16;

BB263_12:
mov.u32 %r9, %r34;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB263_14;
bra.uni BB263_13;

BB263_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB263_15;

BB263_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB263_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r34, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB263_12;

BB263_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.s16 %r26, [%rd85];
ld.global.s16 %r27, [%rd81];
shr.s32 %r28, %r27, %r26;
st.global.u16 [%rd81], %r28;
mov.u32 %r29, %nctaid.x;
mul.wide.u32 %rd86, %r29, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p12, %rd105, %rd50;
@%p12 bra BB263_6;

BB263_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<25>;
.reg .b32 %r<23>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r22, %r1, %r13, %r14;
setp.ge.u32	%p1, %r22, %r12;
@%p1 bra BB264_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB264_2:
mul.lo.s32 %r16, %r22, %r9;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r22, %r10;
mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r22, %r11;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r19, [%rd10];
ld.global.s16 %r20, [%rd12];
shr.s32 %r21, %r19, %r20;
st.global.u16 [%rd8], %r21;
add.s32 %r22, %r6, %r22;
setp.lt.u32	%p2, %r22, %r12;
@%p2 bra BB264_2;

BB264_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<48>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r14, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r47, %r4, %r32, %r33;
setp.ge.u32	%p1, %r47, %r23;
@%p1 bra BB265_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r4;
cvta.to.global.u64 %rd3, %rd6;

BB265_2:
mul.lo.s32 %r35, %r47, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r36, %r47, %r14;
mul.wide.u32 %rd9, %r36, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r37, %r47, %r26;
add.s32 %r38, %r37, %r47;
shr.u32 %r39, %r38, %r27;
mul.lo.s32 %r40, %r39, %r29;
sub.s32 %r41, %r47, %r40;
mul.lo.s32 %r42, %r41, %r25;
mad.lo.s32 %r43, %r24, %r39, %r42;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
shr.s32 %r46, %r44, %r45;
st.global.u16 [%rd8], %r46;
add.s32 %r47, %r10, %r47;
setp.lt.u32	%p2, %r47, %r23;
@%p2 bra BB265_2;

BB265_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot266[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<50>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot266;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB266_2;

BB266_1:
mul.wide.s32 %rd13, %r39, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 27;
@%p2 bra BB266_1;

BB266_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r46, %r21, %r22, %r23;
setp.ge.u32	%p3, %r46, %r19;
@%p3 bra BB266_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB266_4:
mov.u32 %r41, %r46;
mov.u32 %r7, %r41;
mov.u64 %rd26, %rd6;
mov.u32 %r48, 0;
mov.u32 %r49, %r48;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r40, %r6;
mov.u32 %r44, %r7;
mov.u32 %r45, %r7;
@%p4 bra BB266_6;

BB266_5:
mov.u32 %r9, %r45;
mov.u32 %r8, %r40;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r49, %r29, %r28, %r49;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r40, %r13;
mov.u32 %r44, %r12;
mov.u32 %r45, %r12;
mov.u32 %r48, %r49;
@%p5 bra BB266_5;

BB266_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 2;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r44, %r48;
ld.local.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
mul.wide.u32 %rd24, %r33, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.s16 %r34, [%rd21];
ld.global.s16 %r35, [%rd25];
shr.s32 %r36, %r34, %r35;
st.global.u16 [%rd19], %r36;
mov.u32 %r38, %nctaid.x;
mad.lo.s32 %r46, %r38, %r21, %r7;
setp.lt.u32	%p6, %r46, %r19;
@%p6 bra BB266_4;

BB266_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<48>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r47, %r4, %r32, %r33;
setp.ge.u32	%p1, %r47, %r23;
@%p1 bra BB267_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r4;
cvta.to.global.u64 %rd3, %rd5;

BB267_2:
mul.lo.s32 %r35, %r47, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r36, %r47, %r26;
add.s32 %r37, %r36, %r47;
shr.u32 %r38, %r37, %r27;
mul.lo.s32 %r39, %r38, %r29;
sub.s32 %r40, %r47, %r39;
mul.lo.s32 %r41, %r40, %r25;
mad.lo.s32 %r42, %r24, %r38, %r41;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r43, %r47, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
shr.s32 %r46, %r44, %r45;
st.global.u16 [%rd8], %r46;
add.s32 %r47, %r10, %r47;
setp.lt.u32	%p2, %r47, %r23;
@%p2 bra BB267_2;

BB267_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r72, %r49, %r50, %r51;
setp.ge.u32	%p1, %r72, %r32;
@%p1 bra BB268_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB268_2:
mul.lo.s32 %r52, %r72, %r15;
mul.wide.u32 %rd7, %r52, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r53, %r72, %r35;
add.s32 %r54, %r53, %r72;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r72, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r60, %r72, %r43;
add.s32 %r61, %r60, %r72;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r72, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r67, [%rd10];
ld.global.s16 %r68, [%rd12];
shr.s32 %r69, %r67, %r68;
st.global.u16 [%rd8], %r69;
mov.u32 %r71, %nctaid.x;
mad.lo.s32 %r72, %r71, %r49, %r72;
setp.lt.u32	%p2, %r72, %r32;
@%p2 bra BB268_2;

BB268_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot269[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot269;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB269_2;

BB269_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB269_1;

BB269_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r71, %r41, %r42, %r43;
setp.ge.u32	%p3, %r71, %r31;
@%p3 bra BB269_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB269_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB269_6;

BB269_5:
mov.u32 %r14, %r70;
mov.u32 %r13, %r65;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r74, %r49, %r48, %r74;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r65, %r18;
mov.u32 %r69, %r17;
mov.u32 %r70, %r17;
mov.u32 %r73, %r74;
@%p5 bra BB269_5;

BB269_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r69, %r73;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.s16 %r58, [%rd19];
ld.global.s16 %r59, [%rd23];
shr.s32 %r60, %r58, %r59;
mul.lo.s32 %r61, %r11, %r22;
mul.wide.u32 %rd24, %r61, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r60;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r41, %r11;
setp.lt.u32	%p6, %r71, %r31;
@%p6 bra BB269_4;

BB269_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot270[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<50>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot270;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB270_2;

BB270_1:
mul.wide.s32 %rd13, %r39, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 27;
@%p2 bra BB270_1;

BB270_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r46, %r3, %r23, %r24;
setp.ge.u32	%p3, %r46, %r21;
@%p3 bra BB270_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB270_4:
mov.u32 %r41, %r46;
mov.u32 %r9, %r41;
mov.u64 %rd26, %rd6;
mov.u32 %r48, 0;
mov.u32 %r49, %r48;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r40, %r8;
mov.u32 %r44, %r9;
mov.u32 %r45, %r9;
@%p4 bra BB270_6;

BB270_5:
mov.u32 %r11, %r45;
mov.u32 %r10, %r40;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r49, %r31, %r30, %r49;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r40, %r15;
mov.u32 %r44, %r14;
mov.u32 %r45, %r14;
mov.u32 %r48, %r49;
@%p5 bra BB270_5;

BB270_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 2;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r44, %r48;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.s16 %r36, [%rd23];
ld.global.s16 %r37, [%rd25];
shr.s32 %r38, %r36, %r37;
st.global.u16 [%rd19], %r38;
add.s32 %r46, %r7, %r9;
setp.lt.u32	%p6, %r46, %r21;
@%p6 bra BB270_4;

BB270_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot271[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot271;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB271_2;

BB271_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB271_1;

BB271_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r71, %r40, %r41, %r42;
setp.ge.u32	%p3, %r71, %r30;
@%p3 bra BB271_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB271_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB271_6;

BB271_5:
mov.u32 %r13, %r70;
mov.u32 %r12, %r65;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r65, %r17;
mov.u32 %r69, %r16;
mov.u32 %r70, %r16;
mov.u32 %r73, %r74;
@%p5 bra BB271_5;

BB271_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r69, %r73;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
ld.global.s16 %r58, [%rd21];
ld.global.s16 %r59, [%rd23];
shr.s32 %r60, %r58, %r59;
mul.lo.s32 %r61, %r11, %r21;
mul.wide.u32 %rd24, %r61, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r60;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r40, %r11;
setp.lt.u32	%p6, %r71, %r30;
@%p6 bra BB271_4;

BB271_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot272[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot272;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB272_2;

BB272_1:
mul.wide.s32 %rd21, %r57, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB272_1;

BB272_2:
mov.u32 %r58, 0;
@%p1 bra BB272_4;

BB272_3:
mul.wide.s32 %rd25, %r58, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB272_3;

BB272_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r71, %r32, %r33, %r34;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB272_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB272_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r37;
@%p6 bra BB272_8;

BB272_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB272_7;

BB272_8:
mov.u32 %r16, %r77;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 2;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r69, %r16;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
mul.wide.u32 %rd33, %r44, 2;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r60, %r17, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r37;
@%p8 bra BB272_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd40, %rd3, %rd34;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB272_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r68, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r76, %r49, %r48, %r76;
div.u32 %r68, %r68, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB272_10;

BB272_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r67, %r75;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.s16 %r52, [%rd14];
ld.global.s16 %r53, [%rd38];
shr.s32 %r54, %r52, %r53;
st.global.u16 [%rd13], %r54;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r32, %r8;
setp.lt.u32	%p10, %r71, %r29;
@%p10 bra BB272_6;

BB272_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<48>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r47, %r1, %r32, %r33;
setp.ge.u32	%p1, %r47, %r23;
@%p1 bra BB273_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r1;
cvta.to.global.u64 %rd3, %rd4;

BB273_2:
mul.hi.u32 %r35, %r47, %r26;
add.s32 %r36, %r35, %r47;
shr.u32 %r37, %r36, %r27;
mul.lo.s32 %r38, %r37, %r29;
sub.s32 %r39, %r47, %r38;
mul.lo.s32 %r40, %r39, %r25;
mad.lo.s32 %r41, %r24, %r37, %r40;
mul.wide.u32 %rd7, %r41, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r42, %r47, %r21;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r43, %r47, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
shr.s32 %r46, %r44, %r45;
st.global.u16 [%rd8], %r46;
add.s32 %r47, %r10, %r47;
setp.lt.u32	%p2, %r47, %r23;
@%p2 bra BB273_2;

BB273_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r72, %r49, %r50, %r51;
setp.ge.u32	%p1, %r72, %r32;
@%p1 bra BB274_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB274_2:
mul.hi.u32 %r52, %r72, %r35;
add.s32 %r53, %r52, %r72;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r72, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r59, %r72, %r23;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r60, %r72, %r43;
add.s32 %r61, %r60, %r72;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r72, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r67, [%rd10];
ld.global.s16 %r68, [%rd12];
shr.s32 %r69, %r67, %r68;
st.global.u16 [%rd8], %r69;
mov.u32 %r71, %nctaid.x;
mad.lo.s32 %r72, %r71, %r49, %r72;
setp.lt.u32	%p2, %r72, %r32;
@%p2 bra BB274_2;

BB274_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot275[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot275;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB275_2;

BB275_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB275_1;

BB275_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r71, %r41, %r42, %r43;
setp.ge.u32	%p3, %r71, %r31;
@%p3 bra BB275_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB275_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB275_6;

BB275_5:
mov.u32 %r14, %r70;
mov.u32 %r13, %r65;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r74, %r49, %r48, %r74;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r65, %r18;
mov.u32 %r69, %r17;
mov.u32 %r70, %r17;
mov.u32 %r73, %r74;
@%p5 bra BB275_5;

BB275_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r69, %r73;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.s16 %r59, [%rd25];
ld.global.s16 %r60, [%rd23];
shr.s32 %r61, %r59, %r60;
st.global.u16 [%rd19], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r41, %r11;
setp.lt.u32	%p6, %r71, %r31;
@%p6 bra BB275_4;

BB275_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r72, %r49, %r50, %r51;
setp.ge.u32	%p1, %r72, %r32;
@%p1 bra BB276_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB276_2:
mul.hi.u32 %r52, %r72, %r35;
add.s32 %r53, %r52, %r72;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r72, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r72, %r43;
add.s32 %r60, %r59, %r72;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r72, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r66, %r72, %r31;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.s16 %r67, [%rd10];
ld.global.s16 %r68, [%rd12];
shr.s32 %r69, %r67, %r68;
st.global.u16 [%rd8], %r69;
mov.u32 %r71, %nctaid.x;
mad.lo.s32 %r72, %r71, %r49, %r72;
setp.lt.u32	%p2, %r72, %r32;
@%p2 bra BB276_2;

BB276_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<98>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r97, %r68, %r69, %r70;
setp.ge.u32	%p1, %r97, %r43;
@%p1 bra BB277_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB277_2:
mul.hi.u32 %r71, %r97, %r46;
add.s32 %r72, %r71, %r97;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r97, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd7, %r77, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r78, %r97, %r54;
add.s32 %r79, %r78, %r97;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r97, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.wide.u32 %rd9, %r84, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r85, %r97, %r62;
add.s32 %r86, %r85, %r97;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r97, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd11, %r91, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r92, [%rd10];
ld.global.s16 %r93, [%rd12];
shr.s32 %r94, %r92, %r93;
st.global.u16 [%rd8], %r94;
mov.u32 %r96, %nctaid.x;
mad.lo.s32 %r97, %r96, %r68, %r97;
setp.lt.u32	%p2, %r97, %r43;
@%p2 bra BB277_2;

BB277_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot278[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<100>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot278;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r89, 0;
mov.pred %p1, 0;
@%p1 bra BB278_2;

BB278_1:
mul.wide.s32 %rd14, %r89, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r89, %r89, 1;
setp.lt.u32	%p2, %r89, 27;
@%p2 bra BB278_1;

BB278_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r96, %r62, %r63, %r64;
setp.ge.u32	%p3, %r96, %r44;
@%p3 bra BB278_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB278_4:
mov.u32 %r91, %r96;
mov.u32 %r16, %r91;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r98, 0;
mov.u32 %r99, %r98;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r90, %r14;
mov.u32 %r94, %r16;
mov.u32 %r95, %r16;
@%p4 bra BB278_6;

BB278_5:
mov.u32 %r20, %r95;
mov.u32 %r19, %r90;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r99, %r70, %r69, %r99;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r90, %r24;
mov.u32 %r94, %r23;
mov.u32 %r95, %r23;
mov.u32 %r98, %r99;
@%p5 bra BB278_5;

BB278_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 2;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd22, %r82, 2;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r83, %r15, %r94, %r98;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.s16 %r84, [%rd23];
ld.global.s16 %r85, [%rd25];
shr.s32 %r86, %r84, %r85;
st.global.u16 [%rd21], %r86;
mov.u32 %r88, %nctaid.x;
mad.lo.s32 %r96, %r88, %r62, %r16;
setp.lt.u32	%p6, %r96, %r44;
@%p6 bra BB278_4;

BB278_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot279[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot279;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB279_2;

BB279_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB279_1;

BB279_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r71, %r41, %r42, %r43;
setp.ge.u32	%p3, %r71, %r31;
@%p3 bra BB279_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB279_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB279_6;

BB279_5:
mov.u32 %r14, %r70;
mov.u32 %r13, %r65;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r74, %r49, %r48, %r74;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r65, %r18;
mov.u32 %r69, %r17;
mov.u32 %r70, %r17;
mov.u32 %r73, %r74;
@%p5 bra BB279_5;

BB279_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r69, %r73;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.s16 %r59, [%rd23];
ld.global.s16 %r60, [%rd25];
shr.s32 %r61, %r59, %r60;
st.global.u16 [%rd19], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r41, %r11;
setp.lt.u32	%p6, %r71, %r31;
@%p6 bra BB279_4;

BB279_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot280[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<100>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot280;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r89, 0;
mov.pred %p1, 0;
@%p1 bra BB280_2;

BB280_1:
mul.wide.s32 %rd14, %r89, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r89, %r89, 1;
setp.lt.u32	%p2, %r89, 27;
@%p2 bra BB280_1;

BB280_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r96, %r61, %r62, %r63;
setp.ge.u32	%p3, %r96, %r43;
@%p3 bra BB280_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB280_4:
mov.u32 %r91, %r96;
mov.u32 %r16, %r91;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r98, 0;
mov.u32 %r99, %r98;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r90, %r14;
mov.u32 %r94, %r16;
mov.u32 %r95, %r16;
@%p4 bra BB280_6;

BB280_5:
mov.u32 %r19, %r95;
mov.u32 %r18, %r90;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r99, %r69, %r68, %r99;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r90, %r23;
mov.u32 %r94, %r22;
mov.u32 %r95, %r22;
mov.u32 %r98, %r99;
@%p5 bra BB280_5;

BB280_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd20, %r75, 2;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r76, %r15, %r94, %r98;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.s16 %r84, [%rd23];
ld.global.s16 %r85, [%rd25];
shr.s32 %r86, %r84, %r85;
st.global.u16 [%rd21], %r86;
mov.u32 %r88, %nctaid.x;
mad.lo.s32 %r96, %r88, %r61, %r16;
setp.lt.u32	%p6, %r96, %r43;
@%p6 bra BB280_4;

BB280_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot281[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<103>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot281;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r81, 0;
mov.pred %p1, 0;
@%p1 bra BB281_2;

BB281_1:
mul.wide.s32 %rd23, %r81, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p2, %r81, 27;
@%p2 bra BB281_1;

BB281_2:
mov.u32 %r82, 0;
@%p1 bra BB281_4;

BB281_3:
mul.wide.s32 %rd27, %r82, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p4, %r82, 27;
@%p4 bra BB281_3;

BB281_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r95, %r54, %r55, %r56;
setp.ge.u32	%p5, %r95, %r43;
@%p5 bra BB281_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB281_6:
mov.u32 %r85, %r95;
mov.u32 %r15, %r85;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r102, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r83, %r11;
mov.u32 %r93, %r15;
mov.u32 %r94, %r15;
mov.u32 %r101, %r60;
@%p6 bra BB281_8;

BB281_7:
mov.u32 %r18, %r94;
mov.u32 %r17, %r83;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r102, %r63, %r62, %r102;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r83, %r22;
mov.u32 %r93, %r21;
mov.u32 %r94, %r21;
mov.u32 %r96, %r102;
mov.u32 %r101, %r96;
@%p7 bra BB281_7;

BB281_8:
mov.u32 %r24, %r101;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd35, %r71, 2;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r93, %r24;
mov.u32 %r100, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r84, %r13;
mov.u32 %r92, %r15;
mov.u32 %r91, %r15;
mov.u32 %r99, %r60;
@%p8 bra BB281_10;

BB281_9:
mov.u32 %r26, %r84;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r92, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r100, %r74, %r73, %r100;
div.u32 %r92, %r92, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r84, %r31;
mov.u32 %r91, %r92;
mov.u32 %r99, %r100;
@%p9 bra BB281_9;

BB281_10:
mul.wide.u32 %rd36, %r25, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r91, %r99;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.s16 %r76, [%rd37];
ld.global.s16 %r77, [%rd39];
shr.s32 %r78, %r76, %r77;
st.global.u16 [%rd16], %r78;
mov.u32 %r80, %nctaid.x;
mad.lo.s32 %r95, %r80, %r54, %r15;
setp.lt.u32	%p10, %r95, %r43;
@%p10 bra BB281_6;

BB281_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot282[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<50>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot282;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB282_2;

BB282_1:
mul.wide.s32 %rd13, %r39, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 27;
@%p2 bra BB282_1;

BB282_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r46, %r3, %r23, %r24;
setp.ge.u32	%p3, %r46, %r21;
@%p3 bra BB282_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB282_4:
mov.u32 %r41, %r46;
mov.u32 %r9, %r41;
mov.u64 %rd26, %rd6;
mov.u32 %r48, 0;
mov.u32 %r49, %r48;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r40, %r8;
mov.u32 %r44, %r9;
mov.u32 %r45, %r9;
@%p4 bra BB282_6;

BB282_5:
mov.u32 %r11, %r45;
mov.u32 %r10, %r40;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r49, %r31, %r30, %r49;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r40, %r15;
mov.u32 %r44, %r14;
mov.u32 %r45, %r14;
mov.u32 %r48, %r49;
@%p5 bra BB282_5;

BB282_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r44, %r48;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r33, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r34, %r9, %r19;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.s16 %r36, [%rd23];
ld.global.s16 %r37, [%rd25];
shr.s32 %r38, %r36, %r37;
st.global.u16 [%rd21], %r38;
add.s32 %r46, %r7, %r9;
setp.lt.u32	%p6, %r46, %r21;
@%p6 bra BB282_4;

BB282_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot283[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot283;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB283_2;

BB283_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB283_1;

BB283_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r71, %r40, %r41, %r42;
setp.ge.u32	%p3, %r71, %r30;
@%p3 bra BB283_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB283_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB283_6;

BB283_5:
mov.u32 %r13, %r70;
mov.u32 %r12, %r65;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r65, %r17;
mov.u32 %r69, %r16;
mov.u32 %r70, %r16;
mov.u32 %r73, %r74;
@%p5 bra BB283_5;

BB283_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r69, %r73;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd22, %r51, 2;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.s16 %r59, [%rd23];
ld.global.s16 %r60, [%rd25];
shr.s32 %r61, %r59, %r60;
st.global.u16 [%rd21], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r40, %r11;
setp.lt.u32	%p6, %r71, %r30;
@%p6 bra BB283_4;

BB283_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot284[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot284;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB284_2;

BB284_1:
mul.wide.s32 %rd20, %r57, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB284_1;

BB284_2:
mov.u32 %r58, 0;
@%p1 bra BB284_4;

BB284_3:
mul.wide.s32 %rd24, %r58, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB284_3;

BB284_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r71, %r32, %r33, %r34;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB284_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB284_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r37;
@%p6 bra BB284_8;

BB284_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB284_7;

BB284_8:
mov.u32 %r16, %r77;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r69, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r60, %r17, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r37;
@%p8 bra BB284_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB284_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r68, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r76, %r48, %r47, %r76;
div.u32 %r68, %r68, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB284_10;

BB284_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd33, %r49, 2;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r67, %r75;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.s16 %r52, [%rd34];
ld.global.s16 %r53, [%rd38];
shr.s32 %r54, %r52, %r53;
st.global.u16 [%rd13], %r54;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r32, %r8;
setp.lt.u32	%p10, %r71, %r29;
@%p10 bra BB284_6;

BB284_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot285[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot285;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB285_2;

BB285_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB285_1;

BB285_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r71, %r40, %r41, %r42;
setp.ge.u32	%p3, %r71, %r30;
@%p3 bra BB285_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB285_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB285_6;

BB285_5:
mov.u32 %r13, %r70;
mov.u32 %r12, %r65;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r65, %r17;
mov.u32 %r69, %r16;
mov.u32 %r70, %r16;
mov.u32 %r73, %r74;
@%p5 bra BB285_5;

BB285_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r69, %r73;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.s16 %r59, [%rd23];
ld.global.s16 %r60, [%rd25];
shr.s32 %r61, %r59, %r60;
st.global.u16 [%rd21], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r40, %r11;
setp.lt.u32	%p6, %r71, %r30;
@%p6 bra BB285_4;

BB285_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot286[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<100>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot286;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r89, 0;
mov.pred %p1, 0;
@%p1 bra BB286_2;

BB286_1:
mul.wide.s32 %rd14, %r89, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r89, %r89, 1;
setp.lt.u32	%p2, %r89, 27;
@%p2 bra BB286_1;

BB286_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r96, %r60, %r61, %r62;
setp.ge.u32	%p3, %r96, %r42;
@%p3 bra BB286_7;

ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r63, 4;
add.s64 %rd7, %rd1, %rd19;

BB286_4:
mov.u32 %r91, %r96;
mov.u32 %r16, %r91;
mov.u64 %rd26, %rd7;
mov.u32 %r98, 0;
mov.u32 %r99, %r98;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r90, %r14;
mov.u32 %r94, %r16;
mov.u32 %r95, %r16;
@%p4 bra BB286_6;

BB286_5:
mov.u32 %r18, %r95;
mov.u32 %r17, %r90;
ld.local.u32 %r66, [%rd26+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd26+104];
mad.lo.s32 %r99, %r68, %r67, %r99;
div.u32 %r21, %r18, %r66;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r90, %r22;
mov.u32 %r94, %r21;
mov.u32 %r95, %r21;
mov.u32 %r98, %r99;
@%p5 bra BB286_5;

BB286_6:
mad.lo.s32 %r69, %r15, %r94, %r98;
mul.wide.u32 %rd20, %r69, 2;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.s16 %r84, [%rd23];
ld.global.s16 %r85, [%rd25];
shr.s32 %r86, %r84, %r85;
st.global.u16 [%rd21], %r86;
mov.u32 %r88, %nctaid.x;
mad.lo.s32 %r96, %r88, %r60, %r16;
setp.lt.u32	%p6, %r96, %r42;
@%p6 bra BB286_4;

BB286_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot287[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<103>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot287;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r81, 0;
mov.pred %p1, 0;
@%p1 bra BB287_2;

BB287_1:
mul.wide.s32 %rd22, %r81, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p2, %r81, 27;
@%p2 bra BB287_1;

BB287_2:
mov.u32 %r82, 0;
@%p1 bra BB287_4;

BB287_3:
mul.wide.s32 %rd26, %r82, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p4, %r82, 27;
@%p4 bra BB287_3;

BB287_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r95, %r54, %r55, %r56;
setp.ge.u32	%p5, %r95, %r43;
@%p5 bra BB287_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB287_6:
mov.u32 %r85, %r95;
mov.u32 %r15, %r85;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r102, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r83, %r11;
mov.u32 %r93, %r15;
mov.u32 %r94, %r15;
mov.u32 %r101, %r60;
@%p6 bra BB287_8;

BB287_7:
mov.u32 %r17, %r94;
mov.u32 %r16, %r83;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r102, %r63, %r62, %r102;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r83, %r21;
mov.u32 %r93, %r20;
mov.u32 %r94, %r20;
mov.u32 %r96, %r102;
mov.u32 %r101, %r96;
@%p7 bra BB287_7;

BB287_8:
mov.u32 %r23, %r101;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r93, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r100, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r84, %r13;
mov.u32 %r92, %r15;
mov.u32 %r91, %r15;
mov.u32 %r99, %r60;
@%p8 bra BB287_10;

BB287_9:
mov.u32 %r26, %r84;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r92, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r100, %r68, %r67, %r100;
div.u32 %r92, %r92, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r84, %r31;
mov.u32 %r91, %r92;
mov.u32 %r99, %r100;
@%p9 bra BB287_9;

BB287_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd36, %r74, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r91, %r99;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.s16 %r76, [%rd37];
ld.global.s16 %r77, [%rd39];
shr.s32 %r78, %r76, %r77;
st.global.u16 [%rd35], %r78;
mov.u32 %r80, %nctaid.x;
mad.lo.s32 %r95, %r80, %r54, %r15;
setp.lt.u32	%p10, %r95, %r43;
@%p10 bra BB287_6;

BB287_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot288[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<78>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot288;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r56, 0;
mov.pred %p1, 0;
@%p1 bra BB288_2;

BB288_1:
mul.wide.s32 %rd20, %r56, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p2, %r56, 27;
@%p2 bra BB288_1;

BB288_2:
mov.u32 %r57, 0;
@%p1 bra BB288_4;

BB288_3:
mul.wide.s32 %rd24, %r57, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p4, %r57, 27;
@%p4 bra BB288_3;

BB288_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r70, %r32, %r33, %r34;
setp.ge.u32	%p5, %r70, %r29;
@%p5 bra BB288_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB288_6:
mov.u32 %r60, %r70;
mov.u32 %r8, %r60;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r77, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r58, %r7;
mov.u32 %r68, %r8;
mov.u32 %r69, %r8;
mov.u32 %r76, %r37;
@%p6 bra BB288_8;

BB288_7:
mov.u32 %r10, %r69;
mov.u32 %r9, %r58;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r77, %r40, %r39, %r77;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r58, %r14;
mov.u32 %r68, %r13;
mov.u32 %r69, %r13;
mov.u32 %r71, %r77;
mov.u32 %r76, %r71;
@%p7 bra BB288_7;

BB288_8:
mov.u32 %r16, %r76;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r68, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r59, %r17, -1;
setp.lt.s32	%p8, %r59, 1;
mov.u32 %r66, %r8;
mov.u32 %r74, %r37;
@%p8 bra BB288_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r75, 0;
mov.u32 %r67, %r8;

BB288_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r67, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r75, %r47, %r46, %r75;
div.u32 %r67, %r67, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r59, %r59, -1;
setp.gt.s32	%p9, %r59, 0;
mov.u32 %r66, %r67;
mov.u32 %r74, %r75;
@%p9 bra BB288_10;

BB288_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r66, %r74;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r49, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.s16 %r51, [%rd36];
ld.global.s16 %r52, [%rd38];
shr.s32 %r53, %r51, %r52;
st.global.u16 [%rd13], %r53;
mov.u32 %r55, %nctaid.x;
mad.lo.s32 %r70, %r55, %r32, %r8;
setp.lt.u32	%p10, %r70, %r29;
@%p10 bra BB288_6;

BB288_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot289[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<103>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot289;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r81, 0;
mov.pred %p1, 0;
@%p1 bra BB289_2;

BB289_1:
mul.wide.s32 %rd22, %r81, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p2, %r81, 27;
@%p2 bra BB289_1;

BB289_2:
mov.u32 %r82, 0;
@%p1 bra BB289_4;

BB289_3:
mul.wide.s32 %rd26, %r82, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p4, %r82, 27;
@%p4 bra BB289_3;

BB289_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r95, %r53, %r54, %r55;
setp.ge.u32	%p5, %r95, %r42;
@%p5 bra BB289_11;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB289_6:
mov.u32 %r85, %r95;
mov.u32 %r15, %r85;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r102, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r83, %r11;
mov.u32 %r93, %r15;
mov.u32 %r94, %r15;
mov.u32 %r101, %r59;
@%p6 bra BB289_8;

BB289_7:
mov.u32 %r17, %r94;
mov.u32 %r16, %r83;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r102, %r62, %r61, %r102;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r83, %r21;
mov.u32 %r93, %r20;
mov.u32 %r94, %r20;
mov.u32 %r96, %r102;
mov.u32 %r101, %r96;
@%p7 bra BB289_7;

BB289_8:
mov.u32 %r23, %r101;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r93, %r23;
mov.u32 %r100, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r84, %r13;
mov.u32 %r92, %r15;
mov.u32 %r91, %r15;
mov.u32 %r99, %r59;
@%p8 bra BB289_10;

BB289_9:
mov.u32 %r25, %r84;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r92, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r100, %r67, %r66, %r100;
div.u32 %r92, %r92, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r84, %r30;
mov.u32 %r91, %r92;
mov.u32 %r99, %r100;
@%p9 bra BB289_9;

BB289_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r68, %r14, %r91, %r99;
mul.wide.u32 %rd36, %r68, 2;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.s16 %r76, [%rd37];
ld.global.s16 %r77, [%rd39];
shr.s32 %r78, %r76, %r77;
st.global.u16 [%rd35], %r78;
mov.u32 %r80, %nctaid.x;
mad.lo.s32 %r95, %r80, %r53, %r15;
setp.lt.u32	%p10, %r95, %r42;
@%p10 bra BB289_6;

BB289_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot290[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b32 %r<106>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot290;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r73, 0;
mov.pred %p1, 0;
@%p1 bra BB290_2;

BB290_1:
mul.wide.s32 %rd31, %r73, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r73, %r73, 1;
setp.lt.u32	%p2, %r73, 27;
@%p2 bra BB290_1;

BB290_2:
mov.u32 %r74, 0;
@%p1 bra BB290_4;

BB290_3:
mul.wide.s32 %rd35, %r74, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r74, %r74, 1;
setp.lt.u32	%p4, %r74, 27;
@%p4 bra BB290_3;

BB290_4:
mov.u32 %r75, 0;
@%p1 bra BB290_6;

BB290_5:
mul.wide.s32 %rd39, %r75, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r75, %r75, 1;
setp.lt.u32	%p6, %r75, 27;
@%p6 bra BB290_5;

BB290_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r94, %r46, %r47, %r48;
setp.ge.u32	%p7, %r94, %r42;
@%p7 bra BB290_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r49, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd17, %rd5, %rd48;

BB290_8:
mov.u32 %r79, %r94;
mov.u32 %r14, %r79;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r105, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r76, %r8;
mov.u32 %r92, %r14;
mov.u32 %r93, %r14;
mov.u32 %r104, %r53;
@%p8 bra BB290_10;

BB290_9:
mov.u32 %r16, %r93;
mov.u32 %r15, %r76;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r105, %r56, %r55, %r105;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r76, %r20;
mov.u32 %r92, %r19;
mov.u32 %r93, %r19;
mov.u32 %r95, %r105;
mov.u32 %r104, %r95;
@%p9 bra BB290_9;

BB290_10:
mov.u32 %r22, %r104;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r92, %r22;
mov.u32 %r103, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r77, %r10;
mov.u32 %r91, %r14;
mov.u32 %r90, %r14;
mov.u32 %r102, %r53;
@%p10 bra BB290_12;

BB290_11:
mov.u32 %r24, %r77;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r91, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r103, %r61, %r60, %r103;
div.u32 %r91, %r91, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r77, %r29;
mov.u32 %r90, %r91;
mov.u32 %r102, %r103;
@%p11 bra BB290_11;

BB290_12:
mul.wide.u32 %rd49, %r23, 2;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r90, %r102;
mov.u32 %r101, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r78, %r12;
mov.u32 %r89, %r14;
mov.u32 %r88, %r14;
mov.u32 %r100, %r53;
@%p12 bra BB290_14;

BB290_13:
mov.u32 %r33, %r78;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r89, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r101, %r66, %r65, %r101;
div.u32 %r89, %r89, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r78, %r38;
mov.u32 %r88, %r89;
mov.u32 %r100, %r101;
@%p13 bra BB290_13;

BB290_14:
mul.wide.u32 %rd50, %r32, 2;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r67, %r13, %r88, %r100;
mul.wide.u32 %rd52, %r67, 2;
add.s64 %rd53, %rd14, %rd52;
ld.global.s16 %r68, [%rd51];
ld.global.s16 %r69, [%rd53];
shr.s32 %r70, %r68, %r69;
st.global.u16 [%rd24], %r70;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r94, %r72, %r46, %r14;
setp.lt.u32	%p14, %r94, %r42;
@%p14 bra BB290_8;

BB290_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB291_3;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB291_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd3, %rd23;
mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd5, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
ld.global.s16 %r5, [%rd27];
ld.global.s16 %r6, [%rd30];
shr.s32 %r7, %r5, %r6;
st.global.u16 [%rd24], %r7;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p2, %rd31, %rd18;
@%p2 bra BB291_2;

BB291_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot292[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b32 %r<48>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot292;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorRShiftOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r42, 0;
mov.pred %p1, 0;
@%p1 bra BB292_2;

BB292_1:
mul.wide.s32 %rd76, %r42, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r42, %r42, 1;
setp.lt.u32	%p2, %r42, 52;
@%p2 bra BB292_1;

BB292_2:
mov.u32 %r43, 0;
@%p1 bra BB292_4;

BB292_3:
mul.wide.s32 %rd80, %r43, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p4, %r43, 52;
@%p4 bra BB292_3;

BB292_4:
mov.u32 %r44, 0;
@%p1 bra BB292_6;

BB292_5:
mul.wide.s32 %rd84, %r44, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r44, %r44, 1;
setp.lt.u32	%p6, %r44, 52;
@%p6 bra BB292_5;

BB292_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB292_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
mul.wide.s32 %rd93, %r22, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r23, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r24, 8;
add.s64 %rd21, %rd5, %rd95;

BB292_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r45, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB292_13;

BB292_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r45;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB292_11;
bra.uni BB292_10;

BB292_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB292_12;

BB292_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB292_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r45, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB292_9;

BB292_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r46, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB292_18;

BB292_14:
mov.u32 %r12, %r46;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB292_16;
bra.uni BB292_15;

BB292_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB292_17;

BB292_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB292_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r46, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB292_14;

BB292_18:
shl.b64 %rd111, %rd39, 1;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r47, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB292_23;

BB292_19:
mov.u32 %r14, %r47;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB292_21;
bra.uni BB292_20;

BB292_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB292_22;

BB292_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB292_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r47, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB292_19;

BB292_23:
shl.b64 %rd117, %rd56, 1;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd122, %rd18, %rd121;
ld.global.s16 %r37, [%rd118];
ld.global.s16 %r38, [%rd122];
shr.s32 %r39, %r37, %r38;
st.global.u16 [%rd54], %r39;
mov.u32 %r40, %nctaid.x;
mul.wide.u32 %rd123, %r40, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p17, %rd151, %rd72;
@%p17 bra BB292_8;

BB292_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB293_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB293_2:
mul.lo.s32 %r14, %r16, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r16, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs17, [%rd8];
ld.global.u16 %rs18, [%rd6];
setp.gt.s16	%p2, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p2;
st.global.u16 [%rd6], %rs19;
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p3, %r16, %r10;
@%p3 bra BB293_2;

BB293_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r3, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r3, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB294_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r3;
cvta.to.global.u64 %rd2, %rd4;

BB294_2:
mul.lo.s32 %r33, %r41, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r41, %r24;
add.s32 %r35, %r34, %r41;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r41, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd8];
ld.global.u16 %rs10, [%rd6];
setp.gt.s16	%p2, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p2;
st.global.u16 [%rd6], %rs11;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p3, %r41, %r21;
@%p3 bra BB294_2;

BB294_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot295[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot295;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB295_2;

BB295_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB295_1;

BB295_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB295_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB295_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB295_6;

BB295_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB295_5;

BB295_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r38, %r42;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs9, [%rd21];
ld.global.u16 %rs10, [%rd17];
setp.gt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd17], %rs11;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p7, %r40, %r19;
@%p7 bra BB295_4;

BB295_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r3, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r3, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB296_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r3;
cvta.to.global.u64 %rd2, %rd3;

BB296_2:
mul.hi.u32 %r33, %r41, %r24;
add.s32 %r34, %r33, %r41;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r41, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r41, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd8];
ld.global.u16 %rs10, [%rd6];
setp.gt.s16	%p2, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p2;
st.global.u16 [%rd6], %rs11;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p3, %r41, %r21;
@%p3 bra BB296_2;

BB296_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<4>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r66, %r47, %r48, %r49;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB297_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB297_2:
mul.hi.u32 %r50, %r66, %r33;
add.s32 %r51, %r50, %r66;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r66, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r66, %r41;
add.s32 %r58, %r57, %r66;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs1, [%rd8];
ld.global.u16 %rs2, [%rd6];
setp.gt.s16	%p2, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p2;
st.global.u16 [%rd6], %rs3;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r47, %r66;
setp.lt.u32	%p3, %r66, %r30;
@%p3 bra BB297_2;

BB297_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot298[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot298;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB298_2;

BB298_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB298_1;

BB298_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB298_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB298_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB298_6;

BB298_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB298_5;

BB298_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r63, %r67;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd21];
ld.global.u16 %rs2, [%rd19];
setp.gt.s16	%p6, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p6;
st.global.u16 [%rd19], %rs3;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p7, %r65, %r30;
@%p7 bra BB298_4;

BB298_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot299[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot299;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB299_2;

BB299_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB299_1;

BB299_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB299_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB299_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB299_6;

BB299_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB299_5;

BB299_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs9, [%rd21];
ld.global.u16 %rs10, [%rd19];
setp.gt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd19], %rs11;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p7, %r40, %r19;
@%p7 bra BB299_4;

BB299_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot300[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot300;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB300_2;

BB300_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB300_1;

BB300_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB300_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB300_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB300_6;

BB300_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r68, %r47, %r46, %r68;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB300_5;

BB300_6:
mad.lo.s32 %r48, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd21];
ld.global.u16 %rs2, [%rd19];
setp.gt.s16	%p6, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p6;
st.global.u16 [%rd19], %rs3;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r39, %r11;
setp.lt.u32	%p7, %r65, %r29;
@%p7 bra BB300_4;

BB300_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot301[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<4>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot301;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorMaxOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB301_2;

BB301_1:
mul.wide.s32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB301_1;

BB301_2:
mov.u32 %r51, 0;
@%p1 bra BB301_4;

BB301_3:
mul.wide.s32 %rd24, %r51, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB301_3;

BB301_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB301_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB301_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB301_8;

BB301_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB301_7;

BB301_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB301_10;

BB301_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB301_9;

BB301_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %rs1, [%rd35];
ld.global.u16 %rs2, [%rd33];
setp.gt.s16	%p10, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p10;
st.global.u16 [%rd33], %rs3;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r64, %r49, %r32, %r10;
setp.lt.u32	%p11, %r64, %r29;
@%p11 bra BB301_6;

BB301_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<4>;
.reg .b32 %r<5>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB302_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB302_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs1, [%rd23];
ld.global.u16 %rs2, [%rd20];
setp.gt.s16	%p2, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p2;
st.global.u16 [%rd20], %rs3;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p3, %rd24, %rd14;
@%p3 bra BB302_2;

BB302_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot303[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<4>;
.reg .b32 %r<32>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot303;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorMaxOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB303_2;

BB303_1:
mul.wide.s32 %rd53, %r28, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB303_1;

BB303_2:
mov.u32 %r29, 0;
@%p1 bra BB303_4;

BB303_3:
mul.wide.s32 %rd57, %r29, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB303_3;

BB303_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB303_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB303_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB303_11;

BB303_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r30;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB303_9;
bra.uni BB303_8;

BB303_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB303_10;

BB303_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB303_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB303_7;

BB303_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB303_16;

BB303_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB303_14;
bra.uni BB303_13;

BB303_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB303_15;

BB303_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB303_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB303_12;

BB303_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.u16 %rs1, [%rd85];
ld.global.u16 %rs2, [%rd81];
setp.gt.s16	%p12, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p12;
st.global.u16 [%rd81], %rs3;
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd86, %r26, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p13, %rd105, %rd50;
@%p13 bra BB303_6;

BB303_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<28>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB304_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB304_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r19, %r10;
mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs25, [%rd12];
ld.global.u16 %rs26, [%rd10];
setp.gt.s16	%p2, %rs26, %rs25;
selp.b16	%rs27, %rs26, %rs25, %p2;
st.global.u16 [%rd8], %rs27;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p3, %r19, %r12;
@%p3 bra BB304_2;

BB304_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r14, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r3, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r3, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB305_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r3;
cvta.to.global.u64 %rd3, %rd6;

BB305_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r36, %r44, %r14;
mul.wide.u32 %rd9, %r36, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r37, %r44, %r26;
add.s32 %r38, %r37, %r44;
shr.u32 %r39, %r38, %r27;
mul.lo.s32 %r40, %r39, %r29;
sub.s32 %r41, %r44, %r40;
mul.lo.s32 %r42, %r41, %r25;
mad.lo.s32 %r43, %r24, %r39, %r42;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
setp.gt.s16	%p2, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p2;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p3, %r44, %r23;
@%p3 bra BB305_2;

BB305_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot306[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot306;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB306_2;

BB306_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB306_1;

BB306_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB306_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB306_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB306_6;

BB306_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB306_5;

BB306_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 2;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
mul.wide.u32 %rd24, %r33, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd21];
setp.gt.s16	%p6, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p6;
st.global.u16 [%rd19], %rs19;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB306_4;

BB306_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r3, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r3, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB307_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r3;
cvta.to.global.u64 %rd3, %rd5;

BB307_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r36, %r44, %r26;
add.s32 %r37, %r36, %r44;
shr.u32 %r38, %r37, %r27;
mul.lo.s32 %r39, %r38, %r29;
sub.s32 %r40, %r44, %r39;
mul.lo.s32 %r41, %r40, %r25;
mad.lo.s32 %r42, %r24, %r38, %r41;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
setp.gt.s16	%p2, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p2;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p3, %r44, %r23;
@%p3 bra BB307_2;

BB307_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB308_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB308_2:
mul.lo.s32 %r52, %r69, %r15;
mul.wide.u32 %rd7, %r52, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r53, %r69, %r35;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
setp.gt.s16	%p2, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p2;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB308_2;

BB308_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot309[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot309;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB309_2;

BB309_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB309_1;

BB309_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB309_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB309_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB309_6;

BB309_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB309_5;

BB309_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd19];
setp.gt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB309_4;

BB309_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot310[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot310;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB310_2;

BB310_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB310_1;

BB310_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB310_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB310_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB310_6;

BB310_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB310_5;

BB310_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 2;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd23];
setp.gt.s16	%p6, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p6;
st.global.u16 [%rd19], %rs19;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p7, %r43, %r21;
@%p7 bra BB310_4;

BB310_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot311[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot311;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB311_2;

BB311_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB311_1;

BB311_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB311_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB311_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB311_6;

BB311_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB311_5;

BB311_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd21];
setp.gt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB311_4;

BB311_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot312[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<12>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot312;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB312_2;

BB312_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB312_1;

BB312_2:
mov.u32 %r55, 0;
@%p1 bra BB312_4;

BB312_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB312_3;

BB312_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB312_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB312_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB312_8;

BB312_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB312_7;

BB312_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 2;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
mul.wide.u32 %rd33, %r44, 2;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB312_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd40, %rd3, %rd34;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB312_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB312_10;

BB312_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd14];
setp.gt.s16	%p10, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB312_6;

BB312_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r1, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB313_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r1;
cvta.to.global.u64 %rd3, %rd4;

BB313_2:
mul.hi.u32 %r35, %r44, %r26;
add.s32 %r36, %r35, %r44;
shr.u32 %r37, %r36, %r27;
mul.lo.s32 %r38, %r37, %r29;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r25;
mad.lo.s32 %r41, %r24, %r37, %r40;
mul.wide.u32 %rd7, %r41, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r42, %r44, %r21;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
setp.gt.s16	%p2, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p2;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p3, %r44, %r23;
@%p3 bra BB313_2;

BB313_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB314_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB314_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r59, %r69, %r23;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
setp.gt.s16	%p2, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p2;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB314_2;

BB314_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot315[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot315;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB315_2;

BB315_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB315_1;

BB315_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB315_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB315_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB315_6;

BB315_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB315_5;

BB315_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd25];
setp.gt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd19], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB315_4;

BB315_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB316_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB316_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
setp.gt.s16	%p2, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p2;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB316_2;

BB316_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r94, %r68, %r69, %r70;
setp.ge.u32	%p1, %r94, %r43;
@%p1 bra BB317_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB317_2:
mul.hi.u32 %r71, %r94, %r46;
add.s32 %r72, %r71, %r94;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r94, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd7, %r77, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r78, %r94, %r54;
add.s32 %r79, %r78, %r94;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r94, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.wide.u32 %rd9, %r84, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r85, %r94, %r62;
add.s32 %r86, %r85, %r94;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd11, %r91, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs1, [%rd12];
ld.global.u16 %rs2, [%rd10];
setp.gt.s16	%p2, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p2;
st.global.u16 [%rd8], %rs3;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r68, %r94;
setp.lt.u32	%p3, %r94, %r43;
@%p3 bra BB317_2;

BB317_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot318[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot318;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB318_2;

BB318_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB318_1;

BB318_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB318_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB318_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB318_6;

BB318_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB318_5;

BB318_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 2;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd22, %r82, 2;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
setp.gt.s16	%p6, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p6;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p7, %r93, %r44;
@%p7 bra BB318_4;

BB318_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot319[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot319;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB319_2;

BB319_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB319_1;

BB319_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB319_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB319_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB319_6;

BB319_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB319_5;

BB319_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
setp.gt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd19], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB319_4;

BB319_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot320[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot320;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB320_2;

BB320_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB320_1;

BB320_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB320_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB320_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB320_6;

BB320_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB320_5;

BB320_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd20, %r75, 2;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
setp.gt.s16	%p6, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p6;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p7, %r93, %r43;
@%p7 bra BB320_4;

BB320_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot321[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot321;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB321_2;

BB321_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB321_1;

BB321_2:
mov.u32 %r79, 0;
@%p1 bra BB321_4;

BB321_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB321_3;

BB321_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB321_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB321_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB321_8;

BB321_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB321_7;

BB321_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd35, %r71, 2;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB321_10;

BB321_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB321_9;

BB321_10:
mul.wide.u32 %rd36, %r25, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
setp.gt.s16	%p10, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p10;
st.global.u16 [%rd16], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p11, %r92, %r43;
@%p11 bra BB321_6;

BB321_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot322[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot322;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB322_2;

BB322_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB322_1;

BB322_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB322_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB322_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB322_6;

BB322_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB322_5;

BB322_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r33, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r34, %r9, %r19;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd23];
setp.gt.s16	%p6, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p6;
st.global.u16 [%rd21], %rs19;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p7, %r43, %r21;
@%p7 bra BB322_4;

BB322_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot323[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot323;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB323_2;

BB323_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB323_1;

BB323_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB323_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB323_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB323_6;

BB323_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB323_5;

BB323_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd22, %r51, 2;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
setp.gt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd21], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB323_4;

BB323_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot324[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<12>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot324;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB324_2;

BB324_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB324_1;

BB324_2:
mov.u32 %r55, 0;
@%p1 bra BB324_4;

BB324_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB324_3;

BB324_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB324_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB324_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB324_8;

BB324_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB324_7;

BB324_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB324_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB324_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB324_10;

BB324_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd33, %r49, 2;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd34];
setp.gt.s16	%p10, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB324_6;

BB324_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot325[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot325;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB325_2;

BB325_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB325_1;

BB325_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB325_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB325_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB325_6;

BB325_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB325_5;

BB325_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
setp.gt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd21], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB325_4;

BB325_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot326[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot326;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB326_2;

BB326_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB326_1;

BB326_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB326_7;

ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r63, 4;
add.s64 %rd7, %rd1, %rd19;

BB326_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB326_6;

BB326_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd26+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd26+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB326_5;

BB326_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.wide.u32 %rd20, %r69, 2;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
setp.gt.s16	%p6, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p6;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p7, %r93, %r42;
@%p7 bra BB326_4;

BB326_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot327[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot327;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB327_2;

BB327_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB327_1;

BB327_2:
mov.u32 %r79, 0;
@%p1 bra BB327_4;

BB327_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB327_3;

BB327_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB327_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB327_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB327_8;

BB327_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB327_7;

BB327_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB327_10;

BB327_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB327_9;

BB327_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd36, %r74, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
setp.gt.s16	%p10, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p10;
st.global.u16 [%rd35], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p11, %r92, %r43;
@%p11 bra BB327_6;

BB327_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot328[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<12>;
.reg .b32 %r<75>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot328;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB328_2;

BB328_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB328_1;

BB328_2:
mov.u32 %r54, 0;
@%p1 bra BB328_4;

BB328_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB328_3;

BB328_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB328_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB328_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB328_8;

BB328_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB328_7;

BB328_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB328_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB328_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB328_10;

BB328_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r49, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd36];
setp.gt.s16	%p10, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p11, %r67, %r29;
@%p11 bra BB328_6;

BB328_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot329[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot329;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB329_2;

BB329_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB329_1;

BB329_2:
mov.u32 %r79, 0;
@%p1 bra BB329_4;

BB329_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB329_3;

BB329_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB329_11;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB329_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB329_8;

BB329_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB329_7;

BB329_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB329_10;

BB329_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB329_9;

BB329_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r68, 2;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
setp.gt.s16	%p10, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p10;
st.global.u16 [%rd35], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p11, %r92, %r42;
@%p11 bra BB329_6;

BB329_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot330[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<4>;
.reg .b32 %r<103>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot330;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB330_2;

BB330_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB330_1;

BB330_2:
mov.u32 %r71, 0;
@%p1 bra BB330_4;

BB330_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB330_3;

BB330_4:
mov.u32 %r72, 0;
@%p1 bra BB330_6;

BB330_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB330_5;

BB330_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB330_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r49, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd17, %rd5, %rd48;

BB330_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB330_10;

BB330_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB330_9;

BB330_10:
mov.u32 %r22, %r101;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB330_12;

BB330_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB330_11;

BB330_12:
mul.wide.u32 %rd49, %r23, 2;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB330_14;

BB330_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB330_13;

BB330_14:
mul.wide.u32 %rd50, %r32, 2;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd52, %r67, 2;
add.s64 %rd53, %rd14, %rd52;
ld.global.u16 %rs1, [%rd53];
ld.global.u16 %rs2, [%rd51];
setp.gt.s16	%p14, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p14;
st.global.u16 [%rd24], %rs3;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p15, %r91, %r42;
@%p15 bra BB330_8;

BB330_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<4>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB331_3;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB331_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd3, %rd23;
mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd5, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
ld.global.u16 %rs1, [%rd30];
ld.global.u16 %rs2, [%rd27];
setp.gt.s16	%p2, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p2;
st.global.u16 [%rd24], %rs3;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p3, %rd31, %rd18;
@%p3 bra BB331_2;

BB331_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot332[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b16 %rs<4>;
.reg .b32 %r<45>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot332;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMaxOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB332_2;

BB332_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB332_1;

BB332_2:
mov.u32 %r40, 0;
@%p1 bra BB332_4;

BB332_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB332_3;

BB332_4:
mov.u32 %r41, 0;
@%p1 bra BB332_6;

BB332_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB332_5;

BB332_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB332_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
mul.wide.s32 %rd93, %r22, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r23, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r24, 8;
add.s64 %rd21, %rd5, %rd95;

BB332_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB332_13;

BB332_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB332_11;
bra.uni BB332_10;

BB332_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB332_12;

BB332_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB332_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB332_9;

BB332_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB332_18;

BB332_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB332_16;
bra.uni BB332_15;

BB332_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB332_17;

BB332_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB332_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB332_14;

BB332_18:
shl.b64 %rd111, %rd39, 1;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB332_23;

BB332_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB332_21;
bra.uni BB332_20;

BB332_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB332_22;

BB332_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB332_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB332_19;

BB332_23:
shl.b64 %rd117, %rd56, 1;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd122, %rd18, %rd121;
ld.global.u16 %rs1, [%rd122];
ld.global.u16 %rs2, [%rd118];
setp.gt.s16	%p17, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p17;
st.global.u16 [%rd54], %rs3;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd123, %r37, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p18, %rd151, %rd72;
@%p18 bra BB332_8;

BB332_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB333_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB333_2:
mul.lo.s32 %r14, %r16, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r16, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs17, [%rd8];
ld.global.u16 %rs18, [%rd6];
setp.lt.s16	%p2, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p2;
st.global.u16 [%rd6], %rs19;
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p3, %r16, %r10;
@%p3 bra BB333_2;

BB333_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r3, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r3, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB334_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r3;
cvta.to.global.u64 %rd2, %rd4;

BB334_2:
mul.lo.s32 %r33, %r41, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r41, %r24;
add.s32 %r35, %r34, %r41;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r41, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd8];
ld.global.u16 %rs10, [%rd6];
setp.lt.s16	%p2, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p2;
st.global.u16 [%rd6], %rs11;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p3, %r41, %r21;
@%p3 bra BB334_2;

BB334_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot335[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot335;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB335_2;

BB335_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB335_1;

BB335_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB335_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB335_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB335_6;

BB335_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB335_5;

BB335_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r38, %r42;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs9, [%rd21];
ld.global.u16 %rs10, [%rd17];
setp.lt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd17], %rs11;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p7, %r40, %r19;
@%p7 bra BB335_4;

BB335_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r3, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r3, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB336_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r3;
cvta.to.global.u64 %rd2, %rd3;

BB336_2:
mul.hi.u32 %r33, %r41, %r24;
add.s32 %r34, %r33, %r41;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r41, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r41, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd8];
ld.global.u16 %rs10, [%rd6];
setp.lt.s16	%p2, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p2;
st.global.u16 [%rd6], %rs11;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p3, %r41, %r21;
@%p3 bra BB336_2;

BB336_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<4>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r66, %r47, %r48, %r49;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB337_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB337_2:
mul.hi.u32 %r50, %r66, %r33;
add.s32 %r51, %r50, %r66;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r66, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r66, %r41;
add.s32 %r58, %r57, %r66;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs1, [%rd8];
ld.global.u16 %rs2, [%rd6];
setp.lt.s16	%p2, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p2;
st.global.u16 [%rd6], %rs3;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r47, %r66;
setp.lt.u32	%p3, %r66, %r30;
@%p3 bra BB337_2;

BB337_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot338[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot338;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB338_2;

BB338_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB338_1;

BB338_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB338_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB338_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB338_6;

BB338_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB338_5;

BB338_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r63, %r67;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd21];
ld.global.u16 %rs2, [%rd19];
setp.lt.s16	%p6, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p6;
st.global.u16 [%rd19], %rs3;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p7, %r65, %r30;
@%p7 bra BB338_4;

BB338_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot339[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot339;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB339_2;

BB339_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB339_1;

BB339_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB339_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB339_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB339_6;

BB339_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB339_5;

BB339_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs9, [%rd21];
ld.global.u16 %rs10, [%rd19];
setp.lt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd19], %rs11;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p7, %r40, %r19;
@%p7 bra BB339_4;

BB339_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot340[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot340;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB340_2;

BB340_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB340_1;

BB340_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB340_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB340_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB340_6;

BB340_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r68, %r47, %r46, %r68;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB340_5;

BB340_6:
mad.lo.s32 %r48, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd21];
ld.global.u16 %rs2, [%rd19];
setp.lt.s16	%p6, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p6;
st.global.u16 [%rd19], %rs3;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r39, %r11;
setp.lt.u32	%p7, %r65, %r29;
@%p7 bra BB340_4;

BB340_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot341[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<4>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot341;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorMinOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB341_2;

BB341_1:
mul.wide.s32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB341_1;

BB341_2:
mov.u32 %r51, 0;
@%p1 bra BB341_4;

BB341_3:
mul.wide.s32 %rd24, %r51, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB341_3;

BB341_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB341_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB341_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB341_8;

BB341_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB341_7;

BB341_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB341_10;

BB341_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB341_9;

BB341_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %rs1, [%rd35];
ld.global.u16 %rs2, [%rd33];
setp.lt.s16	%p10, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p10;
st.global.u16 [%rd33], %rs3;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r64, %r49, %r32, %r10;
setp.lt.u32	%p11, %r64, %r29;
@%p11 bra BB341_6;

BB341_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<4>;
.reg .b32 %r<5>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB342_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB342_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs1, [%rd23];
ld.global.u16 %rs2, [%rd20];
setp.lt.s16	%p2, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p2;
st.global.u16 [%rd20], %rs3;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p3, %rd24, %rd14;
@%p3 bra BB342_2;

BB342_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot343[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<4>;
.reg .b32 %r<32>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot343;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I11TensorMinOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I11TensorMinOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB343_2;

BB343_1:
mul.wide.s32 %rd53, %r28, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB343_1;

BB343_2:
mov.u32 %r29, 0;
@%p1 bra BB343_4;

BB343_3:
mul.wide.s32 %rd57, %r29, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB343_3;

BB343_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB343_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB343_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB343_11;

BB343_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r30;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB343_9;
bra.uni BB343_8;

BB343_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB343_10;

BB343_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB343_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB343_7;

BB343_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB343_16;

BB343_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB343_14;
bra.uni BB343_13;

BB343_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB343_15;

BB343_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB343_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB343_12;

BB343_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.u16 %rs1, [%rd85];
ld.global.u16 %rs2, [%rd81];
setp.lt.s16	%p12, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p12;
st.global.u16 [%rd81], %rs3;
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd86, %r26, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p13, %rd105, %rd50;
@%p13 bra BB343_6;

BB343_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<28>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB344_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB344_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r19, %r10;
mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs25, [%rd12];
ld.global.u16 %rs26, [%rd10];
setp.lt.s16	%p2, %rs26, %rs25;
selp.b16	%rs27, %rs26, %rs25, %p2;
st.global.u16 [%rd8], %rs27;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p3, %r19, %r12;
@%p3 bra BB344_2;

BB344_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r14, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r3, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r3, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB345_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r3;
cvta.to.global.u64 %rd3, %rd6;

BB345_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r36, %r44, %r14;
mul.wide.u32 %rd9, %r36, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r37, %r44, %r26;
add.s32 %r38, %r37, %r44;
shr.u32 %r39, %r38, %r27;
mul.lo.s32 %r40, %r39, %r29;
sub.s32 %r41, %r44, %r40;
mul.lo.s32 %r42, %r41, %r25;
mad.lo.s32 %r43, %r24, %r39, %r42;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
setp.lt.s16	%p2, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p2;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p3, %r44, %r23;
@%p3 bra BB345_2;

BB345_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot346[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot346;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB346_2;

BB346_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB346_1;

BB346_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB346_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB346_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB346_6;

BB346_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB346_5;

BB346_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 2;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
mul.wide.u32 %rd24, %r33, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd21];
setp.lt.s16	%p6, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p6;
st.global.u16 [%rd19], %rs19;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p7, %r43, %r19;
@%p7 bra BB346_4;

BB346_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r3, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r3, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB347_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r3;
cvta.to.global.u64 %rd3, %rd5;

BB347_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r36, %r44, %r26;
add.s32 %r37, %r36, %r44;
shr.u32 %r38, %r37, %r27;
mul.lo.s32 %r39, %r38, %r29;
sub.s32 %r40, %r44, %r39;
mul.lo.s32 %r41, %r40, %r25;
mad.lo.s32 %r42, %r24, %r38, %r41;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
setp.lt.s16	%p2, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p2;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p3, %r44, %r23;
@%p3 bra BB347_2;

BB347_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB348_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB348_2:
mul.lo.s32 %r52, %r69, %r15;
mul.wide.u32 %rd7, %r52, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r53, %r69, %r35;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
setp.lt.s16	%p2, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p2;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB348_2;

BB348_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot349[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot349;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB349_2;

BB349_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB349_1;

BB349_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB349_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB349_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB349_6;

BB349_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB349_5;

BB349_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd19];
setp.lt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB349_4;

BB349_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot350[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot350;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB350_2;

BB350_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB350_1;

BB350_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB350_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB350_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB350_6;

BB350_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB350_5;

BB350_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 2;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd23];
setp.lt.s16	%p6, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p6;
st.global.u16 [%rd19], %rs19;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p7, %r43, %r21;
@%p7 bra BB350_4;

BB350_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot351[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot351;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB351_2;

BB351_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB351_1;

BB351_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB351_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB351_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB351_6;

BB351_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB351_5;

BB351_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd21];
setp.lt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB351_4;

BB351_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot352[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<12>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot352;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB352_2;

BB352_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB352_1;

BB352_2:
mov.u32 %r55, 0;
@%p1 bra BB352_4;

BB352_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB352_3;

BB352_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB352_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB352_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB352_8;

BB352_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB352_7;

BB352_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 2;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
mul.wide.u32 %rd33, %r44, 2;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB352_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd40, %rd3, %rd34;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB352_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB352_10;

BB352_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd14];
setp.lt.s16	%p10, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB352_6;

BB352_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r1, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB353_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r1;
cvta.to.global.u64 %rd3, %rd4;

BB353_2:
mul.hi.u32 %r35, %r44, %r26;
add.s32 %r36, %r35, %r44;
shr.u32 %r37, %r36, %r27;
mul.lo.s32 %r38, %r37, %r29;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r25;
mad.lo.s32 %r41, %r24, %r37, %r40;
mul.wide.u32 %rd7, %r41, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r42, %r44, %r21;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
setp.lt.s16	%p2, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p2;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p3, %r44, %r23;
@%p3 bra BB353_2;

BB353_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB354_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB354_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r59, %r69, %r23;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
setp.lt.s16	%p2, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p2;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB354_2;

BB354_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot355[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot355;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB355_2;

BB355_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB355_1;

BB355_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB355_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB355_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB355_6;

BB355_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB355_5;

BB355_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd25];
setp.lt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd19], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB355_4;

BB355_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB356_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB356_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
setp.lt.s16	%p2, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p2;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p3, %r69, %r32;
@%p3 bra BB356_2;

BB356_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r94, %r68, %r69, %r70;
setp.ge.u32	%p1, %r94, %r43;
@%p1 bra BB357_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB357_2:
mul.hi.u32 %r71, %r94, %r46;
add.s32 %r72, %r71, %r94;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r94, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd7, %r77, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r78, %r94, %r54;
add.s32 %r79, %r78, %r94;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r94, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.wide.u32 %rd9, %r84, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r85, %r94, %r62;
add.s32 %r86, %r85, %r94;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd11, %r91, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs1, [%rd12];
ld.global.u16 %rs2, [%rd10];
setp.lt.s16	%p2, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p2;
st.global.u16 [%rd8], %rs3;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r68, %r94;
setp.lt.u32	%p3, %r94, %r43;
@%p3 bra BB357_2;

BB357_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot358[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot358;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB358_2;

BB358_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB358_1;

BB358_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB358_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB358_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB358_6;

BB358_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB358_5;

BB358_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 2;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd22, %r82, 2;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
setp.lt.s16	%p6, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p6;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p7, %r93, %r44;
@%p7 bra BB358_4;

BB358_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot359[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot359;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB359_2;

BB359_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB359_1;

BB359_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB359_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB359_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB359_6;

BB359_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB359_5;

BB359_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
setp.lt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd19], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p7, %r68, %r31;
@%p7 bra BB359_4;

BB359_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot360[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot360;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB360_2;

BB360_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB360_1;

BB360_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB360_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB360_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB360_6;

BB360_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB360_5;

BB360_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd20, %r75, 2;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
setp.lt.s16	%p6, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p6;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p7, %r93, %r43;
@%p7 bra BB360_4;

BB360_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot361[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot361;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB361_2;

BB361_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB361_1;

BB361_2:
mov.u32 %r79, 0;
@%p1 bra BB361_4;

BB361_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB361_3;

BB361_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB361_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB361_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB361_8;

BB361_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB361_7;

BB361_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd35, %r71, 2;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB361_10;

BB361_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB361_9;

BB361_10:
mul.wide.u32 %rd36, %r25, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
setp.lt.s16	%p10, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p10;
st.global.u16 [%rd16], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p11, %r92, %r43;
@%p11 bra BB361_6;

BB361_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot362[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot362;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB362_2;

BB362_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB362_1;

BB362_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB362_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB362_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB362_6;

BB362_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB362_5;

BB362_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r33, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r34, %r9, %r19;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd23];
setp.lt.s16	%p6, %rs18, %rs17;
selp.b16	%rs19, %rs18, %rs17, %p6;
st.global.u16 [%rd21], %rs19;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p7, %r43, %r21;
@%p7 bra BB362_4;

BB362_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot363[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot363;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB363_2;

BB363_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB363_1;

BB363_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB363_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB363_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB363_6;

BB363_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB363_5;

BB363_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd22, %r51, 2;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
setp.lt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd21], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB363_4;

BB363_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot364[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<12>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot364;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB364_2;

BB364_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB364_1;

BB364_2:
mov.u32 %r55, 0;
@%p1 bra BB364_4;

BB364_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB364_3;

BB364_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB364_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB364_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB364_8;

BB364_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB364_7;

BB364_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB364_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB364_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB364_10;

BB364_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd33, %r49, 2;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd34];
setp.lt.s16	%p10, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p11, %r68, %r29;
@%p11 bra BB364_6;

BB364_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot365[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot365;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB365_2;

BB365_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB365_1;

BB365_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB365_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB365_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB365_6;

BB365_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB365_5;

BB365_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
setp.lt.s16	%p6, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p6;
st.global.u16 [%rd21], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p7, %r68, %r30;
@%p7 bra BB365_4;

BB365_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot366[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot366;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB366_2;

BB366_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB366_1;

BB366_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB366_7;

ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r63, 4;
add.s64 %rd7, %rd1, %rd19;

BB366_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB366_6;

BB366_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd26+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd26+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB366_5;

BB366_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.wide.u32 %rd20, %r69, 2;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
setp.lt.s16	%p6, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p6;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p7, %r93, %r42;
@%p7 bra BB366_4;

BB366_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot367[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot367;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB367_2;

BB367_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB367_1;

BB367_2:
mov.u32 %r79, 0;
@%p1 bra BB367_4;

BB367_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB367_3;

BB367_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB367_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB367_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB367_8;

BB367_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB367_7;

BB367_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB367_10;

BB367_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB367_9;

BB367_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd36, %r74, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
setp.lt.s16	%p10, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p10;
st.global.u16 [%rd35], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p11, %r92, %r43;
@%p11 bra BB367_6;

BB367_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot368[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<12>;
.reg .b32 %r<75>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot368;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB368_2;

BB368_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB368_1;

BB368_2:
mov.u32 %r54, 0;
@%p1 bra BB368_4;

BB368_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB368_3;

BB368_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB368_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB368_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB368_8;

BB368_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB368_7;

BB368_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB368_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB368_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB368_10;

BB368_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r49, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd36];
setp.lt.s16	%p10, %rs10, %rs9;
selp.b16	%rs11, %rs10, %rs9, %p10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p11, %r67, %r29;
@%p11 bra BB368_6;

BB368_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot369[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot369;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB369_2;

BB369_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB369_1;

BB369_2:
mov.u32 %r79, 0;
@%p1 bra BB369_4;

BB369_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB369_3;

BB369_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB369_11;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB369_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB369_8;

BB369_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB369_7;

BB369_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB369_10;

BB369_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB369_9;

BB369_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r68, 2;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
setp.lt.s16	%p10, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p10;
st.global.u16 [%rd35], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p11, %r92, %r42;
@%p11 bra BB369_6;

BB369_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot370[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<16>;
.reg .b16 %rs<4>;
.reg .b32 %r<103>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot370;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB370_2;

BB370_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB370_1;

BB370_2:
mov.u32 %r71, 0;
@%p1 bra BB370_4;

BB370_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB370_3;

BB370_4:
mov.u32 %r72, 0;
@%p1 bra BB370_6;

BB370_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB370_5;

BB370_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB370_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r49, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd17, %rd5, %rd48;

BB370_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB370_10;

BB370_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB370_9;

BB370_10:
mov.u32 %r22, %r101;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB370_12;

BB370_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB370_11;

BB370_12:
mul.wide.u32 %rd49, %r23, 2;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB370_14;

BB370_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB370_13;

BB370_14:
mul.wide.u32 %rd50, %r32, 2;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd52, %r67, 2;
add.s64 %rd53, %rd14, %rd52;
ld.global.u16 %rs1, [%rd53];
ld.global.u16 %rs2, [%rd51];
setp.lt.s16	%p14, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p14;
st.global.u16 [%rd24], %rs3;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p15, %r91, %r42;
@%p15 bra BB370_8;

BB370_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<4>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB371_3;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB371_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd3, %rd23;
mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd5, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
ld.global.u16 %rs1, [%rd30];
ld.global.u16 %rs2, [%rd27];
setp.lt.s16	%p2, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p2;
st.global.u16 [%rd24], %rs3;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p3, %rd31, %rd18;
@%p3 bra BB371_2;

BB371_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot372[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<19>;
.reg .b16 %rs<4>;
.reg .b32 %r<45>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot372;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I11TensorMinOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB372_2;

BB372_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB372_1;

BB372_2:
mov.u32 %r40, 0;
@%p1 bra BB372_4;

BB372_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB372_3;

BB372_4:
mov.u32 %r41, 0;
@%p1 bra BB372_6;

BB372_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB372_5;

BB372_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB372_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
mul.wide.s32 %rd93, %r22, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r23, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r24, 8;
add.s64 %rd21, %rd5, %rd95;

BB372_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB372_13;

BB372_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB372_11;
bra.uni BB372_10;

BB372_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB372_12;

BB372_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB372_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB372_9;

BB372_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB372_18;

BB372_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB372_16;
bra.uni BB372_15;

BB372_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB372_17;

BB372_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB372_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB372_14;

BB372_18:
shl.b64 %rd111, %rd39, 1;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB372_23;

BB372_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB372_21;
bra.uni BB372_20;

BB372_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB372_22;

BB372_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB372_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB372_19;

BB372_23:
shl.b64 %rd117, %rd56, 1;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd122, %rd18, %rd121;
ld.global.u16 %rs1, [%rd122];
ld.global.u16 %rs2, [%rd118];
setp.lt.s16	%p17, %rs2, %rs1;
selp.b16	%rs3, %rs2, %rs1, %p17;
st.global.u16 [%rd54], %rs3;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd123, %r37, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p18, %rd151, %rd72;
@%p18 bra BB372_8;

BB372_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<19>;
.reg .b32 %r<27>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r13, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r14, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r15, %ctaid.x;
mov.u32 %r16, %tid.x;
mad.lo.s32 %r25, %r1, %r15, %r16;
setp.ge.u32	%p1, %r25, %r14;
@%p1 bra BB373_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r17, %nctaid.x;
mul.lo.s32 %r5, %r17, %r1;

BB373_2:
mul.lo.s32 %r18, %r25, %r12;
mul.wide.u32 %rd6, %r18, 2;
add.s64 %rd3, %rd1, %rd6;
mul.lo.s32 %r19, %r25, %r13;
mul.wide.u32 %rd7, %r19, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r20, [%rd3];
ld.global.u16 %rs1, [%rd8];
cvt.s32.s16	%r21, %rs1;
rem.s32 %r26, %r20, %r21;
and.b32 %r8, %r26, 65535;
setp.eq.s32	%p2, %r8, 0;
@%p2 bra BB373_5;

bfe.u32 %r22, %r26, 15, 1;
shr.u16 %rs18, %rs1, 15;
cvt.u32.u16	%r23, %rs18;
setp.eq.s32	%p3, %r22, %r23;
@%p3 bra BB373_5;

cvt.u32.u16	%r24, %rs1;
add.s32 %r26, %r24, %r8;

BB373_5:
st.global.u16 [%rd3], %r26;
add.s32 %r25, %r5, %r25;
setp.lt.u32	%p4, %r25, %r14;
@%p4 bra BB373_2;

BB373_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<11>;
.reg .b32 %r<52>;
.reg .b64 %rd<9>;


ld.param.u32 %r14, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r23, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r50, %r32, %r33, %r34;
setp.ge.u32	%p1, %r50, %r23;
@%p1 bra BB374_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;

BB374_2:
mul.lo.s32 %r35, %r50, %r14;
mul.wide.u32 %rd6, %r35, 2;
add.s64 %rd3, %rd1, %rd6;
mul.hi.u32 %r36, %r50, %r26;
add.s32 %r37, %r36, %r50;
shr.u32 %r38, %r37, %r27;
mul.lo.s32 %r39, %r38, %r29;
sub.s32 %r40, %r50, %r39;
mul.lo.s32 %r41, %r40, %r25;
mad.lo.s32 %r42, %r24, %r38, %r41;
mul.wide.u32 %rd7, %r42, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r43, [%rd3];
ld.global.u16 %rs1, [%rd8];
cvt.s32.s16	%r44, %rs1;
rem.s32 %r51, %r43, %r44;
and.b32 %r10, %r51, 65535;
setp.eq.s32	%p2, %r10, 0;
@%p2 bra BB374_5;

bfe.u32 %r45, %r51, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r46, %rs10;
setp.eq.s32	%p3, %r45, %r46;
@%p3 bra BB374_5;

cvt.u32.u16	%r47, %rs1;
add.s32 %r51, %r47, %r10;

BB374_5:
st.global.u16 [%rd3], %r51;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r50, %r49, %r32, %r50;
setp.lt.u32	%p4, %r50, %r23;
@%p4 bra BB374_2;

BB374_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot375[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<11>;
.reg .b32 %r<54>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot375;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r42, 0;
mov.pred %p1, 0;
@%p1 bra BB375_2;

BB375_1:
mul.wide.s32 %rd12, %r42, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r42, %r42, 1;
setp.lt.u32	%p2, %r42, 27;
@%p2 bra BB375_1;

BB375_2:
mov.u32 %r23, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r49, %r23, %r24, %r25;
setp.ge.u32	%p3, %r49, %r21;
@%p3 bra BB375_10;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r5, %r26, -1;
mul.wide.s32 %rd16, %r26, 4;
add.s64 %rd5, %rd1, %rd16;

BB375_4:
mov.u32 %r44, %r49;
mov.u32 %r6, %r44;
mov.u64 %rd22, %rd5;
mov.u32 %r51, 0;
mov.u32 %r52, %r51;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r43, %r5;
mov.u32 %r47, %r6;
mov.u32 %r48, %r6;
@%p4 bra BB375_6;

BB375_5:
mov.u32 %r8, %r48;
mov.u32 %r7, %r43;
ld.local.u32 %r29, [%rd22+4];
rem.u32 %r30, %r8, %r29;
ld.local.u32 %r31, [%rd22+104];
mad.lo.s32 %r52, %r31, %r30, %r52;
div.u32 %r11, %r8, %r29;
add.s64 %rd22, %rd22, -4;
add.s32 %r12, %r7, -1;
setp.gt.s32	%p5, %r12, 0;
mov.u32 %r43, %r12;
mov.u32 %r47, %r11;
mov.u32 %r48, %r11;
mov.u32 %r51, %r52;
@%p5 bra BB375_5;

BB375_6:
mul.lo.s32 %r32, %r6, %r20;
mul.wide.u32 %rd17, %r32, 2;
add.s64 %rd9, %rd4, %rd17;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r47, %r51;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r34, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.s16 %r35, [%rd9];
ld.global.u16 %rs1, [%rd21];
cvt.s32.s16	%r36, %rs1;
rem.s32 %r53, %r35, %r36;
and.b32 %r16, %r53, 65535;
setp.eq.s32	%p6, %r16, 0;
@%p6 bra BB375_9;

bfe.u32 %r37, %r53, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r38, %rs10;
setp.eq.s32	%p7, %r37, %r38;
@%p7 bra BB375_9;

cvt.u32.u16	%r39, %rs1;
add.s32 %r53, %r39, %r16;

BB375_9:
st.global.u16 [%rd9], %r53;
mov.u32 %r41, %nctaid.x;
mad.lo.s32 %r49, %r41, %r23, %r6;
setp.lt.u32	%p8, %r49, %r21;
@%p8 bra BB375_4;

BB375_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<11>;
.reg .b32 %r<52>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r22, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r23, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r50, %r32, %r33, %r34;
setp.ge.u32	%p1, %r50, %r23;
@%p1 bra BB376_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;

BB376_2:
mul.hi.u32 %r35, %r50, %r26;
add.s32 %r36, %r35, %r50;
shr.u32 %r37, %r36, %r27;
mul.lo.s32 %r38, %r37, %r29;
sub.s32 %r39, %r50, %r38;
mul.lo.s32 %r40, %r39, %r25;
mad.lo.s32 %r41, %r24, %r37, %r40;
mul.wide.u32 %rd6, %r41, 2;
add.s64 %rd3, %rd2, %rd6;
mul.lo.s32 %r42, %r50, %r22;
mul.wide.u32 %rd7, %r42, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.s16 %r43, [%rd3];
ld.global.u16 %rs1, [%rd8];
cvt.s32.s16	%r44, %rs1;
rem.s32 %r51, %r43, %r44;
and.b32 %r10, %r51, 65535;
setp.eq.s32	%p2, %r10, 0;
@%p2 bra BB376_5;

bfe.u32 %r45, %r51, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r46, %rs10;
setp.eq.s32	%p3, %r45, %r46;
@%p3 bra BB376_5;

cvt.u32.u16	%r47, %rs1;
add.s32 %r51, %r47, %r10;

BB376_5:
st.global.u16 [%rd3], %r51;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r50, %r49, %r32, %r50;
setp.lt.u32	%p4, %r50, %r23;
@%p4 bra BB376_2;

BB376_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<3>;
.reg .b32 %r<77>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r34, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r51, %ntid.x;
mov.u32 %r52, %ctaid.x;
mov.u32 %r53, %tid.x;
mad.lo.s32 %r75, %r51, %r52, %r53;
setp.ge.u32	%p1, %r75, %r34;
@%p1 bra BB377_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;

BB377_2:
mul.hi.u32 %r54, %r75, %r37;
add.s32 %r55, %r54, %r75;
shr.u32 %r56, %r55, %r38;
mul.lo.s32 %r57, %r56, %r40;
sub.s32 %r58, %r75, %r57;
mul.lo.s32 %r59, %r58, %r36;
mad.lo.s32 %r60, %r35, %r56, %r59;
mul.wide.u32 %rd6, %r60, 2;
add.s64 %rd3, %rd1, %rd6;
mul.hi.u32 %r61, %r75, %r45;
add.s32 %r62, %r61, %r75;
shr.u32 %r63, %r62, %r46;
mul.lo.s32 %r64, %r63, %r48;
sub.s32 %r65, %r75, %r64;
mul.lo.s32 %r66, %r65, %r44;
mad.lo.s32 %r67, %r43, %r63, %r66;
mul.wide.u32 %rd7, %r67, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r68, [%rd3];
ld.global.u16 %rs1, [%rd8];
cvt.s32.s16	%r69, %rs1;
rem.s32 %r76, %r68, %r69;
and.b32 %r14, %r76, 65535;
setp.eq.s32	%p2, %r14, 0;
@%p2 bra BB377_5;

bfe.u32 %r70, %r76, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r71, %rs2;
setp.eq.s32	%p3, %r70, %r71;
@%p3 bra BB377_5;

cvt.u32.u16	%r72, %rs1;
add.s32 %r76, %r72, %r14;

BB377_5:
st.global.u16 [%rd3], %r76;
mov.u32 %r74, %nctaid.x;
mad.lo.s32 %r75, %r74, %r51, %r75;
setp.lt.u32	%p4, %r75, %r34;
@%p4 bra BB377_2;

BB377_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot378[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<3>;
.reg .b32 %r<79>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot378;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r34, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r67, 0;
mov.pred %p1, 0;
@%p1 bra BB378_2;

BB378_1:
mul.wide.s32 %rd13, %r67, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r67, %r67, 1;
setp.lt.u32	%p2, %r67, 27;
@%p2 bra BB378_1;

BB378_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r74, %r44, %r45, %r46;
setp.ge.u32	%p3, %r74, %r34;
@%p3 bra BB378_10;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r9, %r47, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd5, %rd17;
mul.wide.s32 %rd18, %r47, 4;
add.s64 %rd6, %rd1, %rd18;

BB378_4:
mov.u32 %r69, %r74;
mov.u32 %r11, %r69;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r38;
mov.u32 %r76, 0;
mov.u32 %r77, %r76;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r68, %r9;
mov.u32 %r72, %r11;
mov.u32 %r73, %r11;
@%p4 bra BB378_6;

BB378_5:
mov.u32 %r14, %r73;
mov.u32 %r13, %r68;
ld.local.u32 %r50, [%rd22+4];
rem.u32 %r51, %r14, %r50;
ld.local.u32 %r52, [%rd22+104];
mad.lo.s32 %r77, %r52, %r51, %r77;
div.u32 %r17, %r14, %r50;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r68, %r18;
mov.u32 %r72, %r17;
mov.u32 %r73, %r17;
mov.u32 %r76, %r77;
@%p5 bra BB378_5;

BB378_6:
add.s32 %r53, %r12, %r11;
shr.u32 %r54, %r53, %r39;
mul.lo.s32 %r55, %r54, %r41;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r37;
mad.lo.s32 %r58, %r36, %r54, %r57;
mul.wide.u32 %rd19, %r58, 2;
add.s64 %rd10, %rd4, %rd19;
mad.lo.s32 %r59, %r10, %r72, %r76;
mul.wide.u32 %rd20, %r59, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r60, [%rd10];
ld.global.u16 %rs1, [%rd21];
cvt.s32.s16	%r61, %rs1;
rem.s32 %r78, %r60, %r61;
and.b32 %r22, %r78, 65535;
setp.eq.s32	%p6, %r22, 0;
@%p6 bra BB378_9;

bfe.u32 %r62, %r78, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r63, %rs2;
setp.eq.s32	%p7, %r62, %r63;
@%p7 bra BB378_9;

cvt.u32.u16	%r64, %rs1;
add.s32 %r78, %r64, %r22;

BB378_9:
st.global.u16 [%rd10], %r78;
mov.u32 %r66, %nctaid.x;
mad.lo.s32 %r74, %r66, %r44, %r11;
setp.lt.u32	%p8, %r74, %r34;
@%p8 bra BB378_4;

BB378_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot379[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<11>;
.reg .b32 %r<54>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot379;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r42, 0;
mov.pred %p1, 0;
@%p1 bra BB379_2;

BB379_1:
mul.wide.s32 %rd12, %r42, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r42, %r42, 1;
setp.lt.u32	%p2, %r42, 27;
@%p2 bra BB379_1;

BB379_2:
mov.u32 %r23, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r49, %r23, %r24, %r25;
setp.ge.u32	%p3, %r49, %r21;
@%p3 bra BB379_10;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r5, %r26, -1;
mul.wide.s32 %rd16, %r26, 4;
add.s64 %rd5, %rd1, %rd16;

BB379_4:
mov.u32 %r44, %r49;
mov.u32 %r6, %r44;
mov.u64 %rd22, %rd5;
mov.u32 %r51, 0;
mov.u32 %r52, %r51;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r43, %r5;
mov.u32 %r47, %r6;
mov.u32 %r48, %r6;
@%p4 bra BB379_6;

BB379_5:
mov.u32 %r8, %r48;
mov.u32 %r7, %r43;
ld.local.u32 %r29, [%rd22+4];
rem.u32 %r30, %r8, %r29;
ld.local.u32 %r31, [%rd22+104];
mad.lo.s32 %r52, %r31, %r30, %r52;
div.u32 %r11, %r8, %r29;
add.s64 %rd22, %rd22, -4;
add.s32 %r12, %r7, -1;
setp.gt.s32	%p5, %r12, 0;
mov.u32 %r43, %r12;
mov.u32 %r47, %r11;
mov.u32 %r48, %r11;
mov.u32 %r51, %r52;
@%p5 bra BB379_5;

BB379_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r47, %r51;
ld.local.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd18, %rd17;
mul.wide.u32 %rd19, %r33, 2;
add.s64 %rd9, %rd18, %rd19;
mul.lo.s32 %r34, %r6, %r20;
mul.wide.u32 %rd20, %r34, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.s16 %r35, [%rd9];
ld.global.u16 %rs1, [%rd21];
cvt.s32.s16	%r36, %rs1;
rem.s32 %r53, %r35, %r36;
and.b32 %r16, %r53, 65535;
setp.eq.s32	%p6, %r16, 0;
@%p6 bra BB379_9;

bfe.u32 %r37, %r53, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r38, %rs10;
setp.eq.s32	%p7, %r37, %r38;
@%p7 bra BB379_9;

cvt.u32.u16	%r39, %rs1;
add.s32 %r53, %r39, %r16;

BB379_9:
st.global.u16 [%rd9], %r53;
mov.u32 %r41, %nctaid.x;
mad.lo.s32 %r49, %r41, %r23, %r6;
setp.lt.u32	%p8, %r49, %r21;
@%p8 bra BB379_4;

BB379_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot380[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<3>;
.reg .b32 %r<79>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot380;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r33, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r67, 0;
mov.pred %p1, 0;
@%p1 bra BB380_2;

BB380_1:
mul.wide.s32 %rd13, %r67, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r67, %r67, 1;
setp.lt.u32	%p2, %r67, 27;
@%p2 bra BB380_1;

BB380_2:
mov.u32 %r43, %ntid.x;
mov.u32 %r44, %ctaid.x;
mov.u32 %r45, %tid.x;
mad.lo.s32 %r74, %r43, %r44, %r45;
setp.ge.u32	%p3, %r74, %r33;
@%p3 bra BB380_10;

ld.local.u32 %r46, [%rd1+208];
add.s32 %r9, %r46, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd4, %rd17;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd18, %r46, 4;
add.s64 %rd6, %rd1, %rd18;

BB380_4:
mov.u32 %r69, %r74;
mov.u32 %r11, %r69;
mov.u64 %rd22, %rd6;
mov.u32 %r76, 0;
mov.u32 %r77, %r76;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r68, %r9;
mov.u32 %r72, %r11;
mov.u32 %r73, %r11;
@%p4 bra BB380_6;

BB380_5:
mov.u32 %r13, %r73;
mov.u32 %r12, %r68;
ld.local.u32 %r49, [%rd22+4];
rem.u32 %r50, %r13, %r49;
ld.local.u32 %r51, [%rd22+104];
mad.lo.s32 %r77, %r51, %r50, %r77;
div.u32 %r16, %r13, %r49;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r68, %r17;
mov.u32 %r72, %r16;
mov.u32 %r73, %r16;
mov.u32 %r76, %r77;
@%p5 bra BB380_5;

BB380_6:
mad.lo.s32 %r52, %r10, %r72, %r76;
mul.wide.u32 %rd19, %r52, 2;
add.s64 %rd10, %rd4, %rd19;
mul.hi.u32 %r53, %r11, %r37;
add.s32 %r54, %r53, %r11;
shr.u32 %r55, %r54, %r38;
mul.lo.s32 %r56, %r55, %r40;
sub.s32 %r57, %r11, %r56;
mul.lo.s32 %r58, %r57, %r36;
mad.lo.s32 %r59, %r35, %r55, %r58;
mul.wide.u32 %rd20, %r59, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r60, [%rd10];
ld.global.u16 %rs1, [%rd21];
cvt.s32.s16	%r61, %rs1;
rem.s32 %r78, %r60, %r61;
and.b32 %r21, %r78, 65535;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB380_9;

bfe.u32 %r62, %r78, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r63, %rs2;
setp.eq.s32	%p7, %r62, %r63;
@%p7 bra BB380_9;

cvt.u32.u16	%r64, %rs1;
add.s32 %r78, %r64, %r21;

BB380_9:
st.global.u16 [%rd10], %r78;
mov.u32 %r66, %nctaid.x;
mad.lo.s32 %r74, %r66, %r43, %r11;
setp.lt.u32	%p8, %r74, %r33;
@%p8 bra BB380_4;

BB380_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot381[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<3>;
.reg .b32 %r<82>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot381;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r33, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r59, 0;
mov.pred %p1, 0;
@%p1 bra BB381_2;

BB381_1:
mul.wide.s32 %rd21, %r59, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r59, %r59, 1;
setp.lt.u32	%p2, %r59, 27;
@%p2 bra BB381_1;

BB381_2:
mov.u32 %r60, 0;
@%p1 bra BB381_4;

BB381_3:
mul.wide.s32 %rd25, %r60, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r60, %r60, 1;
setp.lt.u32	%p4, %r60, 27;
@%p4 bra BB381_3;

BB381_4:
mov.u32 %r36, %ntid.x;
mov.u32 %r37, %ctaid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r73, %r36, %r37, %r38;
setp.ge.u32	%p5, %r73, %r33;
@%p5 bra BB381_14;

ld.local.u32 %r39, [%rd2+208];
add.s32 %r6, %r39, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd8, %rd29;
ld.local.u32 %r40, [%rd3+208];
add.s32 %r8, %r40, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd30, [%rd3];
cvta.to.global.u64 %rd9, %rd30;
mul.wide.s32 %rd31, %r39, 4;
add.s64 %rd10, %rd2, %rd31;
mul.wide.s32 %rd32, %r40, 4;
add.s64 %rd11, %rd3, %rd32;

BB381_6:
mov.u32 %r63, %r73;
mov.u32 %r10, %r63;
mov.u64 %rd36, %rd10;
mov.u32 %r42, 0;
mov.u32 %r80, %r42;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r61, %r6;
mov.u32 %r71, %r10;
mov.u32 %r72, %r10;
mov.u32 %r79, %r42;
@%p6 bra BB381_8;

BB381_7:
mov.u32 %r12, %r72;
mov.u32 %r11, %r61;
ld.local.u32 %r43, [%rd36+4];
rem.u32 %r44, %r12, %r43;
ld.local.u32 %r45, [%rd36+104];
mad.lo.s32 %r80, %r45, %r44, %r80;
div.u32 %r15, %r12, %r43;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r61, %r16;
mov.u32 %r71, %r15;
mov.u32 %r72, %r15;
mov.u32 %r74, %r80;
mov.u32 %r79, %r74;
@%p7 bra BB381_7;

BB381_8:
mov.u32 %r18, %r79;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r71, %r18;
mov.u32 %r78, %r42;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r62, %r8;
mov.u32 %r70, %r10;
mov.u32 %r69, %r10;
mov.u32 %r77, %r42;
@%p8 bra BB381_10;

BB381_9:
mov.u32 %r20, %r62;
ld.local.u32 %r48, [%rd37+4];
rem.u32 %r49, %r70, %r48;
ld.local.u32 %r50, [%rd37+104];
mad.lo.s32 %r78, %r50, %r49, %r78;
div.u32 %r70, %r70, %r48;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r62, %r25;
mov.u32 %r69, %r70;
mov.u32 %r77, %r78;
@%p9 bra BB381_9;

BB381_10:
mul.wide.u32 %rd33, %r19, 2;
add.s64 %rd18, %rd8, %rd33;
mad.lo.s32 %r51, %r9, %r69, %r77;
mul.wide.u32 %rd34, %r51, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.s16 %r52, [%rd18];
ld.global.u16 %rs1, [%rd35];
cvt.s32.s16	%r53, %rs1;
rem.s32 %r81, %r52, %r53;
and.b32 %r29, %r81, 65535;
setp.eq.s32	%p10, %r29, 0;
@%p10 bra BB381_13;

bfe.u32 %r54, %r81, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r55, %rs2;
setp.eq.s32	%p11, %r54, %r55;
@%p11 bra BB381_13;

cvt.u32.u16	%r56, %rs1;
add.s32 %r81, %r56, %r29;

BB381_13:
st.global.u16 [%rd18], %r81;
mov.u32 %r58, %nctaid.x;
mad.lo.s32 %r73, %r58, %r36, %r10;
setp.lt.u32	%p12, %r73, %r33;
@%p12 bra BB381_6;

BB381_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<3>;
.reg .b32 %r<15>;
.reg .b64 %rd<25>;


ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r5, %ctaid.x;
mov.u32 %r6, %ntid.x;
cvt.u64.u32	%rd1, %r6;
mul.wide.u32 %rd16, %r6, %r5;
mov.u32 %r7, %tid.x;
cvt.u64.u32	%rd17, %r7;
add.s64 %rd24, %rd16, %rd17;
setp.ge.u64	%p1, %rd24, %rd15;
@%p1 bra BB382_6;

cvta.to.global.u64 %rd3, %rd11;
cvta.to.global.u64 %rd5, %rd13;
mov.u32 %r8, %nctaid.x;
cvt.u64.u32	%rd18, %r8;
mul.lo.s64 %rd7, %rd18, %rd1;

BB382_2:
mul.lo.s64 %rd19, %rd24, %rd12;
shl.b64 %rd20, %rd19, 1;
add.s64 %rd9, %rd3, %rd20;
mul.lo.s64 %rd21, %rd24, %rd14;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.s16 %r9, [%rd9];
ld.global.u16 %rs1, [%rd23];
cvt.s32.s16	%r10, %rs1;
rem.s32 %r14, %r9, %r10;
and.b32 %r2, %r14, 65535;
setp.eq.s32	%p2, %r2, 0;
@%p2 bra BB382_5;

bfe.u32 %r11, %r14, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r12, %rs2;
setp.eq.s32	%p3, %r11, %r12;
@%p3 bra BB382_5;

cvt.u32.u16	%r13, %rs1;
add.s32 %r14, %r13, %r2;

BB382_5:
st.global.u16 [%rd9], %r14;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p4, %rd24, %rd15;
@%p4 bra BB382_2;

BB382_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot383[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<3>;
.reg .b32 %r<42>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot383;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd51, [_Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I18TensorCRemainderOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd52, %SP, 416;
cvta.to.local.u64 %rd2, %rd52;
add.u64 %rd53, %SP, 0;
cvta.to.local.u64 %rd3, %rd53;
mov.u32 %r37, 0;
mov.pred %p1, 0;
@%p1 bra BB383_2;

BB383_1:
mul.wide.s32 %rd54, %r37, 8;
add.s64 %rd55, %rd4, %rd54;
ld.param.u64 %rd56, [%rd55];
add.s64 %rd57, %rd2, %rd54;
st.local.u64 [%rd57], %rd56;
add.s32 %r37, %r37, 1;
setp.lt.u32	%p2, %r37, 52;
@%p2 bra BB383_1;

BB383_2:
mov.u32 %r38, 0;
@%p1 bra BB383_4;

BB383_3:
mul.wide.s32 %rd58, %r38, 8;
add.s64 %rd59, %rd1, %rd58;
ld.param.u64 %rd60, [%rd59];
add.s64 %rd61, %rd3, %rd58;
st.local.u64 [%rd61], %rd60;
add.s32 %r38, %r38, 1;
setp.lt.u32	%p4, %r38, 52;
@%p4 bra BB383_3;

BB383_4:
mov.u32 %r17, %ctaid.x;
mov.u32 %r18, %ntid.x;
mul.wide.u32 %rd62, %r18, %r17;
mov.u32 %r19, %tid.x;
cvt.u64.u32	%rd63, %r19;
add.s64 %rd105, %rd62, %rd63;
setp.ge.u64	%p5, %rd105, %rd51;
@%p5 bra BB383_20;

ld.local.u32 %r20, [%rd2+408];
add.s32 %r5, %r20, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd64, [%rd2];
cvta.to.global.u64 %rd10, %rd64;
ld.local.u32 %r21, [%rd3+408];
add.s32 %r6, %r21, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd65, [%rd3];
cvta.to.global.u64 %rd12, %rd65;
mul.wide.s32 %rd66, %r20, 8;
add.s64 %rd13, %rd2, %rd66;
mul.wide.s32 %rd67, %r21, 8;
add.s64 %rd14, %rd3, %rd67;

BB383_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd69, 0;
mov.u64 %rd112, %rd69;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r39, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd69;
@%p6 bra BB383_11;

BB383_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r39;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd70, %rd18, %rd21;
and.b64 %rd71, %rd70, -4294967296;
setp.eq.s64	%p7, %rd71, 0;
@%p7 bra BB383_9;
bra.uni BB383_8;

BB383_9:
cvt.u32.u64	%r22, %rd21;
cvt.u32.u64	%r23, %rd18;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd104, %r24;
cvt.u64.u32	%rd88, %r25;
bra.uni BB383_10;

BB383_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB383_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd72, [%rd87+200];
mul.lo.s64 %rd73, %rd72, %rd88;
add.s64 %rd112, %rd73, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r39, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB383_7;

BB383_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd76, %rd9, %rd102;
add.s64 %rd33, %rd76, %rd31;
mov.u64 %rd110, %rd69;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r40, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd69;
@%p9 bra BB383_16;

BB383_12:
mov.u32 %r9, %r40;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd77, %rd100, %rd38;
and.b64 %rd78, %rd77, -4294967296;
setp.eq.s64	%p10, %rd78, 0;
@%p10 bra BB383_14;
bra.uni BB383_13;

BB383_14:
cvt.u32.u64	%r26, %rd38;
cvt.u32.u64	%r27, %rd100;
div.u32 %r28, %r27, %r26;
rem.u32 %r29, %r27, %r26;
cvt.u64.u32	%rd101, %r28;
cvt.u64.u32	%rd90, %r29;
bra.uni BB383_15;

BB383_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB383_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd79, [%rd89+200];
mul.lo.s64 %rd80, %rd79, %rd90;
add.s64 %rd110, %rd80, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r40, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB383_12;

BB383_16:
shl.b64 %rd81, %rd33, 1;
add.s64 %rd49, %rd10, %rd81;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.s16 %r30, [%rd49];
ld.global.u16 %rs1, [%rd85];
cvt.s32.s16	%r31, %rs1;
rem.s32 %r41, %r30, %r31;
and.b32 %r12, %r41, 65535;
setp.eq.s32	%p12, %r12, 0;
@%p12 bra BB383_19;

bfe.u32 %r32, %r41, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r33, %rs2;
setp.eq.s32	%p13, %r32, %r33;
@%p13 bra BB383_19;

cvt.u32.u16	%r34, %rs1;
add.s32 %r41, %r34, %r12;

BB383_19:
st.global.u16 [%rd49], %r41;
mov.u32 %r35, %nctaid.x;
mul.wide.u32 %rd86, %r35, %r18;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p14, %rd105, %rd51;
@%p14 bra BB383_6;

BB383_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<27>;
.reg .b32 %r<30>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r14, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r15, %ntid.x;
mov.u32 %r16, %ctaid.x;
mov.u32 %r17, %tid.x;
mad.lo.s32 %r28, %r15, %r16, %r17;
setp.ge.u32	%p1, %r28, %r14;
@%p1 bra BB384_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB384_2:
mul.lo.s32 %r18, %r28, %r12;
mul.wide.u32 %rd7, %r18, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r19, %r28, %r13;
mul.wide.u32 %rd9, %r19, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.s16 %r20, [%rd8];
ld.global.u16 %rs1, [%rd10];
cvt.s32.s16	%r21, %rs1;
rem.s32 %r29, %r20, %r21;
and.b32 %r7, %r29, 65535;
setp.eq.s32	%p2, %r7, 0;
@%p2 bra BB384_5;

bfe.u32 %r22, %r29, 15, 1;
shr.u16 %rs26, %rs1, 15;
cvt.u32.u16	%r23, %rs26;
setp.eq.s32	%p3, %r22, %r23;
@%p3 bra BB384_5;

cvt.u32.u16	%r24, %rs1;
add.s32 %r29, %r24, %r7;

BB384_5:
mul.lo.s32 %r25, %r28, %r11;
mul.wide.u32 %rd11, %r25, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %r29;
mov.u32 %r27, %nctaid.x;
mad.lo.s32 %r28, %r27, %r15, %r28;
setp.lt.u32	%p4, %r28, %r14;
@%p4 bra BB384_2;

BB384_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<19>;
.reg .b32 %r<55>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r16, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r30, %r31}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r53, %r34, %r35, %r36;
setp.ge.u32	%p1, %r53, %r25;
@%p1 bra BB385_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB385_2:
mul.lo.s32 %r37, %r53, %r16;
mul.wide.u32 %rd7, %r37, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r38, %r53, %r28;
add.s32 %r39, %r38, %r53;
shr.u32 %r40, %r39, %r29;
mul.lo.s32 %r41, %r40, %r31;
sub.s32 %r42, %r53, %r41;
mul.lo.s32 %r43, %r42, %r27;
mad.lo.s32 %r44, %r26, %r40, %r43;
mul.wide.u32 %rd9, %r44, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.s16 %r45, [%rd8];
ld.global.u16 %rs1, [%rd10];
cvt.s32.s16	%r46, %rs1;
rem.s32 %r54, %r45, %r46;
and.b32 %r11, %r54, 65535;
setp.eq.s32	%p2, %r11, 0;
@%p2 bra BB385_5;

bfe.u32 %r47, %r54, 15, 1;
shr.u16 %rs18, %rs1, 15;
cvt.u32.u16	%r48, %rs18;
setp.eq.s32	%p3, %r47, %r48;
@%p3 bra BB385_5;

cvt.u32.u16	%r49, %rs1;
add.s32 %r54, %r49, %r11;

BB385_5:
mul.lo.s32 %r50, %r53, %r15;
mul.wide.u32 %rd11, %r50, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %r54;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r34, %r53;
setp.lt.u32	%p4, %r53, %r25;
@%p4 bra BB385_2;

BB385_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot386[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<19>;
.reg .b32 %r<57>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot386;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r45, 0;
mov.pred %p1, 0;
@%p1 bra BB386_2;

BB386_1:
mul.wide.s32 %rd13, %r45, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p2, %r45, 27;
@%p2 bra BB386_1;

BB386_2:
mov.u32 %r25, %ntid.x;
mov.u32 %r26, %ctaid.x;
mov.u32 %r27, %tid.x;
mad.lo.s32 %r52, %r25, %r26, %r27;
setp.ge.u32	%p3, %r52, %r23;
@%p3 bra BB386_10;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r28, [%rd1+208];
add.s32 %r6, %r28, -1;
mul.wide.s32 %rd17, %r28, 4;
add.s64 %rd6, %rd1, %rd17;

BB386_4:
mov.u32 %r47, %r52;
mov.u32 %r7, %r47;
mov.u64 %rd26, %rd6;
mov.u32 %r54, 0;
mov.u32 %r55, %r54;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r46, %r6;
mov.u32 %r50, %r7;
mov.u32 %r51, %r7;
@%p4 bra BB386_6;

BB386_5:
mov.u32 %r9, %r51;
mov.u32 %r8, %r46;
ld.local.u32 %r31, [%rd26+4];
rem.u32 %r32, %r9, %r31;
ld.local.u32 %r33, [%rd26+104];
mad.lo.s32 %r55, %r33, %r32, %r55;
div.u32 %r12, %r9, %r31;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r46, %r13;
mov.u32 %r50, %r12;
mov.u32 %r51, %r12;
mov.u32 %r54, %r55;
@%p5 bra BB386_5;

BB386_6:
mul.lo.s32 %r34, %r7, %r22;
mul.wide.u32 %rd18, %r34, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r35, [%rd1+108];
mad.lo.s32 %r36, %r35, %r50, %r54;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r36, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.s16 %r37, [%rd19];
ld.global.u16 %rs1, [%rd23];
cvt.s32.s16	%r38, %rs1;
rem.s32 %r56, %r37, %r38;
and.b32 %r17, %r56, 65535;
setp.eq.s32	%p6, %r17, 0;
@%p6 bra BB386_9;

bfe.u32 %r39, %r56, 15, 1;
shr.u16 %rs18, %rs1, 15;
cvt.u32.u16	%r40, %rs18;
setp.eq.s32	%p7, %r39, %r40;
@%p7 bra BB386_9;

cvt.u32.u16	%r41, %rs1;
add.s32 %r56, %r41, %r17;

BB386_9:
mul.lo.s32 %r42, %r7, %r21;
mul.wide.u32 %rd24, %r42, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r56;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r52, %r44, %r25, %r7;
setp.lt.u32	%p8, %r52, %r23;
@%p8 bra BB386_4;

BB386_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<19>;
.reg .b32 %r<55>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r30, %r31}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r34, %ntid.x;
mov.u32 %r35, %ctaid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r53, %r34, %r35, %r36;
setp.ge.u32	%p1, %r53, %r25;
@%p1 bra BB387_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB387_2:
mul.hi.u32 %r37, %r53, %r28;
add.s32 %r38, %r37, %r53;
shr.u32 %r39, %r38, %r29;
mul.lo.s32 %r40, %r39, %r31;
sub.s32 %r41, %r53, %r40;
mul.lo.s32 %r42, %r41, %r27;
mad.lo.s32 %r43, %r26, %r39, %r42;
mul.wide.u32 %rd7, %r43, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r44, %r53, %r24;
mul.wide.u32 %rd9, %r44, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.s16 %r45, [%rd8];
ld.global.u16 %rs1, [%rd10];
cvt.s32.s16	%r46, %rs1;
rem.s32 %r54, %r45, %r46;
and.b32 %r11, %r54, 65535;
setp.eq.s32	%p2, %r11, 0;
@%p2 bra BB387_5;

bfe.u32 %r47, %r54, 15, 1;
shr.u16 %rs18, %rs1, 15;
cvt.u32.u16	%r48, %rs18;
setp.eq.s32	%p3, %r47, %r48;
@%p3 bra BB387_5;

cvt.u32.u16	%r49, %rs1;
add.s32 %r54, %r49, %r11;

BB387_5:
mul.lo.s32 %r50, %r53, %r15;
mul.wide.u32 %rd11, %r50, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %r54;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r34, %r53;
setp.lt.u32	%p4, %r53, %r25;
@%p4 bra BB387_2;

BB387_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<11>;
.reg .b32 %r<80>;
.reg .b64 %rd<13>;


ld.param.u32 %r19, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r36, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r78, %r53, %r54, %r55;
setp.ge.u32	%p1, %r78, %r36;
@%p1 bra BB388_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB388_2:
mul.hi.u32 %r56, %r78, %r39;
add.s32 %r57, %r56, %r78;
shr.u32 %r58, %r57, %r40;
mul.lo.s32 %r59, %r58, %r42;
sub.s32 %r60, %r78, %r59;
mul.lo.s32 %r61, %r60, %r38;
mad.lo.s32 %r62, %r37, %r58, %r61;
mul.wide.u32 %rd7, %r62, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r63, %r78, %r47;
add.s32 %r64, %r63, %r78;
shr.u32 %r65, %r64, %r48;
mul.lo.s32 %r66, %r65, %r50;
sub.s32 %r67, %r78, %r66;
mul.lo.s32 %r68, %r67, %r46;
mad.lo.s32 %r69, %r45, %r65, %r68;
mul.wide.u32 %rd9, %r69, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.s16 %r70, [%rd8];
ld.global.u16 %rs1, [%rd10];
cvt.s32.s16	%r71, %rs1;
rem.s32 %r79, %r70, %r71;
and.b32 %r15, %r79, 65535;
setp.eq.s32	%p2, %r15, 0;
@%p2 bra BB388_5;

bfe.u32 %r72, %r79, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r73, %rs10;
setp.eq.s32	%p3, %r72, %r73;
@%p3 bra BB388_5;

cvt.u32.u16	%r74, %rs1;
add.s32 %r79, %r74, %r15;

BB388_5:
mul.lo.s32 %r75, %r78, %r19;
mul.wide.u32 %rd11, %r75, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %r79;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r78, %r77, %r53, %r78;
setp.lt.u32	%p4, %r78, %r36;
@%p4 bra BB388_2;

BB388_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot389[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<11>;
.reg .b32 %r<82>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot389;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r26, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r35, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB389_2;

BB389_1:
mul.wide.s32 %rd13, %r70, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB389_1;

BB389_2:
mov.u32 %r45, %ntid.x;
mov.u32 %r46, %ctaid.x;
mov.u32 %r47, %tid.x;
mad.lo.s32 %r77, %r45, %r46, %r47;
setp.ge.u32	%p3, %r77, %r35;
@%p3 bra BB389_10;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r48, [%rd1+208];
add.s32 %r10, %r48, -1;
mul.wide.s32 %rd17, %r48, 4;
add.s64 %rd6, %rd1, %rd17;

BB389_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r39;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB389_6;

BB389_5:
mov.u32 %r14, %r76;
mov.u32 %r13, %r71;
ld.local.u32 %r51, [%rd26+4];
rem.u32 %r52, %r14, %r51;
ld.local.u32 %r53, [%rd26+104];
mad.lo.s32 %r80, %r53, %r52, %r80;
div.u32 %r17, %r14, %r51;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r71, %r18;
mov.u32 %r75, %r17;
mov.u32 %r76, %r17;
mov.u32 %r79, %r80;
@%p5 bra BB389_5;

BB389_6:
add.s32 %r54, %r12, %r11;
shr.u32 %r55, %r54, %r40;
mul.lo.s32 %r56, %r55, %r42;
sub.s32 %r57, %r11, %r56;
mul.lo.s32 %r58, %r57, %r38;
mad.lo.s32 %r59, %r37, %r55, %r58;
mul.wide.u32 %rd18, %r59, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r60, [%rd1+108];
mad.lo.s32 %r61, %r60, %r75, %r79;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r61, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.s16 %r62, [%rd19];
ld.global.u16 %rs1, [%rd23];
cvt.s32.s16	%r63, %rs1;
rem.s32 %r81, %r62, %r63;
and.b32 %r22, %r81, 65535;
setp.eq.s32	%p6, %r22, 0;
@%p6 bra BB389_9;

bfe.u32 %r64, %r81, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r65, %rs10;
setp.eq.s32	%p7, %r64, %r65;
@%p7 bra BB389_9;

cvt.u32.u16	%r66, %rs1;
add.s32 %r81, %r66, %r22;

BB389_9:
mul.lo.s32 %r67, %r11, %r26;
mul.wide.u32 %rd24, %r67, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r81;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r45, %r11;
setp.lt.u32	%p8, %r77, %r35;
@%p8 bra BB389_4;

BB389_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot390[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<19>;
.reg .b32 %r<57>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot390;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r45, 0;
mov.pred %p1, 0;
@%p1 bra BB390_2;

BB390_1:
mul.wide.s32 %rd13, %r45, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p2, %r45, 27;
@%p2 bra BB390_1;

BB390_2:
mov.u32 %r25, %ntid.x;
mov.u32 %r26, %ctaid.x;
mov.u32 %r27, %tid.x;
mad.lo.s32 %r52, %r25, %r26, %r27;
setp.ge.u32	%p3, %r52, %r23;
@%p3 bra BB390_10;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r28, [%rd1+208];
add.s32 %r6, %r28, -1;
mul.wide.s32 %rd17, %r28, 4;
add.s64 %rd6, %rd1, %rd17;

BB390_4:
mov.u32 %r47, %r52;
mov.u32 %r7, %r47;
mov.u64 %rd26, %rd6;
mov.u32 %r54, 0;
mov.u32 %r55, %r54;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r46, %r6;
mov.u32 %r50, %r7;
mov.u32 %r51, %r7;
@%p4 bra BB390_6;

BB390_5:
mov.u32 %r9, %r51;
mov.u32 %r8, %r46;
ld.local.u32 %r31, [%rd26+4];
rem.u32 %r32, %r9, %r31;
ld.local.u32 %r33, [%rd26+104];
mad.lo.s32 %r55, %r33, %r32, %r55;
div.u32 %r12, %r9, %r31;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r46, %r13;
mov.u32 %r50, %r12;
mov.u32 %r51, %r12;
mov.u32 %r54, %r55;
@%p5 bra BB390_5;

BB390_6:
ld.local.u32 %r34, [%rd1+108];
mad.lo.s32 %r35, %r34, %r50, %r54;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r35, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r36, %r7, %r22;
mul.wide.u32 %rd22, %r36, 2;
add.s64 %rd23, %rd5, %rd22;
ld.global.s16 %r37, [%rd21];
ld.global.u16 %rs1, [%rd23];
cvt.s32.s16	%r38, %rs1;
rem.s32 %r56, %r37, %r38;
and.b32 %r17, %r56, 65535;
setp.eq.s32	%p6, %r17, 0;
@%p6 bra BB390_9;

bfe.u32 %r39, %r56, 15, 1;
shr.u16 %rs18, %rs1, 15;
cvt.u32.u16	%r40, %rs18;
setp.eq.s32	%p7, %r39, %r40;
@%p7 bra BB390_9;

cvt.u32.u16	%r41, %rs1;
add.s32 %r56, %r41, %r17;

BB390_9:
mul.lo.s32 %r42, %r7, %r21;
mul.wide.u32 %rd24, %r42, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r56;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r52, %r44, %r25, %r7;
setp.lt.u32	%p8, %r52, %r23;
@%p8 bra BB390_4;

BB390_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot391[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<11>;
.reg .b32 %r<82>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot391;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB391_2;

BB391_1:
mul.wide.s32 %rd13, %r70, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB391_1;

BB391_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r77, %r44, %r45, %r46;
setp.ge.u32	%p3, %r77, %r34;
@%p3 bra BB391_10;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r47, 4;
add.s64 %rd6, %rd1, %rd17;

BB391_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd26, %rd6;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB391_6;

BB391_5:
mov.u32 %r13, %r76;
mov.u32 %r12, %r71;
ld.local.u32 %r50, [%rd26+4];
rem.u32 %r51, %r13, %r50;
ld.local.u32 %r52, [%rd26+104];
mad.lo.s32 %r80, %r52, %r51, %r80;
div.u32 %r16, %r13, %r50;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r71, %r17;
mov.u32 %r75, %r16;
mov.u32 %r76, %r16;
mov.u32 %r79, %r80;
@%p5 bra BB391_5;

BB391_6:
ld.local.u32 %r53, [%rd1+108];
mad.lo.s32 %r54, %r53, %r75, %r79;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r54, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r55, %r11, %r38;
add.s32 %r56, %r55, %r11;
shr.u32 %r57, %r56, %r39;
mul.lo.s32 %r58, %r57, %r41;
sub.s32 %r59, %r11, %r58;
mul.lo.s32 %r60, %r59, %r37;
mad.lo.s32 %r61, %r36, %r57, %r60;
mul.wide.u32 %rd22, %r61, 2;
add.s64 %rd23, %rd5, %rd22;
ld.global.s16 %r62, [%rd21];
ld.global.u16 %rs1, [%rd23];
cvt.s32.s16	%r63, %rs1;
rem.s32 %r81, %r62, %r63;
and.b32 %r21, %r81, 65535;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB391_9;

bfe.u32 %r64, %r81, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r65, %rs10;
setp.eq.s32	%p7, %r64, %r65;
@%p7 bra BB391_9;

cvt.u32.u16	%r66, %rs1;
add.s32 %r81, %r66, %r21;

BB391_9:
mul.lo.s32 %r67, %r11, %r25;
mul.wide.u32 %rd24, %r67, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r81;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r44, %r11;
setp.lt.u32	%p8, %r77, %r34;
@%p8 bra BB391_4;

BB391_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot392[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<11>;
.reg .b32 %r<85>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot392;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB392_2;

BB392_1:
mul.wide.s32 %rd20, %r62, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB392_1;

BB392_2:
mov.u32 %r63, 0;
@%p1 bra BB392_4;

BB392_3:
mul.wide.s32 %rd24, %r63, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p4, %r63, 27;
@%p4 bra BB392_3;

BB392_4:
mov.u32 %r36, %ntid.x;
mov.u32 %r37, %ctaid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r76, %r36, %r37, %r38;
setp.ge.u32	%p5, %r76, %r33;
@%p5 bra BB392_15;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r39, [%rd2+208];
add.s32 %r7, %r39, -1;
mul.wide.s32 %rd28, %r39, 4;
add.s64 %rd9, %rd2, %rd28;

BB392_6:
mov.u32 %r66, %r76;
mov.u32 %r8, %r66;
mov.u64 %rd39, %rd9;
mov.u32 %r41, 0;
mov.u32 %r83, %r41;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r64, %r7;
mov.u32 %r74, %r8;
mov.u32 %r75, %r8;
mov.u32 %r82, %r41;
@%p6 bra BB392_8;

BB392_7:
mov.u32 %r10, %r75;
mov.u32 %r9, %r64;
ld.local.u32 %r42, [%rd39+4];
rem.u32 %r43, %r10, %r42;
ld.local.u32 %r44, [%rd39+104];
mad.lo.s32 %r83, %r44, %r43, %r83;
div.u32 %r13, %r10, %r42;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r64, %r14;
mov.u32 %r74, %r13;
mov.u32 %r75, %r13;
mov.u32 %r77, %r83;
mov.u32 %r82, %r77;
@%p7 bra BB392_7;

BB392_8:
mov.u32 %r16, %r82;
ld.local.u32 %r46, [%rd2+108];
mad.lo.s32 %r47, %r46, %r74, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r47, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r65, %r17, -1;
setp.lt.s32	%p8, %r65, 1;
mov.u32 %r72, %r8;
mov.u32 %r80, %r41;
@%p8 bra BB392_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r81, 0;
mov.u32 %r73, %r8;

BB392_10:
ld.local.u32 %r49, [%rd40+4];
rem.u32 %r50, %r73, %r49;
ld.local.u32 %r51, [%rd40+104];
mad.lo.s32 %r81, %r51, %r50, %r81;
div.u32 %r73, %r73, %r49;
add.s64 %rd40, %rd40, -4;
add.s32 %r65, %r65, -1;
setp.gt.s32	%p9, %r65, 0;
mov.u32 %r72, %r73;
mov.u32 %r80, %r81;
@%p9 bra BB392_10;

BB392_11:
ld.local.u32 %r52, [%rd3+108];
mad.lo.s32 %r53, %r52, %r72, %r80;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r53, 2;
add.s64 %rd36, %rd34, %rd35;
ld.global.s16 %r54, [%rd13];
ld.global.u16 %rs1, [%rd36];
cvt.s32.s16	%r55, %rs1;
rem.s32 %r84, %r54, %r55;
and.b32 %r28, %r84, 65535;
setp.eq.s32	%p10, %r28, 0;
@%p10 bra BB392_14;

bfe.u32 %r56, %r84, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r57, %rs10;
setp.eq.s32	%p11, %r56, %r57;
@%p11 bra BB392_14;

cvt.u32.u16	%r58, %rs1;
add.s32 %r84, %r58, %r28;

BB392_14:
mul.lo.s32 %r59, %r8, %r32;
mul.wide.u32 %rd37, %r59, 2;
add.s64 %rd38, %rd8, %rd37;
st.global.u16 [%rd38], %r84;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r76, %r61, %r36, %r8;
setp.lt.u32	%p12, %r76, %r33;
@%p12 bra BB392_6;

BB392_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<19>;
.reg .b32 %r<55>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r29, %r30}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r26, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %ctaid.x;
mov.u32 %r37, %tid.x;
mad.lo.s32 %r53, %r35, %r36, %r37;
setp.ge.u32	%p1, %r53, %r26;
@%p1 bra BB393_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB393_2:
mul.hi.u32 %r10, %r53, %r29;
mul.lo.s32 %r38, %r53, %r24;
mul.wide.u32 %rd7, %r38, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r39, %r53, %r25;
mul.wide.u32 %rd9, %r39, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.s16 %r40, [%rd8];
ld.global.u16 %rs1, [%rd10];
cvt.s32.s16	%r41, %rs1;
rem.s32 %r54, %r40, %r41;
and.b32 %r12, %r54, 65535;
setp.eq.s32	%p2, %r12, 0;
@%p2 bra BB393_5;

bfe.u32 %r42, %r54, 15, 1;
shr.u16 %rs18, %rs1, 15;
cvt.u32.u16	%r43, %rs18;
setp.eq.s32	%p3, %r42, %r43;
@%p3 bra BB393_5;

cvt.u32.u16	%r44, %rs1;
add.s32 %r54, %r44, %r12;

BB393_5:
add.s32 %r45, %r10, %r53;
shr.u32 %r46, %r45, %r30;
mul.lo.s32 %r47, %r46, %r32;
sub.s32 %r48, %r53, %r47;
mul.lo.s32 %r49, %r48, %r28;
mad.lo.s32 %r50, %r27, %r46, %r49;
mul.wide.u32 %rd11, %r50, 2;
add.s64 %rd12, %rd3, %rd11;
st.global.u16 [%rd12], %r54;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r53, %r52, %r35, %r53;
setp.lt.u32	%p4, %r53, %r26;
@%p4 bra BB393_2;

BB393_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<11>;
.reg .b32 %r<80>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r37, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r78, %r54, %r55, %r56;
setp.ge.u32	%p1, %r78, %r37;
@%p1 bra BB394_6;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB394_2:
mul.hi.u32 %r14, %r78, %r40;
mul.lo.s32 %r57, %r78, %r28;
mul.wide.u32 %rd7, %r57, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r58, %r78, %r48;
add.s32 %r59, %r58, %r78;
shr.u32 %r60, %r59, %r49;
mul.lo.s32 %r61, %r60, %r51;
sub.s32 %r62, %r78, %r61;
mul.lo.s32 %r63, %r62, %r47;
mad.lo.s32 %r64, %r46, %r60, %r63;
mul.wide.u32 %rd9, %r64, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.s16 %r65, [%rd8];
ld.global.u16 %rs1, [%rd10];
cvt.s32.s16	%r66, %rs1;
rem.s32 %r79, %r65, %r66;
and.b32 %r16, %r79, 65535;
setp.eq.s32	%p2, %r16, 0;
@%p2 bra BB394_5;

bfe.u32 %r67, %r79, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r68, %rs10;
setp.eq.s32	%p3, %r67, %r68;
@%p3 bra BB394_5;

cvt.u32.u16	%r69, %rs1;
add.s32 %r79, %r69, %r16;

BB394_5:
add.s32 %r70, %r14, %r78;
shr.u32 %r71, %r70, %r41;
mul.lo.s32 %r72, %r71, %r43;
sub.s32 %r73, %r78, %r72;
mul.lo.s32 %r74, %r73, %r39;
mad.lo.s32 %r75, %r38, %r71, %r74;
mul.wide.u32 %rd11, %r75, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %r79;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r78, %r77, %r54, %r78;
setp.lt.u32	%p4, %r78, %r37;
@%p4 bra BB394_2;

BB394_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot395[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<11>;
.reg .b32 %r<82>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot395;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r35, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB395_2;

BB395_1:
mul.wide.s32 %rd13, %r70, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB395_1;

BB395_2:
mov.u32 %r45, %ntid.x;
mov.u32 %r46, %ctaid.x;
mov.u32 %r47, %tid.x;
mad.lo.s32 %r77, %r45, %r46, %r47;
setp.ge.u32	%p3, %r77, %r35;
@%p3 bra BB395_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r48, [%rd1+208];
add.s32 %r10, %r48, -1;
mul.wide.s32 %rd17, %r48, 4;
add.s64 %rd6, %rd1, %rd17;

BB395_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r39;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB395_6;

BB395_5:
mov.u32 %r14, %r76;
mov.u32 %r13, %r71;
ld.local.u32 %r51, [%rd26+4];
rem.u32 %r52, %r14, %r51;
ld.local.u32 %r53, [%rd26+104];
mad.lo.s32 %r80, %r53, %r52, %r80;
div.u32 %r17, %r14, %r51;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r71, %r18;
mov.u32 %r75, %r17;
mov.u32 %r76, %r17;
mov.u32 %r79, %r80;
@%p5 bra BB395_5;

BB395_6:
mul.lo.s32 %r54, %r11, %r34;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r55, [%rd1+108];
mad.lo.s32 %r56, %r55, %r75, %r79;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r56, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.s16 %r57, [%rd19];
ld.global.u16 %rs1, [%rd23];
cvt.s32.s16	%r58, %rs1;
rem.s32 %r81, %r57, %r58;
and.b32 %r22, %r81, 65535;
setp.eq.s32	%p6, %r22, 0;
@%p6 bra BB395_9;

bfe.u32 %r59, %r81, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r60, %rs10;
setp.eq.s32	%p7, %r59, %r60;
@%p7 bra BB395_9;

cvt.u32.u16	%r61, %rs1;
add.s32 %r81, %r61, %r22;

BB395_9:
add.s32 %r62, %r12, %r11;
shr.u32 %r63, %r62, %r40;
mul.lo.s32 %r64, %r63, %r42;
sub.s32 %r65, %r11, %r64;
mul.lo.s32 %r66, %r65, %r38;
mad.lo.s32 %r67, %r37, %r63, %r66;
mul.wide.u32 %rd24, %r67, 2;
add.s64 %rd25, %rd5, %rd24;
st.global.u16 [%rd25], %r81;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r45, %r11;
setp.lt.u32	%p8, %r77, %r35;
@%p8 bra BB395_4;

BB395_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<11>;
.reg .b32 %r<80>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r36, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r37, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r78, %r54, %r55, %r56;
setp.ge.u32	%p1, %r78, %r37;
@%p1 bra BB396_6;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB396_2:
mul.hi.u32 %r14, %r78, %r40;
mul.hi.u32 %r57, %r78, %r48;
add.s32 %r58, %r57, %r78;
shr.u32 %r59, %r58, %r49;
mul.lo.s32 %r60, %r59, %r51;
sub.s32 %r61, %r78, %r60;
mul.lo.s32 %r62, %r61, %r47;
mad.lo.s32 %r63, %r46, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r64, %r78, %r36;
mul.wide.u32 %rd9, %r64, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.s16 %r65, [%rd8];
ld.global.u16 %rs1, [%rd10];
cvt.s32.s16	%r66, %rs1;
rem.s32 %r79, %r65, %r66;
and.b32 %r16, %r79, 65535;
setp.eq.s32	%p2, %r16, 0;
@%p2 bra BB396_5;

bfe.u32 %r67, %r79, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r68, %rs10;
setp.eq.s32	%p3, %r67, %r68;
@%p3 bra BB396_5;

cvt.u32.u16	%r69, %rs1;
add.s32 %r79, %r69, %r16;

BB396_5:
add.s32 %r70, %r14, %r78;
shr.u32 %r71, %r70, %r41;
mul.lo.s32 %r72, %r71, %r43;
sub.s32 %r73, %r78, %r72;
mul.lo.s32 %r74, %r73, %r39;
mad.lo.s32 %r75, %r38, %r71, %r74;
mul.wide.u32 %rd11, %r75, 2;
add.s64 %rd12, %rd2, %rd11;
st.global.u16 [%rd12], %r79;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r78, %r77, %r54, %r78;
setp.lt.u32	%p4, %r78, %r37;
@%p4 bra BB396_2;

BB396_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<3>;
.reg .b32 %r<105>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r67, %r68}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r69, %r70}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r48, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r73, %ntid.x;
mov.u32 %r74, %ctaid.x;
mov.u32 %r75, %tid.x;
mad.lo.s32 %r103, %r73, %r74, %r75;
setp.ge.u32	%p1, %r103, %r48;
@%p1 bra BB397_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB397_2:
mul.hi.u32 %r18, %r103, %r51;
mul.hi.u32 %r76, %r103, %r59;
add.s32 %r77, %r76, %r103;
shr.u32 %r78, %r77, %r60;
mul.lo.s32 %r79, %r78, %r62;
sub.s32 %r80, %r103, %r79;
mul.lo.s32 %r81, %r80, %r58;
mad.lo.s32 %r82, %r57, %r78, %r81;
mul.wide.u32 %rd7, %r82, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r83, %r103, %r67;
add.s32 %r84, %r83, %r103;
shr.u32 %r85, %r84, %r68;
mul.lo.s32 %r86, %r85, %r70;
sub.s32 %r87, %r103, %r86;
mul.lo.s32 %r88, %r87, %r66;
mad.lo.s32 %r89, %r65, %r85, %r88;
mul.wide.u32 %rd9, %r89, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.s16 %r90, [%rd8];
ld.global.u16 %rs1, [%rd10];
cvt.s32.s16	%r91, %rs1;
rem.s32 %r104, %r90, %r91;
and.b32 %r20, %r104, 65535;
setp.eq.s32	%p2, %r20, 0;
@%p2 bra BB397_5;

bfe.u32 %r92, %r104, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r93, %rs2;
setp.eq.s32	%p3, %r92, %r93;
@%p3 bra BB397_5;

cvt.u32.u16	%r94, %rs1;
add.s32 %r104, %r94, %r20;

BB397_5:
add.s32 %r95, %r18, %r103;
shr.u32 %r96, %r95, %r52;
mul.lo.s32 %r97, %r96, %r54;
sub.s32 %r98, %r103, %r97;
mul.lo.s32 %r99, %r98, %r50;
mad.lo.s32 %r100, %r49, %r96, %r99;
mul.wide.u32 %rd11, %r100, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %r104;
mov.u32 %r102, %nctaid.x;
mad.lo.s32 %r103, %r102, %r73, %r103;
setp.lt.u32	%p4, %r103, %r48;
@%p4 bra BB397_2;

BB397_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot398[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<3>;
.reg .b32 %r<107>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot398;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r48, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB398_2;

BB398_1:
mul.wide.s32 %rd14, %r95, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB398_1;

BB398_2:
mov.u32 %r66, %ntid.x;
mov.u32 %r67, %ctaid.x;
mov.u32 %r68, %tid.x;
mad.lo.s32 %r102, %r66, %r67, %r68;
setp.ge.u32	%p3, %r102, %r48;
@%p3 bra BB398_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r69, [%rd1+208];
add.s32 %r14, %r69, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r69, 4;
add.s64 %rd7, %rd1, %rd19;

BB398_4:
mov.u32 %r97, %r102;
mov.u32 %r16, %r97;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r52;
mul.hi.u32 %r18, %r16, %r60;
mov.u32 %r104, 0;
mov.u32 %r105, %r104;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r96, %r14;
mov.u32 %r100, %r16;
mov.u32 %r101, %r16;
@%p4 bra BB398_6;

BB398_5:
mov.u32 %r20, %r101;
mov.u32 %r19, %r96;
ld.local.u32 %r72, [%rd26+4];
rem.u32 %r73, %r20, %r72;
ld.local.u32 %r74, [%rd26+104];
mad.lo.s32 %r105, %r74, %r73, %r105;
div.u32 %r23, %r20, %r72;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r96, %r24;
mov.u32 %r100, %r23;
mov.u32 %r101, %r23;
mov.u32 %r104, %r105;
@%p5 bra BB398_5;

BB398_6:
add.s32 %r75, %r18, %r16;
shr.u32 %r76, %r75, %r61;
mul.lo.s32 %r77, %r76, %r63;
sub.s32 %r78, %r16, %r77;
mul.lo.s32 %r79, %r78, %r59;
mad.lo.s32 %r80, %r58, %r76, %r79;
mul.wide.u32 %rd20, %r80, 2;
add.s64 %rd21, %rd5, %rd20;
mad.lo.s32 %r81, %r15, %r100, %r104;
mul.wide.u32 %rd22, %r81, 2;
add.s64 %rd23, %rd6, %rd22;
ld.global.s16 %r82, [%rd21];
ld.global.u16 %rs1, [%rd23];
cvt.s32.s16	%r83, %rs1;
rem.s32 %r106, %r82, %r83;
and.b32 %r28, %r106, 65535;
setp.eq.s32	%p6, %r28, 0;
@%p6 bra BB398_9;

bfe.u32 %r84, %r106, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r85, %rs2;
setp.eq.s32	%p7, %r84, %r85;
@%p7 bra BB398_9;

cvt.u32.u16	%r86, %rs1;
add.s32 %r106, %r86, %r28;

BB398_9:
add.s32 %r87, %r17, %r16;
shr.u32 %r88, %r87, %r53;
mul.lo.s32 %r89, %r88, %r55;
sub.s32 %r90, %r16, %r89;
mul.lo.s32 %r91, %r90, %r51;
mad.lo.s32 %r92, %r50, %r88, %r91;
mul.wide.u32 %rd24, %r92, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r106;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r66, %r16;
setp.lt.u32	%p8, %r102, %r48;
@%p8 bra BB398_4;

BB398_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot399[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<11>;
.reg .b32 %r<82>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot399;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r35, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB399_2;

BB399_1:
mul.wide.s32 %rd13, %r70, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB399_1;

BB399_2:
mov.u32 %r45, %ntid.x;
mov.u32 %r46, %ctaid.x;
mov.u32 %r47, %tid.x;
mad.lo.s32 %r77, %r45, %r46, %r47;
setp.ge.u32	%p3, %r77, %r35;
@%p3 bra BB399_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r48, [%rd1+208];
add.s32 %r10, %r48, -1;
mul.wide.s32 %rd17, %r48, 4;
add.s64 %rd6, %rd1, %rd17;

BB399_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r39;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB399_6;

BB399_5:
mov.u32 %r14, %r76;
mov.u32 %r13, %r71;
ld.local.u32 %r51, [%rd26+4];
rem.u32 %r52, %r14, %r51;
ld.local.u32 %r53, [%rd26+104];
mad.lo.s32 %r80, %r53, %r52, %r80;
div.u32 %r17, %r14, %r51;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r71, %r18;
mov.u32 %r75, %r17;
mov.u32 %r76, %r17;
mov.u32 %r79, %r80;
@%p5 bra BB399_5;

BB399_6:
ld.local.u32 %r54, [%rd1+108];
mad.lo.s32 %r55, %r54, %r75, %r79;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r56, %r11, %r34;
mul.wide.u32 %rd22, %r56, 2;
add.s64 %rd23, %rd4, %rd22;
ld.global.s16 %r57, [%rd21];
ld.global.u16 %rs1, [%rd23];
cvt.s32.s16	%r58, %rs1;
rem.s32 %r81, %r57, %r58;
and.b32 %r22, %r81, 65535;
setp.eq.s32	%p6, %r22, 0;
@%p6 bra BB399_9;

bfe.u32 %r59, %r81, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r60, %rs10;
setp.eq.s32	%p7, %r59, %r60;
@%p7 bra BB399_9;

cvt.u32.u16	%r61, %rs1;
add.s32 %r81, %r61, %r22;

BB399_9:
add.s32 %r62, %r12, %r11;
shr.u32 %r63, %r62, %r40;
mul.lo.s32 %r64, %r63, %r42;
sub.s32 %r65, %r11, %r64;
mul.lo.s32 %r66, %r65, %r38;
mad.lo.s32 %r67, %r37, %r63, %r66;
mul.wide.u32 %rd24, %r67, 2;
add.s64 %rd25, %rd5, %rd24;
st.global.u16 [%rd25], %r81;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r45, %r11;
setp.lt.u32	%p8, %r77, %r35;
@%p8 bra BB399_4;

BB399_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot400[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<3>;
.reg .b32 %r<107>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot400;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB400_2;

BB400_1:
mul.wide.s32 %rd14, %r95, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB400_1;

BB400_2:
mov.u32 %r65, %ntid.x;
mov.u32 %r66, %ctaid.x;
mov.u32 %r67, %tid.x;
mad.lo.s32 %r102, %r65, %r66, %r67;
setp.ge.u32	%p3, %r102, %r47;
@%p3 bra BB400_10;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r68, [%rd1+208];
add.s32 %r14, %r68, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r68, 4;
add.s64 %rd7, %rd1, %rd19;

BB400_4:
mov.u32 %r97, %r102;
mov.u32 %r16, %r97;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r51;
mov.u32 %r104, 0;
mov.u32 %r105, %r104;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r96, %r14;
mov.u32 %r100, %r16;
mov.u32 %r101, %r16;
@%p4 bra BB400_6;

BB400_5:
mov.u32 %r19, %r101;
mov.u32 %r18, %r96;
ld.local.u32 %r71, [%rd26+4];
rem.u32 %r72, %r19, %r71;
ld.local.u32 %r73, [%rd26+104];
mad.lo.s32 %r105, %r73, %r72, %r105;
div.u32 %r22, %r19, %r71;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r96, %r23;
mov.u32 %r100, %r22;
mov.u32 %r101, %r22;
mov.u32 %r104, %r105;
@%p5 bra BB400_5;

BB400_6:
mad.lo.s32 %r74, %r15, %r100, %r104;
mul.wide.u32 %rd20, %r74, 2;
add.s64 %rd21, %rd5, %rd20;
mul.hi.u32 %r75, %r16, %r59;
add.s32 %r76, %r75, %r16;
shr.u32 %r77, %r76, %r60;
mul.lo.s32 %r78, %r77, %r62;
sub.s32 %r79, %r16, %r78;
mul.lo.s32 %r80, %r79, %r58;
mad.lo.s32 %r81, %r57, %r77, %r80;
mul.wide.u32 %rd22, %r81, 2;
add.s64 %rd23, %rd6, %rd22;
ld.global.s16 %r82, [%rd21];
ld.global.u16 %rs1, [%rd23];
cvt.s32.s16	%r83, %rs1;
rem.s32 %r106, %r82, %r83;
and.b32 %r27, %r106, 65535;
setp.eq.s32	%p6, %r27, 0;
@%p6 bra BB400_9;

bfe.u32 %r84, %r106, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r85, %rs2;
setp.eq.s32	%p7, %r84, %r85;
@%p7 bra BB400_9;

cvt.u32.u16	%r86, %rs1;
add.s32 %r106, %r86, %r27;

BB400_9:
add.s32 %r87, %r17, %r16;
shr.u32 %r88, %r87, %r52;
mul.lo.s32 %r89, %r88, %r54;
sub.s32 %r90, %r16, %r89;
mul.lo.s32 %r91, %r90, %r50;
mad.lo.s32 %r92, %r49, %r88, %r91;
mul.wide.u32 %rd24, %r92, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r106;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r65, %r16;
setp.lt.u32	%p8, %r102, %r47;
@%p8 bra BB400_4;

BB400_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot401[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<3>;
.reg .b32 %r<110>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot401;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB401_2;

BB401_1:
mul.wide.s32 %rd23, %r87, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB401_1;

BB401_2:
mov.u32 %r88, 0;
@%p1 bra BB401_4;

BB401_3:
mul.wide.s32 %rd27, %r88, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB401_3;

BB401_4:
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r101, %r58, %r59, %r60;
setp.ge.u32	%p5, %r101, %r47;
@%p5 bra BB401_14;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r61, [%rd2+208];
add.s32 %r11, %r61, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r62, [%rd3+208];
add.s32 %r13, %r62, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r61, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r62, 4;
add.s64 %rd12, %rd3, %rd34;

BB401_6:
mov.u32 %r91, %r101;
mov.u32 %r15, %r91;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r51;
mov.u32 %r64, 0;
mov.u32 %r108, %r64;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r89, %r11;
mov.u32 %r99, %r15;
mov.u32 %r100, %r15;
mov.u32 %r107, %r64;
@%p6 bra BB401_8;

BB401_7:
mov.u32 %r18, %r100;
mov.u32 %r17, %r89;
ld.local.u32 %r65, [%rd40+4];
rem.u32 %r66, %r18, %r65;
ld.local.u32 %r67, [%rd40+104];
mad.lo.s32 %r108, %r67, %r66, %r108;
div.u32 %r21, %r18, %r65;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r89, %r22;
mov.u32 %r99, %r21;
mov.u32 %r100, %r21;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB401_7;

BB401_8:
mov.u32 %r24, %r107;
add.s32 %r70, %r16, %r15;
shr.u32 %r71, %r70, %r52;
mul.lo.s32 %r72, %r71, %r54;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r50;
mad.lo.s32 %r75, %r49, %r71, %r74;
mul.wide.u32 %rd35, %r75, 2;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r99, %r24;
mov.u32 %r106, %r64;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r90, %r13;
mov.u32 %r98, %r15;
mov.u32 %r97, %r15;
mov.u32 %r105, %r64;
@%p8 bra BB401_10;

BB401_9:
mov.u32 %r26, %r90;
ld.local.u32 %r76, [%rd41+4];
rem.u32 %r77, %r98, %r76;
ld.local.u32 %r78, [%rd41+104];
mad.lo.s32 %r106, %r78, %r77, %r106;
div.u32 %r98, %r98, %r76;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r90, %r31;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB401_9;

BB401_10:
mul.wide.u32 %rd36, %r25, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r79, %r14, %r97, %r105;
mul.wide.u32 %rd38, %r79, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.s16 %r80, [%rd37];
ld.global.u16 %rs1, [%rd39];
cvt.s32.s16	%r81, %rs1;
rem.s32 %r109, %r80, %r81;
and.b32 %r35, %r109, 65535;
setp.eq.s32	%p10, %r35, 0;
@%p10 bra BB401_13;

bfe.u32 %r82, %r109, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r83, %rs2;
setp.eq.s32	%p11, %r82, %r83;
@%p11 bra BB401_13;

cvt.u32.u16	%r84, %rs1;
add.s32 %r109, %r84, %r35;

BB401_13:
st.global.u16 [%rd16], %r109;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r58, %r15;
setp.lt.u32	%p12, %r101, %r47;
@%p12 bra BB401_6;

BB401_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot402[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<19>;
.reg .b32 %r<57>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot402;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r45, 0;
mov.pred %p1, 0;
@%p1 bra BB402_2;

BB402_1:
mul.wide.s32 %rd14, %r45, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r45, %r45, 1;
setp.lt.u32	%p2, %r45, 27;
@%p2 bra BB402_1;

BB402_2:
mov.u32 %r25, %ntid.x;
mov.u32 %r26, %ctaid.x;
mov.u32 %r27, %tid.x;
mad.lo.s32 %r52, %r25, %r26, %r27;
setp.ge.u32	%p3, %r52, %r23;
@%p3 bra BB402_10;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r28, [%rd1+208];
add.s32 %r6, %r28, -1;
mul.wide.s32 %rd18, %r28, 4;
add.s64 %rd6, %rd1, %rd18;

BB402_4:
mov.u32 %r47, %r52;
mov.u32 %r7, %r47;
mov.u64 %rd26, %rd6;
mov.u32 %r54, 0;
mov.u32 %r55, %r54;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r46, %r6;
mov.u32 %r50, %r7;
mov.u32 %r51, %r7;
@%p4 bra BB402_6;

BB402_5:
mov.u32 %r9, %r51;
mov.u32 %r8, %r46;
ld.local.u32 %r31, [%rd26+4];
rem.u32 %r32, %r9, %r31;
ld.local.u32 %r33, [%rd26+104];
mad.lo.s32 %r55, %r33, %r32, %r55;
div.u32 %r12, %r9, %r31;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r46, %r13;
mov.u32 %r50, %r12;
mov.u32 %r51, %r12;
mov.u32 %r54, %r55;
@%p5 bra BB402_5;

BB402_6:
ld.local.u32 %r34, [%rd1+108];
mad.lo.s32 %r35, %r34, %r50, %r54;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r35, 2;
add.s64 %rd10, %rd20, %rd21;
mul.lo.s32 %r36, %r7, %r21;
mul.wide.u32 %rd22, %r36, 2;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r37, %r7, %r22;
mul.wide.u32 %rd24, %r37, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.s16 %r38, [%rd23];
ld.global.u16 %rs1, [%rd25];
cvt.s32.s16	%r39, %rs1;
rem.s32 %r56, %r38, %r39;
and.b32 %r17, %r56, 65535;
setp.eq.s32	%p6, %r17, 0;
@%p6 bra BB402_9;

bfe.u32 %r40, %r56, 15, 1;
shr.u16 %rs18, %rs1, 15;
cvt.u32.u16	%r41, %rs18;
setp.eq.s32	%p7, %r40, %r41;
@%p7 bra BB402_9;

cvt.u32.u16	%r42, %rs1;
add.s32 %r56, %r42, %r17;

BB402_9:
st.global.u16 [%rd10], %r56;
mov.u32 %r44, %nctaid.x;
mad.lo.s32 %r52, %r44, %r25, %r7;
setp.lt.u32	%p8, %r52, %r23;
@%p8 bra BB402_4;

BB402_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot403[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<11>;
.reg .b32 %r<82>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot403;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r25, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB403_2;

BB403_1:
mul.wide.s32 %rd14, %r70, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB403_1;

BB403_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r77, %r44, %r45, %r46;
setp.ge.u32	%p3, %r77, %r34;
@%p3 bra BB403_10;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
cvta.to.global.u64 %rd5, %rd12;
mul.wide.s32 %rd18, %r47, 4;
add.s64 %rd6, %rd1, %rd18;

BB403_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd26, %rd6;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB403_6;

BB403_5:
mov.u32 %r13, %r76;
mov.u32 %r12, %r71;
ld.local.u32 %r50, [%rd26+4];
rem.u32 %r51, %r13, %r50;
ld.local.u32 %r52, [%rd26+104];
mad.lo.s32 %r80, %r52, %r51, %r80;
div.u32 %r16, %r13, %r50;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r71, %r17;
mov.u32 %r75, %r16;
mov.u32 %r76, %r16;
mov.u32 %r79, %r80;
@%p5 bra BB403_5;

BB403_6:
ld.local.u32 %r53, [%rd1+108];
mad.lo.s32 %r54, %r53, %r75, %r79;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r54, 2;
add.s64 %rd10, %rd20, %rd21;
mul.lo.s32 %r55, %r11, %r25;
mul.wide.u32 %rd22, %r55, 2;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r56, %r11, %r38;
add.s32 %r57, %r56, %r11;
shr.u32 %r58, %r57, %r39;
mul.lo.s32 %r59, %r58, %r41;
sub.s32 %r60, %r11, %r59;
mul.lo.s32 %r61, %r60, %r37;
mad.lo.s32 %r62, %r36, %r58, %r61;
mul.wide.u32 %rd24, %r62, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.s16 %r63, [%rd23];
ld.global.u16 %rs1, [%rd25];
cvt.s32.s16	%r64, %rs1;
rem.s32 %r81, %r63, %r64;
and.b32 %r21, %r81, 65535;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB403_9;

bfe.u32 %r65, %r81, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r66, %rs10;
setp.eq.s32	%p7, %r65, %r66;
@%p7 bra BB403_9;

cvt.u32.u16	%r67, %rs1;
add.s32 %r81, %r67, %r21;

BB403_9:
st.global.u16 [%rd10], %r81;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r44, %r11;
setp.lt.u32	%p8, %r77, %r34;
@%p8 bra BB403_4;

BB403_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot404[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<11>;
.reg .b32 %r<85>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot404;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB404_2;

BB404_1:
mul.wide.s32 %rd20, %r62, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB404_1;

BB404_2:
mov.u32 %r63, 0;
@%p1 bra BB404_4;

BB404_3:
mul.wide.s32 %rd24, %r63, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p4, %r63, 27;
@%p4 bra BB404_3;

BB404_4:
mov.u32 %r36, %ntid.x;
mov.u32 %r37, %ctaid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r76, %r36, %r37, %r38;
setp.ge.u32	%p5, %r76, %r33;
@%p5 bra BB404_15;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r39, [%rd2+208];
add.s32 %r7, %r39, -1;
mul.wide.s32 %rd28, %r39, 4;
add.s64 %rd9, %rd2, %rd28;

BB404_6:
mov.u32 %r66, %r76;
mov.u32 %r8, %r66;
mov.u64 %rd39, %rd9;
mov.u32 %r41, 0;
mov.u32 %r83, %r41;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r64, %r7;
mov.u32 %r74, %r8;
mov.u32 %r75, %r8;
mov.u32 %r82, %r41;
@%p6 bra BB404_8;

BB404_7:
mov.u32 %r10, %r75;
mov.u32 %r9, %r64;
ld.local.u32 %r42, [%rd39+4];
rem.u32 %r43, %r10, %r42;
ld.local.u32 %r44, [%rd39+104];
mad.lo.s32 %r83, %r44, %r43, %r83;
div.u32 %r13, %r10, %r42;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r64, %r14;
mov.u32 %r74, %r13;
mov.u32 %r75, %r13;
mov.u32 %r77, %r83;
mov.u32 %r82, %r77;
@%p7 bra BB404_7;

BB404_8:
mov.u32 %r16, %r82;
ld.local.u32 %r46, [%rd2+108];
mad.lo.s32 %r47, %r46, %r74, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r47, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r65, %r17, -1;
setp.lt.s32	%p8, %r65, 1;
mov.u32 %r72, %r8;
mov.u32 %r80, %r41;
@%p8 bra BB404_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r81, 0;
mov.u32 %r73, %r8;

BB404_10:
ld.local.u32 %r49, [%rd40+4];
rem.u32 %r50, %r73, %r49;
ld.local.u32 %r51, [%rd40+104];
mad.lo.s32 %r81, %r51, %r50, %r81;
div.u32 %r73, %r73, %r49;
add.s64 %rd40, %rd40, -4;
add.s32 %r65, %r65, -1;
setp.gt.s32	%p9, %r65, 0;
mov.u32 %r72, %r73;
mov.u32 %r80, %r81;
@%p9 bra BB404_10;

BB404_11:
mul.lo.s32 %r52, %r8, %r32;
mul.wide.u32 %rd33, %r52, 2;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r53, [%rd3+108];
mad.lo.s32 %r54, %r53, %r72, %r80;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r54, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.s16 %r55, [%rd34];
ld.global.u16 %rs1, [%rd38];
cvt.s32.s16	%r56, %rs1;
rem.s32 %r84, %r55, %r56;
and.b32 %r28, %r84, 65535;
setp.eq.s32	%p10, %r28, 0;
@%p10 bra BB404_14;

bfe.u32 %r57, %r84, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r58, %rs10;
setp.eq.s32	%p11, %r57, %r58;
@%p11 bra BB404_14;

cvt.u32.u16	%r59, %rs1;
add.s32 %r84, %r59, %r28;

BB404_14:
st.global.u16 [%rd13], %r84;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r76, %r61, %r36, %r8;
setp.lt.u32	%p12, %r76, %r33;
@%p12 bra BB404_6;

BB404_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot405[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<11>;
.reg .b32 %r<82>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot405;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r34, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB405_2;

BB405_1:
mul.wide.s32 %rd14, %r70, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB405_1;

BB405_2:
mov.u32 %r44, %ntid.x;
mov.u32 %r45, %ctaid.x;
mov.u32 %r46, %tid.x;
mad.lo.s32 %r77, %r44, %r45, %r46;
setp.ge.u32	%p3, %r77, %r34;
@%p3 bra BB405_10;

cvta.to.global.u64 %rd4, %rd12;
ld.local.u32 %r47, [%rd1+208];
add.s32 %r10, %r47, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd18, %r47, 4;
add.s64 %rd6, %rd1, %rd18;

BB405_4:
mov.u32 %r72, %r77;
mov.u32 %r11, %r72;
mov.u64 %rd26, %rd6;
mov.u32 %r79, 0;
mov.u32 %r80, %r79;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r71, %r10;
mov.u32 %r75, %r11;
mov.u32 %r76, %r11;
@%p4 bra BB405_6;

BB405_5:
mov.u32 %r13, %r76;
mov.u32 %r12, %r71;
ld.local.u32 %r50, [%rd26+4];
rem.u32 %r51, %r13, %r50;
ld.local.u32 %r52, [%rd26+104];
mad.lo.s32 %r80, %r52, %r51, %r80;
div.u32 %r16, %r13, %r50;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r71, %r17;
mov.u32 %r75, %r16;
mov.u32 %r76, %r16;
mov.u32 %r79, %r80;
@%p5 bra BB405_5;

BB405_6:
ld.local.u32 %r53, [%rd1+108];
mad.lo.s32 %r54, %r53, %r75, %r79;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r54, 2;
add.s64 %rd10, %rd20, %rd21;
mul.hi.u32 %r55, %r11, %r38;
add.s32 %r56, %r55, %r11;
shr.u32 %r57, %r56, %r39;
mul.lo.s32 %r58, %r57, %r41;
sub.s32 %r59, %r11, %r58;
mul.lo.s32 %r60, %r59, %r37;
mad.lo.s32 %r61, %r36, %r57, %r60;
mul.wide.u32 %rd22, %r61, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r62, %r11, %r33;
mul.wide.u32 %rd24, %r62, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.s16 %r63, [%rd23];
ld.global.u16 %rs1, [%rd25];
cvt.s32.s16	%r64, %rs1;
rem.s32 %r81, %r63, %r64;
and.b32 %r21, %r81, 65535;
setp.eq.s32	%p6, %r21, 0;
@%p6 bra BB405_9;

bfe.u32 %r65, %r81, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r66, %rs10;
setp.eq.s32	%p7, %r65, %r66;
@%p7 bra BB405_9;

cvt.u32.u16	%r67, %rs1;
add.s32 %r81, %r67, %r21;

BB405_9:
st.global.u16 [%rd10], %r81;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r77, %r69, %r44, %r11;
setp.lt.u32	%p8, %r77, %r34;
@%p8 bra BB405_4;

BB405_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot406[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<3>;
.reg .b32 %r<107>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot406;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r95, 0;
mov.pred %p1, 0;
@%p1 bra BB406_2;

BB406_1:
mul.wide.s32 %rd14, %r95, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r95, %r95, 1;
setp.lt.u32	%p2, %r95, 27;
@%p2 bra BB406_1;

BB406_2:
mov.u32 %r65, %ntid.x;
mov.u32 %r66, %ctaid.x;
mov.u32 %r67, %tid.x;
mad.lo.s32 %r102, %r65, %r66, %r67;
setp.ge.u32	%p3, %r102, %r47;
@%p3 bra BB406_10;

ld.local.u32 %r68, [%rd1+208];
add.s32 %r14, %r68, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r68, 4;
add.s64 %rd7, %rd1, %rd19;

BB406_4:
mov.u32 %r97, %r102;
mov.u32 %r16, %r97;
mov.u64 %rd26, %rd7;
mov.u32 %r104, 0;
mov.u32 %r105, %r104;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r96, %r14;
mov.u32 %r100, %r16;
mov.u32 %r101, %r16;
@%p4 bra BB406_6;

BB406_5:
mov.u32 %r18, %r101;
mov.u32 %r17, %r96;
ld.local.u32 %r71, [%rd26+4];
rem.u32 %r72, %r18, %r71;
ld.local.u32 %r73, [%rd26+104];
mad.lo.s32 %r105, %r73, %r72, %r105;
div.u32 %r21, %r18, %r71;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r96, %r22;
mov.u32 %r100, %r21;
mov.u32 %r101, %r21;
mov.u32 %r104, %r105;
@%p5 bra BB406_5;

BB406_6:
mad.lo.s32 %r25, %r15, %r100, %r104;
mul.hi.u32 %r74, %r16, %r51;
add.s32 %r75, %r74, %r16;
shr.u32 %r76, %r75, %r52;
mul.lo.s32 %r77, %r76, %r54;
sub.s32 %r78, %r16, %r77;
mul.lo.s32 %r79, %r78, %r50;
mad.lo.s32 %r80, %r49, %r76, %r79;
mul.wide.u32 %rd20, %r80, 2;
add.s64 %rd21, %rd5, %rd20;
mul.hi.u32 %r81, %r16, %r59;
add.s32 %r82, %r81, %r16;
shr.u32 %r83, %r82, %r60;
mul.lo.s32 %r84, %r83, %r62;
sub.s32 %r85, %r16, %r84;
mul.lo.s32 %r86, %r85, %r58;
mad.lo.s32 %r87, %r57, %r83, %r86;
mul.wide.u32 %rd22, %r87, 2;
add.s64 %rd23, %rd6, %rd22;
ld.global.s16 %r88, [%rd21];
ld.global.u16 %rs1, [%rd23];
cvt.s32.s16	%r89, %rs1;
rem.s32 %r106, %r88, %r89;
and.b32 %r27, %r106, 65535;
setp.eq.s32	%p6, %r27, 0;
@%p6 bra BB406_9;

bfe.u32 %r90, %r106, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r91, %rs2;
setp.eq.s32	%p7, %r90, %r91;
@%p7 bra BB406_9;

cvt.u32.u16	%r92, %rs1;
add.s32 %r106, %r92, %r27;

BB406_9:
mul.wide.u32 %rd24, %r25, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r106;
mov.u32 %r94, %nctaid.x;
mad.lo.s32 %r102, %r94, %r65, %r16;
setp.lt.u32	%p8, %r102, %r47;
@%p8 bra BB406_4;

BB406_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot407[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<3>;
.reg .b32 %r<110>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot407;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r47, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB407_2;

BB407_1:
mul.wide.s32 %rd22, %r87, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB407_1;

BB407_2:
mov.u32 %r88, 0;
@%p1 bra BB407_4;

BB407_3:
mul.wide.s32 %rd26, %r88, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB407_3;

BB407_4:
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r101, %r58, %r59, %r60;
setp.ge.u32	%p5, %r101, %r47;
@%p5 bra BB407_14;

ld.local.u32 %r61, [%rd2+208];
add.s32 %r11, %r61, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r62, [%rd3+208];
add.s32 %r13, %r62, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r61, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r62, 4;
add.s64 %rd12, %rd3, %rd33;

BB407_6:
mov.u32 %r91, %r101;
mov.u32 %r15, %r91;
mov.u64 %rd40, %rd11;
mov.u32 %r64, 0;
mov.u32 %r108, %r64;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r89, %r11;
mov.u32 %r99, %r15;
mov.u32 %r100, %r15;
mov.u32 %r107, %r64;
@%p6 bra BB407_8;

BB407_7:
mov.u32 %r17, %r100;
mov.u32 %r16, %r89;
ld.local.u32 %r65, [%rd40+4];
rem.u32 %r66, %r17, %r65;
ld.local.u32 %r67, [%rd40+104];
mad.lo.s32 %r108, %r67, %r66, %r108;
div.u32 %r20, %r17, %r65;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r89, %r21;
mov.u32 %r99, %r20;
mov.u32 %r100, %r20;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB407_7;

BB407_8:
mov.u32 %r23, %r107;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r99, %r23;
mul.hi.u32 %r25, %r15, %r51;
mov.u32 %r106, %r64;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r90, %r13;
mov.u32 %r98, %r15;
mov.u32 %r97, %r15;
mov.u32 %r105, %r64;
@%p8 bra BB407_10;

BB407_9:
mov.u32 %r26, %r90;
ld.local.u32 %r70, [%rd41+4];
rem.u32 %r71, %r98, %r70;
ld.local.u32 %r72, [%rd41+104];
mad.lo.s32 %r106, %r72, %r71, %r106;
div.u32 %r98, %r98, %r70;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r90, %r31;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB407_9;

BB407_10:
add.s32 %r73, %r25, %r15;
shr.u32 %r74, %r73, %r52;
mul.lo.s32 %r75, %r74, %r54;
sub.s32 %r76, %r15, %r75;
mul.lo.s32 %r77, %r76, %r50;
mad.lo.s32 %r78, %r49, %r74, %r77;
mul.wide.u32 %rd34, %r78, 2;
add.s64 %rd35, %rd9, %rd34;
mad.lo.s32 %r79, %r14, %r97, %r105;
mul.wide.u32 %rd36, %r79, 2;
add.s64 %rd37, %rd10, %rd36;
ld.global.s16 %r80, [%rd35];
ld.global.u16 %rs1, [%rd37];
cvt.s32.s16	%r81, %rs1;
rem.s32 %r109, %r80, %r81;
and.b32 %r35, %r109, 65535;
setp.eq.s32	%p10, %r35, 0;
@%p10 bra BB407_13;

bfe.u32 %r82, %r109, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r83, %rs2;
setp.eq.s32	%p11, %r82, %r83;
@%p11 bra BB407_13;

cvt.u32.u16	%r84, %rs1;
add.s32 %r109, %r84, %r35;

BB407_13:
mul.wide.u32 %rd38, %r24, 2;
add.s64 %rd39, %rd8, %rd38;
st.global.u16 [%rd39], %r109;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r58, %r15;
setp.lt.u32	%p12, %r101, %r47;
@%p12 bra BB407_6;

BB407_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot408[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<11>;
.reg .b32 %r<85>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot408;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB408_2;

BB408_1:
mul.wide.s32 %rd20, %r62, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB408_1;

BB408_2:
mov.u32 %r63, 0;
@%p1 bra BB408_4;

BB408_3:
mul.wide.s32 %rd24, %r63, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r63, %r63, 1;
setp.lt.u32	%p4, %r63, 27;
@%p4 bra BB408_3;

BB408_4:
mov.u32 %r36, %ntid.x;
mov.u32 %r37, %ctaid.x;
mov.u32 %r38, %tid.x;
mad.lo.s32 %r76, %r36, %r37, %r38;
setp.ge.u32	%p5, %r76, %r33;
@%p5 bra BB408_15;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r39, [%rd2+208];
add.s32 %r7, %r39, -1;
mul.wide.s32 %rd28, %r39, 4;
add.s64 %rd9, %rd2, %rd28;

BB408_6:
mov.u32 %r66, %r76;
mov.u32 %r8, %r66;
mov.u64 %rd39, %rd9;
mov.u32 %r41, 0;
mov.u32 %r83, %r41;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r64, %r7;
mov.u32 %r74, %r8;
mov.u32 %r75, %r8;
mov.u32 %r82, %r41;
@%p6 bra BB408_8;

BB408_7:
mov.u32 %r10, %r75;
mov.u32 %r9, %r64;
ld.local.u32 %r42, [%rd39+4];
rem.u32 %r43, %r10, %r42;
ld.local.u32 %r44, [%rd39+104];
mad.lo.s32 %r83, %r44, %r43, %r83;
div.u32 %r13, %r10, %r42;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r64, %r14;
mov.u32 %r74, %r13;
mov.u32 %r75, %r13;
mov.u32 %r77, %r83;
mov.u32 %r82, %r77;
@%p7 bra BB408_7;

BB408_8:
mov.u32 %r16, %r82;
ld.local.u32 %r46, [%rd2+108];
mad.lo.s32 %r47, %r46, %r74, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r47, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r65, %r17, -1;
setp.lt.s32	%p8, %r65, 1;
mov.u32 %r72, %r8;
mov.u32 %r80, %r41;
@%p8 bra BB408_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r81, 0;
mov.u32 %r73, %r8;

BB408_10:
ld.local.u32 %r49, [%rd40+4];
rem.u32 %r50, %r73, %r49;
ld.local.u32 %r51, [%rd40+104];
mad.lo.s32 %r81, %r51, %r50, %r81;
div.u32 %r73, %r73, %r49;
add.s64 %rd40, %rd40, -4;
add.s32 %r65, %r65, -1;
setp.gt.s32	%p9, %r65, 0;
mov.u32 %r72, %r73;
mov.u32 %r80, %r81;
@%p9 bra BB408_10;

BB408_11:
ld.local.u32 %r52, [%rd3+108];
mad.lo.s32 %r53, %r52, %r72, %r80;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r53, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r54, %r8, %r32;
mul.wide.u32 %rd37, %r54, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.s16 %r55, [%rd36];
ld.global.u16 %rs1, [%rd38];
cvt.s32.s16	%r56, %rs1;
rem.s32 %r84, %r55, %r56;
and.b32 %r28, %r84, 65535;
setp.eq.s32	%p10, %r28, 0;
@%p10 bra BB408_14;

bfe.u32 %r57, %r84, 15, 1;
shr.u16 %rs10, %rs1, 15;
cvt.u32.u16	%r58, %rs10;
setp.eq.s32	%p11, %r57, %r58;
@%p11 bra BB408_14;

cvt.u32.u16	%r59, %rs1;
add.s32 %r84, %r59, %r28;

BB408_14:
st.global.u16 [%rd13], %r84;
mov.u32 %r61, %nctaid.x;
mad.lo.s32 %r76, %r61, %r36, %r8;
setp.lt.u32	%p12, %r76, %r33;
@%p12 bra BB408_6;

BB408_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot409[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<3>;
.reg .b32 %r<110>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot409;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r87, 0;
mov.pred %p1, 0;
@%p1 bra BB409_2;

BB409_1:
mul.wide.s32 %rd22, %r87, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r87, %r87, 1;
setp.lt.u32	%p2, %r87, 27;
@%p2 bra BB409_1;

BB409_2:
mov.u32 %r88, 0;
@%p1 bra BB409_4;

BB409_3:
mul.wide.s32 %rd26, %r88, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r88, %r88, 1;
setp.lt.u32	%p4, %r88, 27;
@%p4 bra BB409_3;

BB409_4:
mov.u32 %r57, %ntid.x;
mov.u32 %r58, %ctaid.x;
mov.u32 %r59, %tid.x;
mad.lo.s32 %r101, %r57, %r58, %r59;
setp.ge.u32	%p5, %r101, %r46;
@%p5 bra BB409_14;

ld.local.u32 %r60, [%rd2+208];
add.s32 %r11, %r60, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r61, [%rd3+208];
add.s32 %r13, %r61, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r60, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r61, 4;
add.s64 %rd12, %rd3, %rd33;

BB409_6:
mov.u32 %r91, %r101;
mov.u32 %r15, %r91;
mov.u64 %rd40, %rd11;
mov.u32 %r63, 0;
mov.u32 %r108, %r63;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r89, %r11;
mov.u32 %r99, %r15;
mov.u32 %r100, %r15;
mov.u32 %r107, %r63;
@%p6 bra BB409_8;

BB409_7:
mov.u32 %r17, %r100;
mov.u32 %r16, %r89;
ld.local.u32 %r64, [%rd40+4];
rem.u32 %r65, %r17, %r64;
ld.local.u32 %r66, [%rd40+104];
mad.lo.s32 %r108, %r66, %r65, %r108;
div.u32 %r20, %r17, %r64;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r89, %r21;
mov.u32 %r99, %r20;
mov.u32 %r100, %r20;
mov.u32 %r102, %r108;
mov.u32 %r107, %r102;
@%p7 bra BB409_7;

BB409_8:
mov.u32 %r23, %r107;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r99, %r23;
mov.u32 %r106, %r63;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r90, %r13;
mov.u32 %r98, %r15;
mov.u32 %r97, %r15;
mov.u32 %r105, %r63;
@%p8 bra BB409_10;

BB409_9:
mov.u32 %r25, %r90;
ld.local.u32 %r69, [%rd41+4];
rem.u32 %r70, %r98, %r69;
ld.local.u32 %r71, [%rd41+104];
mad.lo.s32 %r106, %r71, %r70, %r106;
div.u32 %r98, %r98, %r69;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r90, %r30;
mov.u32 %r97, %r98;
mov.u32 %r105, %r106;
@%p9 bra BB409_9;

BB409_10:
mad.lo.s32 %r72, %r14, %r97, %r105;
mul.wide.u32 %rd34, %r72, 2;
add.s64 %rd35, %rd9, %rd34;
mul.hi.u32 %r73, %r15, %r50;
add.s32 %r74, %r73, %r15;
shr.u32 %r75, %r74, %r51;
mul.lo.s32 %r76, %r75, %r53;
sub.s32 %r77, %r15, %r76;
mul.lo.s32 %r78, %r77, %r49;
mad.lo.s32 %r79, %r48, %r75, %r78;
mul.wide.u32 %rd36, %r79, 2;
add.s64 %rd37, %rd10, %rd36;
ld.global.s16 %r80, [%rd35];
ld.global.u16 %rs1, [%rd37];
cvt.s32.s16	%r81, %rs1;
rem.s32 %r109, %r80, %r81;
and.b32 %r34, %r109, 65535;
setp.eq.s32	%p10, %r34, 0;
@%p10 bra BB409_13;

bfe.u32 %r82, %r109, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r83, %rs2;
setp.eq.s32	%p11, %r82, %r83;
@%p11 bra BB409_13;

cvt.u32.u16	%r84, %rs1;
add.s32 %r109, %r84, %r34;

BB409_13:
mul.wide.u32 %rd38, %r24, 2;
add.s64 %rd39, %rd8, %rd38;
st.global.u16 [%rd39], %r109;
mov.u32 %r86, %nctaid.x;
mad.lo.s32 %r101, %r86, %r57, %r15;
setp.lt.u32	%p12, %r101, %r46;
@%p12 bra BB409_6;

BB409_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot410[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<3>;
.reg .b32 %r<113>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot410;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r46, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r79, 0;
mov.pred %p1, 0;
@%p1 bra BB410_2;

BB410_1:
mul.wide.s32 %rd31, %r79, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p2, %r79, 27;
@%p2 bra BB410_1;

BB410_2:
mov.u32 %r80, 0;
@%p1 bra BB410_4;

BB410_3:
mul.wide.s32 %rd35, %r80, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r80, %r80, 1;
setp.lt.u32	%p4, %r80, 27;
@%p4 bra BB410_3;

BB410_4:
mov.u32 %r81, 0;
@%p1 bra BB410_6;

BB410_5:
mul.wide.s32 %rd39, %r81, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p6, %r81, 27;
@%p6 bra BB410_5;

BB410_6:
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r100, %r50, %r51, %r52;
setp.ge.u32	%p7, %r100, %r46;
@%p7 bra BB410_18;

ld.local.u32 %r53, [%rd3+208];
add.s32 %r8, %r53, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r54, [%rd4+208];
add.s32 %r10, %r54, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r55, [%rd5+208];
add.s32 %r12, %r55, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r53, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r54, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r55, 4;
add.s64 %rd17, %rd5, %rd48;

BB410_8:
mov.u32 %r85, %r100;
mov.u32 %r14, %r85;
mov.u64 %rd54, %rd15;
mov.u32 %r57, 0;
mov.u32 %r111, %r57;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r82, %r8;
mov.u32 %r98, %r14;
mov.u32 %r99, %r14;
mov.u32 %r110, %r57;
@%p8 bra BB410_10;

BB410_9:
mov.u32 %r16, %r99;
mov.u32 %r15, %r82;
ld.local.u32 %r58, [%rd54+4];
rem.u32 %r59, %r16, %r58;
ld.local.u32 %r60, [%rd54+104];
mad.lo.s32 %r111, %r60, %r59, %r111;
div.u32 %r19, %r16, %r58;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r82, %r20;
mov.u32 %r98, %r19;
mov.u32 %r99, %r19;
mov.u32 %r101, %r111;
mov.u32 %r110, %r101;
@%p9 bra BB410_9;

BB410_10:
mov.u32 %r22, %r110;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r98, %r22;
mov.u32 %r109, %r57;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r83, %r10;
mov.u32 %r97, %r14;
mov.u32 %r96, %r14;
mov.u32 %r108, %r57;
@%p10 bra BB410_12;

BB410_11:
mov.u32 %r24, %r83;
ld.local.u32 %r63, [%rd55+4];
rem.u32 %r64, %r97, %r63;
ld.local.u32 %r65, [%rd55+104];
mad.lo.s32 %r109, %r65, %r64, %r109;
div.u32 %r97, %r97, %r63;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r83, %r29;
mov.u32 %r96, %r97;
mov.u32 %r108, %r109;
@%p11 bra BB410_11;

BB410_12:
mul.wide.u32 %rd49, %r23, 2;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r96, %r108;
mov.u32 %r107, %r57;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r84, %r12;
mov.u32 %r95, %r14;
mov.u32 %r94, %r14;
mov.u32 %r106, %r57;
@%p12 bra BB410_14;

BB410_13:
mov.u32 %r33, %r84;
ld.local.u32 %r68, [%rd56+4];
rem.u32 %r69, %r95, %r68;
ld.local.u32 %r70, [%rd56+104];
mad.lo.s32 %r107, %r70, %r69, %r107;
div.u32 %r95, %r95, %r68;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r84, %r38;
mov.u32 %r94, %r95;
mov.u32 %r106, %r107;
@%p13 bra BB410_13;

BB410_14:
mul.wide.u32 %rd50, %r32, 2;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r71, %r13, %r94, %r106;
mul.wide.u32 %rd52, %r71, 2;
add.s64 %rd53, %rd14, %rd52;
ld.global.s16 %r72, [%rd51];
ld.global.u16 %rs1, [%rd53];
cvt.s32.s16	%r73, %rs1;
rem.s32 %r112, %r72, %r73;
and.b32 %r42, %r112, 65535;
setp.eq.s32	%p14, %r42, 0;
@%p14 bra BB410_17;

bfe.u32 %r74, %r112, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r75, %rs2;
setp.eq.s32	%p15, %r74, %r75;
@%p15 bra BB410_17;

cvt.u32.u16	%r76, %rs1;
add.s32 %r112, %r76, %r42;

BB410_17:
st.global.u16 [%rd24], %r112;
mov.u32 %r78, %nctaid.x;
mad.lo.s32 %r100, %r78, %r50, %r14;
setp.lt.u32	%p16, %r100, %r46;
@%p16 bra BB410_8;

BB410_18:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<3>;
.reg .b32 %r<16>;
.reg .b64 %rd<30>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r5, %ctaid.x;
mov.u32 %r6, %ntid.x;
mul.wide.u32 %rd17, %r6, %r5;
mov.u32 %r7, %tid.x;
cvt.u64.u32	%rd18, %r7;
add.s64 %rd29, %rd17, %rd18;
setp.ge.u64	%p1, %rd29, %rd16;
@%p1 bra BB411_6;

cvta.to.global.u64 %rd2, %rd10;
cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd6, %rd14;

BB411_2:
mul.lo.s64 %rd19, %rd29, %rd13;
shl.b64 %rd20, %rd19, 1;
add.s64 %rd21, %rd4, %rd20;
mul.lo.s64 %rd22, %rd29, %rd15;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd6, %rd23;
ld.global.s16 %r8, [%rd21];
ld.global.u16 %rs1, [%rd24];
cvt.s32.s16	%r9, %rs1;
rem.s32 %r15, %r8, %r9;
and.b32 %r2, %r15, 65535;
setp.eq.s32	%p2, %r2, 0;
@%p2 bra BB411_5;

bfe.u32 %r10, %r15, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r11, %rs2;
setp.eq.s32	%p3, %r10, %r11;
@%p3 bra BB411_5;

cvt.u32.u16	%r12, %rs1;
add.s32 %r15, %r12, %r2;

BB411_5:
mul.lo.s64 %rd25, %rd29, %rd11;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd2, %rd26;
st.global.u16 [%rd27], %r15;
mov.u32 %r13, %nctaid.x;
mul.wide.u32 %rd28, %r13, %r6;
add.s64 %rd29, %rd28, %rd29;
setp.lt.u64	%p4, %rd29, %rd16;
@%p4 bra BB411_2;

BB411_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot412[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<3>;
.reg .b32 %r<55>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot412;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I18TensorCRemainderOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r48, 0;
mov.pred %p1, 0;
@%p1 bra BB412_2;

BB412_1:
mul.wide.s32 %rd76, %r48, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p2, %r48, 52;
@%p2 bra BB412_1;

BB412_2:
mov.u32 %r49, 0;
@%p1 bra BB412_4;

BB412_3:
mul.wide.s32 %rd80, %r49, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r49, %r49, 1;
setp.lt.u32	%p4, %r49, 52;
@%p4 bra BB412_3;

BB412_4:
mov.u32 %r50, 0;
@%p1 bra BB412_6;

BB412_5:
mul.wide.s32 %rd84, %r50, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p6, %r50, 52;
@%p6 bra BB412_5;

BB412_6:
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %ntid.x;
mul.wide.u32 %rd88, %r24, %r23;
mov.u32 %r25, %tid.x;
cvt.u64.u32	%rd89, %r25;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB412_27;

ld.local.u32 %r26, [%rd3+408];
add.s32 %r7, %r26, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r27, [%rd4+408];
add.s32 %r8, %r27, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r28, [%rd5+408];
add.s32 %r9, %r28, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
mul.wide.s32 %rd93, %r26, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r27, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r28, 8;
add.s64 %rd21, %rd5, %rd95;

BB412_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r51, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB412_13;

BB412_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r51;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB412_11;
bra.uni BB412_10;

BB412_11:
cvt.u32.u64	%r29, %rd27;
cvt.u32.u64	%r30, %rd25;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd150, %r31;
cvt.u64.u32	%rd125, %r32;
bra.uni BB412_12;

BB412_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB412_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r51, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB412_9;

BB412_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r52, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB412_18;

BB412_14:
mov.u32 %r12, %r52;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB412_16;
bra.uni BB412_15;

BB412_16:
cvt.u32.u64	%r33, %rd43;
cvt.u32.u64	%r34, %rd146;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd147, %r35;
cvt.u64.u32	%rd127, %r36;
bra.uni BB412_17;

BB412_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB412_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r52, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB412_14;

BB412_18:
shl.b64 %rd111, %rd39, 1;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r53, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB412_23;

BB412_19:
mov.u32 %r14, %r53;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB412_21;
bra.uni BB412_20;

BB412_21:
cvt.u32.u64	%r37, %rd60;
cvt.u32.u64	%r38, %rd143;
div.u32 %r39, %r38, %r37;
rem.u32 %r40, %r38, %r37;
cvt.u64.u32	%rd144, %r39;
cvt.u64.u32	%rd129, %r40;
bra.uni BB412_22;

BB412_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB412_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r53, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB412_19;

BB412_23:
shl.b64 %rd117, %rd56, 1;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd122, %rd18, %rd121;
ld.global.s16 %r41, [%rd118];
ld.global.u16 %rs1, [%rd122];
cvt.s32.s16	%r42, %rs1;
rem.s32 %r54, %r41, %r42;
and.b32 %r17, %r54, 65535;
setp.eq.s32	%p17, %r17, 0;
@%p17 bra BB412_26;

bfe.u32 %r43, %r54, 15, 1;
shr.u16 %rs2, %rs1, 15;
cvt.u32.u16	%r44, %rs2;
setp.eq.s32	%p18, %r43, %r44;
@%p18 bra BB412_26;

cvt.u32.u16	%r45, %rs1;
add.s32 %r54, %r45, %r17;

BB412_26:
st.global.u16 [%rd54], %r54;
mov.u32 %r46, %nctaid.x;
mul.wide.u32 %rd123, %r46, %r24;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p19, %rd151, %rd72;
@%p19 bra BB412_8;

BB412_27:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<20>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r19, %r1, %r11, %r12;
setp.ge.u32	%p1, %r19, %r10;
@%p1 bra BB413_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB413_2:
mul.lo.s32 %r14, %r19, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r19, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r16, [%rd6];
ld.global.s16 %r17, [%rd8];
rem.s32 %r18, %r16, %r17;
st.global.u16 [%rd6], %r18;
add.s32 %r19, %r5, %r19;
setp.lt.u32	%p2, %r19, %r10;
@%p2 bra BB413_2;

BB413_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r4, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r44, %r4, %r30, %r31;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB414_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r4;
cvta.to.global.u64 %rd2, %rd4;

BB414_2:
mul.lo.s32 %r33, %r44, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r41, [%rd6];
ld.global.s16 %r42, [%rd8];
rem.s32 %r43, %r41, %r42;
st.global.u16 [%rd6], %r43;
add.s32 %r44, %r9, %r44;
setp.lt.u32	%p2, %r44, %r21;
@%p2 bra BB414_2;

BB414_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot415[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<47>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot415;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB415_2;

BB415_1:
mul.wide.s32 %rd11, %r36, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB415_1;

BB415_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r43, %r3, %r21, %r22;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB415_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB415_4:
mov.u32 %r38, %r43;
mov.u32 %r8, %r38;
mov.u64 %rd22, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r37, %r7;
mov.u32 %r41, %r8;
mov.u32 %r42, %r8;
@%p4 bra BB415_6;

BB415_5:
mov.u32 %r10, %r42;
mov.u32 %r9, %r37;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r37, %r14;
mov.u32 %r41, %r13;
mov.u32 %r42, %r13;
mov.u32 %r45, %r46;
@%p5 bra BB415_5;

BB415_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.s16 %r33, [%rd17];
ld.global.s16 %r34, [%rd21];
rem.s32 %r35, %r33, %r34;
st.global.u16 [%rd17], %r35;
add.s32 %r43, %r6, %r8;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB415_4;

BB415_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r4, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r44, %r4, %r30, %r31;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB416_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r4;
cvta.to.global.u64 %rd2, %rd3;

BB416_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r44, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.s16 %r41, [%rd6];
ld.global.s16 %r42, [%rd8];
rem.s32 %r43, %r41, %r42;
st.global.u16 [%rd6], %r43;
add.s32 %r44, %r9, %r44;
setp.lt.u32	%p2, %r44, %r21;
@%p2 bra BB416_2;

BB416_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<70>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r69, %r47, %r48, %r49;
setp.ge.u32	%p1, %r69, %r30;
@%p1 bra BB417_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB417_2:
mul.hi.u32 %r50, %r69, %r33;
add.s32 %r51, %r50, %r69;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r69, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r69, %r41;
add.s32 %r58, %r57, %r69;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r69, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.s16 %r64, [%rd6];
ld.global.s16 %r65, [%rd8];
rem.s32 %r66, %r64, %r65;
st.global.u16 [%rd6], %r66;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r47, %r69;
setp.lt.u32	%p2, %r69, %r30;
@%p2 bra BB417_2;

BB417_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot418[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<72>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot418;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB418_2;

BB418_1:
mul.wide.s32 %rd12, %r61, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB418_1;

BB418_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB418_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB418_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r62, %r9;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB418_6;

BB418_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB418_5;

BB418_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r66, %r70;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r56, [%rd19];
ld.global.s16 %r57, [%rd21];
rem.s32 %r58, %r56, %r57;
st.global.u16 [%rd19], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB418_4;

BB418_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot419[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<47>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot419;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB419_2;

BB419_1:
mul.wide.s32 %rd11, %r36, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB419_1;

BB419_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r43, %r3, %r21, %r22;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB419_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB419_4:
mov.u32 %r38, %r43;
mov.u32 %r8, %r38;
mov.u64 %rd22, %rd5;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r37, %r7;
mov.u32 %r41, %r8;
mov.u32 %r42, %r8;
@%p4 bra BB419_6;

BB419_5:
mov.u32 %r10, %r42;
mov.u32 %r9, %r37;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r37, %r14;
mov.u32 %r41, %r13;
mov.u32 %r42, %r13;
mov.u32 %r45, %r46;
@%p5 bra BB419_5;

BB419_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.s16 %r33, [%rd19];
ld.global.s16 %r34, [%rd21];
rem.s32 %r35, %r33, %r34;
st.global.u16 [%rd19], %r35;
add.s32 %r43, %r6, %r8;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB419_4;

BB419_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot420[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<72>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot420;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB420_2;

BB420_1:
mul.wide.s32 %rd12, %r61, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB420_1;

BB420_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r68, %r39, %r40, %r41;
setp.ge.u32	%p3, %r68, %r29;
@%p3 bra BB420_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB420_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd22, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r62, %r9;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB420_6;

BB420_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r71, %r47, %r46, %r71;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB420_5;

BB420_6:
mad.lo.s32 %r48, %r10, %r66, %r70;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.s16 %r56, [%rd19];
ld.global.s16 %r57, [%rd21];
rem.s32 %r58, %r56, %r57;
st.global.u16 [%rd19], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r39, %r11;
setp.lt.u32	%p6, %r68, %r29;
@%p6 bra BB420_4;

BB420_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot421[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<75>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot421;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB421_2;

BB421_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB421_1;

BB421_2:
mov.u32 %r54, 0;
@%p1 bra BB421_4;

BB421_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB421_3;

BB421_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB421_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB421_6:
mov.u32 %r57, %r67;
mov.u32 %r10, %r57;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r74, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r55, %r6;
mov.u32 %r65, %r10;
mov.u32 %r66, %r10;
mov.u32 %r73, %r38;
@%p6 bra BB421_8;

BB421_7:
mov.u32 %r12, %r66;
mov.u32 %r11, %r55;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r74, %r41, %r40, %r74;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r55, %r16;
mov.u32 %r65, %r15;
mov.u32 %r66, %r15;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB421_7;

BB421_8:
mov.u32 %r18, %r73;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r65, %r18;
mov.u32 %r72, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r56, %r8;
mov.u32 %r64, %r10;
mov.u32 %r63, %r10;
mov.u32 %r71, %r38;
@%p8 bra BB421_10;

BB421_9:
mov.u32 %r20, %r56;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r64, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r72, %r46, %r45, %r72;
div.u32 %r64, %r64, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r56, %r25;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB421_9;

BB421_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r63, %r71;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.s16 %r48, [%rd33];
ld.global.s16 %r49, [%rd35];
rem.s32 %r50, %r48, %r49;
st.global.u16 [%rd33], %r50;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r10;
setp.lt.u32	%p10, %r67, %r29;
@%p10 bra BB421_6;

BB421_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB422_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB422_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.s16 %r5, [%rd20];
ld.global.s16 %r6, [%rd23];
rem.s32 %r7, %r5, %r6;
st.global.u16 [%rd20], %r7;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p2, %rd24, %rd14;
@%p2 bra BB422_2;

BB422_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot423[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b32 %r<35>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot423;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I13TensorCFmodOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r31, 0;
mov.pred %p1, 0;
@%p1 bra BB423_2;

BB423_1:
mul.wide.s32 %rd53, %r31, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r31, %r31, 1;
setp.lt.u32	%p2, %r31, 52;
@%p2 bra BB423_1;

BB423_2:
mov.u32 %r32, 0;
@%p1 bra BB423_4;

BB423_3:
mul.wide.s32 %rd57, %r32, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r32, %r32, 1;
setp.lt.u32	%p4, %r32, 52;
@%p4 bra BB423_3;

BB423_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB423_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB423_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r33, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB423_11;

BB423_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r33;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB423_9;
bra.uni BB423_8;

BB423_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB423_10;

BB423_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB423_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r33, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB423_7;

BB423_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r34, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB423_16;

BB423_12:
mov.u32 %r9, %r34;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB423_14;
bra.uni BB423_13;

BB423_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB423_15;

BB423_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB423_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r34, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB423_12;

BB423_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.s16 %r26, [%rd81];
ld.global.s16 %r27, [%rd85];
rem.s32 %r28, %r26, %r27;
st.global.u16 [%rd81], %r28;
mov.u32 %r29, %nctaid.x;
mul.wide.u32 %rd86, %r29, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p12, %rd105, %rd50;
@%p12 bra BB423_6;

BB423_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<25>;
.reg .b32 %r<23>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r22, %r1, %r13, %r14;
setp.ge.u32	%p1, %r22, %r12;
@%p1 bra BB424_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB424_2:
mul.lo.s32 %r16, %r22, %r9;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r22, %r10;
mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r22, %r11;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r19, [%rd10];
ld.global.s16 %r20, [%rd12];
rem.s32 %r21, %r19, %r20;
st.global.u16 [%rd8], %r21;
add.s32 %r22, %r6, %r22;
setp.lt.u32	%p2, %r22, %r12;
@%p2 bra BB424_2;

BB424_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<48>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r14, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r47, %r4, %r32, %r33;
setp.ge.u32	%p1, %r47, %r23;
@%p1 bra BB425_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r4;
cvta.to.global.u64 %rd3, %rd6;

BB425_2:
mul.lo.s32 %r35, %r47, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r36, %r47, %r14;
mul.wide.u32 %rd9, %r36, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r37, %r47, %r26;
add.s32 %r38, %r37, %r47;
shr.u32 %r39, %r38, %r27;
mul.lo.s32 %r40, %r39, %r29;
sub.s32 %r41, %r47, %r40;
mul.lo.s32 %r42, %r41, %r25;
mad.lo.s32 %r43, %r24, %r39, %r42;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
rem.s32 %r46, %r44, %r45;
st.global.u16 [%rd8], %r46;
add.s32 %r47, %r10, %r47;
setp.lt.u32	%p2, %r47, %r23;
@%p2 bra BB425_2;

BB425_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot426[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<50>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot426;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB426_2;

BB426_1:
mul.wide.s32 %rd13, %r39, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 27;
@%p2 bra BB426_1;

BB426_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r46, %r21, %r22, %r23;
setp.ge.u32	%p3, %r46, %r19;
@%p3 bra BB426_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB426_4:
mov.u32 %r41, %r46;
mov.u32 %r7, %r41;
mov.u64 %rd26, %rd6;
mov.u32 %r48, 0;
mov.u32 %r49, %r48;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r40, %r6;
mov.u32 %r44, %r7;
mov.u32 %r45, %r7;
@%p4 bra BB426_6;

BB426_5:
mov.u32 %r9, %r45;
mov.u32 %r8, %r40;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r49, %r29, %r28, %r49;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r40, %r13;
mov.u32 %r44, %r12;
mov.u32 %r45, %r12;
mov.u32 %r48, %r49;
@%p5 bra BB426_5;

BB426_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 2;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r44, %r48;
ld.local.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
mul.wide.u32 %rd24, %r33, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.s16 %r34, [%rd21];
ld.global.s16 %r35, [%rd25];
rem.s32 %r36, %r34, %r35;
st.global.u16 [%rd19], %r36;
mov.u32 %r38, %nctaid.x;
mad.lo.s32 %r46, %r38, %r21, %r7;
setp.lt.u32	%p6, %r46, %r19;
@%p6 bra BB426_4;

BB426_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<48>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r4, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r47, %r4, %r32, %r33;
setp.ge.u32	%p1, %r47, %r23;
@%p1 bra BB427_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r4;
cvta.to.global.u64 %rd3, %rd5;

BB427_2:
mul.lo.s32 %r35, %r47, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r36, %r47, %r26;
add.s32 %r37, %r36, %r47;
shr.u32 %r38, %r37, %r27;
mul.lo.s32 %r39, %r38, %r29;
sub.s32 %r40, %r47, %r39;
mul.lo.s32 %r41, %r40, %r25;
mad.lo.s32 %r42, %r24, %r38, %r41;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r43, %r47, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
rem.s32 %r46, %r44, %r45;
st.global.u16 [%rd8], %r46;
add.s32 %r47, %r10, %r47;
setp.lt.u32	%p2, %r47, %r23;
@%p2 bra BB427_2;

BB427_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r72, %r49, %r50, %r51;
setp.ge.u32	%p1, %r72, %r32;
@%p1 bra BB428_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB428_2:
mul.lo.s32 %r52, %r72, %r15;
mul.wide.u32 %rd7, %r52, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r53, %r72, %r35;
add.s32 %r54, %r53, %r72;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r72, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r60, %r72, %r43;
add.s32 %r61, %r60, %r72;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r72, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r67, [%rd10];
ld.global.s16 %r68, [%rd12];
rem.s32 %r69, %r67, %r68;
st.global.u16 [%rd8], %r69;
mov.u32 %r71, %nctaid.x;
mad.lo.s32 %r72, %r71, %r49, %r72;
setp.lt.u32	%p2, %r72, %r32;
@%p2 bra BB428_2;

BB428_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot429[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot429;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB429_2;

BB429_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB429_1;

BB429_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r71, %r41, %r42, %r43;
setp.ge.u32	%p3, %r71, %r31;
@%p3 bra BB429_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB429_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB429_6;

BB429_5:
mov.u32 %r14, %r70;
mov.u32 %r13, %r65;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r74, %r49, %r48, %r74;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r65, %r18;
mov.u32 %r69, %r17;
mov.u32 %r70, %r17;
mov.u32 %r73, %r74;
@%p5 bra BB429_5;

BB429_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r69, %r73;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.s16 %r58, [%rd19];
ld.global.s16 %r59, [%rd23];
rem.s32 %r60, %r58, %r59;
mul.lo.s32 %r61, %r11, %r22;
mul.wide.u32 %rd24, %r61, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r60;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r41, %r11;
setp.lt.u32	%p6, %r71, %r31;
@%p6 bra BB429_4;

BB429_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot430[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<50>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot430;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB430_2;

BB430_1:
mul.wide.s32 %rd13, %r39, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 27;
@%p2 bra BB430_1;

BB430_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r46, %r3, %r23, %r24;
setp.ge.u32	%p3, %r46, %r21;
@%p3 bra BB430_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB430_4:
mov.u32 %r41, %r46;
mov.u32 %r9, %r41;
mov.u64 %rd26, %rd6;
mov.u32 %r48, 0;
mov.u32 %r49, %r48;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r40, %r8;
mov.u32 %r44, %r9;
mov.u32 %r45, %r9;
@%p4 bra BB430_6;

BB430_5:
mov.u32 %r11, %r45;
mov.u32 %r10, %r40;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r49, %r31, %r30, %r49;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r40, %r15;
mov.u32 %r44, %r14;
mov.u32 %r45, %r14;
mov.u32 %r48, %r49;
@%p5 bra BB430_5;

BB430_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 2;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r44, %r48;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.s16 %r36, [%rd23];
ld.global.s16 %r37, [%rd25];
rem.s32 %r38, %r36, %r37;
st.global.u16 [%rd19], %r38;
add.s32 %r46, %r7, %r9;
setp.lt.u32	%p6, %r46, %r21;
@%p6 bra BB430_4;

BB430_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot431[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot431;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB431_2;

BB431_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB431_1;

BB431_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r71, %r40, %r41, %r42;
setp.ge.u32	%p3, %r71, %r30;
@%p3 bra BB431_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB431_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB431_6;

BB431_5:
mov.u32 %r13, %r70;
mov.u32 %r12, %r65;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r65, %r17;
mov.u32 %r69, %r16;
mov.u32 %r70, %r16;
mov.u32 %r73, %r74;
@%p5 bra BB431_5;

BB431_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r69, %r73;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
ld.global.s16 %r58, [%rd21];
ld.global.s16 %r59, [%rd23];
rem.s32 %r60, %r58, %r59;
mul.lo.s32 %r61, %r11, %r21;
mul.wide.u32 %rd24, %r61, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %r60;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r40, %r11;
setp.lt.u32	%p6, %r71, %r30;
@%p6 bra BB431_4;

BB431_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot432[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot432;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB432_2;

BB432_1:
mul.wide.s32 %rd21, %r57, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB432_1;

BB432_2:
mov.u32 %r58, 0;
@%p1 bra BB432_4;

BB432_3:
mul.wide.s32 %rd25, %r58, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB432_3;

BB432_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r71, %r32, %r33, %r34;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB432_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB432_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r37;
@%p6 bra BB432_8;

BB432_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB432_7;

BB432_8:
mov.u32 %r16, %r77;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 2;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r69, %r16;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
mul.wide.u32 %rd33, %r44, 2;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r60, %r17, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r37;
@%p8 bra BB432_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd40, %rd3, %rd34;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB432_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r68, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r76, %r49, %r48, %r76;
div.u32 %r68, %r68, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB432_10;

BB432_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r67, %r75;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.s16 %r52, [%rd14];
ld.global.s16 %r53, [%rd38];
rem.s32 %r54, %r52, %r53;
st.global.u16 [%rd13], %r54;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r32, %r8;
setp.lt.u32	%p10, %r71, %r29;
@%p10 bra BB432_6;

BB432_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<17>;
.reg .b32 %r<48>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r47, %r1, %r32, %r33;
setp.ge.u32	%p1, %r47, %r23;
@%p1 bra BB433_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r1;
cvta.to.global.u64 %rd3, %rd4;

BB433_2:
mul.hi.u32 %r35, %r47, %r26;
add.s32 %r36, %r35, %r47;
shr.u32 %r37, %r36, %r27;
mul.lo.s32 %r38, %r37, %r29;
sub.s32 %r39, %r47, %r38;
mul.lo.s32 %r40, %r39, %r25;
mad.lo.s32 %r41, %r24, %r37, %r40;
mul.wide.u32 %rd7, %r41, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r42, %r47, %r21;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r43, %r47, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
rem.s32 %r46, %r44, %r45;
st.global.u16 [%rd8], %r46;
add.s32 %r47, %r10, %r47;
setp.lt.u32	%p2, %r47, %r23;
@%p2 bra BB433_2;

BB433_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r72, %r49, %r50, %r51;
setp.ge.u32	%p1, %r72, %r32;
@%p1 bra BB434_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB434_2:
mul.hi.u32 %r52, %r72, %r35;
add.s32 %r53, %r52, %r72;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r72, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r59, %r72, %r23;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r60, %r72, %r43;
add.s32 %r61, %r60, %r72;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r72, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r67, [%rd10];
ld.global.s16 %r68, [%rd12];
rem.s32 %r69, %r67, %r68;
st.global.u16 [%rd8], %r69;
mov.u32 %r71, %nctaid.x;
mad.lo.s32 %r72, %r71, %r49, %r72;
setp.lt.u32	%p2, %r72, %r32;
@%p2 bra BB434_2;

BB434_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot435[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot435;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB435_2;

BB435_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB435_1;

BB435_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r71, %r41, %r42, %r43;
setp.ge.u32	%p3, %r71, %r31;
@%p3 bra BB435_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB435_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB435_6;

BB435_5:
mov.u32 %r14, %r70;
mov.u32 %r13, %r65;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r74, %r49, %r48, %r74;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r65, %r18;
mov.u32 %r69, %r17;
mov.u32 %r70, %r17;
mov.u32 %r73, %r74;
@%p5 bra BB435_5;

BB435_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r69, %r73;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.s16 %r59, [%rd25];
ld.global.s16 %r60, [%rd23];
rem.s32 %r61, %r59, %r60;
st.global.u16 [%rd19], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r41, %r11;
setp.lt.u32	%p6, %r71, %r31;
@%p6 bra BB435_4;

BB435_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<9>;
.reg .b32 %r<73>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r72, %r49, %r50, %r51;
setp.ge.u32	%p1, %r72, %r32;
@%p1 bra BB436_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB436_2:
mul.hi.u32 %r52, %r72, %r35;
add.s32 %r53, %r52, %r72;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r72, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r72, %r43;
add.s32 %r60, %r59, %r72;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r72, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r66, %r72, %r31;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.s16 %r67, [%rd10];
ld.global.s16 %r68, [%rd12];
rem.s32 %r69, %r67, %r68;
st.global.u16 [%rd8], %r69;
mov.u32 %r71, %nctaid.x;
mad.lo.s32 %r72, %r71, %r49, %r72;
setp.lt.u32	%p2, %r72, %r32;
@%p2 bra BB436_2;

BB436_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<98>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r97, %r68, %r69, %r70;
setp.ge.u32	%p1, %r97, %r43;
@%p1 bra BB437_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB437_2:
mul.hi.u32 %r71, %r97, %r46;
add.s32 %r72, %r71, %r97;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r97, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd7, %r77, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r78, %r97, %r54;
add.s32 %r79, %r78, %r97;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r97, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.wide.u32 %rd9, %r84, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r85, %r97, %r62;
add.s32 %r86, %r85, %r97;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r97, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd11, %r91, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.s16 %r92, [%rd10];
ld.global.s16 %r93, [%rd12];
rem.s32 %r94, %r92, %r93;
st.global.u16 [%rd8], %r94;
mov.u32 %r96, %nctaid.x;
mad.lo.s32 %r97, %r96, %r68, %r97;
setp.lt.u32	%p2, %r97, %r43;
@%p2 bra BB437_2;

BB437_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot438[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<100>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot438;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r89, 0;
mov.pred %p1, 0;
@%p1 bra BB438_2;

BB438_1:
mul.wide.s32 %rd14, %r89, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r89, %r89, 1;
setp.lt.u32	%p2, %r89, 27;
@%p2 bra BB438_1;

BB438_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r96, %r62, %r63, %r64;
setp.ge.u32	%p3, %r96, %r44;
@%p3 bra BB438_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB438_4:
mov.u32 %r91, %r96;
mov.u32 %r16, %r91;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r98, 0;
mov.u32 %r99, %r98;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r90, %r14;
mov.u32 %r94, %r16;
mov.u32 %r95, %r16;
@%p4 bra BB438_6;

BB438_5:
mov.u32 %r20, %r95;
mov.u32 %r19, %r90;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r99, %r70, %r69, %r99;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r90, %r24;
mov.u32 %r94, %r23;
mov.u32 %r95, %r23;
mov.u32 %r98, %r99;
@%p5 bra BB438_5;

BB438_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 2;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd22, %r82, 2;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r83, %r15, %r94, %r98;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.s16 %r84, [%rd23];
ld.global.s16 %r85, [%rd25];
rem.s32 %r86, %r84, %r85;
st.global.u16 [%rd21], %r86;
mov.u32 %r88, %nctaid.x;
mad.lo.s32 %r96, %r88, %r62, %r16;
setp.lt.u32	%p6, %r96, %r44;
@%p6 bra BB438_4;

BB438_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot439[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot439;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB439_2;

BB439_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB439_1;

BB439_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r71, %r41, %r42, %r43;
setp.ge.u32	%p3, %r71, %r31;
@%p3 bra BB439_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB439_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB439_6;

BB439_5:
mov.u32 %r14, %r70;
mov.u32 %r13, %r65;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r74, %r49, %r48, %r74;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r65, %r18;
mov.u32 %r69, %r17;
mov.u32 %r70, %r17;
mov.u32 %r73, %r74;
@%p5 bra BB439_5;

BB439_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r69, %r73;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.s16 %r59, [%rd23];
ld.global.s16 %r60, [%rd25];
rem.s32 %r61, %r59, %r60;
st.global.u16 [%rd19], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r41, %r11;
setp.lt.u32	%p6, %r71, %r31;
@%p6 bra BB439_4;

BB439_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot440[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<100>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot440;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r89, 0;
mov.pred %p1, 0;
@%p1 bra BB440_2;

BB440_1:
mul.wide.s32 %rd14, %r89, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r89, %r89, 1;
setp.lt.u32	%p2, %r89, 27;
@%p2 bra BB440_1;

BB440_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r96, %r61, %r62, %r63;
setp.ge.u32	%p3, %r96, %r43;
@%p3 bra BB440_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB440_4:
mov.u32 %r91, %r96;
mov.u32 %r16, %r91;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r98, 0;
mov.u32 %r99, %r98;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r90, %r14;
mov.u32 %r94, %r16;
mov.u32 %r95, %r16;
@%p4 bra BB440_6;

BB440_5:
mov.u32 %r19, %r95;
mov.u32 %r18, %r90;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r99, %r69, %r68, %r99;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r90, %r23;
mov.u32 %r94, %r22;
mov.u32 %r95, %r22;
mov.u32 %r98, %r99;
@%p5 bra BB440_5;

BB440_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd20, %r75, 2;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r76, %r15, %r94, %r98;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.s16 %r84, [%rd23];
ld.global.s16 %r85, [%rd25];
rem.s32 %r86, %r84, %r85;
st.global.u16 [%rd21], %r86;
mov.u32 %r88, %nctaid.x;
mad.lo.s32 %r96, %r88, %r61, %r16;
setp.lt.u32	%p6, %r96, %r43;
@%p6 bra BB440_4;

BB440_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot441[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<103>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot441;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r81, 0;
mov.pred %p1, 0;
@%p1 bra BB441_2;

BB441_1:
mul.wide.s32 %rd23, %r81, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p2, %r81, 27;
@%p2 bra BB441_1;

BB441_2:
mov.u32 %r82, 0;
@%p1 bra BB441_4;

BB441_3:
mul.wide.s32 %rd27, %r82, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p4, %r82, 27;
@%p4 bra BB441_3;

BB441_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r95, %r54, %r55, %r56;
setp.ge.u32	%p5, %r95, %r43;
@%p5 bra BB441_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB441_6:
mov.u32 %r85, %r95;
mov.u32 %r15, %r85;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r102, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r83, %r11;
mov.u32 %r93, %r15;
mov.u32 %r94, %r15;
mov.u32 %r101, %r60;
@%p6 bra BB441_8;

BB441_7:
mov.u32 %r18, %r94;
mov.u32 %r17, %r83;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r102, %r63, %r62, %r102;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r83, %r22;
mov.u32 %r93, %r21;
mov.u32 %r94, %r21;
mov.u32 %r96, %r102;
mov.u32 %r101, %r96;
@%p7 bra BB441_7;

BB441_8:
mov.u32 %r24, %r101;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd35, %r71, 2;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r93, %r24;
mov.u32 %r100, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r84, %r13;
mov.u32 %r92, %r15;
mov.u32 %r91, %r15;
mov.u32 %r99, %r60;
@%p8 bra BB441_10;

BB441_9:
mov.u32 %r26, %r84;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r92, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r100, %r74, %r73, %r100;
div.u32 %r92, %r92, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r84, %r31;
mov.u32 %r91, %r92;
mov.u32 %r99, %r100;
@%p9 bra BB441_9;

BB441_10:
mul.wide.u32 %rd36, %r25, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r91, %r99;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.s16 %r76, [%rd37];
ld.global.s16 %r77, [%rd39];
rem.s32 %r78, %r76, %r77;
st.global.u16 [%rd16], %r78;
mov.u32 %r80, %nctaid.x;
mad.lo.s32 %r95, %r80, %r54, %r15;
setp.lt.u32	%p10, %r95, %r43;
@%p10 bra BB441_6;

BB441_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot442[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<17>;
.reg .b32 %r<50>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot442;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB442_2;

BB442_1:
mul.wide.s32 %rd13, %r39, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 27;
@%p2 bra BB442_1;

BB442_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r46, %r3, %r23, %r24;
setp.ge.u32	%p3, %r46, %r21;
@%p3 bra BB442_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB442_4:
mov.u32 %r41, %r46;
mov.u32 %r9, %r41;
mov.u64 %rd26, %rd6;
mov.u32 %r48, 0;
mov.u32 %r49, %r48;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r40, %r8;
mov.u32 %r44, %r9;
mov.u32 %r45, %r9;
@%p4 bra BB442_6;

BB442_5:
mov.u32 %r11, %r45;
mov.u32 %r10, %r40;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r49, %r31, %r30, %r49;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r40, %r15;
mov.u32 %r44, %r14;
mov.u32 %r45, %r14;
mov.u32 %r48, %r49;
@%p5 bra BB442_5;

BB442_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r44, %r48;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r33, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r34, %r9, %r19;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.s16 %r36, [%rd23];
ld.global.s16 %r37, [%rd25];
rem.s32 %r38, %r36, %r37;
st.global.u16 [%rd21], %r38;
add.s32 %r46, %r7, %r9;
setp.lt.u32	%p6, %r46, %r21;
@%p6 bra BB442_4;

BB442_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot443[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot443;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB443_2;

BB443_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB443_1;

BB443_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r71, %r40, %r41, %r42;
setp.ge.u32	%p3, %r71, %r30;
@%p3 bra BB443_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB443_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB443_6;

BB443_5:
mov.u32 %r13, %r70;
mov.u32 %r12, %r65;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r65, %r17;
mov.u32 %r69, %r16;
mov.u32 %r70, %r16;
mov.u32 %r73, %r74;
@%p5 bra BB443_5;

BB443_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r69, %r73;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd22, %r51, 2;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.s16 %r59, [%rd23];
ld.global.s16 %r60, [%rd25];
rem.s32 %r61, %r59, %r60;
st.global.u16 [%rd21], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r40, %r11;
setp.lt.u32	%p6, %r71, %r30;
@%p6 bra BB443_4;

BB443_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot444[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot444;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r57, 0;
mov.pred %p1, 0;
@%p1 bra BB444_2;

BB444_1:
mul.wide.s32 %rd20, %r57, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p2, %r57, 27;
@%p2 bra BB444_1;

BB444_2:
mov.u32 %r58, 0;
@%p1 bra BB444_4;

BB444_3:
mul.wide.s32 %rd24, %r58, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p4, %r58, 27;
@%p4 bra BB444_3;

BB444_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r71, %r32, %r33, %r34;
setp.ge.u32	%p5, %r71, %r29;
@%p5 bra BB444_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB444_6:
mov.u32 %r61, %r71;
mov.u32 %r8, %r61;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r78, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r59, %r7;
mov.u32 %r69, %r8;
mov.u32 %r70, %r8;
mov.u32 %r77, %r37;
@%p6 bra BB444_8;

BB444_7:
mov.u32 %r10, %r70;
mov.u32 %r9, %r59;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r78, %r40, %r39, %r78;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r59, %r14;
mov.u32 %r69, %r13;
mov.u32 %r70, %r13;
mov.u32 %r72, %r78;
mov.u32 %r77, %r72;
@%p7 bra BB444_7;

BB444_8:
mov.u32 %r16, %r77;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r69, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r60, %r17, -1;
setp.lt.s32	%p8, %r60, 1;
mov.u32 %r67, %r8;
mov.u32 %r75, %r37;
@%p8 bra BB444_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r76, 0;
mov.u32 %r68, %r8;

BB444_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r68, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r76, %r48, %r47, %r76;
div.u32 %r68, %r68, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r60, %r60, -1;
setp.gt.s32	%p9, %r60, 0;
mov.u32 %r67, %r68;
mov.u32 %r75, %r76;
@%p9 bra BB444_10;

BB444_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd33, %r49, 2;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r67, %r75;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.s16 %r52, [%rd34];
ld.global.s16 %r53, [%rd38];
rem.s32 %r54, %r52, %r53;
st.global.u16 [%rd13], %r54;
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r71, %r56, %r32, %r8;
setp.lt.u32	%p10, %r71, %r29;
@%p10 bra BB444_6;

BB444_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot445[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<9>;
.reg .b32 %r<75>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot445;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r64, 0;
mov.pred %p1, 0;
@%p1 bra BB445_2;

BB445_1:
mul.wide.s32 %rd13, %r64, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r64, %r64, 1;
setp.lt.u32	%p2, %r64, 27;
@%p2 bra BB445_1;

BB445_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r71, %r40, %r41, %r42;
setp.ge.u32	%p3, %r71, %r30;
@%p3 bra BB445_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB445_4:
mov.u32 %r66, %r71;
mov.u32 %r11, %r66;
mov.u64 %rd26, %rd6;
mov.u32 %r73, 0;
mov.u32 %r74, %r73;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r65, %r10;
mov.u32 %r69, %r11;
mov.u32 %r70, %r11;
@%p4 bra BB445_6;

BB445_5:
mov.u32 %r13, %r70;
mov.u32 %r12, %r65;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r65, %r17;
mov.u32 %r69, %r16;
mov.u32 %r70, %r16;
mov.u32 %r73, %r74;
@%p5 bra BB445_5;

BB445_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r69, %r73;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.s16 %r59, [%rd23];
ld.global.s16 %r60, [%rd25];
rem.s32 %r61, %r59, %r60;
st.global.u16 [%rd21], %r61;
mov.u32 %r63, %nctaid.x;
mad.lo.s32 %r71, %r63, %r40, %r11;
setp.lt.u32	%p6, %r71, %r30;
@%p6 bra BB445_4;

BB445_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot446[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b32 %r<100>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot446;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r89, 0;
mov.pred %p1, 0;
@%p1 bra BB446_2;

BB446_1:
mul.wide.s32 %rd14, %r89, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r89, %r89, 1;
setp.lt.u32	%p2, %r89, 27;
@%p2 bra BB446_1;

BB446_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r96, %r60, %r61, %r62;
setp.ge.u32	%p3, %r96, %r42;
@%p3 bra BB446_7;

ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r63, 4;
add.s64 %rd7, %rd1, %rd19;

BB446_4:
mov.u32 %r91, %r96;
mov.u32 %r16, %r91;
mov.u64 %rd26, %rd7;
mov.u32 %r98, 0;
mov.u32 %r99, %r98;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r90, %r14;
mov.u32 %r94, %r16;
mov.u32 %r95, %r16;
@%p4 bra BB446_6;

BB446_5:
mov.u32 %r18, %r95;
mov.u32 %r17, %r90;
ld.local.u32 %r66, [%rd26+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd26+104];
mad.lo.s32 %r99, %r68, %r67, %r99;
div.u32 %r21, %r18, %r66;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r90, %r22;
mov.u32 %r94, %r21;
mov.u32 %r95, %r21;
mov.u32 %r98, %r99;
@%p5 bra BB446_5;

BB446_6:
mad.lo.s32 %r69, %r15, %r94, %r98;
mul.wide.u32 %rd20, %r69, 2;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.s16 %r84, [%rd23];
ld.global.s16 %r85, [%rd25];
rem.s32 %r86, %r84, %r85;
st.global.u16 [%rd21], %r86;
mov.u32 %r88, %nctaid.x;
mad.lo.s32 %r96, %r88, %r60, %r16;
setp.lt.u32	%p6, %r96, %r42;
@%p6 bra BB446_4;

BB446_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot447[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<103>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot447;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r81, 0;
mov.pred %p1, 0;
@%p1 bra BB447_2;

BB447_1:
mul.wide.s32 %rd22, %r81, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p2, %r81, 27;
@%p2 bra BB447_1;

BB447_2:
mov.u32 %r82, 0;
@%p1 bra BB447_4;

BB447_3:
mul.wide.s32 %rd26, %r82, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p4, %r82, 27;
@%p4 bra BB447_3;

BB447_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r95, %r54, %r55, %r56;
setp.ge.u32	%p5, %r95, %r43;
@%p5 bra BB447_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB447_6:
mov.u32 %r85, %r95;
mov.u32 %r15, %r85;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r102, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r83, %r11;
mov.u32 %r93, %r15;
mov.u32 %r94, %r15;
mov.u32 %r101, %r60;
@%p6 bra BB447_8;

BB447_7:
mov.u32 %r17, %r94;
mov.u32 %r16, %r83;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r102, %r63, %r62, %r102;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r83, %r21;
mov.u32 %r93, %r20;
mov.u32 %r94, %r20;
mov.u32 %r96, %r102;
mov.u32 %r101, %r96;
@%p7 bra BB447_7;

BB447_8:
mov.u32 %r23, %r101;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r93, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r100, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r84, %r13;
mov.u32 %r92, %r15;
mov.u32 %r91, %r15;
mov.u32 %r99, %r60;
@%p8 bra BB447_10;

BB447_9:
mov.u32 %r26, %r84;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r92, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r100, %r68, %r67, %r100;
div.u32 %r92, %r92, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r84, %r31;
mov.u32 %r91, %r92;
mov.u32 %r99, %r100;
@%p9 bra BB447_9;

BB447_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd36, %r74, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r91, %r99;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.s16 %r76, [%rd37];
ld.global.s16 %r77, [%rd39];
rem.s32 %r78, %r76, %r77;
st.global.u16 [%rd35], %r78;
mov.u32 %r80, %nctaid.x;
mad.lo.s32 %r95, %r80, %r54, %r15;
setp.lt.u32	%p10, %r95, %r43;
@%p10 bra BB447_6;

BB447_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot448[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<9>;
.reg .b32 %r<78>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot448;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r56, 0;
mov.pred %p1, 0;
@%p1 bra BB448_2;

BB448_1:
mul.wide.s32 %rd20, %r56, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p2, %r56, 27;
@%p2 bra BB448_1;

BB448_2:
mov.u32 %r57, 0;
@%p1 bra BB448_4;

BB448_3:
mul.wide.s32 %rd24, %r57, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r57, %r57, 1;
setp.lt.u32	%p4, %r57, 27;
@%p4 bra BB448_3;

BB448_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r70, %r32, %r33, %r34;
setp.ge.u32	%p5, %r70, %r29;
@%p5 bra BB448_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB448_6:
mov.u32 %r60, %r70;
mov.u32 %r8, %r60;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r77, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r58, %r7;
mov.u32 %r68, %r8;
mov.u32 %r69, %r8;
mov.u32 %r76, %r37;
@%p6 bra BB448_8;

BB448_7:
mov.u32 %r10, %r69;
mov.u32 %r9, %r58;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r77, %r40, %r39, %r77;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r58, %r14;
mov.u32 %r68, %r13;
mov.u32 %r69, %r13;
mov.u32 %r71, %r77;
mov.u32 %r76, %r71;
@%p7 bra BB448_7;

BB448_8:
mov.u32 %r16, %r76;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r68, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r59, %r17, -1;
setp.lt.s32	%p8, %r59, 1;
mov.u32 %r66, %r8;
mov.u32 %r74, %r37;
@%p8 bra BB448_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r75, 0;
mov.u32 %r67, %r8;

BB448_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r67, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r75, %r47, %r46, %r75;
div.u32 %r67, %r67, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r59, %r59, -1;
setp.gt.s32	%p9, %r59, 0;
mov.u32 %r66, %r67;
mov.u32 %r74, %r75;
@%p9 bra BB448_10;

BB448_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r66, %r74;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r49, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.s16 %r51, [%rd36];
ld.global.s16 %r52, [%rd38];
rem.s32 %r53, %r51, %r52;
st.global.u16 [%rd13], %r53;
mov.u32 %r55, %nctaid.x;
mad.lo.s32 %r70, %r55, %r32, %r8;
setp.lt.u32	%p10, %r70, %r29;
@%p10 bra BB448_6;

BB448_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot449[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b32 %r<103>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot449;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r81, 0;
mov.pred %p1, 0;
@%p1 bra BB449_2;

BB449_1:
mul.wide.s32 %rd22, %r81, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r81, %r81, 1;
setp.lt.u32	%p2, %r81, 27;
@%p2 bra BB449_1;

BB449_2:
mov.u32 %r82, 0;
@%p1 bra BB449_4;

BB449_3:
mul.wide.s32 %rd26, %r82, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r82, %r82, 1;
setp.lt.u32	%p4, %r82, 27;
@%p4 bra BB449_3;

BB449_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r95, %r53, %r54, %r55;
setp.ge.u32	%p5, %r95, %r42;
@%p5 bra BB449_11;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB449_6:
mov.u32 %r85, %r95;
mov.u32 %r15, %r85;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r102, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r83, %r11;
mov.u32 %r93, %r15;
mov.u32 %r94, %r15;
mov.u32 %r101, %r59;
@%p6 bra BB449_8;

BB449_7:
mov.u32 %r17, %r94;
mov.u32 %r16, %r83;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r102, %r62, %r61, %r102;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r83, %r21;
mov.u32 %r93, %r20;
mov.u32 %r94, %r20;
mov.u32 %r96, %r102;
mov.u32 %r101, %r96;
@%p7 bra BB449_7;

BB449_8:
mov.u32 %r23, %r101;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r93, %r23;
mov.u32 %r100, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r84, %r13;
mov.u32 %r92, %r15;
mov.u32 %r91, %r15;
mov.u32 %r99, %r59;
@%p8 bra BB449_10;

BB449_9:
mov.u32 %r25, %r84;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r92, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r100, %r67, %r66, %r100;
div.u32 %r92, %r92, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r84, %r30;
mov.u32 %r91, %r92;
mov.u32 %r99, %r100;
@%p9 bra BB449_9;

BB449_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r68, %r14, %r91, %r99;
mul.wide.u32 %rd36, %r68, 2;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.s16 %r76, [%rd37];
ld.global.s16 %r77, [%rd39];
rem.s32 %r78, %r76, %r77;
st.global.u16 [%rd35], %r78;
mov.u32 %r80, %nctaid.x;
mad.lo.s32 %r95, %r80, %r53, %r15;
setp.lt.u32	%p10, %r95, %r42;
@%p10 bra BB449_6;

BB449_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot450[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b32 %r<106>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot450;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r73, 0;
mov.pred %p1, 0;
@%p1 bra BB450_2;

BB450_1:
mul.wide.s32 %rd31, %r73, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r73, %r73, 1;
setp.lt.u32	%p2, %r73, 27;
@%p2 bra BB450_1;

BB450_2:
mov.u32 %r74, 0;
@%p1 bra BB450_4;

BB450_3:
mul.wide.s32 %rd35, %r74, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r74, %r74, 1;
setp.lt.u32	%p4, %r74, 27;
@%p4 bra BB450_3;

BB450_4:
mov.u32 %r75, 0;
@%p1 bra BB450_6;

BB450_5:
mul.wide.s32 %rd39, %r75, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r75, %r75, 1;
setp.lt.u32	%p6, %r75, 27;
@%p6 bra BB450_5;

BB450_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r94, %r46, %r47, %r48;
setp.ge.u32	%p7, %r94, %r42;
@%p7 bra BB450_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r49, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd17, %rd5, %rd48;

BB450_8:
mov.u32 %r79, %r94;
mov.u32 %r14, %r79;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r105, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r76, %r8;
mov.u32 %r92, %r14;
mov.u32 %r93, %r14;
mov.u32 %r104, %r53;
@%p8 bra BB450_10;

BB450_9:
mov.u32 %r16, %r93;
mov.u32 %r15, %r76;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r105, %r56, %r55, %r105;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r76, %r20;
mov.u32 %r92, %r19;
mov.u32 %r93, %r19;
mov.u32 %r95, %r105;
mov.u32 %r104, %r95;
@%p9 bra BB450_9;

BB450_10:
mov.u32 %r22, %r104;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r92, %r22;
mov.u32 %r103, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r77, %r10;
mov.u32 %r91, %r14;
mov.u32 %r90, %r14;
mov.u32 %r102, %r53;
@%p10 bra BB450_12;

BB450_11:
mov.u32 %r24, %r77;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r91, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r103, %r61, %r60, %r103;
div.u32 %r91, %r91, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r77, %r29;
mov.u32 %r90, %r91;
mov.u32 %r102, %r103;
@%p11 bra BB450_11;

BB450_12:
mul.wide.u32 %rd49, %r23, 2;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r90, %r102;
mov.u32 %r101, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r78, %r12;
mov.u32 %r89, %r14;
mov.u32 %r88, %r14;
mov.u32 %r100, %r53;
@%p12 bra BB450_14;

BB450_13:
mov.u32 %r33, %r78;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r89, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r101, %r66, %r65, %r101;
div.u32 %r89, %r89, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r78, %r38;
mov.u32 %r88, %r89;
mov.u32 %r100, %r101;
@%p13 bra BB450_13;

BB450_14:
mul.wide.u32 %rd50, %r32, 2;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r67, %r13, %r88, %r100;
mul.wide.u32 %rd52, %r67, 2;
add.s64 %rd53, %rd14, %rd52;
ld.global.s16 %r68, [%rd51];
ld.global.s16 %r69, [%rd53];
rem.s32 %r70, %r68, %r69;
st.global.u16 [%rd24], %r70;
mov.u32 %r72, %nctaid.x;
mad.lo.s32 %r94, %r72, %r46, %r14;
setp.lt.u32	%p14, %r94, %r42;
@%p14 bra BB450_8;

BB450_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b32 %r<8>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB451_3;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB451_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd3, %rd23;
mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd5, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
ld.global.s16 %r5, [%rd27];
ld.global.s16 %r6, [%rd30];
rem.s32 %r7, %r5, %r6;
st.global.u16 [%rd24], %r7;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p2, %rd31, %rd18;
@%p2 bra BB451_2;

BB451_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot452[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b32 %r<48>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot452;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorCFmodOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r42, 0;
mov.pred %p1, 0;
@%p1 bra BB452_2;

BB452_1:
mul.wide.s32 %rd76, %r42, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r42, %r42, 1;
setp.lt.u32	%p2, %r42, 52;
@%p2 bra BB452_1;

BB452_2:
mov.u32 %r43, 0;
@%p1 bra BB452_4;

BB452_3:
mul.wide.s32 %rd80, %r43, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p4, %r43, 52;
@%p4 bra BB452_3;

BB452_4:
mov.u32 %r44, 0;
@%p1 bra BB452_6;

BB452_5:
mul.wide.s32 %rd84, %r44, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r44, %r44, 1;
setp.lt.u32	%p6, %r44, 52;
@%p6 bra BB452_5;

BB452_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB452_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
mul.wide.s32 %rd93, %r22, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r23, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r24, 8;
add.s64 %rd21, %rd5, %rd95;

BB452_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r45, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB452_13;

BB452_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r45;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB452_11;
bra.uni BB452_10;

BB452_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB452_12;

BB452_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB452_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r45, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB452_9;

BB452_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r46, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB452_18;

BB452_14:
mov.u32 %r12, %r46;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB452_16;
bra.uni BB452_15;

BB452_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB452_17;

BB452_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB452_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r46, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB452_14;

BB452_18:
shl.b64 %rd111, %rd39, 1;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r47, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB452_23;

BB452_19:
mov.u32 %r14, %r47;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB452_21;
bra.uni BB452_20;

BB452_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB452_22;

BB452_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB452_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r47, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB452_19;

BB452_23:
shl.b64 %rd117, %rd56, 1;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd122, %rd18, %rd121;
ld.global.s16 %r37, [%rd118];
ld.global.s16 %r38, [%rd122];
rem.s32 %r39, %r37, %r38;
st.global.u16 [%rd54], %r39;
mov.u32 %r40, %nctaid.x;
mul.wide.u32 %rd123, %r40, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p17, %rd151, %rd72;
@%p17 bra BB452_8;

BB452_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<13>;
.reg .b32 %r<14>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r13, %r1, %r9, %r10;
setp.ge.u32	%p1, %r13, %r8;
@%p1 bra BB453_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB453_2:
mul.lo.s32 %r12, %r13, %r7;
mul.wide.u32 %rd3, %r12, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %rs11, [%rd4];
setp.lt.s16	%p2, %rs11, %rs6;
selp.b16	%rs12, %rs6, %rs11, %p2;
st.global.u16 [%rd4], %rs12;
add.s32 %r13, %r4, %r13;
setp.lt.u32	%p3, %r13, %r8;
@%p3 bra BB453_2;

BB453_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<5>;
.reg .b32 %r<39>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r3, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r38, %r3, %r28, %r29;
setp.ge.u32	%p1, %r38, %r19;
@%p1 bra BB454_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r3;

BB454_2:
mul.hi.u32 %r31, %r38, %r22;
add.s32 %r32, %r31, %r38;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r38, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %rs3, [%rd4];
setp.lt.s16	%p2, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p2;
st.global.u16 [%rd4], %rs4;
add.s32 %r38, %r8, %r38;
setp.lt.u32	%p3, %r38, %r19;
@%p3 bra BB454_2;

BB454_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot455[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<5>;
.reg .b32 %r<41>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot455;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB455_2;

BB455_1:
mul.wide.s32 %rd10, %r30, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 27;
@%p2 bra BB455_1;

BB455_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r37, %r3, %r20, %r21;
setp.ge.u32	%p3, %r37, %r18;
@%p3 bra BB455_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB455_4:
mov.u32 %r32, %r37;
mov.u32 %r8, %r32;
mov.u64 %rd18, %rd5;
mov.u32 %r39, 0;
mov.u32 %r40, %r39;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r31, %r5;
mov.u32 %r35, %r8;
mov.u32 %r36, %r8;
@%p4 bra BB455_6;

BB455_5:
mov.u32 %r10, %r36;
mov.u32 %r9, %r31;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r40, %r28, %r27, %r40;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r31, %r14;
mov.u32 %r35, %r13;
mov.u32 %r36, %r13;
mov.u32 %r39, %r40;
@%p5 bra BB455_5;

BB455_6:
mad.lo.s32 %r29, %r6, %r35, %r39;
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd17, %rd4, %rd16;
ld.global.u16 %rs3, [%rd17];
setp.lt.s16	%p6, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p6;
st.global.u16 [%rd17], %rs4;
add.s32 %r37, %r7, %r8;
setp.lt.u32	%p7, %r37, %r18;
@%p7 bra BB455_4;

BB455_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<5>;
.reg .b32 %r<5>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB456_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB456_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd3, %rd15;
ld.global.u16 %rs3, [%rd16];
setp.lt.s16	%p2, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p2;
st.global.u16 [%rd16], %rs4;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p3, %rd17, %rd10;
@%p3 bra BB456_2;

BB456_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot457[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<5>;
.reg .b32 %r<19>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot457;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I16TensorMaxValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r17, 0;
mov.pred %p1, 0;
@%p1 bra BB457_2;

BB457_1:
mul.wide.s32 %rd28, %r17, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r17, %r17, 1;
setp.lt.u32	%p2, %r17, 52;
@%p2 bra BB457_1;

BB457_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB457_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB457_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r18, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB457_9;

BB457_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r18;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB457_7;
bra.uni BB457_6;

BB457_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB457_8;

BB457_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB457_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r18, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB457_5;

BB457_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd6, %rd44;
ld.global.u16 %rs3, [%rd45];
setp.lt.s16	%p7, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p7;
st.global.u16 [%rd45], %rs4;
mov.u32 %r15, %nctaid.x;
mul.wide.u32 %rd46, %r15, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p8, %rd56, %rd26;
@%p8 bra BB457_4;

BB457_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<21>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs10, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB458_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB458_2:
mul.lo.s32 %r14, %r16, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r16, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs19, [%rd8];
setp.lt.s16	%p2, %rs19, %rs10;
selp.b16	%rs20, %rs10, %rs19, %p2;
st.global.u16 [%rd6], %rs20;
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p3, %r16, %r10;
@%p3 bra BB458_2;

BB458_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<13>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r3, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r3, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB459_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r3;
cvta.to.global.u64 %rd2, %rd4;

BB459_2:
mul.lo.s32 %r33, %r41, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r41, %r24;
add.s32 %r35, %r34, %r41;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r41, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs11, [%rd8];
setp.lt.s16	%p2, %rs11, %rs6;
selp.b16	%rs12, %rs6, %rs11, %p2;
st.global.u16 [%rd6], %rs12;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p3, %r41, %r21;
@%p3 bra BB459_2;

BB459_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot460[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<13>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot460;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB460_2;

BB460_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB460_1;

BB460_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB460_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB460_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB460_6;

BB460_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB460_5;

BB460_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r38, %r42;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs11, [%rd21];
setp.lt.s16	%p6, %rs11, %rs6;
selp.b16	%rs12, %rs6, %rs11, %p6;
st.global.u16 [%rd17], %rs12;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p7, %r40, %r19;
@%p7 bra BB460_4;

BB460_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<13>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r1, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB461_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r1;
cvta.to.global.u64 %rd2, %rd3;

BB461_2:
mul.hi.u32 %r33, %r41, %r24;
add.s32 %r34, %r33, %r41;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r41, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r41, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs11, [%rd8];
setp.lt.s16	%p2, %rs11, %rs6;
selp.b16	%rs12, %rs6, %rs11, %p2;
st.global.u16 [%rd6], %rs12;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p3, %r41, %r21;
@%p3 bra BB461_2;

BB461_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<5>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r66, %r47, %r48, %r49;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB462_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB462_2:
mul.hi.u32 %r50, %r66, %r33;
add.s32 %r51, %r50, %r66;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r66, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r66, %r41;
add.s32 %r58, %r57, %r66;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs3, [%rd8];
setp.lt.s16	%p2, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p2;
st.global.u16 [%rd6], %rs4;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r47, %r66;
setp.lt.u32	%p3, %r66, %r30;
@%p3 bra BB462_2;

BB462_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot463[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<5>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot463;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB463_2;

BB463_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB463_1;

BB463_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB463_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB463_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB463_6;

BB463_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB463_5;

BB463_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r63, %r67;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs3, [%rd21];
setp.lt.s16	%p6, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p6;
st.global.u16 [%rd19], %rs4;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p7, %r65, %r30;
@%p7 bra BB463_4;

BB463_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot464[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<13>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot464;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB464_2;

BB464_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB464_1;

BB464_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB464_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB464_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB464_6;

BB464_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB464_5;

BB464_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs11, [%rd21];
setp.lt.s16	%p6, %rs11, %rs6;
selp.b16	%rs12, %rs6, %rs11, %p6;
st.global.u16 [%rd19], %rs12;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p7, %r40, %r19;
@%p7 bra BB464_4;

BB464_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot465[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<5>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot465;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB465_2;

BB465_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB465_1;

BB465_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB465_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB465_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB465_6;

BB465_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r68, %r47, %r46, %r68;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB465_5;

BB465_6:
mad.lo.s32 %r48, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs3, [%rd21];
setp.lt.s16	%p6, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p6;
st.global.u16 [%rd19], %rs4;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r39, %r11;
setp.lt.u32	%p7, %r65, %r29;
@%p7 bra BB465_4;

BB465_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot466[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<5>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot466;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB466_2;

BB466_1:
mul.wide.s32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB466_1;

BB466_2:
mov.u32 %r51, 0;
@%p1 bra BB466_4;

BB466_3:
mul.wide.s32 %rd24, %r51, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB466_3;

BB466_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB466_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB466_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB466_8;

BB466_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB466_7;

BB466_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB466_10;

BB466_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB466_9;

BB466_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %rs3, [%rd35];
setp.lt.s16	%p10, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p10;
st.global.u16 [%rd33], %rs4;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r64, %r49, %r32, %r10;
setp.lt.u32	%p11, %r64, %r29;
@%p11 bra BB466_6;

BB466_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<5>;
.reg .b32 %r<5>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB467_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB467_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs3, [%rd23];
setp.lt.s16	%p2, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p2;
st.global.u16 [%rd20], %rs4;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p3, %rd24, %rd14;
@%p3 bra BB467_2;

BB467_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot468[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<5>;
.reg .b32 %r<32>;
.reg .b64 %rd<113>;


mov.u64 %rd112, __local_depot468;
cvta.local.u64 %SP, %rd112;
ld.param.u64 %rd49, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I16TensorMaxValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd50, %SP, 416;
cvta.to.local.u64 %rd2, %rd50;
add.u64 %rd51, %SP, 0;
cvta.to.local.u64 %rd3, %rd51;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB468_2;

BB468_1:
mul.wide.s32 %rd52, %r28, 8;
add.s64 %rd53, %rd4, %rd52;
ld.param.u64 %rd54, [%rd53];
add.s64 %rd55, %rd2, %rd52;
st.local.u64 [%rd55], %rd54;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB468_1;

BB468_2:
mov.u32 %r29, 0;
@%p1 bra BB468_4;

BB468_3:
mul.wide.s32 %rd56, %r29, 8;
add.s64 %rd57, %rd1, %rd56;
ld.param.u64 %rd58, [%rd57];
add.s64 %rd59, %rd3, %rd56;
st.local.u64 [%rd59], %rd58;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB468_3;

BB468_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd60, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd61, %r15;
add.s64 %rd104, %rd60, %rd61;
setp.ge.u64	%p5, %rd104, %rd49;
@%p5 bra BB468_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd62, [%rd2];
cvta.to.global.u64 %rd10, %rd62;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd63, [%rd3];
cvta.to.global.u64 %rd12, %rd63;
mul.wide.s32 %rd64, %r16, 8;
add.s64 %rd13, %rd2, %rd64;
mul.wide.s32 %rd65, %r17, 8;
add.s64 %rd14, %rd3, %rd65;

BB468_6:
mov.u64 %rd90, %rd104;
mov.u64 %rd15, %rd90;
mov.u64 %rd86, %rd13;
mov.u64 %rd67, 0;
mov.u64 %rd111, %rd67;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd101, %rd15;
mov.u64 %rd102, %rd15;
mov.u64 %rd110, %rd67;
@%p6 bra BB468_11;

BB468_7:
mov.u64 %rd18, %rd102;
mov.u32 %r7, %r30;
ld.local.u64 %rd21, [%rd86];
or.b64 %rd68, %rd18, %rd21;
and.b64 %rd69, %rd68, -4294967296;
setp.eq.s64	%p7, %rd69, 0;
@%p7 bra BB468_9;
bra.uni BB468_8;

BB468_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd103, %r20;
cvt.u64.u32	%rd87, %r21;
bra.uni BB468_10;

BB468_8:
div.u64 %rd103, %rd18, %rd21;
rem.u64 %rd87, %rd18, %rd21;

BB468_10:
mov.u64 %rd26, %rd103;
ld.local.u64 %rd70, [%rd86+200];
mul.lo.s64 %rd71, %rd70, %rd87;
add.s64 %rd111, %rd71, %rd111;
add.s64 %rd86, %rd86, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd101, %rd26;
mov.u64 %rd102, %rd26;
mov.u64 %rd105, %rd111;
mov.u64 %rd110, %rd105;
@%p8 bra BB468_7;

BB468_11:
mov.u64 %rd31, %rd110;
mov.u64 %rd88, %rd14;
mul.lo.s64 %rd74, %rd9, %rd101;
add.s64 %rd33, %rd74, %rd31;
mov.u64 %rd109, %rd67;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd99, %rd15;
mov.u64 %rd98, %rd15;
mov.u64 %rd108, %rd67;
@%p9 bra BB468_16;

BB468_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd37, [%rd88];
or.b64 %rd75, %rd99, %rd37;
and.b64 %rd76, %rd75, -4294967296;
setp.eq.s64	%p10, %rd76, 0;
@%p10 bra BB468_14;
bra.uni BB468_13;

BB468_14:
cvt.u32.u64	%r22, %rd37;
cvt.u32.u64	%r23, %rd99;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd100, %r24;
cvt.u64.u32	%rd89, %r25;
bra.uni BB468_15;

BB468_13:
div.u64 %rd100, %rd99, %rd37;
rem.u64 %rd89, %rd99, %rd37;

BB468_15:
mov.u64 %rd99, %rd100;
ld.local.u64 %rd77, [%rd88+200];
mul.lo.s64 %rd78, %rd77, %rd89;
add.s64 %rd109, %rd78, %rd109;
add.s64 %rd88, %rd88, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd98, %rd99;
mov.u64 %rd108, %rd109;
@%p11 bra BB468_12;

BB468_16:
shl.b64 %rd79, %rd33, 1;
add.s64 %rd80, %rd10, %rd79;
mul.lo.s64 %rd81, %rd11, %rd98;
add.s64 %rd82, %rd81, %rd108;
shl.b64 %rd83, %rd82, 1;
add.s64 %rd84, %rd12, %rd83;
ld.global.u16 %rs3, [%rd84];
setp.lt.s16	%p12, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p12;
st.global.u16 [%rd80], %rs4;
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd85, %r26, %r14;
add.s64 %rd104, %rd85, %rd15;
setp.lt.u64	%p13, %rd104, %rd49;
@%p13 bra BB468_6;

BB468_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u32 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<13>;
.reg .b32 %r<14>;
.reg .b64 %rd<5>;


ld.param.u32 %r7, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r8, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r9, %ctaid.x;
mov.u32 %r10, %tid.x;
mad.lo.s32 %r13, %r1, %r9, %r10;
setp.ge.u32	%p1, %r13, %r8;
@%p1 bra BB469_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r11, %nctaid.x;
mul.lo.s32 %r4, %r11, %r1;

BB469_2:
mul.lo.s32 %r12, %r13, %r7;
mul.wide.u32 %rd3, %r12, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %rs11, [%rd4];
setp.gt.s16	%p2, %rs11, %rs6;
selp.b16	%rs12, %rs6, %rs11, %p2;
st.global.u16 [%rd4], %rs12;
add.s32 %r13, %r4, %r13;
setp.lt.u32	%p3, %r13, %r8;
@%p3 bra BB469_2;

BB469_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[40],
.param .u32 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<5>;
.reg .b32 %r<39>;
.reg .b64 %rd<5>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+16];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLi2EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r3, %ntid.x;
mov.u32 %r28, %ctaid.x;
mov.u32 %r29, %tid.x;
mad.lo.s32 %r38, %r3, %r28, %r29;
setp.ge.u32	%p1, %r38, %r19;
@%p1 bra BB470_3;

cvta.to.global.u64 %rd1, %rd2;
mov.u32 %r30, %nctaid.x;
mul.lo.s32 %r8, %r30, %r3;

BB470_2:
mul.hi.u32 %r31, %r38, %r22;
add.s32 %r32, %r31, %r38;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r38, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd3, %r37, 2;
add.s64 %rd4, %rd1, %rd3;
ld.global.u16 %rs3, [%rd4];
setp.gt.s16	%p2, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p2;
st.global.u16 [%rd4], %rs4;
add.s32 %r38, %r8, %r38;
setp.lt.u32	%p3, %r38, %r19;
@%p3 bra BB470_2;

BB470_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[216],
.param .u32 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot471[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<5>;
.reg .b32 %r<41>;
.reg .b64 %rd<20>;


mov.u64 %rd19, __local_depot471;
cvta.local.u64 %SP, %rd19;
ld.param.u32 %r18, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsjLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd9, %SP, 0;
cvta.to.local.u64 %rd1, %rd9;
mov.u32 %r30, 0;
mov.pred %p1, 0;
@%p1 bra BB471_2;

BB471_1:
mul.wide.s32 %rd10, %r30, 8;
add.s64 %rd11, %rd2, %rd10;
ld.param.u64 %rd12, [%rd11];
add.s64 %rd13, %rd1, %rd10;
st.local.u64 [%rd13], %rd12;
add.s32 %r30, %r30, 1;
setp.lt.u32	%p2, %r30, 27;
@%p2 bra BB471_1;

BB471_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %tid.x;
mad.lo.s32 %r37, %r3, %r20, %r21;
setp.ge.u32	%p3, %r37, %r18;
@%p3 bra BB471_7;

ld.local.u32 %r22, [%rd1+208];
add.s32 %r5, %r22, -1;
ld.local.u32 %r6, [%rd1+108];
ld.local.u64 %rd14, [%rd1];
cvta.to.global.u64 %rd4, %rd14;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r7, %r23, %r3;
mul.wide.s32 %rd15, %r22, 4;
add.s64 %rd5, %rd1, %rd15;

BB471_4:
mov.u32 %r32, %r37;
mov.u32 %r8, %r32;
mov.u64 %rd18, %rd5;
mov.u32 %r39, 0;
mov.u32 %r40, %r39;
setp.lt.s32	%p4, %r5, 1;
mov.u32 %r31, %r5;
mov.u32 %r35, %r8;
mov.u32 %r36, %r8;
@%p4 bra BB471_6;

BB471_5:
mov.u32 %r10, %r36;
mov.u32 %r9, %r31;
ld.local.u32 %r26, [%rd18+4];
rem.u32 %r27, %r10, %r26;
ld.local.u32 %r28, [%rd18+104];
mad.lo.s32 %r40, %r28, %r27, %r40;
div.u32 %r13, %r10, %r26;
add.s64 %rd18, %rd18, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r31, %r14;
mov.u32 %r35, %r13;
mov.u32 %r36, %r13;
mov.u32 %r39, %r40;
@%p5 bra BB471_5;

BB471_6:
mad.lo.s32 %r29, %r6, %r35, %r39;
mul.wide.u32 %rd16, %r29, 2;
add.s64 %rd17, %rd4, %rd16;
ld.global.u16 %rs3, [%rd17];
setp.gt.s16	%p6, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p6;
st.global.u16 [%rd17], %rs4;
add.s32 %r37, %r7, %r8;
setp.lt.u32	%p7, %r37, %r18;
@%p7 bra BB471_4;

BB471_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[16],
.param .u64 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<5>;
.reg .b32 %r<5>;
.reg .b64 %rd<18>;


ld.param.u64 %rd9, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0+8];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLi1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd11, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd12, %r3;
add.s64 %rd17, %rd11, %rd12;
setp.ge.u64	%p1, %rd17, %rd10;
@%p1 bra BB472_3;

cvta.to.global.u64 %rd3, %rd8;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd13, %r4;
mul.lo.s64 %rd5, %rd13, %rd1;

BB472_2:
mul.lo.s64 %rd14, %rd17, %rd9;
shl.b64 %rd15, %rd14, 1;
add.s64 %rd16, %rd3, %rd15;
ld.global.u16 %rs3, [%rd16];
setp.gt.s16	%p2, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p2;
st.global.u16 [%rd16], %rs4;
add.s64 %rd17, %rd5, %rd17;
setp.lt.u64	%p3, %rd17, %rd10;
@%p3 bra BB472_2;

BB472_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0[416],
.param .u64 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1,
.param .align 2 .b8 _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2[2]
)
{
.local .align 8 .b8 __local_depot473[416];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<5>;
.reg .b32 %r<19>;
.reg .b64 %rd<61>;


mov.u64 %rd60, __local_depot473;
cvta.local.u64 %SP, %rd60;
ld.param.u64 %rd26, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_1];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply1I16TensorMinValueOpIsEsmLin1EEv10OffsetInfoIT0_T1_XT2_EES4_T__param_0;
add.u64 %rd27, %SP, 0;
cvta.to.local.u64 %rd1, %rd27;
mov.u32 %r17, 0;
mov.pred %p1, 0;
@%p1 bra BB473_2;

BB473_1:
mul.wide.s32 %rd28, %r17, 8;
add.s64 %rd29, %rd2, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd1, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r17, %r17, 1;
setp.lt.u32	%p2, %r17, 52;
@%p2 bra BB473_1;

BB473_2:
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %ntid.x;
mul.wide.u32 %rd32, %r8, %r7;
mov.u32 %r9, %tid.x;
cvt.u64.u32	%rd33, %r9;
add.s64 %rd56, %rd32, %rd33;
setp.ge.u64	%p3, %rd56, %rd26;
@%p3 bra BB473_10;

ld.local.u32 %r10, [%rd1+408];
add.s32 %r3, %r10, -1;
ld.local.u64 %rd5, [%rd1+208];
ld.local.u64 %rd34, [%rd1];
cvta.to.global.u64 %rd6, %rd34;
mul.wide.s32 %rd35, %r10, 8;
add.s64 %rd7, %rd1, %rd35;

BB473_4:
mov.u64 %rd49, %rd56;
mov.u64 %rd8, %rd49;
mov.u64 %rd47, %rd7;
mov.u64 %rd58, 0;
mov.u64 %rd59, %rd58;
setp.lt.s32	%p4, %r3, 1;
mov.u32 %r18, %r3;
mov.u64 %rd53, %rd8;
mov.u64 %rd54, %rd8;
@%p4 bra BB473_9;

BB473_5:
mov.u64 %rd11, %rd54;
mov.u32 %r4, %r18;
ld.local.u64 %rd14, [%rd47];
or.b64 %rd38, %rd11, %rd14;
and.b64 %rd39, %rd38, -4294967296;
setp.eq.s64	%p5, %rd39, 0;
@%p5 bra BB473_7;
bra.uni BB473_6;

BB473_7:
cvt.u32.u64	%r11, %rd14;
cvt.u32.u64	%r12, %rd11;
div.u32 %r13, %r12, %r11;
rem.u32 %r14, %r12, %r11;
cvt.u64.u32	%rd55, %r13;
cvt.u64.u32	%rd48, %r14;
bra.uni BB473_8;

BB473_6:
div.u64 %rd55, %rd11, %rd14;
rem.u64 %rd48, %rd11, %rd14;

BB473_8:
mov.u64 %rd19, %rd55;
ld.local.u64 %rd40, [%rd47+200];
mul.lo.s64 %rd41, %rd40, %rd48;
add.s64 %rd59, %rd41, %rd59;
add.s64 %rd47, %rd47, -8;
add.s32 %r5, %r4, -1;
setp.gt.s32	%p6, %r5, 0;
mov.u32 %r18, %r5;
mov.u64 %rd53, %rd19;
mov.u64 %rd54, %rd19;
mov.u64 %rd58, %rd59;
@%p6 bra BB473_5;

BB473_9:
mul.lo.s64 %rd42, %rd5, %rd53;
add.s64 %rd43, %rd42, %rd58;
shl.b64 %rd44, %rd43, 1;
add.s64 %rd45, %rd6, %rd44;
ld.global.u16 %rs3, [%rd45];
setp.gt.s16	%p7, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p7;
st.global.u16 [%rd45], %rs4;
mov.u32 %r15, %nctaid.x;
mul.wide.u32 %rd46, %r15, %r8;
add.s64 %rd56, %rd46, %rd8;
setp.lt.u64	%p8, %rd56, %rd26;
@%p8 bra BB473_4;

BB473_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<21>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs10, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB474_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB474_2:
mul.lo.s32 %r14, %r16, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r16, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs19, [%rd8];
setp.gt.s16	%p2, %rs19, %rs10;
selp.b16	%rs20, %rs10, %rs19, %p2;
st.global.u16 [%rd6], %rs20;
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p3, %r16, %r10;
@%p3 bra BB474_2;

BB474_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<13>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r3, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r3, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB475_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r3;
cvta.to.global.u64 %rd2, %rd4;

BB475_2:
mul.lo.s32 %r33, %r41, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r41, %r24;
add.s32 %r35, %r34, %r41;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r41, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs11, [%rd8];
setp.gt.s16	%p2, %rs11, %rs6;
selp.b16	%rs12, %rs6, %rs11, %p2;
st.global.u16 [%rd6], %rs12;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p3, %r41, %r21;
@%p3 bra BB475_2;

BB475_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot476[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<13>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot476;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB476_2;

BB476_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB476_1;

BB476_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB476_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB476_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB476_6;

BB476_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB476_5;

BB476_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r38, %r42;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs11, [%rd21];
setp.gt.s16	%p6, %rs11, %rs6;
selp.b16	%rs12, %rs6, %rs11, %p6;
st.global.u16 [%rd17], %rs12;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p7, %r40, %r19;
@%p7 bra BB476_4;

BB476_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<13>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r1, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB477_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r1;
cvta.to.global.u64 %rd2, %rd3;

BB477_2:
mul.hi.u32 %r33, %r41, %r24;
add.s32 %r34, %r33, %r41;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r41, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r41, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs11, [%rd8];
setp.gt.s16	%p2, %rs11, %rs6;
selp.b16	%rs12, %rs6, %rs11, %p2;
st.global.u16 [%rd6], %rs12;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p3, %r41, %r21;
@%p3 bra BB477_2;

BB477_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<5>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r66, %r47, %r48, %r49;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB478_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB478_2:
mul.hi.u32 %r50, %r66, %r33;
add.s32 %r51, %r50, %r66;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r66, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r66, %r41;
add.s32 %r58, %r57, %r66;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs3, [%rd8];
setp.gt.s16	%p2, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p2;
st.global.u16 [%rd6], %rs4;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r47, %r66;
setp.lt.u32	%p3, %r66, %r30;
@%p3 bra BB478_2;

BB478_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot479[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<5>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot479;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB479_2;

BB479_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB479_1;

BB479_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB479_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB479_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB479_6;

BB479_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB479_5;

BB479_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r63, %r67;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs3, [%rd21];
setp.gt.s16	%p6, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p6;
st.global.u16 [%rd19], %rs4;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p7, %r65, %r30;
@%p7 bra BB479_4;

BB479_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot480[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<13>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot480;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs6, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB480_2;

BB480_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB480_1;

BB480_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB480_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB480_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB480_6;

BB480_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB480_5;

BB480_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs11, [%rd21];
setp.gt.s16	%p6, %rs11, %rs6;
selp.b16	%rs12, %rs6, %rs11, %p6;
st.global.u16 [%rd19], %rs12;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p7, %r40, %r19;
@%p7 bra BB480_4;

BB480_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot481[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<8>;
.reg .b16 %rs<5>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot481;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB481_2;

BB481_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB481_1;

BB481_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB481_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB481_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB481_6;

BB481_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r68, %r47, %r46, %r68;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB481_5;

BB481_6:
mad.lo.s32 %r48, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs3, [%rd21];
setp.gt.s16	%p6, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p6;
st.global.u16 [%rd19], %rs4;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r39, %r11;
setp.lt.u32	%p7, %r65, %r29;
@%p7 bra BB481_4;

BB481_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot482[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<12>;
.reg .b16 %rs<5>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot482;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB482_2;

BB482_1:
mul.wide.s32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB482_1;

BB482_2:
mov.u32 %r51, 0;
@%p1 bra BB482_4;

BB482_3:
mul.wide.s32 %rd24, %r51, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB482_3;

BB482_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB482_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB482_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB482_8;

BB482_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB482_7;

BB482_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB482_10;

BB482_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB482_9;

BB482_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %rs3, [%rd35];
setp.gt.s16	%p10, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p10;
st.global.u16 [%rd33], %rs4;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r64, %r49, %r32, %r10;
setp.lt.u32	%p11, %r64, %r29;
@%p11 bra BB482_6;

BB482_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.reg .pred %p<4>;
.reg .b16 %rs<5>;
.reg .b32 %r<5>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB483_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB483_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs3, [%rd23];
setp.gt.s16	%p2, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p2;
st.global.u16 [%rd20], %rs4;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p3, %rd24, %rd14;
@%p3 bra BB483_2;

BB483_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot484[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<5>;
.reg .b32 %r<32>;
.reg .b64 %rd<113>;


mov.u64 %rd112, __local_depot484;
cvta.local.u64 %SP, %rd112;
ld.param.u64 %rd49, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.u16 %rs2, [_Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I16TensorMinValueOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd50, %SP, 416;
cvta.to.local.u64 %rd2, %rd50;
add.u64 %rd51, %SP, 0;
cvta.to.local.u64 %rd3, %rd51;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB484_2;

BB484_1:
mul.wide.s32 %rd52, %r28, 8;
add.s64 %rd53, %rd4, %rd52;
ld.param.u64 %rd54, [%rd53];
add.s64 %rd55, %rd2, %rd52;
st.local.u64 [%rd55], %rd54;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB484_1;

BB484_2:
mov.u32 %r29, 0;
@%p1 bra BB484_4;

BB484_3:
mul.wide.s32 %rd56, %r29, 8;
add.s64 %rd57, %rd1, %rd56;
ld.param.u64 %rd58, [%rd57];
add.s64 %rd59, %rd3, %rd56;
st.local.u64 [%rd59], %rd58;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB484_3;

BB484_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd60, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd61, %r15;
add.s64 %rd104, %rd60, %rd61;
setp.ge.u64	%p5, %rd104, %rd49;
@%p5 bra BB484_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd62, [%rd2];
cvta.to.global.u64 %rd10, %rd62;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd63, [%rd3];
cvta.to.global.u64 %rd12, %rd63;
mul.wide.s32 %rd64, %r16, 8;
add.s64 %rd13, %rd2, %rd64;
mul.wide.s32 %rd65, %r17, 8;
add.s64 %rd14, %rd3, %rd65;

BB484_6:
mov.u64 %rd90, %rd104;
mov.u64 %rd15, %rd90;
mov.u64 %rd86, %rd13;
mov.u64 %rd67, 0;
mov.u64 %rd111, %rd67;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd101, %rd15;
mov.u64 %rd102, %rd15;
mov.u64 %rd110, %rd67;
@%p6 bra BB484_11;

BB484_7:
mov.u64 %rd18, %rd102;
mov.u32 %r7, %r30;
ld.local.u64 %rd21, [%rd86];
or.b64 %rd68, %rd18, %rd21;
and.b64 %rd69, %rd68, -4294967296;
setp.eq.s64	%p7, %rd69, 0;
@%p7 bra BB484_9;
bra.uni BB484_8;

BB484_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd103, %r20;
cvt.u64.u32	%rd87, %r21;
bra.uni BB484_10;

BB484_8:
div.u64 %rd103, %rd18, %rd21;
rem.u64 %rd87, %rd18, %rd21;

BB484_10:
mov.u64 %rd26, %rd103;
ld.local.u64 %rd70, [%rd86+200];
mul.lo.s64 %rd71, %rd70, %rd87;
add.s64 %rd111, %rd71, %rd111;
add.s64 %rd86, %rd86, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd101, %rd26;
mov.u64 %rd102, %rd26;
mov.u64 %rd105, %rd111;
mov.u64 %rd110, %rd105;
@%p8 bra BB484_7;

BB484_11:
mov.u64 %rd31, %rd110;
mov.u64 %rd88, %rd14;
mul.lo.s64 %rd74, %rd9, %rd101;
add.s64 %rd33, %rd74, %rd31;
mov.u64 %rd109, %rd67;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd99, %rd15;
mov.u64 %rd98, %rd15;
mov.u64 %rd108, %rd67;
@%p9 bra BB484_16;

BB484_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd37, [%rd88];
or.b64 %rd75, %rd99, %rd37;
and.b64 %rd76, %rd75, -4294967296;
setp.eq.s64	%p10, %rd76, 0;
@%p10 bra BB484_14;
bra.uni BB484_13;

BB484_14:
cvt.u32.u64	%r22, %rd37;
cvt.u32.u64	%r23, %rd99;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd100, %r24;
cvt.u64.u32	%rd89, %r25;
bra.uni BB484_15;

BB484_13:
div.u64 %rd100, %rd99, %rd37;
rem.u64 %rd89, %rd99, %rd37;

BB484_15:
mov.u64 %rd99, %rd100;
ld.local.u64 %rd77, [%rd88+200];
mul.lo.s64 %rd78, %rd77, %rd89;
add.s64 %rd109, %rd78, %rd109;
add.s64 %rd88, %rd88, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd98, %rd99;
mov.u64 %rd108, %rd109;
@%p11 bra BB484_12;

BB484_16:
shl.b64 %rd79, %rd33, 1;
add.s64 %rd80, %rd10, %rd79;
mul.lo.s64 %rd81, %rd11, %rd98;
add.s64 %rd82, %rd81, %rd108;
shl.b64 %rd83, %rd82, 1;
add.s64 %rd84, %rd12, %rd83;
ld.global.u16 %rs3, [%rd84];
setp.gt.s16	%p12, %rs3, %rs2;
selp.b16	%rs4, %rs2, %rs3, %p12;
st.global.u16 [%rd80], %rs4;
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd85, %r26, %r14;
add.s64 %rd104, %rd85, %rd15;
setp.lt.u64	%p13, %rd104, %rd49;
@%p13 bra BB484_6;

BB484_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<26>;
.reg .b32 %r<27>;
.reg .b64 %rd<13>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs13, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r3, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r26, %r3, %r14, %r15;
setp.ge.u32	%p1, %r26, %r13;
@%p1 bra BB485_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
cvt.s32.s16	%r6, %rs13;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r7, %r16, %r3;

BB485_2:
mul.lo.s32 %r17, %r26, %r10;
mul.wide.u32 %rd7, %r17, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r18, %r26, %r1;
mul.wide.u32 %rd9, %r18, 2;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r19, %r26, %r2;
mul.wide.u32 %rd11, %r19, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %r20, [%rd8];
ld.global.u16 %r21, [%rd10];
ld.global.s16 %r22, [%rd12];
mul.lo.s32 %r23, %r21, %r22;
cvt.s32.s16 %r24, %r23;
mad.lo.s32 %r25, %r24, %r6, %r20;
st.global.u16 [%rd8], %r25;
add.s32 %r26, %r7, %r26;
setp.lt.u32	%p2, %r26, %r13;
@%p2 bra BB485_2;

BB485_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<18>;
.reg .b32 %r<52>;
.reg .b64 %rd<13>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r51, %r31, %r32, %r33;
setp.ge.u32	%p1, %r51, %r22;
@%p1 bra BB486_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvt.s32.s16	%r9, %rs9;
cvta.to.global.u64 %rd3, %rd6;

BB486_2:
mul.lo.s32 %r34, %r51, %r12;
mul.wide.u32 %rd7, %r34, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r35, %r51, %r1;
mul.wide.u32 %rd9, %r35, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r36, %r51, %r25;
add.s32 %r37, %r36, %r51;
shr.u32 %r38, %r37, %r26;
mul.lo.s32 %r39, %r38, %r28;
sub.s32 %r40, %r51, %r39;
mul.lo.s32 %r41, %r40, %r24;
mad.lo.s32 %r42, %r23, %r38, %r41;
mul.wide.u32 %rd11, %r42, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %r43, [%rd8];
ld.global.u16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
mul.lo.s32 %r46, %r44, %r45;
cvt.s32.s16 %r47, %r46;
mad.lo.s32 %r48, %r47, %r9, %r43;
st.global.u16 [%rd8], %r48;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r31, %r51;
setp.lt.u32	%p2, %r51, %r22;
@%p2 bra BB486_2;

BB486_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot487[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .b32 %r<54>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot487;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB487_2;

BB487_1:
mul.wide.s32 %rd13, %r43, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 27;
@%p2 bra BB487_1;

BB487_2:
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r50, %r22, %r23, %r24;
setp.ge.u32	%p3, %r50, %r20;
@%p3 bra BB487_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
cvt.s32.s16	%r6, %rs9;
ld.local.u32 %r25, [%rd1+208];
add.s32 %r7, %r25, -1;
mul.wide.s32 %rd17, %r25, 4;
add.s64 %rd6, %rd1, %rd17;

BB487_4:
mov.u32 %r45, %r50;
mov.u32 %r8, %r45;
mov.u64 %rd26, %rd6;
mov.u32 %r52, 0;
mov.u32 %r53, %r52;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r44, %r7;
mov.u32 %r48, %r8;
mov.u32 %r49, %r8;
@%p4 bra BB487_6;

BB487_5:
mov.u32 %r10, %r49;
mov.u32 %r9, %r44;
ld.local.u32 %r28, [%rd26+4];
rem.u32 %r29, %r10, %r28;
ld.local.u32 %r30, [%rd26+104];
mad.lo.s32 %r53, %r30, %r29, %r53;
div.u32 %r13, %r10, %r28;
add.s64 %rd26, %rd26, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r44, %r14;
mov.u32 %r48, %r13;
mov.u32 %r49, %r13;
mov.u32 %r52, %r53;
@%p5 bra BB487_5;

BB487_6:
mul.lo.s32 %r31, %r8, %r19;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r48, %r52;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r33, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r34, %r8, %r18;
mul.wide.u32 %rd24, %r34, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %r35, [%rd25];
ld.global.u16 %r36, [%rd19];
ld.global.s16 %r37, [%rd23];
mul.lo.s32 %r38, %r36, %r37;
cvt.s32.s16 %r39, %r38;
mad.lo.s32 %r40, %r39, %r6, %r35;
st.global.u16 [%rd25], %r40;
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r50, %r42, %r22, %r8;
setp.lt.u32	%p6, %r50, %r20;
@%p6 bra BB487_4;

BB487_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<18>;
.reg .b32 %r<52>;
.reg .b64 %rd<13>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r51, %r31, %r32, %r33;
setp.ge.u32	%p1, %r51, %r22;
@%p1 bra BB488_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvt.s32.s16	%r9, %rs9;
cvta.to.global.u64 %rd3, %rd5;

BB488_2:
mul.lo.s32 %r34, %r51, %r12;
mul.wide.u32 %rd7, %r34, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r35, %r51, %r25;
add.s32 %r36, %r35, %r51;
shr.u32 %r37, %r36, %r26;
mul.lo.s32 %r38, %r37, %r28;
sub.s32 %r39, %r51, %r38;
mul.lo.s32 %r40, %r39, %r24;
mad.lo.s32 %r41, %r23, %r37, %r40;
mul.wide.u32 %rd9, %r41, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r42, %r51, %r1;
mul.wide.u32 %rd11, %r42, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %r43, [%rd8];
ld.global.u16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
mul.lo.s32 %r46, %r44, %r45;
cvt.s32.s16 %r47, %r46;
mad.lo.s32 %r48, %r47, %r9, %r43;
st.global.u16 [%rd8], %r48;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r31, %r51;
setp.lt.u32	%p2, %r51, %r22;
@%p2 bra BB488_2;

BB488_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .b32 %r<77>;
.reg .b64 %rd<13>;


ld.param.u32 %r16, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r76, %r50, %r51, %r52;
setp.ge.u32	%p1, %r76, %r33;
@%p1 bra BB489_3;

cvta.to.global.u64 %rd1, %rd4;
cvt.s32.s16	%r13, %rs5;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB489_2:
mul.lo.s32 %r53, %r76, %r16;
mul.wide.u32 %rd7, %r53, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r54, %r76, %r36;
add.s32 %r55, %r54, %r76;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r76, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
mul.wide.u32 %rd9, %r60, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r61, %r76, %r44;
add.s32 %r62, %r61, %r76;
shr.u32 %r63, %r62, %r45;
mul.lo.s32 %r64, %r63, %r47;
sub.s32 %r65, %r76, %r64;
mul.lo.s32 %r66, %r65, %r43;
mad.lo.s32 %r67, %r42, %r63, %r66;
mul.wide.u32 %rd11, %r67, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %r68, [%rd8];
ld.global.u16 %r69, [%rd10];
ld.global.s16 %r70, [%rd12];
mul.lo.s32 %r71, %r69, %r70;
cvt.s32.s16 %r72, %r71;
mad.lo.s32 %r73, %r72, %r13, %r68;
st.global.u16 [%rd8], %r73;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r76, %r75, %r50, %r76;
setp.lt.u32	%p2, %r76, %r33;
@%p2 bra BB489_2;

BB489_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot490[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot490;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB490_2;

BB490_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB490_1;

BB490_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r75, %r42, %r43, %r44;
setp.ge.u32	%p3, %r75, %r32;
@%p3 bra BB490_7;

cvta.to.global.u64 %rd4, %rd10;
cvt.s32.s16	%r10, %rs5;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r11, %r45, -1;
mul.wide.s32 %rd17, %r45, 4;
add.s64 %rd6, %rd1, %rd17;

BB490_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r13, %r12, %r36;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB490_6;

BB490_5:
mov.u32 %r15, %r74;
mov.u32 %r14, %r69;
ld.local.u32 %r48, [%rd26+4];
rem.u32 %r49, %r15, %r48;
ld.local.u32 %r50, [%rd26+104];
mad.lo.s32 %r78, %r50, %r49, %r78;
div.u32 %r18, %r15, %r48;
add.s64 %rd26, %rd26, -4;
add.s32 %r19, %r14, -1;
setp.gt.s32	%p5, %r19, 0;
mov.u32 %r69, %r19;
mov.u32 %r73, %r18;
mov.u32 %r74, %r18;
mov.u32 %r77, %r78;
@%p5 bra BB490_5;

BB490_6:
add.s32 %r51, %r13, %r12;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r12, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
mul.wide.u32 %rd18, %r56, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r73, %r77;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r59, %r12, %r23;
mul.wide.u32 %rd24, %r59, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %r60, [%rd25];
ld.global.u16 %r61, [%rd19];
ld.global.s16 %r62, [%rd23];
mul.lo.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r60;
st.global.u16 [%rd25], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r42, %r12;
setp.lt.u32	%p6, %r75, %r32;
@%p6 bra BB490_4;

BB490_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot491[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .b32 %r<54>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot491;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB491_2;

BB491_1:
mul.wide.s32 %rd13, %r43, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 27;
@%p2 bra BB491_1;

BB491_2:
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r50, %r22, %r23, %r24;
setp.ge.u32	%p3, %r50, %r20;
@%p3 bra BB491_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
cvt.s32.s16	%r6, %rs9;
ld.local.u32 %r25, [%rd1+208];
add.s32 %r7, %r25, -1;
mul.wide.s32 %rd17, %r25, 4;
add.s64 %rd6, %rd1, %rd17;

BB491_4:
mov.u32 %r45, %r50;
mov.u32 %r8, %r45;
mov.u64 %rd26, %rd6;
mov.u32 %r52, 0;
mov.u32 %r53, %r52;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r44, %r7;
mov.u32 %r48, %r8;
mov.u32 %r49, %r8;
@%p4 bra BB491_6;

BB491_5:
mov.u32 %r10, %r49;
mov.u32 %r9, %r44;
ld.local.u32 %r28, [%rd26+4];
rem.u32 %r29, %r10, %r28;
ld.local.u32 %r30, [%rd26+104];
mad.lo.s32 %r53, %r30, %r29, %r53;
div.u32 %r13, %r10, %r28;
add.s64 %rd26, %rd26, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r44, %r14;
mov.u32 %r48, %r13;
mov.u32 %r49, %r13;
mov.u32 %r52, %r53;
@%p5 bra BB491_5;

BB491_6:
mul.lo.s32 %r31, %r8, %r18;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r48, %r52;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r33, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r34, %r8, %r1;
mul.wide.u32 %rd24, %r34, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %r35, [%rd19];
ld.global.u16 %r36, [%rd23];
ld.global.s16 %r37, [%rd25];
mul.lo.s32 %r38, %r36, %r37;
cvt.s32.s16 %r39, %r38;
mad.lo.s32 %r40, %r39, %r6, %r35;
st.global.u16 [%rd19], %r40;
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r50, %r42, %r22, %r8;
setp.lt.u32	%p6, %r50, %r20;
@%p6 bra BB491_4;

BB491_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot492[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot492;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB492_2;

BB492_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB492_1;

BB492_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r75, %r41, %r42, %r43;
setp.ge.u32	%p3, %r75, %r31;
@%p3 bra BB492_7;

cvta.to.global.u64 %rd4, %rd10;
cvt.s32.s16	%r10, %rs5;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r11, %r44, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB492_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB492_6;

BB492_5:
mov.u32 %r14, %r74;
mov.u32 %r13, %r69;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r78, %r49, %r48, %r78;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r69, %r18;
mov.u32 %r73, %r17;
mov.u32 %r74, %r17;
mov.u32 %r77, %r78;
@%p5 bra BB492_5;

BB492_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r73, %r77;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r52, %r12, %r35;
add.s32 %r53, %r52, %r12;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r12, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r59, %r12, %r22;
mul.wide.u32 %rd24, %r59, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %r60, [%rd25];
ld.global.u16 %r61, [%rd21];
ld.global.s16 %r62, [%rd23];
mul.lo.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r60;
st.global.u16 [%rd25], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r41, %r12;
setp.lt.u32	%p6, %r75, %r31;
@%p6 bra BB492_4;

BB492_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot493[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<10>;
.reg .b32 %r<83>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot493;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB493_2;

BB493_1:
mul.wide.s32 %rd20, %r61, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB493_1;

BB493_2:
mov.u32 %r62, 0;
@%p1 bra BB493_4;

BB493_3:
mul.wide.s32 %rd24, %r62, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p4, %r62, 27;
@%p4 bra BB493_3;

BB493_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r75, %r33, %r34, %r35;
setp.ge.u32	%p5, %r75, %r30;
@%p5 bra BB493_12;

cvta.to.global.u64 %rd8, %rd17;
cvt.s32.s16	%r7, %rs5;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r8, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB493_6:
mov.u32 %r65, %r75;
mov.u32 %r9, %r65;
mov.u64 %rd39, %rd9;
mov.u32 %r38, 0;
mov.u32 %r82, %r38;
setp.lt.s32	%p6, %r8, 1;
mov.u32 %r63, %r8;
mov.u32 %r73, %r9;
mov.u32 %r74, %r9;
mov.u32 %r81, %r38;
@%p6 bra BB493_8;

BB493_7:
mov.u32 %r11, %r74;
mov.u32 %r10, %r63;
ld.local.u32 %r39, [%rd39+4];
rem.u32 %r40, %r11, %r39;
ld.local.u32 %r41, [%rd39+104];
mad.lo.s32 %r82, %r41, %r40, %r82;
div.u32 %r14, %r11, %r39;
add.s64 %rd39, %rd39, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p7, %r15, 0;
mov.u32 %r63, %r15;
mov.u32 %r73, %r14;
mov.u32 %r74, %r14;
mov.u32 %r76, %r82;
mov.u32 %r81, %r76;
@%p7 bra BB493_7;

BB493_8:
mov.u32 %r17, %r81;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r73, %r17;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r44, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r18, [%rd3+208];
add.s32 %r64, %r18, -1;
setp.lt.s32	%p8, %r64, 1;
mov.u32 %r71, %r9;
mov.u32 %r79, %r38;
@%p8 bra BB493_11;

mul.wide.s32 %rd32, %r18, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r80, 0;
mov.u32 %r72, %r9;

BB493_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r72, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r72, %r72, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r64, %r64, -1;
setp.gt.s32	%p9, %r64, 0;
mov.u32 %r71, %r72;
mov.u32 %r79, %r80;
@%p9 bra BB493_10;

BB493_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r71, %r79;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r52, %r9, %r29;
mul.wide.u32 %rd37, %r52, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.u16 %r53, [%rd38];
ld.global.u16 %r54, [%rd13];
ld.global.s16 %r55, [%rd36];
mul.lo.s32 %r56, %r54, %r55;
cvt.s32.s16 %r57, %r56;
mad.lo.s32 %r58, %r57, %r7, %r53;
st.global.u16 [%rd38], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r75, %r60, %r33, %r9;
setp.lt.u32	%p10, %r75, %r30;
@%p10 bra BB493_6;

BB493_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<18>;
.reg .b32 %r<52>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r51, %r31, %r32, %r33;
setp.ge.u32	%p1, %r51, %r22;
@%p1 bra BB494_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvt.s32.s16	%r9, %rs9;
cvta.to.global.u64 %rd3, %rd4;

BB494_2:
mul.hi.u32 %r34, %r51, %r25;
add.s32 %r35, %r34, %r51;
shr.u32 %r36, %r35, %r26;
mul.lo.s32 %r37, %r36, %r28;
sub.s32 %r38, %r51, %r37;
mul.lo.s32 %r39, %r38, %r24;
mad.lo.s32 %r40, %r23, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r41, %r51, %r1;
mul.wide.u32 %rd9, %r41, 2;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r42, %r51, %r2;
mul.wide.u32 %rd11, %r42, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %r43, [%rd8];
ld.global.u16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
mul.lo.s32 %r46, %r44, %r45;
cvt.s32.s16 %r47, %r46;
mad.lo.s32 %r48, %r47, %r9, %r43;
st.global.u16 [%rd8], %r48;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r31, %r51;
setp.lt.u32	%p2, %r51, %r22;
@%p2 bra BB494_2;

BB494_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .b32 %r<77>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r76, %r50, %r51, %r52;
setp.ge.u32	%p1, %r76, %r33;
@%p1 bra BB495_3;

cvta.to.global.u64 %rd1, %rd5;
cvt.s32.s16	%r13, %rs5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB495_2:
mul.hi.u32 %r53, %r76, %r36;
add.s32 %r54, %r53, %r76;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r76, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.wide.u32 %rd7, %r59, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r60, %r76, %r1;
mul.wide.u32 %rd9, %r60, 2;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r61, %r76, %r44;
add.s32 %r62, %r61, %r76;
shr.u32 %r63, %r62, %r45;
mul.lo.s32 %r64, %r63, %r47;
sub.s32 %r65, %r76, %r64;
mul.lo.s32 %r66, %r65, %r43;
mad.lo.s32 %r67, %r42, %r63, %r66;
mul.wide.u32 %rd11, %r67, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %r68, [%rd8];
ld.global.u16 %r69, [%rd10];
ld.global.s16 %r70, [%rd12];
mul.lo.s32 %r71, %r69, %r70;
cvt.s32.s16 %r72, %r71;
mad.lo.s32 %r73, %r72, %r13, %r68;
st.global.u16 [%rd8], %r73;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r76, %r75, %r50, %r76;
setp.lt.u32	%p2, %r76, %r33;
@%p2 bra BB495_2;

BB495_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot496[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot496;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB496_2;

BB496_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB496_1;

BB496_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r75, %r42, %r43, %r44;
setp.ge.u32	%p3, %r75, %r32;
@%p3 bra BB496_7;

cvta.to.global.u64 %rd4, %rd11;
cvt.s32.s16	%r10, %rs5;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r11, %r45, -1;
mul.wide.s32 %rd17, %r45, 4;
add.s64 %rd6, %rd1, %rd17;

BB496_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r13, %r12, %r36;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB496_6;

BB496_5:
mov.u32 %r15, %r74;
mov.u32 %r14, %r69;
ld.local.u32 %r48, [%rd26+4];
rem.u32 %r49, %r15, %r48;
ld.local.u32 %r50, [%rd26+104];
mad.lo.s32 %r78, %r50, %r49, %r78;
div.u32 %r18, %r15, %r48;
add.s64 %rd26, %rd26, -4;
add.s32 %r19, %r14, -1;
setp.gt.s32	%p5, %r19, 0;
mov.u32 %r69, %r19;
mov.u32 %r73, %r18;
mov.u32 %r74, %r18;
mov.u32 %r77, %r78;
@%p5 bra BB496_5;

BB496_6:
add.s32 %r51, %r13, %r12;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r12, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
mul.wide.u32 %rd18, %r56, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r73, %r77;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.u16 %r59, [%rd19];
mul.lo.s32 %r60, %r12, %r1;
mul.wide.u32 %rd24, %r60, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %r61, [%rd25];
ld.global.s16 %r62, [%rd23];
mul.lo.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r59;
st.global.u16 [%rd19], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r42, %r12;
setp.lt.u32	%p6, %r75, %r32;
@%p6 bra BB496_4;

BB496_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .b32 %r<77>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r76, %r50, %r51, %r52;
setp.ge.u32	%p1, %r76, %r33;
@%p1 bra BB497_3;

cvta.to.global.u64 %rd1, %rd6;
cvt.s32.s16	%r13, %rs5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB497_2:
mul.hi.u32 %r53, %r76, %r36;
add.s32 %r54, %r53, %r76;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r76, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.wide.u32 %rd7, %r59, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r60, %r76, %r44;
add.s32 %r61, %r60, %r76;
shr.u32 %r62, %r61, %r45;
mul.lo.s32 %r63, %r62, %r47;
sub.s32 %r64, %r76, %r63;
mul.lo.s32 %r65, %r64, %r43;
mad.lo.s32 %r66, %r42, %r62, %r65;
mul.wide.u32 %rd9, %r66, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r67, %r76, %r1;
mul.wide.u32 %rd11, %r67, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.u16 %r68, [%rd8];
ld.global.u16 %r69, [%rd10];
ld.global.s16 %r70, [%rd12];
mul.lo.s32 %r71, %r69, %r70;
cvt.s32.s16 %r72, %r71;
mad.lo.s32 %r73, %r72, %r13, %r68;
st.global.u16 [%rd8], %r73;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r76, %r75, %r50, %r76;
setp.lt.u32	%p2, %r76, %r33;
@%p2 bra BB497_2;

BB497_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<102>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r69, %ntid.x;
mov.u32 %r70, %ctaid.x;
mov.u32 %r71, %tid.x;
mad.lo.s32 %r101, %r69, %r70, %r71;
setp.ge.u32	%p1, %r101, %r44;
@%p1 bra BB498_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
cvt.s32.s16	%r17, %rs1;

BB498_2:
mul.hi.u32 %r72, %r101, %r47;
add.s32 %r73, %r72, %r101;
shr.u32 %r74, %r73, %r48;
mul.lo.s32 %r75, %r74, %r50;
sub.s32 %r76, %r101, %r75;
mul.lo.s32 %r77, %r76, %r46;
mad.lo.s32 %r78, %r45, %r74, %r77;
mul.wide.u32 %rd7, %r78, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r79, %r101, %r55;
add.s32 %r80, %r79, %r101;
shr.u32 %r81, %r80, %r56;
mul.lo.s32 %r82, %r81, %r58;
sub.s32 %r83, %r101, %r82;
mul.lo.s32 %r84, %r83, %r54;
mad.lo.s32 %r85, %r53, %r81, %r84;
mul.wide.u32 %rd9, %r85, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r86, %r101, %r63;
add.s32 %r87, %r86, %r101;
shr.u32 %r88, %r87, %r64;
mul.lo.s32 %r89, %r88, %r66;
sub.s32 %r90, %r101, %r89;
mul.lo.s32 %r91, %r90, %r62;
mad.lo.s32 %r92, %r61, %r88, %r91;
mul.wide.u32 %rd11, %r92, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %r93, [%rd8];
ld.global.u16 %r94, [%rd10];
ld.global.s16 %r95, [%rd12];
mul.lo.s32 %r96, %r94, %r95;
cvt.s32.s16 %r97, %r96;
mad.lo.s32 %r98, %r97, %r17, %r93;
st.global.u16 [%rd8], %r98;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r101, %r100, %r69, %r101;
setp.lt.u32	%p2, %r101, %r44;
@%p2 bra BB498_2;

BB498_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot499[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<2>;
.reg .b32 %r<104>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot499;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r93, 0;
mov.pred %p1, 0;
@%p1 bra BB499_2;

BB499_1:
mul.wide.s32 %rd14, %r93, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r93, %r93, 1;
setp.lt.u32	%p2, %r93, 27;
@%p2 bra BB499_1;

BB499_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r100, %r63, %r64, %r65;
setp.ge.u32	%p3, %r100, %r45;
@%p3 bra BB499_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
cvt.s32.s16	%r16, %rs1;
mul.wide.s32 %rd19, %r66, 4;
add.s64 %rd7, %rd1, %rd19;

BB499_4:
mov.u32 %r95, %r100;
mov.u32 %r17, %r95;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r18, %r17, %r49;
mul.hi.u32 %r19, %r17, %r57;
mov.u32 %r102, 0;
mov.u32 %r103, %r102;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r94, %r14;
mov.u32 %r98, %r17;
mov.u32 %r99, %r17;
@%p4 bra BB499_6;

BB499_5:
mov.u32 %r21, %r99;
mov.u32 %r20, %r94;
ld.local.u32 %r69, [%rd26+4];
rem.u32 %r70, %r21, %r69;
ld.local.u32 %r71, [%rd26+104];
mad.lo.s32 %r103, %r71, %r70, %r103;
div.u32 %r24, %r21, %r69;
add.s64 %rd26, %rd26, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p5, %r25, 0;
mov.u32 %r94, %r25;
mov.u32 %r98, %r24;
mov.u32 %r99, %r24;
mov.u32 %r102, %r103;
@%p5 bra BB499_5;

BB499_6:
add.s32 %r72, %r18, %r17;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r17, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
mul.wide.u32 %rd20, %r77, 2;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r78, %r19, %r17;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r17, %r80;
mul.lo.s32 %r82, %r81, %r56;
mad.lo.s32 %r83, %r55, %r79, %r82;
mul.wide.u32 %rd22, %r83, 2;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r84, %r15, %r98, %r102;
mul.wide.u32 %rd24, %r84, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %r85, [%rd21];
ld.global.u16 %r86, [%rd23];
ld.global.s16 %r87, [%rd25];
mul.lo.s32 %r88, %r86, %r87;
cvt.s32.s16 %r89, %r88;
mad.lo.s32 %r90, %r89, %r16, %r85;
st.global.u16 [%rd21], %r90;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r100, %r92, %r63, %r17;
setp.lt.u32	%p6, %r100, %r45;
@%p6 bra BB499_4;

BB499_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot500[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot500;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB500_2;

BB500_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB500_1;

BB500_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r75, %r42, %r43, %r44;
setp.ge.u32	%p3, %r75, %r32;
@%p3 bra BB500_7;

cvta.to.global.u64 %rd4, %rd11;
cvt.s32.s16	%r10, %rs5;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r11, %r45, -1;
mul.wide.s32 %rd17, %r45, 4;
add.s64 %rd6, %rd1, %rd17;

BB500_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r13, %r12, %r36;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB500_6;

BB500_5:
mov.u32 %r15, %r74;
mov.u32 %r14, %r69;
ld.local.u32 %r48, [%rd26+4];
rem.u32 %r49, %r15, %r48;
ld.local.u32 %r50, [%rd26+104];
mad.lo.s32 %r78, %r50, %r49, %r78;
div.u32 %r18, %r15, %r48;
add.s64 %rd26, %rd26, -4;
add.s32 %r19, %r14, -1;
setp.gt.s32	%p5, %r19, 0;
mov.u32 %r69, %r19;
mov.u32 %r73, %r18;
mov.u32 %r74, %r18;
mov.u32 %r77, %r78;
@%p5 bra BB500_5;

BB500_6:
add.s32 %r51, %r13, %r12;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r12, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
mul.wide.u32 %rd18, %r56, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r73, %r77;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r59, %r12, %r1;
mul.wide.u32 %rd24, %r59, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %r60, [%rd19];
ld.global.u16 %r61, [%rd23];
ld.global.s16 %r62, [%rd25];
mul.lo.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r60;
st.global.u16 [%rd19], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r42, %r12;
setp.lt.u32	%p6, %r75, %r32;
@%p6 bra BB500_4;

BB500_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot501[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<2>;
.reg .b32 %r<104>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot501;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r93, 0;
mov.pred %p1, 0;
@%p1 bra BB501_2;

BB501_1:
mul.wide.s32 %rd14, %r93, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r93, %r93, 1;
setp.lt.u32	%p2, %r93, 27;
@%p2 bra BB501_1;

BB501_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r100, %r62, %r63, %r64;
setp.ge.u32	%p3, %r100, %r44;
@%p3 bra BB501_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
cvt.s32.s16	%r16, %rs1;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB501_4:
mov.u32 %r95, %r100;
mov.u32 %r17, %r95;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r18, %r17, %r48;
mov.u32 %r102, 0;
mov.u32 %r103, %r102;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r94, %r14;
mov.u32 %r98, %r17;
mov.u32 %r99, %r17;
@%p4 bra BB501_6;

BB501_5:
mov.u32 %r20, %r99;
mov.u32 %r19, %r94;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r103, %r70, %r69, %r103;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r94, %r24;
mov.u32 %r98, %r23;
mov.u32 %r99, %r23;
mov.u32 %r102, %r103;
@%p5 bra BB501_5;

BB501_6:
add.s32 %r71, %r18, %r17;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r17, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 2;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r77, %r15, %r98, %r102;
mul.wide.u32 %rd22, %r77, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r78, %r17, %r56;
add.s32 %r79, %r78, %r17;
shr.u32 %r80, %r79, %r57;
mul.lo.s32 %r81, %r80, %r59;
sub.s32 %r82, %r17, %r81;
mul.lo.s32 %r83, %r82, %r55;
mad.lo.s32 %r84, %r54, %r80, %r83;
mul.wide.u32 %rd24, %r84, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %r85, [%rd21];
ld.global.u16 %r86, [%rd23];
ld.global.s16 %r87, [%rd25];
mul.lo.s32 %r88, %r86, %r87;
cvt.s32.s16 %r89, %r88;
mad.lo.s32 %r90, %r89, %r16, %r85;
st.global.u16 [%rd21], %r90;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r100, %r92, %r62, %r17;
setp.lt.u32	%p6, %r100, %r44;
@%p6 bra BB501_4;

BB501_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot502[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<2>;
.reg .b32 %r<107>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot502;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r85, 0;
mov.pred %p1, 0;
@%p1 bra BB502_2;

BB502_1:
mul.wide.s32 %rd23, %r85, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r85, %r85, 1;
setp.lt.u32	%p2, %r85, 27;
@%p2 bra BB502_1;

BB502_2:
mov.u32 %r86, 0;
@%p1 bra BB502_4;

BB502_3:
mul.wide.s32 %rd27, %r86, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p4, %r86, 27;
@%p4 bra BB502_3;

BB502_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r99, %r55, %r56, %r57;
setp.ge.u32	%p5, %r99, %r44;
@%p5 bra BB502_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
cvt.s32.s16	%r15, %rs1;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r59, 4;
add.s64 %rd12, %rd3, %rd34;

BB502_6:
mov.u32 %r89, %r99;
mov.u32 %r16, %r89;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r17, %r16, %r48;
mov.u32 %r61, 0;
mov.u32 %r106, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r87, %r11;
mov.u32 %r97, %r16;
mov.u32 %r98, %r16;
mov.u32 %r105, %r61;
@%p6 bra BB502_8;

BB502_7:
mov.u32 %r19, %r98;
mov.u32 %r18, %r87;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r19, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r106, %r64, %r63, %r106;
div.u32 %r22, %r19, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p7, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r97, %r22;
mov.u32 %r98, %r22;
mov.u32 %r100, %r106;
mov.u32 %r105, %r100;
@%p7 bra BB502_7;

BB502_8:
mov.u32 %r25, %r105;
add.s32 %r67, %r17, %r16;
shr.u32 %r68, %r67, %r49;
mul.lo.s32 %r69, %r68, %r51;
sub.s32 %r70, %r16, %r69;
mul.lo.s32 %r71, %r70, %r47;
mad.lo.s32 %r72, %r46, %r68, %r71;
mul.wide.u32 %rd35, %r72, 2;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r26, %r12, %r97, %r25;
mov.u32 %r104, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r88, %r13;
mov.u32 %r96, %r16;
mov.u32 %r95, %r16;
mov.u32 %r103, %r61;
@%p8 bra BB502_10;

BB502_9:
mov.u32 %r27, %r88;
ld.local.u32 %r73, [%rd41+4];
rem.u32 %r74, %r96, %r73;
ld.local.u32 %r75, [%rd41+104];
mad.lo.s32 %r104, %r75, %r74, %r104;
div.u32 %r96, %r96, %r73;
add.s64 %rd41, %rd41, -4;
add.s32 %r32, %r27, -1;
setp.gt.s32	%p9, %r32, 0;
mov.u32 %r88, %r32;
mov.u32 %r95, %r96;
mov.u32 %r103, %r104;
@%p9 bra BB502_9;

BB502_10:
mul.wide.u32 %rd36, %r26, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r76, %r14, %r95, %r103;
mul.wide.u32 %rd38, %r76, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %r77, [%rd16];
ld.global.u16 %r78, [%rd37];
ld.global.s16 %r79, [%rd39];
mul.lo.s32 %r80, %r78, %r79;
cvt.s32.s16 %r81, %r80;
mad.lo.s32 %r82, %r81, %r15, %r77;
st.global.u16 [%rd16], %r82;
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r99, %r84, %r55, %r16;
setp.lt.u32	%p10, %r99, %r44;
@%p10 bra BB502_6;

BB502_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot503[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .b32 %r<54>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot503;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB503_2;

BB503_1:
mul.wide.s32 %rd13, %r43, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 27;
@%p2 bra BB503_1;

BB503_2:
mov.u32 %r5, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r50, %r5, %r24, %r25;
setp.ge.u32	%p3, %r50, %r22;
@%p3 bra BB503_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
cvt.s32.s16	%r7, %rs9;
mov.u32 %r26, %nctaid.x;
mul.lo.s32 %r8, %r26, %r5;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r9, %r27, -1;
mul.wide.s32 %rd17, %r27, 4;
add.s64 %rd6, %rd1, %rd17;

BB503_4:
mov.u32 %r45, %r50;
mov.u32 %r10, %r45;
mov.u64 %rd26, %rd6;
mov.u32 %r52, 0;
mov.u32 %r53, %r52;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r44, %r9;
mov.u32 %r48, %r10;
mov.u32 %r49, %r10;
@%p4 bra BB503_6;

BB503_5:
mov.u32 %r12, %r49;
mov.u32 %r11, %r44;
ld.local.u32 %r30, [%rd26+4];
rem.u32 %r31, %r12, %r30;
ld.local.u32 %r32, [%rd26+104];
mad.lo.s32 %r53, %r32, %r31, %r53;
div.u32 %r15, %r12, %r30;
add.s64 %rd26, %rd26, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p5, %r16, 0;
mov.u32 %r44, %r16;
mov.u32 %r48, %r15;
mov.u32 %r49, %r15;
mov.u32 %r52, %r53;
@%p5 bra BB503_5;

BB503_6:
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r48, %r52;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r34, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r35, %r10, %r1;
mul.wide.u32 %rd22, %r35, 2;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r36, %r10, %r2;
mul.wide.u32 %rd24, %r36, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %r37, [%rd21];
ld.global.u16 %r38, [%rd23];
ld.global.s16 %r39, [%rd25];
mul.lo.s32 %r40, %r38, %r39;
cvt.s32.s16 %r41, %r40;
mad.lo.s32 %r42, %r41, %r7, %r37;
st.global.u16 [%rd21], %r42;
add.s32 %r50, %r8, %r10;
setp.lt.u32	%p6, %r50, %r22;
@%p6 bra BB503_4;

BB503_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot504[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot504;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB504_2;

BB504_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB504_1;

BB504_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r75, %r41, %r42, %r43;
setp.ge.u32	%p3, %r75, %r31;
@%p3 bra BB504_7;

cvta.to.global.u64 %rd4, %rd10;
cvt.s32.s16	%r10, %rs5;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r11, %r44, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB504_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB504_6;

BB504_5:
mov.u32 %r14, %r74;
mov.u32 %r13, %r69;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r78, %r49, %r48, %r78;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r69, %r18;
mov.u32 %r73, %r17;
mov.u32 %r74, %r17;
mov.u32 %r77, %r78;
@%p5 bra BB504_5;

BB504_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r73, %r77;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r52, %r12, %r1;
mul.wide.u32 %rd22, %r52, 2;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r53, %r12, %r35;
add.s32 %r54, %r53, %r12;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r12, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd24, %r59, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %r60, [%rd21];
ld.global.u16 %r61, [%rd23];
ld.global.s16 %r62, [%rd25];
mul.lo.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r60;
st.global.u16 [%rd21], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r41, %r12;
setp.lt.u32	%p6, %r75, %r31;
@%p6 bra BB504_4;

BB504_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot505[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<10>;
.reg .b32 %r<83>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot505;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB505_2;

BB505_1:
mul.wide.s32 %rd20, %r61, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB505_1;

BB505_2:
mov.u32 %r62, 0;
@%p1 bra BB505_4;

BB505_3:
mul.wide.s32 %rd24, %r62, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p4, %r62, 27;
@%p4 bra BB505_3;

BB505_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r75, %r33, %r34, %r35;
setp.ge.u32	%p5, %r75, %r30;
@%p5 bra BB505_12;

cvta.to.global.u64 %rd8, %rd17;
cvt.s32.s16	%r7, %rs5;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r8, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB505_6:
mov.u32 %r65, %r75;
mov.u32 %r9, %r65;
mov.u64 %rd39, %rd9;
mov.u32 %r38, 0;
mov.u32 %r82, %r38;
setp.lt.s32	%p6, %r8, 1;
mov.u32 %r63, %r8;
mov.u32 %r73, %r9;
mov.u32 %r74, %r9;
mov.u32 %r81, %r38;
@%p6 bra BB505_8;

BB505_7:
mov.u32 %r11, %r74;
mov.u32 %r10, %r63;
ld.local.u32 %r39, [%rd39+4];
rem.u32 %r40, %r11, %r39;
ld.local.u32 %r41, [%rd39+104];
mad.lo.s32 %r82, %r41, %r40, %r82;
div.u32 %r14, %r11, %r39;
add.s64 %rd39, %rd39, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p7, %r15, 0;
mov.u32 %r63, %r15;
mov.u32 %r73, %r14;
mov.u32 %r74, %r14;
mov.u32 %r76, %r82;
mov.u32 %r81, %r76;
@%p7 bra BB505_7;

BB505_8:
mov.u32 %r17, %r81;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r73, %r17;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r44, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r18, [%rd3+208];
add.s32 %r64, %r18, -1;
setp.lt.s32	%p8, %r64, 1;
mov.u32 %r71, %r9;
mov.u32 %r79, %r38;
@%p8 bra BB505_11;

mul.wide.s32 %rd32, %r18, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r80, 0;
mov.u32 %r72, %r9;

BB505_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r72, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r72, %r72, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r64, %r64, -1;
setp.gt.s32	%p9, %r64, 0;
mov.u32 %r71, %r72;
mov.u32 %r79, %r80;
@%p9 bra BB505_10;

BB505_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r71, %r79;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd34, %rd35;
ld.global.u16 %r52, [%rd13];
mul.lo.s32 %r53, %r9, %r1;
mul.wide.u32 %rd37, %r53, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.u16 %r54, [%rd38];
ld.global.s16 %r55, [%rd36];
mul.lo.s32 %r56, %r54, %r55;
cvt.s32.s16 %r57, %r56;
mad.lo.s32 %r58, %r57, %r7, %r52;
st.global.u16 [%rd13], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r75, %r60, %r33, %r9;
setp.lt.u32	%p10, %r75, %r30;
@%p10 bra BB505_6;

BB505_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot506[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot506;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB506_2;

BB506_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB506_1;

BB506_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r75, %r41, %r42, %r43;
setp.ge.u32	%p3, %r75, %r31;
@%p3 bra BB506_7;

cvta.to.global.u64 %rd4, %rd11;
cvt.s32.s16	%r10, %rs5;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r11, %r44, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB506_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB506_6;

BB506_5:
mov.u32 %r14, %r74;
mov.u32 %r13, %r69;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r78, %r49, %r48, %r78;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r69, %r18;
mov.u32 %r73, %r17;
mov.u32 %r74, %r17;
mov.u32 %r77, %r78;
@%p5 bra BB506_5;

BB506_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r73, %r77;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r52, %r12, %r35;
add.s32 %r53, %r52, %r12;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r12, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r59, %r12, %r1;
mul.wide.u32 %rd24, %r59, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %r60, [%rd21];
ld.global.u16 %r61, [%rd23];
ld.global.s16 %r62, [%rd25];
mul.lo.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r60;
st.global.u16 [%rd21], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r41, %r12;
setp.lt.u32	%p6, %r75, %r31;
@%p6 bra BB506_4;

BB506_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot507[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<2>;
.reg .b32 %r<104>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot507;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r93, 0;
mov.pred %p1, 0;
@%p1 bra BB507_2;

BB507_1:
mul.wide.s32 %rd14, %r93, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r93, %r93, 1;
setp.lt.u32	%p2, %r93, 27;
@%p2 bra BB507_1;

BB507_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r100, %r61, %r62, %r63;
setp.ge.u32	%p3, %r100, %r43;
@%p3 bra BB507_7;

ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
cvt.s32.s16	%r16, %rs1;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB507_4:
mov.u32 %r95, %r100;
mov.u32 %r17, %r95;
mov.u64 %rd26, %rd7;
mov.u32 %r102, 0;
mov.u32 %r103, %r102;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r94, %r14;
mov.u32 %r98, %r17;
mov.u32 %r99, %r17;
@%p4 bra BB507_6;

BB507_5:
mov.u32 %r19, %r99;
mov.u32 %r18, %r94;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r103, %r69, %r68, %r103;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r94, %r23;
mov.u32 %r98, %r22;
mov.u32 %r99, %r22;
mov.u32 %r102, %r103;
@%p5 bra BB507_5;

BB507_6:
mad.lo.s32 %r70, %r15, %r98, %r102;
mul.wide.u32 %rd20, %r70, 2;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r71, %r17, %r47;
add.s32 %r72, %r71, %r17;
shr.u32 %r73, %r72, %r48;
mul.lo.s32 %r74, %r73, %r50;
sub.s32 %r75, %r17, %r74;
mul.lo.s32 %r76, %r75, %r46;
mad.lo.s32 %r77, %r45, %r73, %r76;
mul.wide.u32 %rd22, %r77, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r78, %r17, %r55;
add.s32 %r79, %r78, %r17;
shr.u32 %r80, %r79, %r56;
mul.lo.s32 %r81, %r80, %r58;
sub.s32 %r82, %r17, %r81;
mul.lo.s32 %r83, %r82, %r54;
mad.lo.s32 %r84, %r53, %r80, %r83;
mul.wide.u32 %rd24, %r84, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %r85, [%rd21];
ld.global.u16 %r86, [%rd23];
ld.global.s16 %r87, [%rd25];
mul.lo.s32 %r88, %r86, %r87;
cvt.s32.s16 %r89, %r88;
mad.lo.s32 %r90, %r89, %r16, %r85;
st.global.u16 [%rd21], %r90;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r100, %r92, %r61, %r17;
setp.lt.u32	%p6, %r100, %r43;
@%p6 bra BB507_4;

BB507_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot508[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<2>;
.reg .b32 %r<107>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot508;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r85, 0;
mov.pred %p1, 0;
@%p1 bra BB508_2;

BB508_1:
mul.wide.s32 %rd22, %r85, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r85, %r85, 1;
setp.lt.u32	%p2, %r85, 27;
@%p2 bra BB508_1;

BB508_2:
mov.u32 %r86, 0;
@%p1 bra BB508_4;

BB508_3:
mul.wide.s32 %rd26, %r86, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p4, %r86, 27;
@%p4 bra BB508_3;

BB508_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r99, %r55, %r56, %r57;
setp.ge.u32	%p5, %r99, %r44;
@%p5 bra BB508_11;

ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
cvt.s32.s16	%r15, %rs1;
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r59, 4;
add.s64 %rd12, %rd3, %rd33;

BB508_6:
mov.u32 %r89, %r99;
mov.u32 %r16, %r89;
mov.u64 %rd40, %rd11;
mov.u32 %r61, 0;
mov.u32 %r106, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r87, %r11;
mov.u32 %r97, %r16;
mov.u32 %r98, %r16;
mov.u32 %r105, %r61;
@%p6 bra BB508_8;

BB508_7:
mov.u32 %r18, %r98;
mov.u32 %r17, %r87;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r18, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r106, %r64, %r63, %r106;
div.u32 %r21, %r18, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r97, %r21;
mov.u32 %r98, %r21;
mov.u32 %r100, %r106;
mov.u32 %r105, %r100;
@%p7 bra BB508_7;

BB508_8:
mov.u32 %r24, %r105;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r97, %r24;
mul.hi.u32 %r26, %r16, %r48;
mov.u32 %r104, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r88, %r13;
mov.u32 %r96, %r16;
mov.u32 %r95, %r16;
mov.u32 %r103, %r61;
@%p8 bra BB508_10;

BB508_9:
mov.u32 %r27, %r88;
ld.local.u32 %r67, [%rd41+4];
rem.u32 %r68, %r96, %r67;
ld.local.u32 %r69, [%rd41+104];
mad.lo.s32 %r104, %r69, %r68, %r104;
div.u32 %r96, %r96, %r67;
add.s64 %rd41, %rd41, -4;
add.s32 %r32, %r27, -1;
setp.gt.s32	%p9, %r32, 0;
mov.u32 %r88, %r32;
mov.u32 %r95, %r96;
mov.u32 %r103, %r104;
@%p9 bra BB508_9;

BB508_10:
mul.wide.u32 %rd34, %r25, 2;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r70, %r26, %r16;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mul.wide.u32 %rd36, %r75, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r76, %r14, %r95, %r103;
mul.wide.u32 %rd38, %r76, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %r77, [%rd35];
ld.global.u16 %r78, [%rd37];
ld.global.s16 %r79, [%rd39];
mul.lo.s32 %r80, %r78, %r79;
cvt.s32.s16 %r81, %r80;
mad.lo.s32 %r82, %r81, %r15, %r77;
st.global.u16 [%rd35], %r82;
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r99, %r84, %r55, %r16;
setp.lt.u32	%p10, %r99, %r44;
@%p10 bra BB508_6;

BB508_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot509[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<10>;
.reg .b32 %r<83>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot509;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB509_2;

BB509_1:
mul.wide.s32 %rd20, %r61, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB509_1;

BB509_2:
mov.u32 %r62, 0;
@%p1 bra BB509_4;

BB509_3:
mul.wide.s32 %rd24, %r62, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p4, %r62, 27;
@%p4 bra BB509_3;

BB509_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r75, %r33, %r34, %r35;
setp.ge.u32	%p5, %r75, %r30;
@%p5 bra BB509_12;

cvta.to.global.u64 %rd8, %rd17;
cvt.s32.s16	%r7, %rs5;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r8, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB509_6:
mov.u32 %r65, %r75;
mov.u32 %r9, %r65;
mov.u64 %rd39, %rd9;
mov.u32 %r38, 0;
mov.u32 %r82, %r38;
setp.lt.s32	%p6, %r8, 1;
mov.u32 %r63, %r8;
mov.u32 %r73, %r9;
mov.u32 %r74, %r9;
mov.u32 %r81, %r38;
@%p6 bra BB509_8;

BB509_7:
mov.u32 %r11, %r74;
mov.u32 %r10, %r63;
ld.local.u32 %r39, [%rd39+4];
rem.u32 %r40, %r11, %r39;
ld.local.u32 %r41, [%rd39+104];
mad.lo.s32 %r82, %r41, %r40, %r82;
div.u32 %r14, %r11, %r39;
add.s64 %rd39, %rd39, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p7, %r15, 0;
mov.u32 %r63, %r15;
mov.u32 %r73, %r14;
mov.u32 %r74, %r14;
mov.u32 %r76, %r82;
mov.u32 %r81, %r76;
@%p7 bra BB509_7;

BB509_8:
mov.u32 %r17, %r81;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r73, %r17;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r44, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r18, [%rd3+208];
add.s32 %r64, %r18, -1;
setp.lt.s32	%p8, %r64, 1;
mov.u32 %r71, %r9;
mov.u32 %r79, %r38;
@%p8 bra BB509_11;

mul.wide.s32 %rd32, %r18, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r80, 0;
mov.u32 %r72, %r9;

BB509_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r72, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r72, %r72, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r64, %r64, -1;
setp.gt.s32	%p9, %r64, 0;
mov.u32 %r71, %r72;
mov.u32 %r79, %r80;
@%p9 bra BB509_10;

BB509_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r71, %r79;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r52, %r9, %r1;
mul.wide.u32 %rd37, %r52, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.u16 %r53, [%rd13];
ld.global.u16 %r54, [%rd36];
ld.global.s16 %r55, [%rd38];
mul.lo.s32 %r56, %r54, %r55;
cvt.s32.s16 %r57, %r56;
mad.lo.s32 %r58, %r57, %r7, %r53;
st.global.u16 [%rd13], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r75, %r60, %r33, %r9;
setp.lt.u32	%p10, %r75, %r30;
@%p10 bra BB509_6;

BB509_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot510[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<2>;
.reg .b32 %r<107>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot510;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r85, 0;
mov.pred %p1, 0;
@%p1 bra BB510_2;

BB510_1:
mul.wide.s32 %rd22, %r85, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r85, %r85, 1;
setp.lt.u32	%p2, %r85, 27;
@%p2 bra BB510_1;

BB510_2:
mov.u32 %r86, 0;
@%p1 bra BB510_4;

BB510_3:
mul.wide.s32 %rd26, %r86, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p4, %r86, 27;
@%p4 bra BB510_3;

BB510_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r99, %r54, %r55, %r56;
setp.ge.u32	%p5, %r99, %r43;
@%p5 bra BB510_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
cvt.s32.s16	%r15, %rs1;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB510_6:
mov.u32 %r89, %r99;
mov.u32 %r16, %r89;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r106, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r87, %r11;
mov.u32 %r97, %r16;
mov.u32 %r98, %r16;
mov.u32 %r105, %r60;
@%p6 bra BB510_8;

BB510_7:
mov.u32 %r18, %r98;
mov.u32 %r17, %r87;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r106, %r63, %r62, %r106;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r97, %r21;
mov.u32 %r98, %r21;
mov.u32 %r100, %r106;
mov.u32 %r105, %r100;
@%p7 bra BB510_7;

BB510_8:
mov.u32 %r24, %r105;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r97, %r24;
mov.u32 %r104, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r88, %r13;
mov.u32 %r96, %r16;
mov.u32 %r95, %r16;
mov.u32 %r103, %r60;
@%p8 bra BB510_10;

BB510_9:
mov.u32 %r26, %r88;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r96, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r104, %r68, %r67, %r104;
div.u32 %r96, %r96, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r88, %r31;
mov.u32 %r95, %r96;
mov.u32 %r103, %r104;
@%p9 bra BB510_9;

BB510_10:
mul.wide.u32 %rd34, %r25, 2;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r69, %r14, %r95, %r103;
mul.wide.u32 %rd36, %r69, 2;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r70, %r16, %r47;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r48;
mul.lo.s32 %r73, %r72, %r50;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r46;
mad.lo.s32 %r76, %r45, %r72, %r75;
mul.wide.u32 %rd38, %r76, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %r77, [%rd35];
ld.global.u16 %r78, [%rd37];
ld.global.s16 %r79, [%rd39];
mul.lo.s32 %r80, %r78, %r79;
cvt.s32.s16 %r81, %r80;
mad.lo.s32 %r82, %r81, %r15, %r77;
st.global.u16 [%rd35], %r82;
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r99, %r84, %r54, %r16;
setp.lt.u32	%p10, %r99, %r43;
@%p10 bra BB510_6;

BB510_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot511[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<2>;
.reg .b32 %r<110>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot511;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r77, 0;
mov.pred %p1, 0;
@%p1 bra BB511_2;

BB511_1:
mul.wide.s32 %rd31, %r77, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r77, %r77, 1;
setp.lt.u32	%p2, %r77, 27;
@%p2 bra BB511_1;

BB511_2:
mov.u32 %r78, 0;
@%p1 bra BB511_4;

BB511_3:
mul.wide.s32 %rd35, %r78, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p4, %r78, 27;
@%p4 bra BB511_3;

BB511_4:
mov.u32 %r79, 0;
@%p1 bra BB511_6;

BB511_5:
mul.wide.s32 %rd39, %r79, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p6, %r79, 27;
@%p6 bra BB511_5;

BB511_6:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r98, %r47, %r48, %r49;
setp.ge.u32	%p7, %r98, %r43;
@%p7 bra BB511_15;

ld.local.u32 %r50, [%rd3+208];
add.s32 %r8, %r50, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r51, [%rd4+208];
add.s32 %r10, %r51, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r52, [%rd5+208];
add.s32 %r12, %r52, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
cvt.s32.s16	%r14, %rs1;
mul.wide.s32 %rd46, %r50, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r51, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r52, 4;
add.s64 %rd17, %rd5, %rd48;

BB511_8:
mov.u32 %r83, %r98;
mov.u32 %r15, %r83;
mov.u64 %rd54, %rd15;
mov.u32 %r54, 0;
mov.u32 %r109, %r54;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r80, %r8;
mov.u32 %r96, %r15;
mov.u32 %r97, %r15;
mov.u32 %r108, %r54;
@%p8 bra BB511_10;

BB511_9:
mov.u32 %r17, %r97;
mov.u32 %r16, %r80;
ld.local.u32 %r55, [%rd54+4];
rem.u32 %r56, %r17, %r55;
ld.local.u32 %r57, [%rd54+104];
mad.lo.s32 %r109, %r57, %r56, %r109;
div.u32 %r20, %r17, %r55;
add.s64 %rd54, %rd54, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p9, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r96, %r20;
mov.u32 %r97, %r20;
mov.u32 %r99, %r109;
mov.u32 %r108, %r99;
@%p9 bra BB511_9;

BB511_10:
mov.u32 %r23, %r108;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r24, %r9, %r96, %r23;
mov.u32 %r107, %r54;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r81, %r10;
mov.u32 %r95, %r15;
mov.u32 %r94, %r15;
mov.u32 %r106, %r54;
@%p10 bra BB511_12;

BB511_11:
mov.u32 %r25, %r81;
ld.local.u32 %r60, [%rd55+4];
rem.u32 %r61, %r95, %r60;
ld.local.u32 %r62, [%rd55+104];
mad.lo.s32 %r107, %r62, %r61, %r107;
div.u32 %r95, %r95, %r60;
add.s64 %rd55, %rd55, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p11, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r94, %r95;
mov.u32 %r106, %r107;
@%p11 bra BB511_11;

BB511_12:
mul.wide.u32 %rd49, %r24, 2;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r33, %r11, %r94, %r106;
mov.u32 %r105, %r54;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r82, %r12;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r104, %r54;
@%p12 bra BB511_14;

BB511_13:
mov.u32 %r34, %r82;
ld.local.u32 %r65, [%rd56+4];
rem.u32 %r66, %r93, %r65;
ld.local.u32 %r67, [%rd56+104];
mad.lo.s32 %r105, %r67, %r66, %r105;
div.u32 %r93, %r93, %r65;
add.s64 %rd56, %rd56, -4;
add.s32 %r39, %r34, -1;
setp.gt.s32	%p13, %r39, 0;
mov.u32 %r82, %r39;
mov.u32 %r92, %r93;
mov.u32 %r104, %r105;
@%p13 bra BB511_13;

BB511_14:
mul.wide.u32 %rd50, %r33, 2;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r68, %r13, %r92, %r104;
mul.wide.u32 %rd52, %r68, 2;
add.s64 %rd53, %rd14, %rd52;
ld.global.u16 %r69, [%rd24];
ld.global.u16 %r70, [%rd51];
ld.global.s16 %r71, [%rd53];
mul.lo.s32 %r72, %r70, %r71;
cvt.s32.s16 %r73, %r72;
mad.lo.s32 %r74, %r73, %r14, %r69;
st.global.u16 [%rd24], %r74;
mov.u32 %r76, %nctaid.x;
mad.lo.s32 %r98, %r76, %r47, %r15;
setp.lt.u32	%p14, %r98, %r43;
@%p14 bra BB511_8;

BB511_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<12>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %ntid.x;
cvt.u64.u32	%rd2, %r3;
mul.wide.u32 %rd19, %r3, %r2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd20, %r4;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB512_3;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd6, %rd14;
cvta.to.global.u64 %rd7, %rd16;
cvt.s32.s16	%r1, %rs1;
mov.u32 %r5, %nctaid.x;
cvt.u64.u32	%rd21, %r5;
mul.lo.s64 %rd9, %rd21, %rd2;

BB512_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd4, %rd23;
mul.lo.s64 %rd25, %rd31, %rd1;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd6, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
ld.global.u16 %r6, [%rd24];
ld.global.u16 %r7, [%rd27];
ld.global.s16 %r8, [%rd30];
mul.lo.s32 %r9, %r7, %r8;
cvt.s32.s16 %r10, %r9;
mad.lo.s32 %r11, %r10, %r1, %r6;
st.global.u16 [%rd24], %r11;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p2, %rd31, %rd18;
@%p2 bra BB512_2;

BB512_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot513[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<2>;
.reg .b32 %r<52>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot513;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCMulOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB513_2;

BB513_1:
mul.wide.s32 %rd76, %r46, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 52;
@%p2 bra BB513_1;

BB513_2:
mov.u32 %r47, 0;
@%p1 bra BB513_4;

BB513_3:
mul.wide.s32 %rd80, %r47, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r47, %r47, 1;
setp.lt.u32	%p4, %r47, 52;
@%p4 bra BB513_3;

BB513_4:
mov.u32 %r48, 0;
@%p1 bra BB513_6;

BB513_5:
mul.wide.s32 %rd84, %r48, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p6, %r48, 52;
@%p6 bra BB513_5;

BB513_6:
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %ntid.x;
mul.wide.u32 %rd88, %r21, %r20;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd89, %r22;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB513_24;

ld.local.u32 %r23, [%rd3+408];
add.s32 %r7, %r23, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r24, [%rd4+408];
add.s32 %r8, %r24, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r25, [%rd5+408];
add.s32 %r9, %r25, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
cvt.s32.s16	%r10, %rs1;
mul.wide.s32 %rd93, %r23, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r24, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r25, 8;
add.s64 %rd21, %rd5, %rd95;

BB513_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r49, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB513_13;

BB513_9:
mov.u64 %rd25, %rd149;
mov.u32 %r11, %r49;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB513_11;
bra.uni BB513_10;

BB513_11:
cvt.u32.u64	%r26, %rd27;
cvt.u32.u64	%r27, %rd25;
div.u32 %r28, %r27, %r26;
rem.u32 %r29, %r27, %r26;
cvt.u64.u32	%rd150, %r28;
cvt.u64.u32	%rd125, %r29;
bra.uni BB513_12;

BB513_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB513_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r12, %r11, -1;
setp.gt.s32	%p10, %r12, 0;
mov.u32 %r49, %r12;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB513_9;

BB513_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r50, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB513_18;

BB513_14:
mov.u32 %r13, %r50;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB513_16;
bra.uni BB513_15;

BB513_16:
cvt.u32.u64	%r30, %rd43;
cvt.u32.u64	%r31, %rd146;
div.u32 %r32, %r31, %r30;
rem.u32 %r33, %r31, %r30;
cvt.u64.u32	%rd147, %r32;
cvt.u64.u32	%rd127, %r33;
bra.uni BB513_17;

BB513_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB513_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r14, %r13, -1;
setp.gt.s32	%p13, %r14, 0;
mov.u32 %r50, %r14;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB513_14;

BB513_18:
shl.b64 %rd111, %rd39, 1;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r51, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB513_23;

BB513_19:
mov.u32 %r15, %r51;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB513_21;
bra.uni BB513_20;

BB513_21:
cvt.u32.u64	%r34, %rd60;
cvt.u32.u64	%r35, %rd143;
div.u32 %r36, %r35, %r34;
rem.u32 %r37, %r35, %r34;
cvt.u64.u32	%rd144, %r36;
cvt.u64.u32	%rd129, %r37;
bra.uni BB513_22;

BB513_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB513_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r16, %r15, -1;
setp.gt.s32	%p16, %r16, 0;
mov.u32 %r51, %r16;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB513_19;

BB513_23:
shl.b64 %rd117, %rd56, 1;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd122, %rd18, %rd121;
ld.global.u16 %r38, [%rd54];
ld.global.u16 %r39, [%rd118];
ld.global.s16 %r40, [%rd122];
mul.lo.s32 %r41, %r39, %r40;
cvt.s32.s16 %r42, %r41;
mad.lo.s32 %r43, %r42, %r10, %r38;
st.global.u16 [%rd54], %r43;
mov.u32 %r44, %nctaid.x;
mul.wide.u32 %rd123, %r44, %r21;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p17, %rd151, %rd72;
@%p17 bra BB513_8;

BB513_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<26>;
.reg .b32 %r<27>;
.reg .b64 %rd<13>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs13, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r3, %ntid.x;
mov.u32 %r14, %ctaid.x;
mov.u32 %r15, %tid.x;
mad.lo.s32 %r26, %r3, %r14, %r15;
setp.ge.u32	%p1, %r26, %r13;
@%p1 bra BB514_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
cvt.s32.s16	%r6, %rs13;
mov.u32 %r16, %nctaid.x;
mul.lo.s32 %r7, %r16, %r3;

BB514_2:
mul.lo.s32 %r17, %r26, %r10;
mul.wide.u32 %rd7, %r17, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r18, %r26, %r1;
mul.wide.u32 %rd9, %r18, 2;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r19, %r26, %r2;
mul.wide.u32 %rd11, %r19, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %r20, [%rd8];
ld.global.s16 %r21, [%rd10];
ld.global.s16 %r22, [%rd12];
div.s32 %r23, %r21, %r22;
cvt.s32.s16 %r24, %r23;
mad.lo.s32 %r25, %r24, %r6, %r20;
st.global.u16 [%rd8], %r25;
add.s32 %r26, %r7, %r26;
setp.lt.u32	%p2, %r26, %r13;
@%p2 bra BB514_2;

BB514_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<18>;
.reg .b32 %r<52>;
.reg .b64 %rd<13>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r51, %r31, %r32, %r33;
setp.ge.u32	%p1, %r51, %r22;
@%p1 bra BB515_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvt.s32.s16	%r9, %rs9;
cvta.to.global.u64 %rd3, %rd6;

BB515_2:
mul.lo.s32 %r34, %r51, %r12;
mul.wide.u32 %rd7, %r34, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r35, %r51, %r1;
mul.wide.u32 %rd9, %r35, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r36, %r51, %r25;
add.s32 %r37, %r36, %r51;
shr.u32 %r38, %r37, %r26;
mul.lo.s32 %r39, %r38, %r28;
sub.s32 %r40, %r51, %r39;
mul.lo.s32 %r41, %r40, %r24;
mad.lo.s32 %r42, %r23, %r38, %r41;
mul.wide.u32 %rd11, %r42, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %r43, [%rd8];
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
div.s32 %r46, %r44, %r45;
cvt.s32.s16 %r47, %r46;
mad.lo.s32 %r48, %r47, %r9, %r43;
st.global.u16 [%rd8], %r48;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r31, %r51;
setp.lt.u32	%p2, %r51, %r22;
@%p2 bra BB515_2;

BB515_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot516[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .b32 %r<54>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot516;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB516_2;

BB516_1:
mul.wide.s32 %rd13, %r43, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 27;
@%p2 bra BB516_1;

BB516_2:
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r50, %r22, %r23, %r24;
setp.ge.u32	%p3, %r50, %r20;
@%p3 bra BB516_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
cvt.s32.s16	%r6, %rs9;
ld.local.u32 %r25, [%rd1+208];
add.s32 %r7, %r25, -1;
mul.wide.s32 %rd17, %r25, 4;
add.s64 %rd6, %rd1, %rd17;

BB516_4:
mov.u32 %r45, %r50;
mov.u32 %r8, %r45;
mov.u64 %rd26, %rd6;
mov.u32 %r52, 0;
mov.u32 %r53, %r52;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r44, %r7;
mov.u32 %r48, %r8;
mov.u32 %r49, %r8;
@%p4 bra BB516_6;

BB516_5:
mov.u32 %r10, %r49;
mov.u32 %r9, %r44;
ld.local.u32 %r28, [%rd26+4];
rem.u32 %r29, %r10, %r28;
ld.local.u32 %r30, [%rd26+104];
mad.lo.s32 %r53, %r30, %r29, %r53;
div.u32 %r13, %r10, %r28;
add.s64 %rd26, %rd26, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r44, %r14;
mov.u32 %r48, %r13;
mov.u32 %r49, %r13;
mov.u32 %r52, %r53;
@%p5 bra BB516_5;

BB516_6:
mul.lo.s32 %r31, %r8, %r19;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r48, %r52;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r33, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r34, %r8, %r18;
mul.wide.u32 %rd24, %r34, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %r35, [%rd25];
ld.global.s16 %r36, [%rd19];
ld.global.s16 %r37, [%rd23];
div.s32 %r38, %r36, %r37;
cvt.s32.s16 %r39, %r38;
mad.lo.s32 %r40, %r39, %r6, %r35;
st.global.u16 [%rd25], %r40;
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r50, %r42, %r22, %r8;
setp.lt.u32	%p6, %r50, %r20;
@%p6 bra BB516_4;

BB516_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<18>;
.reg .b32 %r<52>;
.reg .b64 %rd<13>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r51, %r31, %r32, %r33;
setp.ge.u32	%p1, %r51, %r22;
@%p1 bra BB517_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvt.s32.s16	%r9, %rs9;
cvta.to.global.u64 %rd3, %rd5;

BB517_2:
mul.lo.s32 %r34, %r51, %r12;
mul.wide.u32 %rd7, %r34, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r35, %r51, %r25;
add.s32 %r36, %r35, %r51;
shr.u32 %r37, %r36, %r26;
mul.lo.s32 %r38, %r37, %r28;
sub.s32 %r39, %r51, %r38;
mul.lo.s32 %r40, %r39, %r24;
mad.lo.s32 %r41, %r23, %r37, %r40;
mul.wide.u32 %rd9, %r41, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r42, %r51, %r1;
mul.wide.u32 %rd11, %r42, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %r43, [%rd8];
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
div.s32 %r46, %r44, %r45;
cvt.s32.s16 %r47, %r46;
mad.lo.s32 %r48, %r47, %r9, %r43;
st.global.u16 [%rd8], %r48;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r31, %r51;
setp.lt.u32	%p2, %r51, %r22;
@%p2 bra BB517_2;

BB517_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .b32 %r<77>;
.reg .b64 %rd<13>;


ld.param.u32 %r16, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r76, %r50, %r51, %r52;
setp.ge.u32	%p1, %r76, %r33;
@%p1 bra BB518_3;

cvta.to.global.u64 %rd1, %rd4;
cvt.s32.s16	%r13, %rs5;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB518_2:
mul.lo.s32 %r53, %r76, %r16;
mul.wide.u32 %rd7, %r53, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r54, %r76, %r36;
add.s32 %r55, %r54, %r76;
shr.u32 %r56, %r55, %r37;
mul.lo.s32 %r57, %r56, %r39;
sub.s32 %r58, %r76, %r57;
mul.lo.s32 %r59, %r58, %r35;
mad.lo.s32 %r60, %r34, %r56, %r59;
mul.wide.u32 %rd9, %r60, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r61, %r76, %r44;
add.s32 %r62, %r61, %r76;
shr.u32 %r63, %r62, %r45;
mul.lo.s32 %r64, %r63, %r47;
sub.s32 %r65, %r76, %r64;
mul.lo.s32 %r66, %r65, %r43;
mad.lo.s32 %r67, %r42, %r63, %r66;
mul.wide.u32 %rd11, %r67, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %r68, [%rd8];
ld.global.s16 %r69, [%rd10];
ld.global.s16 %r70, [%rd12];
div.s32 %r71, %r69, %r70;
cvt.s32.s16 %r72, %r71;
mad.lo.s32 %r73, %r72, %r13, %r68;
st.global.u16 [%rd8], %r73;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r76, %r75, %r50, %r76;
setp.lt.u32	%p2, %r76, %r33;
@%p2 bra BB518_2;

BB518_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot519[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot519;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB519_2;

BB519_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB519_1;

BB519_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r75, %r42, %r43, %r44;
setp.ge.u32	%p3, %r75, %r32;
@%p3 bra BB519_7;

cvta.to.global.u64 %rd4, %rd10;
cvt.s32.s16	%r10, %rs5;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r11, %r45, -1;
mul.wide.s32 %rd17, %r45, 4;
add.s64 %rd6, %rd1, %rd17;

BB519_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r13, %r12, %r36;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB519_6;

BB519_5:
mov.u32 %r15, %r74;
mov.u32 %r14, %r69;
ld.local.u32 %r48, [%rd26+4];
rem.u32 %r49, %r15, %r48;
ld.local.u32 %r50, [%rd26+104];
mad.lo.s32 %r78, %r50, %r49, %r78;
div.u32 %r18, %r15, %r48;
add.s64 %rd26, %rd26, -4;
add.s32 %r19, %r14, -1;
setp.gt.s32	%p5, %r19, 0;
mov.u32 %r69, %r19;
mov.u32 %r73, %r18;
mov.u32 %r74, %r18;
mov.u32 %r77, %r78;
@%p5 bra BB519_5;

BB519_6:
add.s32 %r51, %r13, %r12;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r12, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
mul.wide.u32 %rd18, %r56, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r73, %r77;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r59, %r12, %r23;
mul.wide.u32 %rd24, %r59, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %r60, [%rd25];
ld.global.s16 %r61, [%rd19];
ld.global.s16 %r62, [%rd23];
div.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r60;
st.global.u16 [%rd25], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r42, %r12;
setp.lt.u32	%p6, %r75, %r32;
@%p6 bra BB519_4;

BB519_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot520[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .b32 %r<54>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot520;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB520_2;

BB520_1:
mul.wide.s32 %rd13, %r43, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 27;
@%p2 bra BB520_1;

BB520_2:
mov.u32 %r22, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r50, %r22, %r23, %r24;
setp.ge.u32	%p3, %r50, %r20;
@%p3 bra BB520_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
cvt.s32.s16	%r6, %rs9;
ld.local.u32 %r25, [%rd1+208];
add.s32 %r7, %r25, -1;
mul.wide.s32 %rd17, %r25, 4;
add.s64 %rd6, %rd1, %rd17;

BB520_4:
mov.u32 %r45, %r50;
mov.u32 %r8, %r45;
mov.u64 %rd26, %rd6;
mov.u32 %r52, 0;
mov.u32 %r53, %r52;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r44, %r7;
mov.u32 %r48, %r8;
mov.u32 %r49, %r8;
@%p4 bra BB520_6;

BB520_5:
mov.u32 %r10, %r49;
mov.u32 %r9, %r44;
ld.local.u32 %r28, [%rd26+4];
rem.u32 %r29, %r10, %r28;
ld.local.u32 %r30, [%rd26+104];
mad.lo.s32 %r53, %r30, %r29, %r53;
div.u32 %r13, %r10, %r28;
add.s64 %rd26, %rd26, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r44, %r14;
mov.u32 %r48, %r13;
mov.u32 %r49, %r13;
mov.u32 %r52, %r53;
@%p5 bra BB520_5;

BB520_6:
mul.lo.s32 %r31, %r8, %r18;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r48, %r52;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r33, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r34, %r8, %r1;
mul.wide.u32 %rd24, %r34, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %r35, [%rd19];
ld.global.s16 %r36, [%rd23];
ld.global.s16 %r37, [%rd25];
div.s32 %r38, %r36, %r37;
cvt.s32.s16 %r39, %r38;
mad.lo.s32 %r40, %r39, %r6, %r35;
st.global.u16 [%rd19], %r40;
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r50, %r42, %r22, %r8;
setp.lt.u32	%p6, %r50, %r20;
@%p6 bra BB520_4;

BB520_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot521[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot521;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB521_2;

BB521_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB521_1;

BB521_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r75, %r41, %r42, %r43;
setp.ge.u32	%p3, %r75, %r31;
@%p3 bra BB521_7;

cvta.to.global.u64 %rd4, %rd10;
cvt.s32.s16	%r10, %rs5;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r11, %r44, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB521_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB521_6;

BB521_5:
mov.u32 %r14, %r74;
mov.u32 %r13, %r69;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r78, %r49, %r48, %r78;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r69, %r18;
mov.u32 %r73, %r17;
mov.u32 %r74, %r17;
mov.u32 %r77, %r78;
@%p5 bra BB521_5;

BB521_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r73, %r77;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r52, %r12, %r35;
add.s32 %r53, %r52, %r12;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r12, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r59, %r12, %r22;
mul.wide.u32 %rd24, %r59, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %r60, [%rd25];
ld.global.s16 %r61, [%rd21];
ld.global.s16 %r62, [%rd23];
div.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r60;
st.global.u16 [%rd25], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r41, %r12;
setp.lt.u32	%p6, %r75, %r31;
@%p6 bra BB521_4;

BB521_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot522[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<10>;
.reg .b32 %r<83>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot522;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB522_2;

BB522_1:
mul.wide.s32 %rd20, %r61, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB522_1;

BB522_2:
mov.u32 %r62, 0;
@%p1 bra BB522_4;

BB522_3:
mul.wide.s32 %rd24, %r62, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p4, %r62, 27;
@%p4 bra BB522_3;

BB522_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r75, %r33, %r34, %r35;
setp.ge.u32	%p5, %r75, %r30;
@%p5 bra BB522_12;

cvta.to.global.u64 %rd8, %rd17;
cvt.s32.s16	%r7, %rs5;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r8, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB522_6:
mov.u32 %r65, %r75;
mov.u32 %r9, %r65;
mov.u64 %rd39, %rd9;
mov.u32 %r38, 0;
mov.u32 %r82, %r38;
setp.lt.s32	%p6, %r8, 1;
mov.u32 %r63, %r8;
mov.u32 %r73, %r9;
mov.u32 %r74, %r9;
mov.u32 %r81, %r38;
@%p6 bra BB522_8;

BB522_7:
mov.u32 %r11, %r74;
mov.u32 %r10, %r63;
ld.local.u32 %r39, [%rd39+4];
rem.u32 %r40, %r11, %r39;
ld.local.u32 %r41, [%rd39+104];
mad.lo.s32 %r82, %r41, %r40, %r82;
div.u32 %r14, %r11, %r39;
add.s64 %rd39, %rd39, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p7, %r15, 0;
mov.u32 %r63, %r15;
mov.u32 %r73, %r14;
mov.u32 %r74, %r14;
mov.u32 %r76, %r82;
mov.u32 %r81, %r76;
@%p7 bra BB522_7;

BB522_8:
mov.u32 %r17, %r81;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r73, %r17;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r44, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r18, [%rd3+208];
add.s32 %r64, %r18, -1;
setp.lt.s32	%p8, %r64, 1;
mov.u32 %r71, %r9;
mov.u32 %r79, %r38;
@%p8 bra BB522_11;

mul.wide.s32 %rd32, %r18, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r80, 0;
mov.u32 %r72, %r9;

BB522_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r72, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r72, %r72, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r64, %r64, -1;
setp.gt.s32	%p9, %r64, 0;
mov.u32 %r71, %r72;
mov.u32 %r79, %r80;
@%p9 bra BB522_10;

BB522_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r71, %r79;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r52, %r9, %r29;
mul.wide.u32 %rd37, %r52, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.u16 %r53, [%rd38];
ld.global.s16 %r54, [%rd13];
ld.global.s16 %r55, [%rd36];
div.s32 %r56, %r54, %r55;
cvt.s32.s16 %r57, %r56;
mad.lo.s32 %r58, %r57, %r7, %r53;
st.global.u16 [%rd38], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r75, %r60, %r33, %r9;
setp.lt.u32	%p10, %r75, %r30;
@%p10 bra BB522_6;

BB522_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<18>;
.reg .b32 %r<52>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r51, %r31, %r32, %r33;
setp.ge.u32	%p1, %r51, %r22;
@%p1 bra BB523_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvt.s32.s16	%r9, %rs9;
cvta.to.global.u64 %rd3, %rd4;

BB523_2:
mul.hi.u32 %r34, %r51, %r25;
add.s32 %r35, %r34, %r51;
shr.u32 %r36, %r35, %r26;
mul.lo.s32 %r37, %r36, %r28;
sub.s32 %r38, %r51, %r37;
mul.lo.s32 %r39, %r38, %r24;
mad.lo.s32 %r40, %r23, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r41, %r51, %r1;
mul.wide.u32 %rd9, %r41, 2;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r42, %r51, %r2;
mul.wide.u32 %rd11, %r42, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %r43, [%rd8];
ld.global.s16 %r44, [%rd10];
ld.global.s16 %r45, [%rd12];
div.s32 %r46, %r44, %r45;
cvt.s32.s16 %r47, %r46;
mad.lo.s32 %r48, %r47, %r9, %r43;
st.global.u16 [%rd8], %r48;
mov.u32 %r50, %nctaid.x;
mad.lo.s32 %r51, %r50, %r31, %r51;
setp.lt.u32	%p2, %r51, %r22;
@%p2 bra BB523_2;

BB523_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .b32 %r<77>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r76, %r50, %r51, %r52;
setp.ge.u32	%p1, %r76, %r33;
@%p1 bra BB524_3;

cvta.to.global.u64 %rd1, %rd5;
cvt.s32.s16	%r13, %rs5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB524_2:
mul.hi.u32 %r53, %r76, %r36;
add.s32 %r54, %r53, %r76;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r76, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.wide.u32 %rd7, %r59, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r60, %r76, %r1;
mul.wide.u32 %rd9, %r60, 2;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r61, %r76, %r44;
add.s32 %r62, %r61, %r76;
shr.u32 %r63, %r62, %r45;
mul.lo.s32 %r64, %r63, %r47;
sub.s32 %r65, %r76, %r64;
mul.lo.s32 %r66, %r65, %r43;
mad.lo.s32 %r67, %r42, %r63, %r66;
mul.wide.u32 %rd11, %r67, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %r68, [%rd8];
ld.global.s16 %r69, [%rd10];
ld.global.s16 %r70, [%rd12];
div.s32 %r71, %r69, %r70;
cvt.s32.s16 %r72, %r71;
mad.lo.s32 %r73, %r72, %r13, %r68;
st.global.u16 [%rd8], %r73;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r76, %r75, %r50, %r76;
setp.lt.u32	%p2, %r76, %r33;
@%p2 bra BB524_2;

BB524_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot525[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot525;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB525_2;

BB525_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB525_1;

BB525_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r75, %r42, %r43, %r44;
setp.ge.u32	%p3, %r75, %r32;
@%p3 bra BB525_7;

cvta.to.global.u64 %rd4, %rd11;
cvt.s32.s16	%r10, %rs5;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r11, %r45, -1;
mul.wide.s32 %rd17, %r45, 4;
add.s64 %rd6, %rd1, %rd17;

BB525_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r13, %r12, %r36;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB525_6;

BB525_5:
mov.u32 %r15, %r74;
mov.u32 %r14, %r69;
ld.local.u32 %r48, [%rd26+4];
rem.u32 %r49, %r15, %r48;
ld.local.u32 %r50, [%rd26+104];
mad.lo.s32 %r78, %r50, %r49, %r78;
div.u32 %r18, %r15, %r48;
add.s64 %rd26, %rd26, -4;
add.s32 %r19, %r14, -1;
setp.gt.s32	%p5, %r19, 0;
mov.u32 %r69, %r19;
mov.u32 %r73, %r18;
mov.u32 %r74, %r18;
mov.u32 %r77, %r78;
@%p5 bra BB525_5;

BB525_6:
add.s32 %r51, %r13, %r12;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r12, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
mul.wide.u32 %rd18, %r56, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r73, %r77;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.u16 %r59, [%rd19];
mul.lo.s32 %r60, %r12, %r1;
mul.wide.u32 %rd24, %r60, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.s16 %r61, [%rd25];
ld.global.s16 %r62, [%rd23];
div.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r59;
st.global.u16 [%rd19], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r42, %r12;
setp.lt.u32	%p6, %r75, %r32;
@%p6 bra BB525_4;

BB525_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<10>;
.reg .b32 %r<77>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r76, %r50, %r51, %r52;
setp.ge.u32	%p1, %r76, %r33;
@%p1 bra BB526_3;

cvta.to.global.u64 %rd1, %rd6;
cvt.s32.s16	%r13, %rs5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB526_2:
mul.hi.u32 %r53, %r76, %r36;
add.s32 %r54, %r53, %r76;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r76, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.wide.u32 %rd7, %r59, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r60, %r76, %r44;
add.s32 %r61, %r60, %r76;
shr.u32 %r62, %r61, %r45;
mul.lo.s32 %r63, %r62, %r47;
sub.s32 %r64, %r76, %r63;
mul.lo.s32 %r65, %r64, %r43;
mad.lo.s32 %r66, %r42, %r62, %r65;
mul.wide.u32 %rd9, %r66, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r67, %r76, %r1;
mul.wide.u32 %rd11, %r67, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.u16 %r68, [%rd8];
ld.global.s16 %r69, [%rd10];
ld.global.s16 %r70, [%rd12];
div.s32 %r71, %r69, %r70;
cvt.s32.s16 %r72, %r71;
mad.lo.s32 %r73, %r72, %r13, %r68;
st.global.u16 [%rd8], %r73;
mov.u32 %r75, %nctaid.x;
mad.lo.s32 %r76, %r75, %r50, %r76;
setp.lt.u32	%p2, %r76, %r33;
@%p2 bra BB526_2;

BB526_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<102>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r69, %ntid.x;
mov.u32 %r70, %ctaid.x;
mov.u32 %r71, %tid.x;
mad.lo.s32 %r101, %r69, %r70, %r71;
setp.ge.u32	%p1, %r101, %r44;
@%p1 bra BB527_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
cvt.s32.s16	%r17, %rs1;

BB527_2:
mul.hi.u32 %r72, %r101, %r47;
add.s32 %r73, %r72, %r101;
shr.u32 %r74, %r73, %r48;
mul.lo.s32 %r75, %r74, %r50;
sub.s32 %r76, %r101, %r75;
mul.lo.s32 %r77, %r76, %r46;
mad.lo.s32 %r78, %r45, %r74, %r77;
mul.wide.u32 %rd7, %r78, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r79, %r101, %r55;
add.s32 %r80, %r79, %r101;
shr.u32 %r81, %r80, %r56;
mul.lo.s32 %r82, %r81, %r58;
sub.s32 %r83, %r101, %r82;
mul.lo.s32 %r84, %r83, %r54;
mad.lo.s32 %r85, %r53, %r81, %r84;
mul.wide.u32 %rd9, %r85, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r86, %r101, %r63;
add.s32 %r87, %r86, %r101;
shr.u32 %r88, %r87, %r64;
mul.lo.s32 %r89, %r88, %r66;
sub.s32 %r90, %r101, %r89;
mul.lo.s32 %r91, %r90, %r62;
mad.lo.s32 %r92, %r61, %r88, %r91;
mul.wide.u32 %rd11, %r92, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %r93, [%rd8];
ld.global.s16 %r94, [%rd10];
ld.global.s16 %r95, [%rd12];
div.s32 %r96, %r94, %r95;
cvt.s32.s16 %r97, %r96;
mad.lo.s32 %r98, %r97, %r17, %r93;
st.global.u16 [%rd8], %r98;
mov.u32 %r100, %nctaid.x;
mad.lo.s32 %r101, %r100, %r69, %r101;
setp.lt.u32	%p2, %r101, %r44;
@%p2 bra BB527_2;

BB527_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot528[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<2>;
.reg .b32 %r<104>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot528;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r51, %r52}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r59, %r60}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r45, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r93, 0;
mov.pred %p1, 0;
@%p1 bra BB528_2;

BB528_1:
mul.wide.s32 %rd14, %r93, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r93, %r93, 1;
setp.lt.u32	%p2, %r93, 27;
@%p2 bra BB528_1;

BB528_2:
mov.u32 %r63, %ntid.x;
mov.u32 %r64, %ctaid.x;
mov.u32 %r65, %tid.x;
mad.lo.s32 %r100, %r63, %r64, %r65;
setp.ge.u32	%p3, %r100, %r45;
@%p3 bra BB528_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r66, [%rd1+208];
add.s32 %r14, %r66, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
cvt.s32.s16	%r16, %rs1;
mul.wide.s32 %rd19, %r66, 4;
add.s64 %rd7, %rd1, %rd19;

BB528_4:
mov.u32 %r95, %r100;
mov.u32 %r17, %r95;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r18, %r17, %r49;
mul.hi.u32 %r19, %r17, %r57;
mov.u32 %r102, 0;
mov.u32 %r103, %r102;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r94, %r14;
mov.u32 %r98, %r17;
mov.u32 %r99, %r17;
@%p4 bra BB528_6;

BB528_5:
mov.u32 %r21, %r99;
mov.u32 %r20, %r94;
ld.local.u32 %r69, [%rd26+4];
rem.u32 %r70, %r21, %r69;
ld.local.u32 %r71, [%rd26+104];
mad.lo.s32 %r103, %r71, %r70, %r103;
div.u32 %r24, %r21, %r69;
add.s64 %rd26, %rd26, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p5, %r25, 0;
mov.u32 %r94, %r25;
mov.u32 %r98, %r24;
mov.u32 %r99, %r24;
mov.u32 %r102, %r103;
@%p5 bra BB528_5;

BB528_6:
add.s32 %r72, %r18, %r17;
shr.u32 %r73, %r72, %r50;
mul.lo.s32 %r74, %r73, %r52;
sub.s32 %r75, %r17, %r74;
mul.lo.s32 %r76, %r75, %r48;
mad.lo.s32 %r77, %r47, %r73, %r76;
mul.wide.u32 %rd20, %r77, 2;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r78, %r19, %r17;
shr.u32 %r79, %r78, %r58;
mul.lo.s32 %r80, %r79, %r60;
sub.s32 %r81, %r17, %r80;
mul.lo.s32 %r82, %r81, %r56;
mad.lo.s32 %r83, %r55, %r79, %r82;
mul.wide.u32 %rd22, %r83, 2;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r84, %r15, %r98, %r102;
mul.wide.u32 %rd24, %r84, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %r85, [%rd21];
ld.global.s16 %r86, [%rd23];
ld.global.s16 %r87, [%rd25];
div.s32 %r88, %r86, %r87;
cvt.s32.s16 %r89, %r88;
mad.lo.s32 %r90, %r89, %r16, %r85;
st.global.u16 [%rd21], %r90;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r100, %r92, %r63, %r17;
setp.lt.u32	%p6, %r100, %r45;
@%p6 bra BB528_4;

BB528_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot529[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot529;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB529_2;

BB529_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB529_1;

BB529_2:
mov.u32 %r42, %ntid.x;
mov.u32 %r43, %ctaid.x;
mov.u32 %r44, %tid.x;
mad.lo.s32 %r75, %r42, %r43, %r44;
setp.ge.u32	%p3, %r75, %r32;
@%p3 bra BB529_7;

cvta.to.global.u64 %rd4, %rd11;
cvt.s32.s16	%r10, %rs5;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r45, [%rd1+208];
add.s32 %r11, %r45, -1;
mul.wide.s32 %rd17, %r45, 4;
add.s64 %rd6, %rd1, %rd17;

BB529_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r13, %r12, %r36;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB529_6;

BB529_5:
mov.u32 %r15, %r74;
mov.u32 %r14, %r69;
ld.local.u32 %r48, [%rd26+4];
rem.u32 %r49, %r15, %r48;
ld.local.u32 %r50, [%rd26+104];
mad.lo.s32 %r78, %r50, %r49, %r78;
div.u32 %r18, %r15, %r48;
add.s64 %rd26, %rd26, -4;
add.s32 %r19, %r14, -1;
setp.gt.s32	%p5, %r19, 0;
mov.u32 %r69, %r19;
mov.u32 %r73, %r18;
mov.u32 %r74, %r18;
mov.u32 %r77, %r78;
@%p5 bra BB529_5;

BB529_6:
add.s32 %r51, %r13, %r12;
shr.u32 %r52, %r51, %r37;
mul.lo.s32 %r53, %r52, %r39;
sub.s32 %r54, %r12, %r53;
mul.lo.s32 %r55, %r54, %r35;
mad.lo.s32 %r56, %r34, %r52, %r55;
mul.wide.u32 %rd18, %r56, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r73, %r77;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r59, %r12, %r1;
mul.wide.u32 %rd24, %r59, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %r60, [%rd19];
ld.global.s16 %r61, [%rd23];
ld.global.s16 %r62, [%rd25];
div.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r60;
st.global.u16 [%rd19], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r42, %r12;
setp.lt.u32	%p6, %r75, %r32;
@%p6 bra BB529_4;

BB529_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot530[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<2>;
.reg .b32 %r<104>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot530;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r93, 0;
mov.pred %p1, 0;
@%p1 bra BB530_2;

BB530_1:
mul.wide.s32 %rd14, %r93, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r93, %r93, 1;
setp.lt.u32	%p2, %r93, 27;
@%p2 bra BB530_1;

BB530_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r100, %r62, %r63, %r64;
setp.ge.u32	%p3, %r100, %r44;
@%p3 bra BB530_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
cvt.s32.s16	%r16, %rs1;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB530_4:
mov.u32 %r95, %r100;
mov.u32 %r17, %r95;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r18, %r17, %r48;
mov.u32 %r102, 0;
mov.u32 %r103, %r102;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r94, %r14;
mov.u32 %r98, %r17;
mov.u32 %r99, %r17;
@%p4 bra BB530_6;

BB530_5:
mov.u32 %r20, %r99;
mov.u32 %r19, %r94;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r103, %r70, %r69, %r103;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r94, %r24;
mov.u32 %r98, %r23;
mov.u32 %r99, %r23;
mov.u32 %r102, %r103;
@%p5 bra BB530_5;

BB530_6:
add.s32 %r71, %r18, %r17;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r17, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 2;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r77, %r15, %r98, %r102;
mul.wide.u32 %rd22, %r77, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r78, %r17, %r56;
add.s32 %r79, %r78, %r17;
shr.u32 %r80, %r79, %r57;
mul.lo.s32 %r81, %r80, %r59;
sub.s32 %r82, %r17, %r81;
mul.lo.s32 %r83, %r82, %r55;
mad.lo.s32 %r84, %r54, %r80, %r83;
mul.wide.u32 %rd24, %r84, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %r85, [%rd21];
ld.global.s16 %r86, [%rd23];
ld.global.s16 %r87, [%rd25];
div.s32 %r88, %r86, %r87;
cvt.s32.s16 %r89, %r88;
mad.lo.s32 %r90, %r89, %r16, %r85;
st.global.u16 [%rd21], %r90;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r100, %r92, %r62, %r17;
setp.lt.u32	%p6, %r100, %r44;
@%p6 bra BB530_4;

BB530_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot531[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<2>;
.reg .b32 %r<107>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot531;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r85, 0;
mov.pred %p1, 0;
@%p1 bra BB531_2;

BB531_1:
mul.wide.s32 %rd23, %r85, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r85, %r85, 1;
setp.lt.u32	%p2, %r85, 27;
@%p2 bra BB531_1;

BB531_2:
mov.u32 %r86, 0;
@%p1 bra BB531_4;

BB531_3:
mul.wide.s32 %rd27, %r86, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p4, %r86, 27;
@%p4 bra BB531_3;

BB531_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r99, %r55, %r56, %r57;
setp.ge.u32	%p5, %r99, %r44;
@%p5 bra BB531_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
cvt.s32.s16	%r15, %rs1;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r59, 4;
add.s64 %rd12, %rd3, %rd34;

BB531_6:
mov.u32 %r89, %r99;
mov.u32 %r16, %r89;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r17, %r16, %r48;
mov.u32 %r61, 0;
mov.u32 %r106, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r87, %r11;
mov.u32 %r97, %r16;
mov.u32 %r98, %r16;
mov.u32 %r105, %r61;
@%p6 bra BB531_8;

BB531_7:
mov.u32 %r19, %r98;
mov.u32 %r18, %r87;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r19, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r106, %r64, %r63, %r106;
div.u32 %r22, %r19, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p7, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r97, %r22;
mov.u32 %r98, %r22;
mov.u32 %r100, %r106;
mov.u32 %r105, %r100;
@%p7 bra BB531_7;

BB531_8:
mov.u32 %r25, %r105;
add.s32 %r67, %r17, %r16;
shr.u32 %r68, %r67, %r49;
mul.lo.s32 %r69, %r68, %r51;
sub.s32 %r70, %r16, %r69;
mul.lo.s32 %r71, %r70, %r47;
mad.lo.s32 %r72, %r46, %r68, %r71;
mul.wide.u32 %rd35, %r72, 2;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r26, %r12, %r97, %r25;
mov.u32 %r104, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r88, %r13;
mov.u32 %r96, %r16;
mov.u32 %r95, %r16;
mov.u32 %r103, %r61;
@%p8 bra BB531_10;

BB531_9:
mov.u32 %r27, %r88;
ld.local.u32 %r73, [%rd41+4];
rem.u32 %r74, %r96, %r73;
ld.local.u32 %r75, [%rd41+104];
mad.lo.s32 %r104, %r75, %r74, %r104;
div.u32 %r96, %r96, %r73;
add.s64 %rd41, %rd41, -4;
add.s32 %r32, %r27, -1;
setp.gt.s32	%p9, %r32, 0;
mov.u32 %r88, %r32;
mov.u32 %r95, %r96;
mov.u32 %r103, %r104;
@%p9 bra BB531_9;

BB531_10:
mul.wide.u32 %rd36, %r26, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r76, %r14, %r95, %r103;
mul.wide.u32 %rd38, %r76, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %r77, [%rd16];
ld.global.s16 %r78, [%rd37];
ld.global.s16 %r79, [%rd39];
div.s32 %r80, %r78, %r79;
cvt.s32.s16 %r81, %r80;
mad.lo.s32 %r82, %r81, %r15, %r77;
st.global.u16 [%rd16], %r82;
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r99, %r84, %r55, %r16;
setp.lt.u32	%p10, %r99, %r44;
@%p10 bra BB531_6;

BB531_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot532[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<18>;
.reg .b32 %r<54>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot532;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r2, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs9, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r43, 0;
mov.pred %p1, 0;
@%p1 bra BB532_2;

BB532_1:
mul.wide.s32 %rd13, %r43, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r43, %r43, 1;
setp.lt.u32	%p2, %r43, 27;
@%p2 bra BB532_1;

BB532_2:
mov.u32 %r5, %ntid.x;
mov.u32 %r24, %ctaid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r50, %r5, %r24, %r25;
setp.ge.u32	%p3, %r50, %r22;
@%p3 bra BB532_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
cvt.s32.s16	%r7, %rs9;
mov.u32 %r26, %nctaid.x;
mul.lo.s32 %r8, %r26, %r5;
ld.local.u32 %r27, [%rd1+208];
add.s32 %r9, %r27, -1;
mul.wide.s32 %rd17, %r27, 4;
add.s64 %rd6, %rd1, %rd17;

BB532_4:
mov.u32 %r45, %r50;
mov.u32 %r10, %r45;
mov.u64 %rd26, %rd6;
mov.u32 %r52, 0;
mov.u32 %r53, %r52;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r44, %r9;
mov.u32 %r48, %r10;
mov.u32 %r49, %r10;
@%p4 bra BB532_6;

BB532_5:
mov.u32 %r12, %r49;
mov.u32 %r11, %r44;
ld.local.u32 %r30, [%rd26+4];
rem.u32 %r31, %r12, %r30;
ld.local.u32 %r32, [%rd26+104];
mad.lo.s32 %r53, %r32, %r31, %r53;
div.u32 %r15, %r12, %r30;
add.s64 %rd26, %rd26, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p5, %r16, 0;
mov.u32 %r44, %r16;
mov.u32 %r48, %r15;
mov.u32 %r49, %r15;
mov.u32 %r52, %r53;
@%p5 bra BB532_5;

BB532_6:
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r48, %r52;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r34, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r35, %r10, %r1;
mul.wide.u32 %rd22, %r35, 2;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r36, %r10, %r2;
mul.wide.u32 %rd24, %r36, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %r37, [%rd21];
ld.global.s16 %r38, [%rd23];
ld.global.s16 %r39, [%rd25];
div.s32 %r40, %r38, %r39;
cvt.s32.s16 %r41, %r40;
mad.lo.s32 %r42, %r41, %r7, %r37;
st.global.u16 [%rd21], %r42;
add.s32 %r50, %r8, %r10;
setp.lt.u32	%p6, %r50, %r22;
@%p6 bra BB532_4;

BB532_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot533[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot533;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB533_2;

BB533_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB533_1;

BB533_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r75, %r41, %r42, %r43;
setp.ge.u32	%p3, %r75, %r31;
@%p3 bra BB533_7;

cvta.to.global.u64 %rd4, %rd10;
cvt.s32.s16	%r10, %rs5;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r11, %r44, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB533_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB533_6;

BB533_5:
mov.u32 %r14, %r74;
mov.u32 %r13, %r69;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r78, %r49, %r48, %r78;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r69, %r18;
mov.u32 %r73, %r17;
mov.u32 %r74, %r17;
mov.u32 %r77, %r78;
@%p5 bra BB533_5;

BB533_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r73, %r77;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r52, %r12, %r1;
mul.wide.u32 %rd22, %r52, 2;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r53, %r12, %r35;
add.s32 %r54, %r53, %r12;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r12, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd24, %r59, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %r60, [%rd21];
ld.global.s16 %r61, [%rd23];
ld.global.s16 %r62, [%rd25];
div.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r60;
st.global.u16 [%rd21], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r41, %r12;
setp.lt.u32	%p6, %r75, %r31;
@%p6 bra BB533_4;

BB533_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot534[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<10>;
.reg .b32 %r<83>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot534;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB534_2;

BB534_1:
mul.wide.s32 %rd20, %r61, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB534_1;

BB534_2:
mov.u32 %r62, 0;
@%p1 bra BB534_4;

BB534_3:
mul.wide.s32 %rd24, %r62, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p4, %r62, 27;
@%p4 bra BB534_3;

BB534_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r75, %r33, %r34, %r35;
setp.ge.u32	%p5, %r75, %r30;
@%p5 bra BB534_12;

cvta.to.global.u64 %rd8, %rd17;
cvt.s32.s16	%r7, %rs5;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r8, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB534_6:
mov.u32 %r65, %r75;
mov.u32 %r9, %r65;
mov.u64 %rd39, %rd9;
mov.u32 %r38, 0;
mov.u32 %r82, %r38;
setp.lt.s32	%p6, %r8, 1;
mov.u32 %r63, %r8;
mov.u32 %r73, %r9;
mov.u32 %r74, %r9;
mov.u32 %r81, %r38;
@%p6 bra BB534_8;

BB534_7:
mov.u32 %r11, %r74;
mov.u32 %r10, %r63;
ld.local.u32 %r39, [%rd39+4];
rem.u32 %r40, %r11, %r39;
ld.local.u32 %r41, [%rd39+104];
mad.lo.s32 %r82, %r41, %r40, %r82;
div.u32 %r14, %r11, %r39;
add.s64 %rd39, %rd39, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p7, %r15, 0;
mov.u32 %r63, %r15;
mov.u32 %r73, %r14;
mov.u32 %r74, %r14;
mov.u32 %r76, %r82;
mov.u32 %r81, %r76;
@%p7 bra BB534_7;

BB534_8:
mov.u32 %r17, %r81;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r73, %r17;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r44, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r18, [%rd3+208];
add.s32 %r64, %r18, -1;
setp.lt.s32	%p8, %r64, 1;
mov.u32 %r71, %r9;
mov.u32 %r79, %r38;
@%p8 bra BB534_11;

mul.wide.s32 %rd32, %r18, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r80, 0;
mov.u32 %r72, %r9;

BB534_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r72, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r72, %r72, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r64, %r64, -1;
setp.gt.s32	%p9, %r64, 0;
mov.u32 %r71, %r72;
mov.u32 %r79, %r80;
@%p9 bra BB534_10;

BB534_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r71, %r79;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd34, %rd35;
ld.global.u16 %r52, [%rd13];
mul.lo.s32 %r53, %r9, %r1;
mul.wide.u32 %rd37, %r53, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.s16 %r54, [%rd38];
ld.global.s16 %r55, [%rd36];
div.s32 %r56, %r54, %r55;
cvt.s32.s16 %r57, %r56;
mad.lo.s32 %r58, %r57, %r7, %r52;
st.global.u16 [%rd13], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r75, %r60, %r33, %r9;
setp.lt.u32	%p10, %r75, %r30;
@%p10 bra BB534_6;

BB534_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot535[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<10>;
.reg .b32 %r<79>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot535;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r68, 0;
mov.pred %p1, 0;
@%p1 bra BB535_2;

BB535_1:
mul.wide.s32 %rd13, %r68, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r68, %r68, 1;
setp.lt.u32	%p2, %r68, 27;
@%p2 bra BB535_1;

BB535_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r75, %r41, %r42, %r43;
setp.ge.u32	%p3, %r75, %r31;
@%p3 bra BB535_7;

cvta.to.global.u64 %rd4, %rd11;
cvt.s32.s16	%r10, %rs5;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r11, %r44, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB535_4:
mov.u32 %r70, %r75;
mov.u32 %r12, %r70;
mov.u64 %rd26, %rd6;
mov.u32 %r77, 0;
mov.u32 %r78, %r77;
setp.lt.s32	%p4, %r11, 1;
mov.u32 %r69, %r11;
mov.u32 %r73, %r12;
mov.u32 %r74, %r12;
@%p4 bra BB535_6;

BB535_5:
mov.u32 %r14, %r74;
mov.u32 %r13, %r69;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r78, %r49, %r48, %r78;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r69, %r18;
mov.u32 %r73, %r17;
mov.u32 %r74, %r17;
mov.u32 %r77, %r78;
@%p5 bra BB535_5;

BB535_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r73, %r77;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r52, %r12, %r35;
add.s32 %r53, %r52, %r12;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r12, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r59, %r12, %r1;
mul.wide.u32 %rd24, %r59, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %r60, [%rd21];
ld.global.s16 %r61, [%rd23];
ld.global.s16 %r62, [%rd25];
div.s32 %r63, %r61, %r62;
cvt.s32.s16 %r64, %r63;
mad.lo.s32 %r65, %r64, %r10, %r60;
st.global.u16 [%rd21], %r65;
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r75, %r67, %r41, %r12;
setp.lt.u32	%p6, %r75, %r31;
@%p6 bra BB535_4;

BB535_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot536[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<2>;
.reg .b32 %r<104>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot536;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r93, 0;
mov.pred %p1, 0;
@%p1 bra BB536_2;

BB536_1:
mul.wide.s32 %rd14, %r93, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r93, %r93, 1;
setp.lt.u32	%p2, %r93, 27;
@%p2 bra BB536_1;

BB536_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r100, %r61, %r62, %r63;
setp.ge.u32	%p3, %r100, %r43;
@%p3 bra BB536_7;

ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
cvt.s32.s16	%r16, %rs1;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB536_4:
mov.u32 %r95, %r100;
mov.u32 %r17, %r95;
mov.u64 %rd26, %rd7;
mov.u32 %r102, 0;
mov.u32 %r103, %r102;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r94, %r14;
mov.u32 %r98, %r17;
mov.u32 %r99, %r17;
@%p4 bra BB536_6;

BB536_5:
mov.u32 %r19, %r99;
mov.u32 %r18, %r94;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r103, %r69, %r68, %r103;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r94, %r23;
mov.u32 %r98, %r22;
mov.u32 %r99, %r22;
mov.u32 %r102, %r103;
@%p5 bra BB536_5;

BB536_6:
mad.lo.s32 %r70, %r15, %r98, %r102;
mul.wide.u32 %rd20, %r70, 2;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r71, %r17, %r47;
add.s32 %r72, %r71, %r17;
shr.u32 %r73, %r72, %r48;
mul.lo.s32 %r74, %r73, %r50;
sub.s32 %r75, %r17, %r74;
mul.lo.s32 %r76, %r75, %r46;
mad.lo.s32 %r77, %r45, %r73, %r76;
mul.wide.u32 %rd22, %r77, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r78, %r17, %r55;
add.s32 %r79, %r78, %r17;
shr.u32 %r80, %r79, %r56;
mul.lo.s32 %r81, %r80, %r58;
sub.s32 %r82, %r17, %r81;
mul.lo.s32 %r83, %r82, %r54;
mad.lo.s32 %r84, %r53, %r80, %r83;
mul.wide.u32 %rd24, %r84, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %r85, [%rd21];
ld.global.s16 %r86, [%rd23];
ld.global.s16 %r87, [%rd25];
div.s32 %r88, %r86, %r87;
cvt.s32.s16 %r89, %r88;
mad.lo.s32 %r90, %r89, %r16, %r85;
st.global.u16 [%rd21], %r90;
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r100, %r92, %r61, %r17;
setp.lt.u32	%p6, %r100, %r43;
@%p6 bra BB536_4;

BB536_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot537[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<2>;
.reg .b32 %r<107>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot537;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r85, 0;
mov.pred %p1, 0;
@%p1 bra BB537_2;

BB537_1:
mul.wide.s32 %rd22, %r85, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r85, %r85, 1;
setp.lt.u32	%p2, %r85, 27;
@%p2 bra BB537_1;

BB537_2:
mov.u32 %r86, 0;
@%p1 bra BB537_4;

BB537_3:
mul.wide.s32 %rd26, %r86, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p4, %r86, 27;
@%p4 bra BB537_3;

BB537_4:
mov.u32 %r55, %ntid.x;
mov.u32 %r56, %ctaid.x;
mov.u32 %r57, %tid.x;
mad.lo.s32 %r99, %r55, %r56, %r57;
setp.ge.u32	%p5, %r99, %r44;
@%p5 bra BB537_11;

ld.local.u32 %r58, [%rd2+208];
add.s32 %r11, %r58, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r59, [%rd3+208];
add.s32 %r13, %r59, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
cvt.s32.s16	%r15, %rs1;
mul.wide.s32 %rd32, %r58, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r59, 4;
add.s64 %rd12, %rd3, %rd33;

BB537_6:
mov.u32 %r89, %r99;
mov.u32 %r16, %r89;
mov.u64 %rd40, %rd11;
mov.u32 %r61, 0;
mov.u32 %r106, %r61;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r87, %r11;
mov.u32 %r97, %r16;
mov.u32 %r98, %r16;
mov.u32 %r105, %r61;
@%p6 bra BB537_8;

BB537_7:
mov.u32 %r18, %r98;
mov.u32 %r17, %r87;
ld.local.u32 %r62, [%rd40+4];
rem.u32 %r63, %r18, %r62;
ld.local.u32 %r64, [%rd40+104];
mad.lo.s32 %r106, %r64, %r63, %r106;
div.u32 %r21, %r18, %r62;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r97, %r21;
mov.u32 %r98, %r21;
mov.u32 %r100, %r106;
mov.u32 %r105, %r100;
@%p7 bra BB537_7;

BB537_8:
mov.u32 %r24, %r105;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r97, %r24;
mul.hi.u32 %r26, %r16, %r48;
mov.u32 %r104, %r61;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r88, %r13;
mov.u32 %r96, %r16;
mov.u32 %r95, %r16;
mov.u32 %r103, %r61;
@%p8 bra BB537_10;

BB537_9:
mov.u32 %r27, %r88;
ld.local.u32 %r67, [%rd41+4];
rem.u32 %r68, %r96, %r67;
ld.local.u32 %r69, [%rd41+104];
mad.lo.s32 %r104, %r69, %r68, %r104;
div.u32 %r96, %r96, %r67;
add.s64 %rd41, %rd41, -4;
add.s32 %r32, %r27, -1;
setp.gt.s32	%p9, %r32, 0;
mov.u32 %r88, %r32;
mov.u32 %r95, %r96;
mov.u32 %r103, %r104;
@%p9 bra BB537_9;

BB537_10:
mul.wide.u32 %rd34, %r25, 2;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r70, %r26, %r16;
shr.u32 %r71, %r70, %r49;
mul.lo.s32 %r72, %r71, %r51;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r47;
mad.lo.s32 %r75, %r46, %r71, %r74;
mul.wide.u32 %rd36, %r75, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r76, %r14, %r95, %r103;
mul.wide.u32 %rd38, %r76, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %r77, [%rd35];
ld.global.s16 %r78, [%rd37];
ld.global.s16 %r79, [%rd39];
div.s32 %r80, %r78, %r79;
cvt.s32.s16 %r81, %r80;
mad.lo.s32 %r82, %r81, %r15, %r77;
st.global.u16 [%rd35], %r82;
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r99, %r84, %r55, %r16;
setp.lt.u32	%p10, %r99, %r44;
@%p10 bra BB537_6;

BB537_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot538[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<10>;
.reg .b32 %r<83>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot538;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs5, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB538_2;

BB538_1:
mul.wide.s32 %rd20, %r61, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB538_1;

BB538_2:
mov.u32 %r62, 0;
@%p1 bra BB538_4;

BB538_3:
mul.wide.s32 %rd24, %r62, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p4, %r62, 27;
@%p4 bra BB538_3;

BB538_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r75, %r33, %r34, %r35;
setp.ge.u32	%p5, %r75, %r30;
@%p5 bra BB538_12;

cvta.to.global.u64 %rd8, %rd17;
cvt.s32.s16	%r7, %rs5;
ld.local.u32 %r36, [%rd2+208];
add.s32 %r8, %r36, -1;
mul.wide.s32 %rd28, %r36, 4;
add.s64 %rd9, %rd2, %rd28;

BB538_6:
mov.u32 %r65, %r75;
mov.u32 %r9, %r65;
mov.u64 %rd39, %rd9;
mov.u32 %r38, 0;
mov.u32 %r82, %r38;
setp.lt.s32	%p6, %r8, 1;
mov.u32 %r63, %r8;
mov.u32 %r73, %r9;
mov.u32 %r74, %r9;
mov.u32 %r81, %r38;
@%p6 bra BB538_8;

BB538_7:
mov.u32 %r11, %r74;
mov.u32 %r10, %r63;
ld.local.u32 %r39, [%rd39+4];
rem.u32 %r40, %r11, %r39;
ld.local.u32 %r41, [%rd39+104];
mad.lo.s32 %r82, %r41, %r40, %r82;
div.u32 %r14, %r11, %r39;
add.s64 %rd39, %rd39, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p7, %r15, 0;
mov.u32 %r63, %r15;
mov.u32 %r73, %r14;
mov.u32 %r74, %r14;
mov.u32 %r76, %r82;
mov.u32 %r81, %r76;
@%p7 bra BB538_7;

BB538_8:
mov.u32 %r17, %r81;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r73, %r17;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r44, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r18, [%rd3+208];
add.s32 %r64, %r18, -1;
setp.lt.s32	%p8, %r64, 1;
mov.u32 %r71, %r9;
mov.u32 %r79, %r38;
@%p8 bra BB538_11;

mul.wide.s32 %rd32, %r18, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r80, 0;
mov.u32 %r72, %r9;

BB538_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r72, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r80, %r49, %r48, %r80;
div.u32 %r72, %r72, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r64, %r64, -1;
setp.gt.s32	%p9, %r64, 0;
mov.u32 %r71, %r72;
mov.u32 %r79, %r80;
@%p9 bra BB538_10;

BB538_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r71, %r79;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r52, %r9, %r1;
mul.wide.u32 %rd37, %r52, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.u16 %r53, [%rd13];
ld.global.s16 %r54, [%rd36];
ld.global.s16 %r55, [%rd38];
div.s32 %r56, %r54, %r55;
cvt.s32.s16 %r57, %r56;
mad.lo.s32 %r58, %r57, %r7, %r53;
st.global.u16 [%rd13], %r58;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r75, %r60, %r33, %r9;
setp.lt.u32	%p10, %r75, %r30;
@%p10 bra BB538_6;

BB538_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot539[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<2>;
.reg .b32 %r<107>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot539;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r85, 0;
mov.pred %p1, 0;
@%p1 bra BB539_2;

BB539_1:
mul.wide.s32 %rd22, %r85, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r85, %r85, 1;
setp.lt.u32	%p2, %r85, 27;
@%p2 bra BB539_1;

BB539_2:
mov.u32 %r86, 0;
@%p1 bra BB539_4;

BB539_3:
mul.wide.s32 %rd26, %r86, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p4, %r86, 27;
@%p4 bra BB539_3;

BB539_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r99, %r54, %r55, %r56;
setp.ge.u32	%p5, %r99, %r43;
@%p5 bra BB539_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
cvt.s32.s16	%r15, %rs1;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB539_6:
mov.u32 %r89, %r99;
mov.u32 %r16, %r89;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r106, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r87, %r11;
mov.u32 %r97, %r16;
mov.u32 %r98, %r16;
mov.u32 %r105, %r60;
@%p6 bra BB539_8;

BB539_7:
mov.u32 %r18, %r98;
mov.u32 %r17, %r87;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r106, %r63, %r62, %r106;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r97, %r21;
mov.u32 %r98, %r21;
mov.u32 %r100, %r106;
mov.u32 %r105, %r100;
@%p7 bra BB539_7;

BB539_8:
mov.u32 %r24, %r105;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r97, %r24;
mov.u32 %r104, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r88, %r13;
mov.u32 %r96, %r16;
mov.u32 %r95, %r16;
mov.u32 %r103, %r60;
@%p8 bra BB539_10;

BB539_9:
mov.u32 %r26, %r88;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r96, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r104, %r68, %r67, %r104;
div.u32 %r96, %r96, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r88, %r31;
mov.u32 %r95, %r96;
mov.u32 %r103, %r104;
@%p9 bra BB539_9;

BB539_10:
mul.wide.u32 %rd34, %r25, 2;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r69, %r14, %r95, %r103;
mul.wide.u32 %rd36, %r69, 2;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r70, %r16, %r47;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r48;
mul.lo.s32 %r73, %r72, %r50;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r46;
mad.lo.s32 %r76, %r45, %r72, %r75;
mul.wide.u32 %rd38, %r76, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %r77, [%rd35];
ld.global.s16 %r78, [%rd37];
ld.global.s16 %r79, [%rd39];
div.s32 %r80, %r78, %r79;
cvt.s32.s16 %r81, %r80;
mad.lo.s32 %r82, %r81, %r15, %r77;
st.global.u16 [%rd35], %r82;
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r99, %r84, %r54, %r16;
setp.lt.u32	%p10, %r99, %r43;
@%p10 bra BB539_6;

BB539_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot540[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<2>;
.reg .b32 %r<110>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot540;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r77, 0;
mov.pred %p1, 0;
@%p1 bra BB540_2;

BB540_1:
mul.wide.s32 %rd31, %r77, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r77, %r77, 1;
setp.lt.u32	%p2, %r77, 27;
@%p2 bra BB540_1;

BB540_2:
mov.u32 %r78, 0;
@%p1 bra BB540_4;

BB540_3:
mul.wide.s32 %rd35, %r78, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p4, %r78, 27;
@%p4 bra BB540_3;

BB540_4:
mov.u32 %r79, 0;
@%p1 bra BB540_6;

BB540_5:
mul.wide.s32 %rd39, %r79, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p6, %r79, 27;
@%p6 bra BB540_5;

BB540_6:
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r98, %r47, %r48, %r49;
setp.ge.u32	%p7, %r98, %r43;
@%p7 bra BB540_15;

ld.local.u32 %r50, [%rd3+208];
add.s32 %r8, %r50, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r51, [%rd4+208];
add.s32 %r10, %r51, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r52, [%rd5+208];
add.s32 %r12, %r52, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
cvt.s32.s16	%r14, %rs1;
mul.wide.s32 %rd46, %r50, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r51, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r52, 4;
add.s64 %rd17, %rd5, %rd48;

BB540_8:
mov.u32 %r83, %r98;
mov.u32 %r15, %r83;
mov.u64 %rd54, %rd15;
mov.u32 %r54, 0;
mov.u32 %r109, %r54;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r80, %r8;
mov.u32 %r96, %r15;
mov.u32 %r97, %r15;
mov.u32 %r108, %r54;
@%p8 bra BB540_10;

BB540_9:
mov.u32 %r17, %r97;
mov.u32 %r16, %r80;
ld.local.u32 %r55, [%rd54+4];
rem.u32 %r56, %r17, %r55;
ld.local.u32 %r57, [%rd54+104];
mad.lo.s32 %r109, %r57, %r56, %r109;
div.u32 %r20, %r17, %r55;
add.s64 %rd54, %rd54, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p9, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r96, %r20;
mov.u32 %r97, %r20;
mov.u32 %r99, %r109;
mov.u32 %r108, %r99;
@%p9 bra BB540_9;

BB540_10:
mov.u32 %r23, %r108;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r24, %r9, %r96, %r23;
mov.u32 %r107, %r54;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r81, %r10;
mov.u32 %r95, %r15;
mov.u32 %r94, %r15;
mov.u32 %r106, %r54;
@%p10 bra BB540_12;

BB540_11:
mov.u32 %r25, %r81;
ld.local.u32 %r60, [%rd55+4];
rem.u32 %r61, %r95, %r60;
ld.local.u32 %r62, [%rd55+104];
mad.lo.s32 %r107, %r62, %r61, %r107;
div.u32 %r95, %r95, %r60;
add.s64 %rd55, %rd55, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p11, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r94, %r95;
mov.u32 %r106, %r107;
@%p11 bra BB540_11;

BB540_12:
mul.wide.u32 %rd49, %r24, 2;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r33, %r11, %r94, %r106;
mov.u32 %r105, %r54;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r82, %r12;
mov.u32 %r93, %r15;
mov.u32 %r92, %r15;
mov.u32 %r104, %r54;
@%p12 bra BB540_14;

BB540_13:
mov.u32 %r34, %r82;
ld.local.u32 %r65, [%rd56+4];
rem.u32 %r66, %r93, %r65;
ld.local.u32 %r67, [%rd56+104];
mad.lo.s32 %r105, %r67, %r66, %r105;
div.u32 %r93, %r93, %r65;
add.s64 %rd56, %rd56, -4;
add.s32 %r39, %r34, -1;
setp.gt.s32	%p13, %r39, 0;
mov.u32 %r82, %r39;
mov.u32 %r92, %r93;
mov.u32 %r104, %r105;
@%p13 bra BB540_13;

BB540_14:
mul.wide.u32 %rd50, %r33, 2;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r68, %r13, %r92, %r104;
mul.wide.u32 %rd52, %r68, 2;
add.s64 %rd53, %rd14, %rd52;
ld.global.u16 %r69, [%rd24];
ld.global.s16 %r70, [%rd51];
ld.global.s16 %r71, [%rd53];
div.s32 %r72, %r70, %r71;
cvt.s32.s16 %r73, %r72;
mad.lo.s32 %r74, %r73, %r14, %r69;
st.global.u16 [%rd24], %r74;
mov.u32 %r76, %nctaid.x;
mad.lo.s32 %r98, %r76, %r47, %r15;
setp.lt.u32	%p14, %r98, %r43;
@%p14 bra BB540_8;

BB540_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<2>;
.reg .b32 %r<12>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd2, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r2, %ctaid.x;
mov.u32 %r3, %ntid.x;
cvt.u64.u32	%rd3, %r3;
mul.wide.u32 %rd19, %r3, %r2;
mov.u32 %r4, %tid.x;
cvt.u64.u32	%rd20, %r4;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB541_3;

cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd7, %rd14;
cvta.to.global.u64 %rd8, %rd16;
cvt.s32.s16	%r1, %rs1;
mov.u32 %r5, %nctaid.x;
cvt.u64.u32	%rd21, %r5;
mul.lo.s64 %rd9, %rd21, %rd3;

BB541_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd5, %rd23;
mul.lo.s64 %rd25, %rd31, %rd1;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd7, %rd26;
mul.lo.s64 %rd28, %rd31, %rd2;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd8, %rd29;
ld.global.u16 %r6, [%rd24];
ld.global.s16 %r7, [%rd27];
ld.global.s16 %r8, [%rd30];
div.s32 %r9, %r7, %r8;
cvt.s32.s16 %r10, %r9;
mad.lo.s32 %r11, %r10, %r1, %r6;
st.global.u16 [%rd24], %r11;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p2, %rd31, %rd18;
@%p2 bra BB541_2;

BB541_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot542[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<2>;
.reg .b32 %r<52>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot542;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.u16 %rs1, [_Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I15TensorAddCDivOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r46, 0;
mov.pred %p1, 0;
@%p1 bra BB542_2;

BB542_1:
mul.wide.s32 %rd76, %r46, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r46, %r46, 1;
setp.lt.u32	%p2, %r46, 52;
@%p2 bra BB542_1;

BB542_2:
mov.u32 %r47, 0;
@%p1 bra BB542_4;

BB542_3:
mul.wide.s32 %rd80, %r47, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r47, %r47, 1;
setp.lt.u32	%p4, %r47, 52;
@%p4 bra BB542_3;

BB542_4:
mov.u32 %r48, 0;
@%p1 bra BB542_6;

BB542_5:
mul.wide.s32 %rd84, %r48, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r48, %r48, 1;
setp.lt.u32	%p6, %r48, 52;
@%p6 bra BB542_5;

BB542_6:
mov.u32 %r20, %ctaid.x;
mov.u32 %r21, %ntid.x;
mul.wide.u32 %rd88, %r21, %r20;
mov.u32 %r22, %tid.x;
cvt.u64.u32	%rd89, %r22;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB542_24;

ld.local.u32 %r23, [%rd3+408];
add.s32 %r7, %r23, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r24, [%rd4+408];
add.s32 %r8, %r24, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r25, [%rd5+408];
add.s32 %r9, %r25, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
cvt.s32.s16	%r10, %rs1;
mul.wide.s32 %rd93, %r23, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r24, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r25, 8;
add.s64 %rd21, %rd5, %rd95;

BB542_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r49, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB542_13;

BB542_9:
mov.u64 %rd25, %rd149;
mov.u32 %r11, %r49;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB542_11;
bra.uni BB542_10;

BB542_11:
cvt.u32.u64	%r26, %rd27;
cvt.u32.u64	%r27, %rd25;
div.u32 %r28, %r27, %r26;
rem.u32 %r29, %r27, %r26;
cvt.u64.u32	%rd150, %r28;
cvt.u64.u32	%rd125, %r29;
bra.uni BB542_12;

BB542_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB542_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r12, %r11, -1;
setp.gt.s32	%p10, %r12, 0;
mov.u32 %r49, %r12;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB542_9;

BB542_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r50, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB542_18;

BB542_14:
mov.u32 %r13, %r50;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB542_16;
bra.uni BB542_15;

BB542_16:
cvt.u32.u64	%r30, %rd43;
cvt.u32.u64	%r31, %rd146;
div.u32 %r32, %r31, %r30;
rem.u32 %r33, %r31, %r30;
cvt.u64.u32	%rd147, %r32;
cvt.u64.u32	%rd127, %r33;
bra.uni BB542_17;

BB542_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB542_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r14, %r13, -1;
setp.gt.s32	%p13, %r14, 0;
mov.u32 %r50, %r14;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB542_14;

BB542_18:
shl.b64 %rd111, %rd39, 1;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r51, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB542_23;

BB542_19:
mov.u32 %r15, %r51;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB542_21;
bra.uni BB542_20;

BB542_21:
cvt.u32.u64	%r34, %rd60;
cvt.u32.u64	%r35, %rd143;
div.u32 %r36, %r35, %r34;
rem.u32 %r37, %r35, %r34;
cvt.u64.u32	%rd144, %r36;
cvt.u64.u32	%rd129, %r37;
bra.uni BB542_22;

BB542_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB542_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r16, %r15, -1;
setp.gt.s32	%p16, %r16, 0;
mov.u32 %r51, %r16;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB542_19;

BB542_23:
shl.b64 %rd117, %rd56, 1;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd122, %rd18, %rd121;
ld.global.u16 %r38, [%rd54];
ld.global.s16 %r39, [%rd118];
ld.global.s16 %r40, [%rd122];
div.s32 %r41, %r39, %r40;
cvt.s32.s16 %r42, %r41;
mad.lo.s32 %r43, %r42, %r10, %r38;
st.global.u16 [%rd54], %r43;
mov.u32 %r44, %nctaid.x;
mul.wide.u32 %rd123, %r44, %r21;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p17, %rd151, %rd72;
@%p17 bra BB542_8;

BB542_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB543_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB543_2:
mul.lo.s32 %r14, %r16, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r16, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs17, [%rd6];
ld.global.u16 %rs18, [%rd8];
and.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd6], %rs19;
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p2, %r16, %r10;
@%p2 bra BB543_2;

BB543_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r2, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r2, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB544_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r2;
cvta.to.global.u64 %rd2, %rd4;

BB544_2:
mul.lo.s32 %r33, %r41, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r41, %r24;
add.s32 %r35, %r34, %r41;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r41, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd6];
ld.global.u16 %rs10, [%rd8];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd6], %rs11;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p2, %r41, %r21;
@%p2 bra BB544_2;

BB544_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot545[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot545;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB545_2;

BB545_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB545_1;

BB545_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB545_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB545_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB545_6;

BB545_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB545_5;

BB545_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r38, %r42;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs9, [%rd17];
ld.global.u16 %rs10, [%rd21];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd17], %rs11;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p6, %r40, %r19;
@%p6 bra BB545_4;

BB545_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r2, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r2, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB546_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r2;
cvta.to.global.u64 %rd2, %rd3;

BB546_2:
mul.hi.u32 %r33, %r41, %r24;
add.s32 %r34, %r33, %r41;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r41, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r41, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd6];
ld.global.u16 %rs10, [%rd8];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd6], %rs11;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p2, %r41, %r21;
@%p2 bra BB546_2;

BB546_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r66, %r47, %r48, %r49;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB547_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB547_2:
mul.hi.u32 %r50, %r66, %r33;
add.s32 %r51, %r50, %r66;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r66, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r66, %r41;
add.s32 %r58, %r57, %r66;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs1, [%rd6];
ld.global.u16 %rs2, [%rd8];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd6], %rs3;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r47, %r66;
setp.lt.u32	%p2, %r66, %r30;
@%p2 bra BB547_2;

BB547_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot548[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot548;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB548_2;

BB548_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB548_1;

BB548_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB548_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB548_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB548_6;

BB548_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB548_5;

BB548_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r63, %r67;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd19];
ld.global.u16 %rs2, [%rd21];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd19], %rs3;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p6, %r65, %r30;
@%p6 bra BB548_4;

BB548_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot549[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot549;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB549_2;

BB549_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB549_1;

BB549_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB549_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB549_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB549_6;

BB549_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB549_5;

BB549_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs9, [%rd19];
ld.global.u16 %rs10, [%rd21];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd19], %rs11;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p6, %r40, %r19;
@%p6 bra BB549_4;

BB549_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot550[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot550;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB550_2;

BB550_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB550_1;

BB550_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB550_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB550_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB550_6;

BB550_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r68, %r47, %r46, %r68;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB550_5;

BB550_6:
mad.lo.s32 %r48, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd19];
ld.global.u16 %rs2, [%rd21];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd19], %rs3;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r39, %r11;
setp.lt.u32	%p6, %r65, %r29;
@%p6 bra BB550_4;

BB550_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot551[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot551;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB551_2;

BB551_1:
mul.wide.s32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB551_1;

BB551_2:
mov.u32 %r51, 0;
@%p1 bra BB551_4;

BB551_3:
mul.wide.s32 %rd24, %r51, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB551_3;

BB551_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB551_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB551_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB551_8;

BB551_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB551_7;

BB551_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB551_10;

BB551_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB551_9;

BB551_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %rs1, [%rd33];
ld.global.u16 %rs2, [%rd35];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd33], %rs3;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r64, %r49, %r32, %r10;
setp.lt.u32	%p10, %r64, %r29;
@%p10 bra BB551_6;

BB551_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<5>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB552_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB552_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs1, [%rd20];
ld.global.u16 %rs2, [%rd23];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd20], %rs3;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p2, %rd24, %rd14;
@%p2 bra BB552_2;

BB552_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot553[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<4>;
.reg .b32 %r<32>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot553;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I14TensorBitAndOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB553_2;

BB553_1:
mul.wide.s32 %rd53, %r28, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB553_1;

BB553_2:
mov.u32 %r29, 0;
@%p1 bra BB553_4;

BB553_3:
mul.wide.s32 %rd57, %r29, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB553_3;

BB553_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB553_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB553_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB553_11;

BB553_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r30;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB553_9;
bra.uni BB553_8;

BB553_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB553_10;

BB553_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB553_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB553_7;

BB553_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB553_16;

BB553_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB553_14;
bra.uni BB553_13;

BB553_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB553_15;

BB553_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB553_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB553_12;

BB553_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.u16 %rs1, [%rd81];
ld.global.u16 %rs2, [%rd85];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd81], %rs3;
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd86, %r26, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p12, %rd105, %rd50;
@%p12 bra BB553_6;

BB553_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<28>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB554_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB554_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r19, %r10;
mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs25, [%rd12];
ld.global.u16 %rs26, [%rd10];
and.b16 %rs27, %rs25, %rs26;
st.global.u16 [%rd8], %rs27;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p2, %r19, %r12;
@%p2 bra BB554_2;

BB554_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r14, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r2, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r2, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB555_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r2;
cvta.to.global.u64 %rd3, %rd6;

BB555_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r36, %r44, %r14;
mul.wide.u32 %rd9, %r36, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r37, %r44, %r26;
add.s32 %r38, %r37, %r44;
shr.u32 %r39, %r38, %r27;
mul.lo.s32 %r40, %r39, %r29;
sub.s32 %r41, %r44, %r40;
mul.lo.s32 %r42, %r41, %r25;
mad.lo.s32 %r43, %r24, %r39, %r42;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
and.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB555_2;

BB555_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot556[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot556;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB556_2;

BB556_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB556_1;

BB556_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB556_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB556_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB556_6;

BB556_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB556_5;

BB556_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 2;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
mul.wide.u32 %rd24, %r33, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd21];
and.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd19], %rs19;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB556_4;

BB556_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r2, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r2, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB557_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r2;
cvta.to.global.u64 %rd3, %rd5;

BB557_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r36, %r44, %r26;
add.s32 %r37, %r36, %r44;
shr.u32 %r38, %r37, %r27;
mul.lo.s32 %r39, %r38, %r29;
sub.s32 %r40, %r44, %r39;
mul.lo.s32 %r41, %r40, %r25;
mad.lo.s32 %r42, %r24, %r38, %r41;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
and.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB557_2;

BB557_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB558_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB558_2:
mul.lo.s32 %r52, %r69, %r15;
mul.wide.u32 %rd7, %r52, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r53, %r69, %r35;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB558_2;

BB558_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot559[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot559;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB559_2;

BB559_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB559_1;

BB559_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB559_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB559_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB559_6;

BB559_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB559_5;

BB559_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd19];
and.b16 %rs11, %rs9, %rs10;
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB559_4;

BB559_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot560[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot560;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB560_2;

BB560_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB560_1;

BB560_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB560_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB560_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB560_6;

BB560_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB560_5;

BB560_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 2;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd23];
and.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd19], %rs19;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB560_4;

BB560_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot561[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot561;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB561_2;

BB561_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB561_1;

BB561_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB561_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB561_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB561_6;

BB561_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB561_5;

BB561_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd21];
and.b16 %rs11, %rs9, %rs10;
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB561_4;

BB561_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot562[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<12>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot562;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB562_2;

BB562_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB562_1;

BB562_2:
mov.u32 %r55, 0;
@%p1 bra BB562_4;

BB562_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB562_3;

BB562_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB562_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB562_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB562_8;

BB562_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB562_7;

BB562_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 2;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
mul.wide.u32 %rd33, %r44, 2;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB562_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd40, %rd3, %rd34;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB562_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB562_10;

BB562_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd14];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p10, %r68, %r29;
@%p10 bra BB562_6;

BB562_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r1, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB563_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r1;
cvta.to.global.u64 %rd3, %rd4;

BB563_2:
mul.hi.u32 %r35, %r44, %r26;
add.s32 %r36, %r35, %r44;
shr.u32 %r37, %r36, %r27;
mul.lo.s32 %r38, %r37, %r29;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r25;
mad.lo.s32 %r41, %r24, %r37, %r40;
mul.wide.u32 %rd7, %r41, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r42, %r44, %r21;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
and.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB563_2;

BB563_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB564_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB564_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r59, %r69, %r23;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB564_2;

BB564_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot565[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot565;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB565_2;

BB565_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB565_1;

BB565_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB565_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB565_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB565_6;

BB565_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB565_5;

BB565_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd25];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd19], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB565_4;

BB565_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB566_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB566_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB566_2;

BB566_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r94, %r68, %r69, %r70;
setp.ge.u32	%p1, %r94, %r43;
@%p1 bra BB567_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB567_2:
mul.hi.u32 %r71, %r94, %r46;
add.s32 %r72, %r71, %r94;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r94, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd7, %r77, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r78, %r94, %r54;
add.s32 %r79, %r78, %r94;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r94, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.wide.u32 %rd9, %r84, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r85, %r94, %r62;
add.s32 %r86, %r85, %r94;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd11, %r91, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs1, [%rd12];
ld.global.u16 %rs2, [%rd10];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd8], %rs3;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r68, %r94;
setp.lt.u32	%p2, %r94, %r43;
@%p2 bra BB567_2;

BB567_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot568[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot568;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB568_2;

BB568_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB568_1;

BB568_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB568_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB568_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB568_6;

BB568_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB568_5;

BB568_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 2;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd22, %r82, 2;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p6, %r93, %r44;
@%p6 bra BB568_4;

BB568_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot569[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot569;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB569_2;

BB569_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB569_1;

BB569_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB569_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB569_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB569_6;

BB569_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB569_5;

BB569_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd19], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB569_4;

BB569_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot570[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot570;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB570_2;

BB570_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB570_1;

BB570_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB570_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB570_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB570_6;

BB570_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB570_5;

BB570_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd20, %r75, 2;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p6, %r93, %r43;
@%p6 bra BB570_4;

BB570_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot571[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot571;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB571_2;

BB571_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB571_1;

BB571_2:
mov.u32 %r79, 0;
@%p1 bra BB571_4;

BB571_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB571_3;

BB571_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB571_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB571_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB571_8;

BB571_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB571_7;

BB571_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd35, %r71, 2;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB571_10;

BB571_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB571_9;

BB571_10:
mul.wide.u32 %rd36, %r25, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd16], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB571_6;

BB571_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot572[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot572;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB572_2;

BB572_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB572_1;

BB572_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB572_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB572_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB572_6;

BB572_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB572_5;

BB572_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r33, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r34, %r9, %r19;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd23];
and.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd21], %rs19;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB572_4;

BB572_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot573[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot573;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB573_2;

BB573_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB573_1;

BB573_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB573_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB573_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB573_6;

BB573_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB573_5;

BB573_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd22, %r51, 2;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd21], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB573_4;

BB573_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot574[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<12>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot574;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB574_2;

BB574_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB574_1;

BB574_2:
mov.u32 %r55, 0;
@%p1 bra BB574_4;

BB574_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB574_3;

BB574_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB574_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB574_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB574_8;

BB574_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB574_7;

BB574_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB574_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB574_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB574_10;

BB574_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd33, %r49, 2;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd34];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p10, %r68, %r29;
@%p10 bra BB574_6;

BB574_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot575[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot575;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB575_2;

BB575_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB575_1;

BB575_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB575_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB575_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB575_6;

BB575_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB575_5;

BB575_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd21], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB575_4;

BB575_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot576[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot576;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB576_2;

BB576_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB576_1;

BB576_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB576_7;

ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r63, 4;
add.s64 %rd7, %rd1, %rd19;

BB576_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB576_6;

BB576_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd26+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd26+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB576_5;

BB576_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.wide.u32 %rd20, %r69, 2;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p6, %r93, %r42;
@%p6 bra BB576_4;

BB576_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot577[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot577;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB577_2;

BB577_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB577_1;

BB577_2:
mov.u32 %r79, 0;
@%p1 bra BB577_4;

BB577_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB577_3;

BB577_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB577_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB577_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB577_8;

BB577_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB577_7;

BB577_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB577_10;

BB577_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB577_9;

BB577_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd36, %r74, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd35], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB577_6;

BB577_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot578[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<12>;
.reg .b32 %r<75>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot578;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB578_2;

BB578_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB578_1;

BB578_2:
mov.u32 %r54, 0;
@%p1 bra BB578_4;

BB578_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB578_3;

BB578_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB578_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB578_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB578_8;

BB578_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB578_7;

BB578_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB578_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB578_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB578_10;

BB578_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r49, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd36];
and.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p10, %r67, %r29;
@%p10 bra BB578_6;

BB578_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot579[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot579;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB579_2;

BB579_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB579_1;

BB579_2:
mov.u32 %r79, 0;
@%p1 bra BB579_4;

BB579_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB579_3;

BB579_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB579_11;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB579_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB579_8;

BB579_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB579_7;

BB579_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB579_10;

BB579_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB579_9;

BB579_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r68, 2;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd35], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p10, %r92, %r42;
@%p10 bra BB579_6;

BB579_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot580[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<4>;
.reg .b32 %r<103>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot580;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB580_2;

BB580_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB580_1;

BB580_2:
mov.u32 %r71, 0;
@%p1 bra BB580_4;

BB580_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB580_3;

BB580_4:
mov.u32 %r72, 0;
@%p1 bra BB580_6;

BB580_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB580_5;

BB580_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB580_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r49, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd17, %rd5, %rd48;

BB580_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB580_10;

BB580_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB580_9;

BB580_10:
mov.u32 %r22, %r101;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB580_12;

BB580_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB580_11;

BB580_12:
mul.wide.u32 %rd49, %r23, 2;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB580_14;

BB580_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB580_13;

BB580_14:
mul.wide.u32 %rd50, %r32, 2;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd52, %r67, 2;
add.s64 %rd53, %rd14, %rd52;
ld.global.u16 %rs1, [%rd53];
ld.global.u16 %rs2, [%rd51];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd24], %rs3;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p14, %r91, %r42;
@%p14 bra BB580_8;

BB580_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB581_3;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB581_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd3, %rd23;
mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd5, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
ld.global.u16 %rs1, [%rd30];
ld.global.u16 %rs2, [%rd27];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd24], %rs3;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p2, %rd31, %rd18;
@%p2 bra BB581_2;

BB581_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot582[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<4>;
.reg .b32 %r<45>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot582;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitAndOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB582_2;

BB582_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB582_1;

BB582_2:
mov.u32 %r40, 0;
@%p1 bra BB582_4;

BB582_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB582_3;

BB582_4:
mov.u32 %r41, 0;
@%p1 bra BB582_6;

BB582_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB582_5;

BB582_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB582_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
mul.wide.s32 %rd93, %r22, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r23, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r24, 8;
add.s64 %rd21, %rd5, %rd95;

BB582_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB582_13;

BB582_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB582_11;
bra.uni BB582_10;

BB582_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB582_12;

BB582_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB582_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB582_9;

BB582_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB582_18;

BB582_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB582_16;
bra.uni BB582_15;

BB582_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB582_17;

BB582_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB582_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB582_14;

BB582_18:
shl.b64 %rd111, %rd39, 1;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB582_23;

BB582_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB582_21;
bra.uni BB582_20;

BB582_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB582_22;

BB582_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB582_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB582_19;

BB582_23:
shl.b64 %rd117, %rd56, 1;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd122, %rd18, %rd121;
ld.global.u16 %rs1, [%rd122];
ld.global.u16 %rs2, [%rd118];
and.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd54], %rs3;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd123, %r37, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p17, %rd151, %rd72;
@%p17 bra BB582_8;

BB582_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB583_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB583_2:
mul.lo.s32 %r14, %r16, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r16, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs17, [%rd6];
ld.global.u16 %rs18, [%rd8];
or.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd6], %rs19;
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p2, %r16, %r10;
@%p2 bra BB583_2;

BB583_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r2, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r2, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB584_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r2;
cvta.to.global.u64 %rd2, %rd4;

BB584_2:
mul.lo.s32 %r33, %r41, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r41, %r24;
add.s32 %r35, %r34, %r41;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r41, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd6];
ld.global.u16 %rs10, [%rd8];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd6], %rs11;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p2, %r41, %r21;
@%p2 bra BB584_2;

BB584_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot585[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot585;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB585_2;

BB585_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB585_1;

BB585_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB585_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB585_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB585_6;

BB585_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB585_5;

BB585_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r38, %r42;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs9, [%rd17];
ld.global.u16 %rs10, [%rd21];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd17], %rs11;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p6, %r40, %r19;
@%p6 bra BB585_4;

BB585_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r2, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r2, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB586_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r2;
cvta.to.global.u64 %rd2, %rd3;

BB586_2:
mul.hi.u32 %r33, %r41, %r24;
add.s32 %r34, %r33, %r41;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r41, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r41, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd6];
ld.global.u16 %rs10, [%rd8];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd6], %rs11;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p2, %r41, %r21;
@%p2 bra BB586_2;

BB586_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r66, %r47, %r48, %r49;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB587_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB587_2:
mul.hi.u32 %r50, %r66, %r33;
add.s32 %r51, %r50, %r66;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r66, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r66, %r41;
add.s32 %r58, %r57, %r66;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs1, [%rd6];
ld.global.u16 %rs2, [%rd8];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd6], %rs3;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r47, %r66;
setp.lt.u32	%p2, %r66, %r30;
@%p2 bra BB587_2;

BB587_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot588[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot588;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB588_2;

BB588_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB588_1;

BB588_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB588_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB588_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB588_6;

BB588_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB588_5;

BB588_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r63, %r67;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd19];
ld.global.u16 %rs2, [%rd21];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd19], %rs3;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p6, %r65, %r30;
@%p6 bra BB588_4;

BB588_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot589[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot589;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB589_2;

BB589_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB589_1;

BB589_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB589_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB589_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB589_6;

BB589_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB589_5;

BB589_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs9, [%rd19];
ld.global.u16 %rs10, [%rd21];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd19], %rs11;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p6, %r40, %r19;
@%p6 bra BB589_4;

BB589_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot590[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot590;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB590_2;

BB590_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB590_1;

BB590_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB590_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB590_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB590_6;

BB590_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r68, %r47, %r46, %r68;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB590_5;

BB590_6:
mad.lo.s32 %r48, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd19];
ld.global.u16 %rs2, [%rd21];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd19], %rs3;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r39, %r11;
setp.lt.u32	%p6, %r65, %r29;
@%p6 bra BB590_4;

BB590_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot591[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot591;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB591_2;

BB591_1:
mul.wide.s32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB591_1;

BB591_2:
mov.u32 %r51, 0;
@%p1 bra BB591_4;

BB591_3:
mul.wide.s32 %rd24, %r51, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB591_3;

BB591_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB591_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB591_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB591_8;

BB591_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB591_7;

BB591_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB591_10;

BB591_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB591_9;

BB591_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %rs1, [%rd33];
ld.global.u16 %rs2, [%rd35];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd33], %rs3;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r64, %r49, %r32, %r10;
setp.lt.u32	%p10, %r64, %r29;
@%p10 bra BB591_6;

BB591_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<5>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB592_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB592_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs1, [%rd20];
ld.global.u16 %rs2, [%rd23];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd20], %rs3;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p2, %rd24, %rd14;
@%p2 bra BB592_2;

BB592_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot593[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<4>;
.reg .b32 %r<32>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot593;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I13TensorBitOrOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB593_2;

BB593_1:
mul.wide.s32 %rd53, %r28, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB593_1;

BB593_2:
mov.u32 %r29, 0;
@%p1 bra BB593_4;

BB593_3:
mul.wide.s32 %rd57, %r29, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB593_3;

BB593_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB593_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB593_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB593_11;

BB593_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r30;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB593_9;
bra.uni BB593_8;

BB593_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB593_10;

BB593_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB593_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB593_7;

BB593_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB593_16;

BB593_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB593_14;
bra.uni BB593_13;

BB593_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB593_15;

BB593_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB593_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB593_12;

BB593_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.u16 %rs1, [%rd81];
ld.global.u16 %rs2, [%rd85];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd81], %rs3;
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd86, %r26, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p12, %rd105, %rd50;
@%p12 bra BB593_6;

BB593_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<28>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB594_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB594_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r19, %r10;
mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs25, [%rd12];
ld.global.u16 %rs26, [%rd10];
or.b16 %rs27, %rs25, %rs26;
st.global.u16 [%rd8], %rs27;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p2, %r19, %r12;
@%p2 bra BB594_2;

BB594_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r14, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r2, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r2, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB595_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r2;
cvta.to.global.u64 %rd3, %rd6;

BB595_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r36, %r44, %r14;
mul.wide.u32 %rd9, %r36, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r37, %r44, %r26;
add.s32 %r38, %r37, %r44;
shr.u32 %r39, %r38, %r27;
mul.lo.s32 %r40, %r39, %r29;
sub.s32 %r41, %r44, %r40;
mul.lo.s32 %r42, %r41, %r25;
mad.lo.s32 %r43, %r24, %r39, %r42;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
or.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB595_2;

BB595_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot596[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot596;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB596_2;

BB596_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB596_1;

BB596_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB596_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB596_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB596_6;

BB596_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB596_5;

BB596_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 2;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
mul.wide.u32 %rd24, %r33, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd21];
or.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd19], %rs19;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB596_4;

BB596_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r2, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r2, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB597_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r2;
cvta.to.global.u64 %rd3, %rd5;

BB597_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r36, %r44, %r26;
add.s32 %r37, %r36, %r44;
shr.u32 %r38, %r37, %r27;
mul.lo.s32 %r39, %r38, %r29;
sub.s32 %r40, %r44, %r39;
mul.lo.s32 %r41, %r40, %r25;
mad.lo.s32 %r42, %r24, %r38, %r41;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
or.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB597_2;

BB597_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB598_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB598_2:
mul.lo.s32 %r52, %r69, %r15;
mul.wide.u32 %rd7, %r52, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r53, %r69, %r35;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB598_2;

BB598_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot599[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot599;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB599_2;

BB599_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB599_1;

BB599_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB599_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB599_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB599_6;

BB599_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB599_5;

BB599_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd19];
or.b16 %rs11, %rs9, %rs10;
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB599_4;

BB599_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot600[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot600;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB600_2;

BB600_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB600_1;

BB600_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB600_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB600_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB600_6;

BB600_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB600_5;

BB600_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 2;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd23];
or.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd19], %rs19;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB600_4;

BB600_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot601[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot601;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB601_2;

BB601_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB601_1;

BB601_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB601_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB601_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB601_6;

BB601_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB601_5;

BB601_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd21];
or.b16 %rs11, %rs9, %rs10;
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB601_4;

BB601_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot602[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<12>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot602;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB602_2;

BB602_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB602_1;

BB602_2:
mov.u32 %r55, 0;
@%p1 bra BB602_4;

BB602_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB602_3;

BB602_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB602_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB602_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB602_8;

BB602_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB602_7;

BB602_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 2;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
mul.wide.u32 %rd33, %r44, 2;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB602_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd40, %rd3, %rd34;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB602_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB602_10;

BB602_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd14];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p10, %r68, %r29;
@%p10 bra BB602_6;

BB602_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r1, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB603_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r1;
cvta.to.global.u64 %rd3, %rd4;

BB603_2:
mul.hi.u32 %r35, %r44, %r26;
add.s32 %r36, %r35, %r44;
shr.u32 %r37, %r36, %r27;
mul.lo.s32 %r38, %r37, %r29;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r25;
mad.lo.s32 %r41, %r24, %r37, %r40;
mul.wide.u32 %rd7, %r41, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r42, %r44, %r21;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
or.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB603_2;

BB603_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB604_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB604_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r59, %r69, %r23;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB604_2;

BB604_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot605[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot605;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB605_2;

BB605_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB605_1;

BB605_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB605_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB605_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB605_6;

BB605_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB605_5;

BB605_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd25];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd19], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB605_4;

BB605_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB606_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB606_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB606_2;

BB606_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r94, %r68, %r69, %r70;
setp.ge.u32	%p1, %r94, %r43;
@%p1 bra BB607_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB607_2:
mul.hi.u32 %r71, %r94, %r46;
add.s32 %r72, %r71, %r94;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r94, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd7, %r77, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r78, %r94, %r54;
add.s32 %r79, %r78, %r94;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r94, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.wide.u32 %rd9, %r84, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r85, %r94, %r62;
add.s32 %r86, %r85, %r94;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd11, %r91, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs1, [%rd12];
ld.global.u16 %rs2, [%rd10];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd8], %rs3;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r68, %r94;
setp.lt.u32	%p2, %r94, %r43;
@%p2 bra BB607_2;

BB607_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot608[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot608;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB608_2;

BB608_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB608_1;

BB608_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB608_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB608_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB608_6;

BB608_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB608_5;

BB608_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 2;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd22, %r82, 2;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p6, %r93, %r44;
@%p6 bra BB608_4;

BB608_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot609[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot609;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB609_2;

BB609_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB609_1;

BB609_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB609_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB609_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB609_6;

BB609_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB609_5;

BB609_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd19], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB609_4;

BB609_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot610[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot610;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB610_2;

BB610_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB610_1;

BB610_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB610_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB610_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB610_6;

BB610_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB610_5;

BB610_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd20, %r75, 2;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p6, %r93, %r43;
@%p6 bra BB610_4;

BB610_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot611[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot611;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB611_2;

BB611_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB611_1;

BB611_2:
mov.u32 %r79, 0;
@%p1 bra BB611_4;

BB611_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB611_3;

BB611_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB611_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB611_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB611_8;

BB611_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB611_7;

BB611_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd35, %r71, 2;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB611_10;

BB611_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB611_9;

BB611_10:
mul.wide.u32 %rd36, %r25, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd16], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB611_6;

BB611_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot612[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot612;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB612_2;

BB612_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB612_1;

BB612_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB612_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB612_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB612_6;

BB612_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB612_5;

BB612_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r33, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r34, %r9, %r19;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd23];
or.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd21], %rs19;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB612_4;

BB612_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot613[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot613;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB613_2;

BB613_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB613_1;

BB613_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB613_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB613_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB613_6;

BB613_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB613_5;

BB613_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd22, %r51, 2;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd21], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB613_4;

BB613_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot614[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<12>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot614;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB614_2;

BB614_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB614_1;

BB614_2:
mov.u32 %r55, 0;
@%p1 bra BB614_4;

BB614_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB614_3;

BB614_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB614_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB614_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB614_8;

BB614_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB614_7;

BB614_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB614_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB614_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB614_10;

BB614_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd33, %r49, 2;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd34];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p10, %r68, %r29;
@%p10 bra BB614_6;

BB614_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot615[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot615;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB615_2;

BB615_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB615_1;

BB615_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB615_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB615_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB615_6;

BB615_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB615_5;

BB615_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd21], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB615_4;

BB615_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot616[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot616;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB616_2;

BB616_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB616_1;

BB616_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB616_7;

ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r63, 4;
add.s64 %rd7, %rd1, %rd19;

BB616_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB616_6;

BB616_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd26+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd26+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB616_5;

BB616_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.wide.u32 %rd20, %r69, 2;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p6, %r93, %r42;
@%p6 bra BB616_4;

BB616_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot617[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot617;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB617_2;

BB617_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB617_1;

BB617_2:
mov.u32 %r79, 0;
@%p1 bra BB617_4;

BB617_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB617_3;

BB617_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB617_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB617_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB617_8;

BB617_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB617_7;

BB617_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB617_10;

BB617_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB617_9;

BB617_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd36, %r74, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd35], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB617_6;

BB617_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot618[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<12>;
.reg .b32 %r<75>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot618;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB618_2;

BB618_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB618_1;

BB618_2:
mov.u32 %r54, 0;
@%p1 bra BB618_4;

BB618_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB618_3;

BB618_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB618_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB618_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB618_8;

BB618_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB618_7;

BB618_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB618_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB618_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB618_10;

BB618_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r49, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd36];
or.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p10, %r67, %r29;
@%p10 bra BB618_6;

BB618_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot619[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot619;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB619_2;

BB619_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB619_1;

BB619_2:
mov.u32 %r79, 0;
@%p1 bra BB619_4;

BB619_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB619_3;

BB619_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB619_11;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB619_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB619_8;

BB619_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB619_7;

BB619_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB619_10;

BB619_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB619_9;

BB619_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r68, 2;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd35], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p10, %r92, %r42;
@%p10 bra BB619_6;

BB619_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot620[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<4>;
.reg .b32 %r<103>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot620;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB620_2;

BB620_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB620_1;

BB620_2:
mov.u32 %r71, 0;
@%p1 bra BB620_4;

BB620_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB620_3;

BB620_4:
mov.u32 %r72, 0;
@%p1 bra BB620_6;

BB620_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB620_5;

BB620_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB620_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r49, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd17, %rd5, %rd48;

BB620_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB620_10;

BB620_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB620_9;

BB620_10:
mov.u32 %r22, %r101;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB620_12;

BB620_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB620_11;

BB620_12:
mul.wide.u32 %rd49, %r23, 2;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB620_14;

BB620_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB620_13;

BB620_14:
mul.wide.u32 %rd50, %r32, 2;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd52, %r67, 2;
add.s64 %rd53, %rd14, %rd52;
ld.global.u16 %rs1, [%rd53];
ld.global.u16 %rs2, [%rd51];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd24], %rs3;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p14, %r91, %r42;
@%p14 bra BB620_8;

BB620_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB621_3;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB621_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd3, %rd23;
mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd5, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
ld.global.u16 %rs1, [%rd30];
ld.global.u16 %rs2, [%rd27];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd24], %rs3;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p2, %rd31, %rd18;
@%p2 bra BB621_2;

BB621_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot622[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<4>;
.reg .b32 %r<45>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot622;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I13TensorBitOrOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB622_2;

BB622_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB622_1;

BB622_2:
mov.u32 %r40, 0;
@%p1 bra BB622_4;

BB622_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB622_3;

BB622_4:
mov.u32 %r41, 0;
@%p1 bra BB622_6;

BB622_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB622_5;

BB622_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB622_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
mul.wide.s32 %rd93, %r22, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r23, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r24, 8;
add.s64 %rd21, %rd5, %rd95;

BB622_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB622_13;

BB622_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB622_11;
bra.uni BB622_10;

BB622_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB622_12;

BB622_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB622_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB622_9;

BB622_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB622_18;

BB622_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB622_16;
bra.uni BB622_15;

BB622_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB622_17;

BB622_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB622_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB622_14;

BB622_18:
shl.b64 %rd111, %rd39, 1;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB622_23;

BB622_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB622_21;
bra.uni BB622_20;

BB622_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB622_22;

BB622_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB622_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB622_19;

BB622_23:
shl.b64 %rd117, %rd56, 1;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd122, %rd18, %rd121;
ld.global.u16 %rs1, [%rd122];
ld.global.u16 %rs2, [%rd118];
or.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd54], %rs3;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd123, %r37, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p17, %rd151, %rd72;
@%p17 bra BB622_8;

BB622_24:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB623_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB623_2:
mul.lo.s32 %r14, %r16, %r8;
mul.wide.u32 %rd5, %r14, 2;
add.s64 %rd6, %rd1, %rd5;
mul.lo.s32 %r15, %r16, %r9;
mul.wide.u32 %rd7, %r15, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs17, [%rd6];
ld.global.u16 %rs18, [%rd8];
xor.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd6], %rs19;
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p2, %r16, %r10;
@%p2 bra BB623_2;

BB623_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r2, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r2, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB624_3;

cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r2;
cvta.to.global.u64 %rd2, %rd4;

BB624_2:
mul.lo.s32 %r33, %r41, %r12;
mul.wide.u32 %rd5, %r33, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r34, %r41, %r24;
add.s32 %r35, %r34, %r41;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r41, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs9, [%rd6];
ld.global.u16 %rs10, [%rd8];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd6], %rs11;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p2, %r41, %r21;
@%p2 bra BB624_2;

BB624_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot625[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot625;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB625_2;

BB625_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB625_1;

BB625_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB625_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB625_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB625_6;

BB625_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB625_5;

BB625_6:
mul.lo.s32 %r30, %r8, %r18;
mul.wide.u32 %rd16, %r30, 2;
add.s64 %rd17, %rd4, %rd16;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r38, %r42;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd19, %rd20;
ld.global.u16 %rs9, [%rd17];
ld.global.u16 %rs10, [%rd21];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd17], %rs11;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p6, %r40, %r19;
@%p6 bra BB625_4;

BB625_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r2, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r2, %r30, %r31;
setp.ge.u32	%p1, %r41, %r21;
@%p1 bra BB626_3;

cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r32, %nctaid.x;
mul.lo.s32 %r9, %r32, %r2;
cvta.to.global.u64 %rd2, %rd3;

BB626_2:
mul.hi.u32 %r33, %r41, %r24;
add.s32 %r34, %r33, %r41;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r41, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd5, %r39, 2;
add.s64 %rd6, %rd2, %rd5;
mul.lo.s32 %r40, %r41, %r20;
mul.wide.u32 %rd7, %r40, 2;
add.s64 %rd8, %rd1, %rd7;
ld.global.u16 %rs9, [%rd6];
ld.global.u16 %rs10, [%rd8];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd6], %rs11;
add.s32 %r41, %r9, %r41;
setp.lt.u32	%p2, %r41, %r21;
@%p2 bra BB626_2;

BB626_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r66, %r47, %r48, %r49;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB627_3;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB627_2:
mul.hi.u32 %r50, %r66, %r33;
add.s32 %r51, %r50, %r66;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r66, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.wide.u32 %rd5, %r56, 2;
add.s64 %rd6, %rd1, %rd5;
mul.hi.u32 %r57, %r66, %r41;
add.s32 %r58, %r57, %r66;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd7, %r63, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs1, [%rd6];
ld.global.u16 %rs2, [%rd8];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd6], %rs3;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r47, %r66;
setp.lt.u32	%p2, %r66, %r30;
@%p2 bra BB627_2;

BB627_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot628[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot628;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB628_2;

BB628_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB628_1;

BB628_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB628_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB628_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB628_6;

BB628_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB628_5;

BB628_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mul.wide.u32 %rd18, %r54, 2;
add.s64 %rd19, %rd4, %rd18;
mad.lo.s32 %r55, %r10, %r63, %r67;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd19];
ld.global.u16 %rs2, [%rd21];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd19], %rs3;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p6, %r65, %r30;
@%p6 bra BB628_4;

BB628_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot629[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot629;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB629_2;

BB629_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB629_1;

BB629_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB629_7;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB629_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB629_6;

BB629_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB629_5;

BB629_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 2;
add.s64 %rd19, %rd17, %rd18;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd21, %rd4, %rd20;
ld.global.u16 %rs9, [%rd19];
ld.global.u16 %rs10, [%rd21];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd19], %rs11;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p6, %r40, %r19;
@%p6 bra BB629_4;

BB629_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot630[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot630;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd2, _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB630_2;

BB630_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB630_1;

BB630_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB630_7;

ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB630_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB630_6;

BB630_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r45, [%rd22+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd22+104];
mad.lo.s32 %r68, %r47, %r46, %r68;
div.u32 %r16, %r13, %r45;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB630_5;

BB630_6:
mad.lo.s32 %r48, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r48, 2;
add.s64 %rd19, %rd4, %rd18;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd20, %r55, 2;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs1, [%rd19];
ld.global.u16 %rs2, [%rd21];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd19], %rs3;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r39, %r11;
setp.lt.u32	%p6, %r65, %r29;
@%p6 bra BB630_4;

BB630_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot631[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot631;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB631_2;

BB631_1:
mul.wide.s32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB631_1;

BB631_2:
mov.u32 %r51, 0;
@%p1 bra BB631_4;

BB631_3:
mul.wide.s32 %rd24, %r51, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB631_3;

BB631_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB631_11;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB631_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB631_8;

BB631_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB631_7;

BB631_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB631_10;

BB631_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB631_9;

BB631_10:
mul.wide.u32 %rd32, %r19, 2;
add.s64 %rd33, %rd8, %rd32;
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd34, %r47, 2;
add.s64 %rd35, %rd9, %rd34;
ld.global.u16 %rs1, [%rd33];
ld.global.u16 %rs2, [%rd35];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd33], %rs3;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r64, %r49, %r32, %r10;
setp.lt.u32	%p10, %r64, %r29;
@%p10 bra BB631_6;

BB631_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<5>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB632_3;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;

BB632_2:
mul.lo.s64 %rd18, %rd24, %rd11;
shl.b64 %rd19, %rd18, 1;
add.s64 %rd20, %rd3, %rd19;
mul.lo.s64 %rd21, %rd24, %rd13;
shl.b64 %rd22, %rd21, 1;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs1, [%rd20];
ld.global.u16 %rs2, [%rd23];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd20], %rs3;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p2, %rd24, %rd14;
@%p2 bra BB632_2;

BB632_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 1 .b8 _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[1]
)
{
.local .align 8 .b8 __local_depot633[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<4>;
.reg .b32 %r<32>;
.reg .b64 %rd<114>;


mov.u64 %rd113, __local_depot633;
cvta.local.u64 %SP, %rd113;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
mov.u64 %rd4, _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I14TensorBitXorOpIsEssmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB633_2;

BB633_1:
mul.wide.s32 %rd53, %r28, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB633_1;

BB633_2:
mov.u32 %r29, 0;
@%p1 bra BB633_4;

BB633_3:
mul.wide.s32 %rd57, %r29, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB633_3;

BB633_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd105, %rd61, %rd62;
setp.ge.u64	%p5, %rd105, %rd50;
@%p5 bra BB633_17;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd63, [%rd2];
cvta.to.global.u64 %rd10, %rd63;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd64, [%rd3];
cvta.to.global.u64 %rd12, %rd64;
mul.wide.s32 %rd65, %r16, 8;
add.s64 %rd13, %rd2, %rd65;
mul.wide.s32 %rd66, %r17, 8;
add.s64 %rd14, %rd3, %rd66;

BB633_6:
mov.u64 %rd91, %rd105;
mov.u64 %rd15, %rd91;
mov.u64 %rd87, %rd13;
mov.u64 %rd68, 0;
mov.u64 %rd112, %rd68;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd102, %rd15;
mov.u64 %rd103, %rd15;
mov.u64 %rd111, %rd68;
@%p6 bra BB633_11;

BB633_7:
mov.u64 %rd18, %rd103;
mov.u32 %r7, %r30;
ld.local.u64 %rd21, [%rd87];
or.b64 %rd69, %rd18, %rd21;
and.b64 %rd70, %rd69, -4294967296;
setp.eq.s64	%p7, %rd70, 0;
@%p7 bra BB633_9;
bra.uni BB633_8;

BB633_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd104, %r20;
cvt.u64.u32	%rd88, %r21;
bra.uni BB633_10;

BB633_8:
div.u64 %rd104, %rd18, %rd21;
rem.u64 %rd88, %rd18, %rd21;

BB633_10:
mov.u64 %rd26, %rd104;
ld.local.u64 %rd71, [%rd87+200];
mul.lo.s64 %rd72, %rd71, %rd88;
add.s64 %rd112, %rd72, %rd112;
add.s64 %rd87, %rd87, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd102, %rd26;
mov.u64 %rd103, %rd26;
mov.u64 %rd106, %rd112;
mov.u64 %rd111, %rd106;
@%p8 bra BB633_7;

BB633_11:
mov.u64 %rd31, %rd111;
mov.u64 %rd89, %rd14;
mul.lo.s64 %rd75, %rd9, %rd102;
add.s64 %rd33, %rd75, %rd31;
mov.u64 %rd110, %rd68;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd100, %rd15;
mov.u64 %rd99, %rd15;
mov.u64 %rd109, %rd68;
@%p9 bra BB633_16;

BB633_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd38, [%rd89];
or.b64 %rd76, %rd100, %rd38;
and.b64 %rd77, %rd76, -4294967296;
setp.eq.s64	%p10, %rd77, 0;
@%p10 bra BB633_14;
bra.uni BB633_13;

BB633_14:
cvt.u32.u64	%r22, %rd38;
cvt.u32.u64	%r23, %rd100;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd101, %r24;
cvt.u64.u32	%rd90, %r25;
bra.uni BB633_15;

BB633_13:
div.u64 %rd101, %rd100, %rd38;
rem.u64 %rd90, %rd100, %rd38;

BB633_15:
mov.u64 %rd100, %rd101;
ld.local.u64 %rd78, [%rd89+200];
mul.lo.s64 %rd79, %rd78, %rd90;
add.s64 %rd110, %rd79, %rd110;
add.s64 %rd89, %rd89, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd99, %rd100;
mov.u64 %rd109, %rd110;
@%p11 bra BB633_12;

BB633_16:
shl.b64 %rd80, %rd33, 1;
add.s64 %rd81, %rd10, %rd80;
mul.lo.s64 %rd82, %rd11, %rd99;
add.s64 %rd83, %rd82, %rd109;
shl.b64 %rd84, %rd83, 1;
add.s64 %rd85, %rd12, %rd84;
ld.global.u16 %rs1, [%rd81];
ld.global.u16 %rs2, [%rd85];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd81], %rs3;
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd86, %r26, %r14;
add.s64 %rd105, %rd86, %rd15;
setp.lt.u64	%p12, %rd105, %rd50;
@%p12 bra BB633_6;

BB633_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<28>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB634_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB634_2:
mul.lo.s32 %r16, %r19, %r9;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r17, %r19, %r10;
mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd2, %rd9;
mul.lo.s32 %r18, %r19, %r11;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs25, [%rd12];
ld.global.u16 %rs26, [%rd10];
xor.b16 %rs27, %rs25, %rs26;
st.global.u16 [%rd8], %rs27;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p2, %r19, %r12;
@%p2 bra BB634_2;

BB634_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r14, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r2, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r2, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB635_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r2;
cvta.to.global.u64 %rd3, %rd6;

BB635_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.lo.s32 %r36, %r44, %r14;
mul.wide.u32 %rd9, %r36, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r37, %r44, %r26;
add.s32 %r38, %r37, %r44;
shr.u32 %r39, %r38, %r27;
mul.lo.s32 %r40, %r39, %r29;
sub.s32 %r41, %r44, %r40;
mul.lo.s32 %r42, %r41, %r25;
mad.lo.s32 %r43, %r24, %r39, %r42;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
xor.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB635_2;

BB635_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot636[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot636;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB636_2;

BB636_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB636_1;

BB636_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB636_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB636_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB636_6;

BB636_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB636_5;

BB636_6:
mul.lo.s32 %r30, %r7, %r17;
mul.wide.u32 %rd18, %r30, 2;
add.s64 %rd19, %rd4, %rd18;
mul.lo.s32 %r31, %r7, %r18;
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd21, %rd5, %rd20;
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd22, [%rd1];
cvta.to.global.u64 %rd23, %rd22;
mul.wide.u32 %rd24, %r33, 2;
add.s64 %rd25, %rd23, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd21];
xor.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd19], %rs19;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p6, %r43, %r19;
@%p6 bra BB636_4;

BB636_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r13, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r2, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r2, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB637_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r2;
cvta.to.global.u64 %rd3, %rd5;

BB637_2:
mul.lo.s32 %r35, %r44, %r13;
mul.wide.u32 %rd7, %r35, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r36, %r44, %r26;
add.s32 %r37, %r36, %r44;
shr.u32 %r38, %r37, %r27;
mul.lo.s32 %r39, %r38, %r29;
sub.s32 %r40, %r44, %r39;
mul.lo.s32 %r41, %r40, %r25;
mad.lo.s32 %r42, %r24, %r38, %r41;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
xor.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB637_2;

BB637_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB638_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB638_2:
mul.lo.s32 %r52, %r69, %r15;
mul.wide.u32 %rd7, %r52, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r53, %r69, %r35;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r36;
mul.lo.s32 %r56, %r55, %r38;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r34;
mad.lo.s32 %r59, %r33, %r55, %r58;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB638_2;

BB638_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot639[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot639;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB639_2;

BB639_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB639_1;

BB639_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB639_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB639_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB639_6;

BB639_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB639_5;

BB639_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd19];
xor.b16 %rs11, %rs9, %rs10;
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB639_4;

BB639_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot640[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot640;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB640_2;

BB640_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB640_1;

BB640_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB640_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB640_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB640_6;

BB640_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB640_5;

BB640_6:
mul.lo.s32 %r32, %r9, %r19;
mul.wide.u32 %rd18, %r32, 2;
add.s64 %rd19, %rd4, %rd18;
ld.local.u32 %r33, [%rd1+108];
mad.lo.s32 %r34, %r33, %r41, %r45;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd23];
xor.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd19], %rs19;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB640_4;

BB640_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot641[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot641;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB641_2;

BB641_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB641_1;

BB641_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB641_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB641_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB641_6;

BB641_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB641_5;

BB641_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd21];
xor.b16 %rs11, %rs9, %rs10;
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
st.global.u16 [%rd25], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB641_4;

BB641_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot642[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<12>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot642;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB642_2;

BB642_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB642_1;

BB642_2:
mov.u32 %r55, 0;
@%p1 bra BB642_4;

BB642_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB642_3;

BB642_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB642_12;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB642_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB642_8;

BB642_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB642_7;

BB642_8:
mov.u32 %r16, %r74;
mul.lo.s32 %r42, %r8, %r28;
mul.wide.u32 %rd30, %r42, 2;
add.s64 %rd13, %rd8, %rd30;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r44, %r43, %r66, %r16;
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd32, %rd31;
mul.wide.u32 %rd33, %r44, 2;
add.s64 %rd14, %rd32, %rd33;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB642_11;

mul.wide.s32 %rd34, %r17, 4;
add.s64 %rd40, %rd3, %rd34;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB642_10:
ld.local.u32 %r47, [%rd40+4];
rem.u32 %r48, %r65, %r47;
ld.local.u32 %r49, [%rd40+104];
mad.lo.s32 %r73, %r49, %r48, %r73;
div.u32 %r65, %r65, %r47;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB642_10;

BB642_11:
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd14];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p10, %r68, %r29;
@%p10 bra BB642_6;

BB642_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<20>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r28, %r29}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r1, %r32, %r33;
setp.ge.u32	%p1, %r44, %r23;
@%p1 bra BB643_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
mov.u32 %r34, %nctaid.x;
mul.lo.s32 %r10, %r34, %r1;
cvta.to.global.u64 %rd3, %rd4;

BB643_2:
mul.hi.u32 %r35, %r44, %r26;
add.s32 %r36, %r35, %r44;
shr.u32 %r37, %r36, %r27;
mul.lo.s32 %r38, %r37, %r29;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r25;
mad.lo.s32 %r41, %r24, %r37, %r40;
mul.wide.u32 %rd7, %r41, 2;
add.s64 %rd8, %rd3, %rd7;
mul.lo.s32 %r42, %r44, %r21;
mul.wide.u32 %rd9, %r42, 2;
add.s64 %rd10, %rd1, %rd9;
mul.lo.s32 %r43, %r44, %r22;
mul.wide.u32 %rd11, %r43, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs17, [%rd12];
ld.global.u16 %rs18, [%rd10];
xor.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd8], %rs19;
add.s32 %r44, %r10, %r44;
setp.lt.u32	%p2, %r44, %r23;
@%p2 bra BB643_2;

BB643_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB644_3;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd6;

BB644_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.lo.s32 %r59, %r69, %r23;
mul.wide.u32 %rd9, %r59, 2;
add.s64 %rd10, %rd1, %rd9;
mul.hi.u32 %r60, %r69, %r43;
add.s32 %r61, %r60, %r69;
shr.u32 %r62, %r61, %r44;
mul.lo.s32 %r63, %r62, %r46;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r42;
mad.lo.s32 %r66, %r41, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB644_2;

BB644_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot645[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot645;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB645_2;

BB645_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB645_1;

BB645_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB645_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB645_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB645_6;

BB645_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB645_5;

BB645_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd23];
ld.global.u16 %rs10, [%rd25];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd19], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB645_4;

BB645_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<12>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB646_3;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB646_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 2;
add.s64 %rd8, %rd2, %rd7;
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.u16 %rs9, [%rd12];
ld.global.u16 %rs10, [%rd10];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd8], %rs11;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p2, %r69, %r32;
@%p2 bra BB646_2;

BB646_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r94, %r68, %r69, %r70;
setp.ge.u32	%p1, %r94, %r43;
@%p1 bra BB647_3;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB647_2:
mul.hi.u32 %r71, %r94, %r46;
add.s32 %r72, %r71, %r94;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r94, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd7, %r77, 2;
add.s64 %rd8, %rd1, %rd7;
mul.hi.u32 %r78, %r94, %r54;
add.s32 %r79, %r78, %r94;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r94, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.wide.u32 %rd9, %r84, 2;
add.s64 %rd10, %rd2, %rd9;
mul.hi.u32 %r85, %r94, %r62;
add.s32 %r86, %r85, %r94;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd11, %r91, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs1, [%rd12];
ld.global.u16 %rs2, [%rd10];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd8], %rs3;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r68, %r94;
setp.lt.u32	%p2, %r94, %r43;
@%p2 bra BB647_2;

BB647_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot648[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot648;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB648_2;

BB648_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB648_1;

BB648_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB648_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd6, %rd18;
mul.wide.s32 %rd19, %r65, 4;
add.s64 %rd7, %rd1, %rd19;

BB648_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB648_6;

BB648_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB648_5;

BB648_6:
add.s32 %r71, %r17, %r16;
shr.u32 %r72, %r71, %r49;
mul.lo.s32 %r73, %r72, %r51;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r47;
mad.lo.s32 %r76, %r46, %r72, %r75;
mul.wide.u32 %rd20, %r76, 2;
add.s64 %rd21, %rd4, %rd20;
add.s32 %r77, %r18, %r16;
shr.u32 %r78, %r77, %r57;
mul.lo.s32 %r79, %r78, %r59;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r55;
mad.lo.s32 %r82, %r54, %r78, %r81;
mul.wide.u32 %rd22, %r82, 2;
add.s64 %rd23, %rd5, %rd22;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p6, %r93, %r44;
@%p6 bra BB648_4;

BB648_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot649[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot649;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB649_2;

BB649_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB649_1;

BB649_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB649_7;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB649_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB649_6;

BB649_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB649_5;

BB649_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
mul.lo.s32 %r58, %r11, %r30;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd19], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p6, %r68, %r31;
@%p6 bra BB649_4;

BB649_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot650[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot650;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB650_2;

BB650_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB650_1;

BB650_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB650_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd5, %rd18;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r64, 4;
add.s64 %rd7, %rd1, %rd19;

BB650_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB650_6;

BB650_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB650_5;

BB650_6:
add.s32 %r70, %r17, %r16;
shr.u32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r50;
sub.s32 %r73, %r16, %r72;
mul.lo.s32 %r74, %r73, %r46;
mad.lo.s32 %r75, %r45, %r71, %r74;
mul.wide.u32 %rd20, %r75, 2;
add.s64 %rd21, %rd4, %rd20;
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p6, %r93, %r43;
@%p6 bra BB650_4;

BB650_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot651[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot651;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB651_2;

BB651_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB651_1;

BB651_2:
mov.u32 %r79, 0;
@%p1 bra BB651_4;

BB651_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB651_3;

BB651_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB651_11;

cvta.to.global.u64 %rd8, %rd20;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd9, %rd31;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB651_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB651_8;

BB651_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB651_7;

BB651_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd35, %r71, 2;
add.s64 %rd16, %rd8, %rd35;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB651_10;

BB651_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB651_9;

BB651_10:
mul.wide.u32 %rd36, %r25, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd16], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB651_6;

BB651_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot652[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<20>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot652;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB652_2;

BB652_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB652_1;

BB652_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r43, %r3, %r23, %r24;
setp.ge.u32	%p3, %r43, %r21;
@%p3 bra BB652_7;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
mov.u32 %r25, %nctaid.x;
mul.lo.s32 %r7, %r25, %r3;
ld.local.u32 %r26, [%rd1+208];
add.s32 %r8, %r26, -1;
mul.wide.s32 %rd17, %r26, 4;
add.s64 %rd6, %rd1, %rd17;

BB652_4:
mov.u32 %r38, %r43;
mov.u32 %r9, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r8, 1;
mov.u32 %r37, %r8;
mov.u32 %r41, %r9;
mov.u32 %r42, %r9;
@%p4 bra BB652_6;

BB652_5:
mov.u32 %r11, %r42;
mov.u32 %r10, %r37;
ld.local.u32 %r29, [%rd26+4];
rem.u32 %r30, %r11, %r29;
ld.local.u32 %r31, [%rd26+104];
mad.lo.s32 %r46, %r31, %r30, %r46;
div.u32 %r14, %r11, %r29;
add.s64 %rd26, %rd26, -4;
add.s32 %r15, %r10, -1;
setp.gt.s32	%p5, %r15, 0;
mov.u32 %r37, %r15;
mov.u32 %r41, %r14;
mov.u32 %r42, %r14;
mov.u32 %r45, %r46;
@%p5 bra BB652_5;

BB652_6:
ld.local.u32 %r32, [%rd1+108];
mad.lo.s32 %r33, %r32, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r33, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r34, %r9, %r19;
mul.wide.u32 %rd22, %r34, 2;
add.s64 %rd23, %rd4, %rd22;
mul.lo.s32 %r35, %r9, %r20;
mul.wide.u32 %rd24, %r35, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs17, [%rd25];
ld.global.u16 %rs18, [%rd23];
xor.b16 %rs19, %rs17, %rs18;
st.global.u16 [%rd21], %rs19;
add.s32 %r43, %r7, %r9;
setp.lt.u32	%p6, %r43, %r21;
@%p6 bra BB652_4;

BB652_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot653[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot653;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB653_2;

BB653_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB653_1;

BB653_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB653_7;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB653_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB653_6;

BB653_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB653_5;

BB653_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd22, %r51, 2;
add.s64 %rd23, %rd4, %rd22;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd5, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd21], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB653_4;

BB653_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot654[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<12>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot654;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB654_2;

BB654_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB654_1;

BB654_2:
mov.u32 %r55, 0;
@%p1 bra BB654_4;

BB654_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB654_3;

BB654_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB654_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB654_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB654_8;

BB654_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB654_7;

BB654_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB654_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB654_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB654_10;

BB654_11:
mul.lo.s32 %r49, %r8, %r28;
mul.wide.u32 %rd33, %r49, 2;
add.s64 %rd34, %rd8, %rd33;
ld.local.u32 %r50, [%rd3+108];
mad.lo.s32 %r51, %r50, %r64, %r72;
ld.local.u64 %rd35, [%rd3];
cvta.to.global.u64 %rd36, %rd35;
mul.wide.u32 %rd37, %r51, 2;
add.s64 %rd38, %rd36, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd34];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p10, %r68, %r29;
@%p10 bra BB654_6;

BB654_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot655[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<12>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot655;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB655_2;

BB655_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB655_1;

BB655_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB655_7;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB655_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB655_6;

BB655_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB655_5;

BB655_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd21, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd5, %rd22;
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 2;
add.s64 %rd25, %rd4, %rd24;
ld.global.u16 %rs9, [%rd25];
ld.global.u16 %rs10, [%rd23];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd21], %rs11;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p6, %r68, %r30;
@%p6 bra BB655_4;

BB655_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot656[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<7>;
.reg .b16 %rs<4>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot656;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB656_2;

BB656_1:
mul.wide.s32 %rd14, %r86, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB656_1;

BB656_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB656_7;

ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd4, %rd18;
cvta.to.global.u64 %rd5, %rd11;
cvta.to.global.u64 %rd6, %rd12;
mul.wide.s32 %rd19, %r63, 4;
add.s64 %rd7, %rd1, %rd19;

BB656_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB656_6;

BB656_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd26+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd26+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB656_5;

BB656_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.wide.u32 %rd20, %r69, 2;
add.s64 %rd21, %rd4, %rd20;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.wide.u32 %rd22, %r76, 2;
add.s64 %rd23, %rd5, %rd22;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd24, %r83, 2;
add.s64 %rd25, %rd6, %rd24;
ld.global.u16 %rs1, [%rd25];
ld.global.u16 %rs2, [%rd23];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd21], %rs3;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r60, %r16;
setp.lt.u32	%p6, %r93, %r42;
@%p6 bra BB656_4;

BB656_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot657[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot657;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB657_2;

BB657_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB657_1;

BB657_2:
mov.u32 %r79, 0;
@%p1 bra BB657_4;

BB657_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB657_3;

BB657_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB657_11;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
cvta.to.global.u64 %rd9, %rd19;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd10, %rd31;
mul.wide.s32 %rd32, %r57, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r58, 4;
add.s64 %rd12, %rd3, %rd33;

BB657_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB657_8;

BB657_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB657_7;

BB657_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB657_10;

BB657_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB657_9;

BB657_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd36, %r74, 2;
add.s64 %rd37, %rd9, %rd36;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd35], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p10, %r92, %r43;
@%p10 bra BB657_6;

BB657_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot658[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<12>;
.reg .b32 %r<75>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot658;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB658_2;

BB658_1:
mul.wide.s32 %rd20, %r53, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB658_1;

BB658_2:
mov.u32 %r54, 0;
@%p1 bra BB658_4;

BB658_3:
mul.wide.s32 %rd24, %r54, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB658_3;

BB658_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB658_12;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB658_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB658_8;

BB658_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB658_7;

BB658_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB658_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB658_10:
ld.local.u32 %r45, [%rd40+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd40+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd40, %rd40, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB658_10;

BB658_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r49, 2;
add.s64 %rd36, %rd34, %rd35;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd37, %r50, 2;
add.s64 %rd38, %rd8, %rd37;
ld.global.u16 %rs9, [%rd38];
ld.global.u16 %rs10, [%rd36];
xor.b16 %rs11, %rs9, %rs10;
st.global.u16 [%rd13], %rs11;
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r67, %r52, %r32, %r8;
setp.lt.u32	%p10, %r67, %r29;
@%p10 bra BB658_6;

BB658_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot659[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<11>;
.reg .b16 %rs<4>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot659;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd19, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd20, %SP, 216;
cvta.to.local.u64 %rd2, %rd20;
add.u64 %rd21, %SP, 0;
cvta.to.local.u64 %rd3, %rd21;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB659_2;

BB659_1:
mul.wide.s32 %rd22, %r78, 8;
add.s64 %rd23, %rd4, %rd22;
ld.param.u64 %rd24, [%rd23];
add.s64 %rd25, %rd2, %rd22;
st.local.u64 [%rd25], %rd24;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB659_1;

BB659_2:
mov.u32 %r79, 0;
@%p1 bra BB659_4;

BB659_3:
mul.wide.s32 %rd26, %r79, 8;
add.s64 %rd27, %rd1, %rd26;
ld.param.u64 %rd28, [%rd27];
add.s64 %rd29, %rd3, %rd26;
st.local.u64 [%rd29], %rd28;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB659_3;

BB659_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB659_11;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd8, %rd30;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd31, [%rd3];
cvta.to.global.u64 %rd9, %rd31;
cvta.to.global.u64 %rd10, %rd19;
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB659_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB659_8;

BB659_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB659_7;

BB659_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB659_10;

BB659_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB659_9;

BB659_10:
mul.wide.u32 %rd34, %r24, 2;
add.s64 %rd35, %rd8, %rd34;
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd36, %r68, 2;
add.s64 %rd37, %rd9, %rd36;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd38, %r75, 2;
add.s64 %rd39, %rd10, %rd38;
ld.global.u16 %rs1, [%rd39];
ld.global.u16 %rs2, [%rd37];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd35], %rs3;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p10, %r92, %r42;
@%p10 bra BB659_6;

BB659_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot660[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<4>;
.reg .b32 %r<103>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot660;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd28, %SP, 216;
cvta.to.local.u64 %rd3, %rd28;
add.u64 %rd29, %SP, 432;
cvta.to.local.u64 %rd4, %rd29;
add.u64 %rd30, %SP, 0;
cvta.to.local.u64 %rd5, %rd30;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB660_2;

BB660_1:
mul.wide.s32 %rd31, %r70, 8;
add.s64 %rd32, %rd6, %rd31;
ld.param.u64 %rd33, [%rd32];
add.s64 %rd34, %rd3, %rd31;
st.local.u64 [%rd34], %rd33;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB660_1;

BB660_2:
mov.u32 %r71, 0;
@%p1 bra BB660_4;

BB660_3:
mul.wide.s32 %rd35, %r71, 8;
add.s64 %rd36, %rd1, %rd35;
ld.param.u64 %rd37, [%rd36];
add.s64 %rd38, %rd4, %rd35;
st.local.u64 [%rd38], %rd37;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB660_3;

BB660_4:
mov.u32 %r72, 0;
@%p1 bra BB660_6;

BB660_5:
mul.wide.s32 %rd39, %r72, 8;
add.s64 %rd40, %rd2, %rd39;
ld.param.u64 %rd41, [%rd40];
add.s64 %rd42, %rd5, %rd39;
st.local.u64 [%rd42], %rd41;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB660_5;

BB660_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB660_15;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd43, [%rd3];
cvta.to.global.u64 %rd12, %rd43;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd44, [%rd4];
cvta.to.global.u64 %rd13, %rd44;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd45, [%rd5];
cvta.to.global.u64 %rd14, %rd45;
mul.wide.s32 %rd46, %r49, 4;
add.s64 %rd15, %rd3, %rd46;
mul.wide.s32 %rd47, %r50, 4;
add.s64 %rd16, %rd4, %rd47;
mul.wide.s32 %rd48, %r51, 4;
add.s64 %rd17, %rd5, %rd48;

BB660_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB660_10;

BB660_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB660_9;

BB660_10:
mov.u32 %r22, %r101;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB660_12;

BB660_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB660_11;

BB660_12:
mul.wide.u32 %rd49, %r23, 2;
add.s64 %rd24, %rd12, %rd49;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB660_14;

BB660_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB660_13;

BB660_14:
mul.wide.u32 %rd50, %r32, 2;
add.s64 %rd51, %rd13, %rd50;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd52, %r67, 2;
add.s64 %rd53, %rd14, %rd52;
ld.global.u16 %rs1, [%rd53];
ld.global.u16 %rs2, [%rd51];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd24], %rs3;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p14, %r91, %r42;
@%p14 bra BB660_8;

BB660_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.reg .pred %p<3>;
.reg .b16 %rs<4>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB661_3;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB661_2:
mul.lo.s64 %rd22, %rd31, %rd13;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd3, %rd23;
mul.lo.s64 %rd25, %rd31, %rd15;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd5, %rd26;
mul.lo.s64 %rd28, %rd31, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
ld.global.u16 %rs1, [%rd30];
ld.global.u16 %rs2, [%rd27];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd24], %rs3;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p2, %rd31, %rd18;
@%p2 bra BB661_2;

BB661_3:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 1 .b8 _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[1]
)
{
.local .align 8 .b8 __local_depot662[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b16 %rs<4>;
.reg .b32 %r<45>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot662;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
mov.u64 %rd6, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I14TensorBitXorOpIsEsssmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB662_2;

BB662_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB662_1;

BB662_2:
mov.u32 %r40, 0;
@%p1 bra BB662_4;

BB662_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB662_3;

BB662_4:
mov.u32 %r41, 0;
@%p1 bra BB662_6;

BB662_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB662_5;

BB662_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd151, %rd88, %rd89;
setp.ge.u64	%p7, %rd151, %rd72;
@%p7 bra BB662_24;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd90, [%rd3];
cvta.to.global.u64 %rd14, %rd90;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd91, [%rd4];
cvta.to.global.u64 %rd16, %rd91;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd92, [%rd5];
cvta.to.global.u64 %rd18, %rd92;
mul.wide.s32 %rd93, %r22, 8;
add.s64 %rd19, %rd3, %rd93;
mul.wide.s32 %rd94, %r23, 8;
add.s64 %rd20, %rd4, %rd94;
mul.wide.s32 %rd95, %r24, 8;
add.s64 %rd21, %rd5, %rd95;

BB662_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd97, 0;
mov.u64 %rd162, %rd97;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd97;
@%p8 bra BB662_13;

BB662_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd98, %rd25, %rd27;
and.b64 %rd99, %rd98, -4294967296;
setp.eq.s64	%p9, %rd99, 0;
@%p9 bra BB662_11;
bra.uni BB662_10;

BB662_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB662_12;

BB662_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB662_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd100, [%rd124+200];
mul.lo.s64 %rd101, %rd100, %rd125;
add.s64 %rd162, %rd101, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB662_9;

BB662_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd104, %rd13, %rd148;
add.s64 %rd39, %rd104, %rd37;
mov.u64 %rd160, %rd97;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd97;
@%p11 bra BB662_18;

BB662_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd105, %rd146, %rd43;
and.b64 %rd106, %rd105, -4294967296;
setp.eq.s64	%p12, %rd106, 0;
@%p12 bra BB662_16;
bra.uni BB662_15;

BB662_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB662_17;

BB662_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB662_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd107, [%rd126+200];
mul.lo.s64 %rd108, %rd107, %rd127;
add.s64 %rd160, %rd108, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB662_14;

BB662_18:
shl.b64 %rd111, %rd39, 1;
add.s64 %rd54, %rd14, %rd111;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd112, %rd15, %rd145;
add.s64 %rd56, %rd112, %rd159;
mov.u64 %rd158, %rd97;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd97;
@%p14 bra BB662_23;

BB662_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd113, %rd143, %rd60;
and.b64 %rd114, %rd113, -4294967296;
setp.eq.s64	%p15, %rd114, 0;
@%p15 bra BB662_21;
bra.uni BB662_20;

BB662_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB662_22;

BB662_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB662_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd115, [%rd128+200];
mul.lo.s64 %rd116, %rd115, %rd129;
add.s64 %rd158, %rd116, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB662_19;

BB662_23:
shl.b64 %rd117, %rd56, 1;
add.s64 %rd118, %rd16, %rd117;
mul.lo.s64 %rd119, %rd17, %rd142;
add.s64 %rd120, %rd119, %rd157;
shl.b64 %rd121, %rd120, 1;
add.s64 %rd122, %rd18, %rd121;
ld.global.u16 %rs1, [%rd122];
ld.global.u16 %rs2, [%rd118];
xor.b16 %rs3, %rs1, %rs2;
st.global.u16 [%rd54], %rs3;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd123, %r37, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p17, %rd151, %rd72;
@%p17 bra BB662_8;

BB662_24:
ret;
}


