

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s'
================================================================
* Date:           Mon Oct 21 14:06:42 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.140 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      149|      149|  0.745 us|  0.745 us|  149|  149|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      147|      147|         5|          1|          1|   144|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    526|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|     128|     64|    -|
|Multiplexer      |        -|    -|       -|    179|    -|
|Register         |        -|    -|     570|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     698|    801|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_9_0_0_U  |pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec  |        0|  64|  32|    0|    12|   16|     1|          192|
    |line_buffer_Array_9_0_1_U  |pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s_line_bzec  |        0|  64|  32|    0|    12|   16|     1|          192|
    +---------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                                                                  |        0| 128|  64|    0|    24|   32|     2|          384|
    +---------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_104_p2               |         +|   0|  0|  15|           8|           1|
    |add_ln76_fu_130_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_234_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_450_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_207_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_2_fu_301_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_296_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_252                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_433                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_479                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_487                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_491                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_86                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op90_write_state6    |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_110_p2              |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1496_14_fu_325_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_15_fu_411_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_16_fu_343_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_17_fu_361_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_18_fu_427_p2          |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1496_fu_307_p2             |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln55_4_fu_280_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_5_fu_290_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_6_fu_184_p2             |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln55_fu_120_p2               |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln76_fu_190_p2               |      icmp|   0|  0|  18|          32|           4|
    |icmp_ln80_fu_379_p2               |      icmp|   0|  0|  18|          32|           4|
    |icmp_ln86_fu_393_p2               |      icmp|   0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |select_ln65_12_fu_336_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_13_fu_421_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_14_fu_372_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_15_fu_437_p3          |    select|   0|  0|  16|           1|          16|
    |select_ln65_1_fu_354_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln65_fu_318_p3             |    select|   0|  0|  16|           1|          16|
    |select_ln86_fu_443_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_200_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln1496_14_fu_330_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_15_fu_415_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_16_fu_348_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_17_fu_366_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_18_fu_431_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1496_fu_312_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 526|         493|         311|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  20|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_sig_allocacmp_pX_1_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_pY_1_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_sX_1_load    |  14|          3|   32|         96|
    |ap_sig_allocacmp_sY_1_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_sY_1_load_1  |   9|          2|   32|         64|
    |data_blk_n                    |   9|          2|    1|          2|
    |indvar_flatten_reg_93         |   9|          2|    8|         16|
    |pX_1                          |   9|          2|   32|         64|
    |pY_1                          |   9|          2|   32|         64|
    |real_start                    |   9|          2|    1|          2|
    |res_blk_n                     |   9|          2|    1|          2|
    |sX_1                          |   9|          2|   32|         64|
    |sY_1                          |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 179|         39|  303|        704|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln76_reg_487                  |  32|   0|   32|          0|
    |add_ln80_reg_530                  |  32|   0|   32|          0|
    |and_ln55_2_reg_536                |   1|   0|    1|          0|
    |and_ln55_2_reg_536_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |icmp_ln55_6_reg_521               |   1|   0|    1|          0|
    |icmp_ln55_reg_482                 |   1|   0|    1|          0|
    |icmp_ln76_reg_526                 |   1|   0|    1|          0|
    |icmp_ln76_reg_526_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln80_reg_564                 |   1|   0|    1|          0|
    |icmp_ln86_reg_573                 |   1|   0|    1|          0|
    |indvar_flatten_reg_93             |   8|   0|    8|          0|
    |kernel_data_V_9_2                 |  16|   0|   16|          0|
    |kernel_data_V_9_3                 |  16|   0|   16|          0|
    |kernel_data_V_9_6                 |  16|   0|   16|          0|
    |kernel_data_V_9_7                 |  16|   0|   16|          0|
    |pX_1                              |  32|   0|   32|          0|
    |pY_1                              |  32|   0|   32|          0|
    |p_0_reg_514                       |  16|   0|   16|          0|
    |sX_1                              |  32|   0|   32|          0|
    |sX_1_load_reg_477                 |  32|   0|   32|          0|
    |sY_1                              |  32|   0|   32|          0|
    |sY_1_load_1_reg_568               |  32|   0|   32|          0|
    |select_ln65_12_reg_546            |  16|   0|   16|          0|
    |select_ln65_13_reg_578            |  16|   0|   16|          0|
    |select_ln65_14_reg_558            |  16|   0|   16|          0|
    |select_ln65_15_reg_583            |  16|   0|   16|          0|
    |select_ln65_1_reg_552             |  16|   0|   16|          0|
    |select_ln65_reg_540               |  16|   0|   16|          0|
    |shift_buffer_V_0_0_reg_507        |  16|   0|   16|          0|
    |shift_buffer_V_1_0_reg_493        |  16|   0|   16|          0|
    |shift_buffer_V_1_1_reg_500        |  16|   0|   16|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |icmp_ln55_reg_482                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 570|  32|  507|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config16>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config16>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config16>|  return value|
|start_full_n  |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config16>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config16>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config16>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config16>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config16>|  return value|
|start_out     |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config16>|  return value|
|start_write   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array<ap_fixed,2u>,array<ap_fixed<16,6,5,3,0>,2u>,config16>|  return value|
|data_dout     |   in|   32|     ap_fifo|                                                                      data|       pointer|
|data_empty_n  |   in|    1|     ap_fifo|                                                                      data|       pointer|
|data_read     |  out|    1|     ap_fifo|                                                                      data|       pointer|
|res_din       |  out|   32|     ap_fifo|                                                                       res|       pointer|
|res_full_n    |   in|    1|     ap_fifo|                                                                       res|       pointer|
|res_write     |  out|    1|     ap_fifo|                                                                       res|       pointer|
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

