{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635917537201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635917537201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 03 02:32:17 2021 " "Processing started: Wed Nov 03 02:32:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635917537201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917537201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917537202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635917537508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543336 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917543336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arch_name " "Found design unit 1: Decoder-arch_name" {  } { { "Decoder.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917543337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estensorsinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estensorsinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estensorSinalGenerico-comportamento " "Found design unit 1: estensorSinalGenerico-comportamento" {  } { { "estensorSinalGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/estensorSinalGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543338 ""} { "Info" "ISGN_ENTITY_NAME" "1 estensorSinalGenerico " "Found entity 1: estensorSinalGenerico" {  } { { "estensorSinalGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/estensorSinalGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917543338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorsinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorsinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorSinalGenerico-arch_name " "Found design unit 1: deslocadorSinalGenerico-arch_name" {  } { { "deslocadorSinalGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/deslocadorSinalGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543338 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorSinalGenerico " "Found entity 1: deslocadorSinalGenerico" {  } { { "deslocadorSinalGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/deslocadorSinalGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917543338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543339 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917543339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543340 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917543340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543341 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917543341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-assincrona " "Found design unit 1: ROM-assincrona" {  } { { "ROM.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/ROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543341 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917543341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543342 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917543342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543343 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917543343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula14-mips " "Found design unit 1: Aula14-mips" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543344 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula14 " "Found entity 1: Aula14" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635917543344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917543344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula14 " "Elaborating entity \"Aula14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635917543369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMC " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMC\"" {  } { { "Aula14.vhd" "SOMC" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635917543383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "Aula14.vhd" "PC" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635917543384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BRG " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BRG\"" {  } { { "Aula14.vhd" "BRG" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635917543385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "Aula14.vhd" "ULA" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635917543386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM\"" {  } { { "Aula14.vhd" "ROM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635917543387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXP " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXP\"" {  } { { "Aula14.vhd" "MUXP" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635917543393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocadorSinalGenerico deslocadorSinalGenerico:DESL " "Elaborating entity \"deslocadorSinalGenerico\" for hierarchy \"deslocadorSinalGenerico:DESL\"" {  } { { "Aula14.vhd" "DESL" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635917543394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estensorSinalGenerico estensorSinalGenerico:SIGE " "Elaborating entity \"estensorSinalGenerico\" for hierarchy \"estensorSinalGenerico:SIGE\"" {  } { { "Aula14.vhd" "SIGE" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635917543394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:DEC " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:DEC\"" {  } { { "Aula14.vhd" "DEC" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635917543395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "Aula14.vhd" "RAM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635917543396 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635917543616 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:ROM\|memROM " "RAM logic \"ROM:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROM.vhd" "memROM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/ROM.vhd" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1635917543616 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:BRG\|registrador " "RAM logic \"bancoRegistradores:BRG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635917543616 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1635917543616 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[0\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[1\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[2\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[3\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[4\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[5\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[6\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[7\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[8\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[9\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[10\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[11\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[12\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[13\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[14\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[15\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[16\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[17\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[18\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[19\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[20\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[21\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[22\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[23\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[24\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[25\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[26\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[27\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[28\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[29\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[30\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[31\] bancoRegistradores:BRG\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" to the node \"bancoRegistradores:BRG\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635917544178 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1635917544178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[2\] GND " "Pin \"opcode_out\[2\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|opcode_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[4\] GND " "Pin \"opcode_out\[4\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|opcode_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[0\] GND " "Pin \"funct_out\[0\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|funct_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[1\] GND " "Pin \"funct_out\[1\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|funct_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[2\] GND " "Pin \"funct_out\[2\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|funct_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[3\] GND " "Pin \"funct_out\[3\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|funct_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[4\] GND " "Pin \"funct_out\[4\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|funct_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[5\] GND " "Pin \"funct_out\[5\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|funct_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[1\] GND " "Pin \"debug2\[1\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[2\] GND " "Pin \"debug2\[2\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[3\] GND " "Pin \"debug2\[3\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[4\] GND " "Pin \"debug2\[4\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[5\] GND " "Pin \"debug2\[5\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[6\] GND " "Pin \"debug2\[6\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[7\] GND " "Pin \"debug2\[7\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[8\] GND " "Pin \"debug2\[8\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[9\] GND " "Pin \"debug2\[9\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[10\] GND " "Pin \"debug2\[10\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[11\] GND " "Pin \"debug2\[11\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[12\] GND " "Pin \"debug2\[12\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[13\] GND " "Pin \"debug2\[13\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[14\] GND " "Pin \"debug2\[14\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[15\] GND " "Pin \"debug2\[15\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[16\] GND " "Pin \"debug2\[16\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[17\] GND " "Pin \"debug2\[17\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[18\] GND " "Pin \"debug2\[18\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[19\] GND " "Pin \"debug2\[19\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[20\] GND " "Pin \"debug2\[20\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[21\] GND " "Pin \"debug2\[21\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[22\] GND " "Pin \"debug2\[22\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[23\] GND " "Pin \"debug2\[23\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[24\] GND " "Pin \"debug2\[24\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[25\] GND " "Pin \"debug2\[25\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[26\] GND " "Pin \"debug2\[26\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[27\] GND " "Pin \"debug2\[27\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[28\] GND " "Pin \"debug2\[28\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[29\] GND " "Pin \"debug2\[29\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[30\] GND " "Pin \"debug2\[30\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug2\[31\] GND " "Pin \"debug2\[31\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug4\[0\] GND " "Pin \"debug4\[0\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug4\[1\] GND " "Pin \"debug4\[1\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug4\[2\] GND " "Pin \"debug4\[2\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug4\[4\] GND " "Pin \"debug4\[4\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|debug4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[0\] GND " "Pin \"ULA_out\[0\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[2\] GND " "Pin \"ULA_out\[2\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[3\] GND " "Pin \"ULA_out\[3\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[4\] GND " "Pin \"ULA_out\[4\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[5\] GND " "Pin \"ULA_out\[5\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[6\] GND " "Pin \"ULA_out\[6\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[7\] GND " "Pin \"ULA_out\[7\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[8\] GND " "Pin \"ULA_out\[8\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[9\] GND " "Pin \"ULA_out\[9\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[10\] GND " "Pin \"ULA_out\[10\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[11\] GND " "Pin \"ULA_out\[11\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[12\] GND " "Pin \"ULA_out\[12\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[13\] GND " "Pin \"ULA_out\[13\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[14\] GND " "Pin \"ULA_out\[14\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[15\] GND " "Pin \"ULA_out\[15\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[16\] GND " "Pin \"ULA_out\[16\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[17\] GND " "Pin \"ULA_out\[17\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[18\] GND " "Pin \"ULA_out\[18\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[19\] GND " "Pin \"ULA_out\[19\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[20\] GND " "Pin \"ULA_out\[20\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[21\] GND " "Pin \"ULA_out\[21\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[22\] GND " "Pin \"ULA_out\[22\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[23\] GND " "Pin \"ULA_out\[23\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[24\] GND " "Pin \"ULA_out\[24\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[25\] GND " "Pin \"ULA_out\[25\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[26\] GND " "Pin \"ULA_out\[26\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[27\] GND " "Pin \"ULA_out\[27\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[28\] GND " "Pin \"ULA_out\[28\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[29\] GND " "Pin \"ULA_out\[29\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[30\] GND " "Pin \"ULA_out\[30\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_out\[31\] GND " "Pin \"ULA_out\[31\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635917544339 "|Aula14|ULA_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635917544339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635917544397 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2808 " "2808 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635917544545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635917544661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635917544661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635917544716 ""} { "Info" "ICUT_CUT_TM_OPINS" "145 " "Implemented 145 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635917544716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635917544716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635917544716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635917544734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 03 02:32:24 2021 " "Processing ended: Wed Nov 03 02:32:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635917544734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635917544734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635917544734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635917544734 ""}
