
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read -define PVT' --

-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/ice40/SB_RAM256x16.v; read_verilog ../../common/hdl/ice40/rom.v; read_verilog ../../common/hdl/ice40/ram.v; read_verilog ../hdl/demo/app.v; read_verilog ../hdl/demo/demo.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:79.4-158.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:388.4-638.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:108.4-122.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/ice40/SB_RAM256x16.v
Parsing Verilog input from `../../common/hdl/ice40/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../common/hdl/ice40/rom.v
Parsing Verilog input from `../../common/hdl/ice40/rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../common/hdl/ice40/ram.v
Parsing Verilog input from `../../common/hdl/ice40/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../hdl/demo/app.v
Parsing Verilog input from `../hdl/demo/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/demo/app.v:187.4-463.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../hdl/demo/demo.v
Parsing Verilog input from `../hdl/demo/demo.v' to AST representation.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top demo; write_json output/demo/demo.json' --

15. Executing SYNTH_ICE40 pass.

15.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

15.2. Executing HIERARCHY pass (managing design hierarchy).

15.2.1. Analyzing design hierarchy..
Top module:  \demo
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \ram
Used module:             \SB_RAM256x16
Used module:         \rom
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

15.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

15.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

15.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

15.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

15.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4

15.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:388.4-638.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100

15.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Generating RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101

15.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Generating RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

15.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

15.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

15.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

15.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\rom'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

15.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:108.4-122.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

15.2.15. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo
Used module:             $paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             \SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:     \prescaler
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Found cached RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Found cached RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

15.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

15.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.

15.2.18. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc
Used module:         $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

15.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

15.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo'.

15.2.21. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc
Used module:         $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp
Used module:             $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo
Used module:             $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo
Used module:         $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler

15.2.22. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc
Used module:         $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp
Used module:             $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo
Used module:             $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo
Used module:         $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Removing unused module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Removing unused module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Removing unused module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Removing unused module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Removing unused module `\ram'.
Removing unused module `\rom'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removed 14 unused modules.

15.3. Executing PROC pass (convert processes to netlists).

15.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
Cleaned up 2 empty switches.

15.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$../../../usb_cdc/ctrl_endp.v:532$3201 in module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
Marked 83 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:532$3201 in module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:476$3162 in module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:460$3155 in module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:99$3122 in module $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:367$1952 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 16 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:266$1924 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:246$1922 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:188$1910 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:165$1905 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:132$1900 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:108$1891 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:95$1881 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:79$1879 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1737 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1730 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1726 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1719 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1716 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1713 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1710 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1707 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1699 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1692 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1688 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1681 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1678 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1675 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1672 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1669 in module SB_DFFSR.
Marked 56 switch rules as full_case in process $proc$../hdl/demo/app.v:187$1314 in module app.
Marked 3 switch rules as full_case in process $proc$../hdl/demo/app.v:139$1305 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:83$1297 in module app.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:108$3099 in module $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:84$3095 in module $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:70$3091 in module $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$1238 in module prescaler.
Marked 80 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:388$2542 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:350$2472 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:312$2447 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:243$3629 in module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:174$3557 in module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:87$3545 in module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:232$3528 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:184$3507 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:114$3497 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:96$3472 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:79$14 in module phy_tx.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:79$14 in module phy_tx.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:61$12 in module phy_tx.
Removed a total of 2 dead cases.

15.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 29 redundant assignments.
Promoted 185 assignments to connections.

15.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1740'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1736'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1729'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1725'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1718'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1715'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1712'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1709'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1706'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1704'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1702'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1698'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1691'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1687'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1680'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1677'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1674'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1671'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1668'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1666'.
  Set init value: \Q = 1'0
Found init rule in `\demo.$proc$../hdl/demo/demo.v:53$1496'.
  Set init value: \rstn_sync = 2'00

15.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rstn in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
Found async reset \rstn_i in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$3155'.
Found async reset \rstn in `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$3122'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1952'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1922'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1905'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1900'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1891'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1879'.
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1737'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1726'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1716'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1710'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1699'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1688'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1678'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1672'.
Found async reset \rstn in `\app.$proc$../hdl/demo/app.v:139$1305'.
Found async reset \rstn_i in `\app.$proc$../hdl/demo/app.v:83$1297'.
Found async reset \rstn in `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$3095'.
Found async reset \rstn_i in `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$3091'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2447'.
Found async reset \app_rstn_i in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3629'.
Found async reset \rstn_i in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
Found async reset \rstn_i in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3545'.
Found async reset \app_rstn_i in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3528'.
Found async reset \rstn_i in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3507'.
Found async reset \rstn_i in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
Found async reset \rstn_i in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.

15.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~384 debug messages>

15.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
     1/158: $11\state_d[2:0]
     2/158: $3\in_toggle_reset[15:0]
     3/158: $3$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$3146[15:0]$3432
     4/158: $3$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$3145[15:0]$3431
     5/158: $3$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$3147[3:0]$3433
     6/158: $3$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$3150[3:0]$3436
     7/158: $3$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$3149[15:0]$3435
     8/158: $3$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$3148[15:0]$3434
     9/158: $3\out_toggle_reset[15:0]
    10/158: $3\dev_state_dd[1:0]
    11/158: $2\dev_state_dd[1:0]
    12/158: $2\addr_dd[6:0]
    13/158: $2$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$3150[3:0]$3428
    14/158: $2$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$3149[15:0]$3427
    15/158: $2$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$3148[15:0]$3426
    16/158: $2$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$3147[3:0]$3425
    17/158: $2$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$3146[15:0]$3424
    18/158: $2$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$3145[15:0]$3423
    19/158: $2\out_toggle_reset[15:0]
    20/158: $2\in_toggle_reset[15:0]
    21/158: $10\state_d[2:0]
    22/158: $5\in_valid[0:0]
    23/158: $5\in_data[7:0]
    24/158: $4\in_valid[0:0]
    25/158: $4\in_data[7:0]
    26/158: $3\in_valid[0:0]
    27/158: $3\in_data[7:0]
    28/158: $4\byte_cnt_d[6:0]
    29/158: $9\state_d[2:0]
    30/158: $8\state_d[2:0]
    31/158: $7\state_d[2:0]
    32/158: $2\in_valid[0:0]
    33/158: $2\in_data[7:0]
    34/158: $3\byte_cnt_d[6:0]
    35/158: $6\state_d[2:0]
    36/158: $5\state_d[2:0]
    37/158: $4\state_d[2:0]
    38/158: $3\state_d[2:0]
    39/158: $65\req_d[3:0]
    40/158: $64\req_d[3:0]
    41/158: $63\req_d[3:0]
    42/158: $62\req_d[3:0]
    43/158: $7\max_length_d[6:0]
    44/158: $61\req_d[3:0]
    45/158: $60\req_d[3:0]
    46/158: $59\req_d[3:0]
    47/158: $6\max_length_d[6:0]
    48/158: $58\req_d[3:0]
    49/158: $57\req_d[3:0]
    50/158: $56\req_d[3:0]
    51/158: $55\req_d[3:0]
    52/158: $5\max_length_d[6:0]
    53/158: $54\req_d[3:0]
    54/158: $53\req_d[3:0]
    55/158: $52\req_d[3:0]
    56/158: $4\max_length_d[6:0]
    57/158: $51\req_d[3:0]
    58/158: $50\req_d[3:0]
    59/158: $49\req_d[3:0]
    60/158: $48\req_d[3:0]
    61/158: $47\req_d[3:0]
    62/158: $46\req_d[3:0]
    63/158: $45\req_d[3:0]
    64/158: $44\req_d[3:0]
    65/158: $43\req_d[3:0]
    66/158: $42\req_d[3:0]
    67/158: $41\req_d[3:0]
    68/158: $40\req_d[3:0]
    69/158: $39\req_d[3:0]
    70/158: $38\req_d[3:0]
    71/158: $37\req_d[3:0]
    72/158: $36\req_d[3:0]
    73/158: $35\req_d[3:0]
    74/158: $34\req_d[3:0]
    75/158: $33\req_d[3:0]
    76/158: $32\req_d[3:0]
    77/158: $31\req_d[3:0]
    78/158: $30\req_d[3:0]
    79/158: $29\req_d[3:0]
    80/158: $28\req_d[3:0]
    81/158: $27\req_d[3:0]
    82/158: $26\req_d[3:0]
    83/158: $6\dev_state_d[1:0]
    84/158: $25\req_d[3:0]
    85/158: $5\dev_state_d[1:0]
    86/158: $24\req_d[3:0]
    87/158: $5\addr_d[6:0]
    88/158: $23\req_d[3:0]
    89/158: $22\req_d[3:0]
    90/158: $21\req_d[3:0]
    91/158: $20\req_d[3:0]
    92/158: $5\string_index_d[7:0]
    93/158: $19\req_d[3:0]
    94/158: $18\req_d[3:0]
    95/158: $17\req_d[3:0]
    96/158: $16\req_d[3:0]
    97/158: $4\dev_state_d[1:0]
    98/158: $4\string_index_d[7:0]
    99/158: $4\addr_d[6:0]
   100/158: $15\req_d[3:0]
   101/158: $14\req_d[3:0]
   102/158: $13\req_d[3:0]
   103/158: $12\req_d[3:0]
   104/158: $11\req_d[3:0]
   105/158: $10\req_d[3:0]
   106/158: $9\req_d[3:0]
   107/158: $8\req_d[3:0]
   108/158: $7\req_d[3:0]
   109/158: $6\req_d[3:0]
   110/158: $5\req_d[3:0]
   111/158: $4\req_d[3:0]
   112/158: $3\req_d[3:0]
   113/158: $3\rec_d[1:0]
   114/158: $3\class_d[0:0]
   115/158: $3\in_dir_d[0:0]
   116/158: $3\in_endp_d[0:0]
   117/158: $3\dev_state_d[1:0]
   118/158: $3\string_index_d[7:0]
   119/158: $3\max_length_d[6:0]
   120/158: $3\endp_d[3:0]
   121/158: $3\addr_d[6:0]
   122/158: $2\in_endp_d[0:0]
   123/158: $2\dev_state_d[1:0]
   124/158: $2\string_index_d[7:0]
   125/158: $2\req_d[3:0]
   126/158: $2\rec_d[1:0]
   127/158: $2\class_d[0:0]
   128/158: $2\in_dir_d[0:0]
   129/158: $2\max_length_d[6:0]
   130/158: $2\endp_d[3:0]
   131/158: $2\addr_d[6:0]
   132/158: $2\byte_cnt_d[6:0]
   133/158: $2\state_d[2:0]
   134/158: $1$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$3150[3:0]$3213
   135/158: $1$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$3149[15:0]$3212
   136/158: $1$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$3148[15:0]$3211
   137/158: $1$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$3147[3:0]$3210
   138/158: $1$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$3146[15:0]$3209
   139/158: $1$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$3145[15:0]$3208
   140/158: $1\out_toggle_reset[15:0]
   141/158: $1\in_toggle_reset[15:0]
   142/158: $1\in_valid[0:0]
   143/158: $1\in_zlp[0:0]
   144/158: $1\in_data[7:0]
   145/158: $1\in_endp_d[0:0]
   146/158: $1\addr_dd[6:0]
   147/158: $1\dev_state_dd[1:0]
   148/158: $1\dev_state_d[1:0]
   149/158: $1\string_index_d[7:0]
   150/158: $1\req_d[3:0]
   151/158: $1\rec_d[1:0]
   152/158: $1\class_d[0:0]
   153/158: $1\in_dir_d[0:0]
   154/158: $1\max_length_d[6:0]
   155/158: $1\byte_cnt_d[6:0]
   156/158: $1\endp_d[3:0]
   157/158: $1\addr_d[6:0]
   158/158: $1\state_d[2:0]
Creating decoders for process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
     1/13: $0\in_endp_q[0:0]
     2/13: $0\addr_qq[6:0]
     3/13: $0\dev_state_q[1:0]
     4/13: $0\string_index_q[7:0]
     5/13: $0\req_q[3:0]
     6/13: $0\rec_q[1:0]
     7/13: $0\class_q[0:0]
     8/13: $0\in_dir_q[0:0]
     9/13: $0\max_length_q[6:0]
    10/13: $0\byte_cnt_q[6:0]
    11/13: $0\endp_q[3:0]
    12/13: $0\addr_q[6:0]
    13/13: $0\state_q[2:0]
Creating decoders for process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$3155'.
     1/1: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$3122'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1952'.
     1/6: $0\rx_eop_qq[0:0]
     2/6: $0\rx_eop_q[0:0]
     3/6: $0\rx_err_qq[0:0]
     4/6: $0\rx_err_q[0:0]
     5/6: $0\rx_valid_qq[0:0]
     6/6: $0\rx_valid_q[0:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1924'.
     1/61: $3\rx_eop[0:0]
     2/61: $14\rx_state_d[2:0]
     3/61: $9\rx_valid[0:0]
     4/61: $9\rx_data_d[7:0]
     5/61: $13\shift_register_d[7:0]
     6/61: $10\stuffing_cnt_d[2:0]
     7/61: $12\shift_register_d[8:8]
     8/61: $10\shift_register_d[8:0] [8]
     9/61: $10\shift_register_d[8:0] [7:0]
    10/61: $11\shift_register_d[8:0]
    11/61: $13\rx_state_d[2:0]
    12/61: $12\rx_state_d[2:0]
    13/61: $8\rx_valid[0:0]
    14/61: $8\rx_data_d[7:0]
    15/61: $9\stuffing_cnt_d[2:0]
    16/61: $11\rx_state_d[2:0]
    17/61: $7\rx_valid[0:0]
    18/61: $7\rx_data_d[7:0]
    19/61: $9\shift_register_d[8:0]
    20/61: $8\stuffing_cnt_d[2:0]
    21/61: $6\rx_valid[0:0]
    22/61: $6\rx_data_d[7:0]
    23/61: $8\shift_register_d[8:0]
    24/61: $10\rx_state_d[2:0]
    25/61: $9\rx_state_d[2:0]
    26/61: $5\rx_valid[0:0]
    27/61: $5\rx_data_d[7:0]
    28/61: $7\shift_register_d[8:0]
    29/61: $4\rx_valid[0:0]
    30/61: $4\rx_data_d[7:0]
    31/61: $6\shift_register_d[8:0]
    32/61: $8\rx_state_d[2:0]
    33/61: $7\stuffing_cnt_d[2:0]
    34/61: $7\rx_state_d[2:0]
    35/61: $3\rx_valid[0:0]
    36/61: $3\rx_data_d[7:0]
    37/61: $5\shift_register_d[8:0]
    38/61: $6\stuffing_cnt_d[2:0]
    39/61: $5\stuffing_cnt_d[2:0]
    40/61: $6\rx_state_d[2:0]
    41/61: $5\rx_state_d[2:0]
    42/61: $4\stuffing_cnt_d[2:0]
    43/61: $4\shift_register_d[8:0]
    44/61: $4\rx_state_d[2:0]
    45/61: $3\shift_register_d[8:0]
    46/61: $3\stuffing_cnt_d[2:0]
    47/61: $3\rx_state_d[2:0]
    48/61: $2\rx_state_d[2:0]
    49/61: $2\rx_eop[0:0]
    50/61: $2\rx_err[0:0]
    51/61: $2\rx_valid[0:0]
    52/61: $2\rx_data_d[7:0]
    53/61: $2\shift_register_d[8:0]
    54/61: $2\stuffing_cnt_d[2:0]
    55/61: $1\rx_state_d[2:0]
    56/61: $1\rx_eop[0:0]
    57/61: $1\rx_err[0:0]
    58/61: $1\rx_valid[0:0]
    59/61: $1\rx_data_d[7:0]
    60/61: $1\shift_register_d[8:0]
    61/61: $1\stuffing_cnt_d[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1922'.
     1/4: $0\rx_data_q[7:0]
     2/4: $0\shift_register_q[8:0]
     3/4: $0\rx_state_q[2:0]
     4/4: $0\stuffing_cnt_q[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1910'.
     1/14: $5\state_d[2:0]
     2/14: $4\bus_reset_d[0:0]
     3/14: $3\bus_reset_d[0:0]
     4/14: $3\cnt_d[17:0]
     5/14: $4\state_d[2:0]
     6/14: $3\state_d[2:0]
     7/14: $2\state_d[2:0]
     8/14: $2\bus_reset_d[0:0]
     9/14: $2\dp_pu_d[0:0]
    10/14: $2\cnt_d[17:0]
    11/14: $1\state_d[2:0]
    12/14: $1\bus_reset_d[0:0]
    13/14: $1\dp_pu_d[0:0]
    14/14: $1\cnt_d[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1905'.
     1/5: $0\rx_en_q[0:0]
     2/5: $0\bus_reset_q[0:0]
     3/5: $0\dp_pu_q[0:0]
     4/5: $0\state_q[2:0]
     5/5: $0\cnt_q[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1900'.
     1/2: $0\se0_q[0:0]
     2/2: $0\nrzi_q[3:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1891'.
     1/1: $0\sample_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1881'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1879'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1740'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1737'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1736'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1730'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1729'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1726'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1725'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1719'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1718'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1716'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1715'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1713'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1712'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1710'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1709'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1707'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1706'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1705'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1704'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1703'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1702'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1699'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1698'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1692'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1691'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1688'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1687'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1681'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1680'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1678'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1677'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1675'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1674'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1672'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1671'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1669'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1668'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1667'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1666'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1665'.
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:53$1496'.
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:59$1495'.
Creating decoders for process `\app.$proc$../hdl/demo/app.v:187$1314'.
     1/214: $1\mem_addr_d[23:0] [23:16]
     2/214: $33\state_d[3:0]
     3/214: $7\ram_clke[0:0]
     4/214: $7\mem_valid_d[0:0]
     5/214: $18\byte_cnt_d[23:0]
     6/214: $5\wait_cnt_d[7:0]
     7/214: $6\ram_clke[0:0]
     8/214: $15\mem_addr_d[23:0]
     9/214: $6\mem_valid_d[0:0]
    10/214: $17\byte_cnt_d[23:0]
    11/214: $32\state_d[3:0]
    12/214: $14\mem_addr_d[23:0]
    13/214: $5\mem_valid_d[0:0]
    14/214: $5\ram_clke[0:0]
    15/214: $1\mem_addr_d[23:0] [15:8]
    16/214: $31\state_d[3:0]
    17/214: $4\rom_clke[0:0]
    18/214: $4\mem_valid_d[0:0]
    19/214: $16\byte_cnt_d[23:0]
    20/214: $4\wait_cnt_d[7:0]
    21/214: $3\rom_clke[0:0]
    22/214: $12\mem_addr_d[23:0]
    23/214: $3\mem_valid_d[0:0]
    24/214: $15\byte_cnt_d[23:0]
    25/214: $30\state_d[3:0]
    26/214: $11\mem_addr_d[23:0]
    27/214: $2\mem_valid_d[0:0]
    28/214: $2\rom_clke[0:0]
    29/214: $1\mem_addr_d[23:0] [7:0]
    30/214: $2\rev8$func$../hdl/demo/app.v:413$1292.$result[7:0]$1474 [6]
    31/214: $2\rev8$func$../hdl/demo/app.v:413$1292.$result[7:0]$1474 [5]
    32/214: $2\rev8$func$../hdl/demo/app.v:413$1292.$result[7:0]$1474 [4]
    33/214: $2\rev8$func$../hdl/demo/app.v:413$1292.$result[7:0]$1474 [3]
    34/214: $2\rev8$func$../hdl/demo/app.v:413$1292.$result[7:0]$1474 [2]
    35/214: $2\rev8$func$../hdl/demo/app.v:413$1292.$result[7:0]$1474 [1]
    36/214: $2\rev8$func$../hdl/demo/app.v:413$1292.$result[7:0]$1474 [0]
    37/214: $2\rev8$func$../hdl/demo/app.v:413$1292.i[3:0]$1476
    38/214: $2\rev8$func$../hdl/demo/app.v:413$1292.data[7:0]$1475
    39/214: $5\in_data[7:0]
    40/214: $29\state_d[3:0]
    41/214: $1\lfsr_d[23:0] [23:16]
    42/214: $2\rev8$func$../hdl/demo/app.v:403$1291.$result[7:0]$1468 [6]
    43/214: $2\rev8$func$../hdl/demo/app.v:403$1291.$result[7:0]$1468 [5]
    44/214: $2\rev8$func$../hdl/demo/app.v:403$1291.$result[7:0]$1468 [4]
    45/214: $2\rev8$func$../hdl/demo/app.v:403$1291.$result[7:0]$1468 [3]
    46/214: $2\rev8$func$../hdl/demo/app.v:403$1291.$result[7:0]$1468 [2]
    47/214: $2\rev8$func$../hdl/demo/app.v:403$1291.$result[7:0]$1468 [1]
    48/214: $2\rev8$func$../hdl/demo/app.v:403$1291.$result[7:0]$1468 [0]
    49/214: $2\rev8$func$../hdl/demo/app.v:403$1291.i[3:0]$1470
    50/214: $2\rev8$func$../hdl/demo/app.v:403$1291.data[7:0]$1469
    51/214: $4\in_data[7:0]
    52/214: $28\state_d[3:0]
    53/214: $1\byte_cnt_d[23:0] [15:8]
    54/214: $2\rev8$func$../hdl/demo/app.v:393$1290.$result[7:0]$1462 [6]
    55/214: $2\rev8$func$../hdl/demo/app.v:393$1290.$result[7:0]$1462 [5]
    56/214: $2\rev8$func$../hdl/demo/app.v:393$1290.$result[7:0]$1462 [4]
    57/214: $2\rev8$func$../hdl/demo/app.v:393$1290.$result[7:0]$1462 [3]
    58/214: $2\rev8$func$../hdl/demo/app.v:393$1290.$result[7:0]$1462 [2]
    59/214: $2\rev8$func$../hdl/demo/app.v:393$1290.$result[7:0]$1462 [1]
    60/214: $2\rev8$func$../hdl/demo/app.v:393$1290.$result[7:0]$1462 [0]
    61/214: $2\rev8$func$../hdl/demo/app.v:393$1290.i[3:0]$1464
    62/214: $2\rev8$func$../hdl/demo/app.v:393$1290.data[7:0]$1463
    63/214: $3\in_data[7:0]
    64/214: $27\state_d[3:0]
    65/214: $1\byte_cnt_d[23:0] [7:0]
    66/214: $2\rev8$func$../hdl/demo/app.v:383$1289.$result[7:0]$1456 [6]
    67/214: $2\rev8$func$../hdl/demo/app.v:383$1289.$result[7:0]$1456 [5]
    68/214: $2\rev8$func$../hdl/demo/app.v:383$1289.$result[7:0]$1456 [4]
    69/214: $2\rev8$func$../hdl/demo/app.v:383$1289.$result[7:0]$1456 [3]
    70/214: $2\rev8$func$../hdl/demo/app.v:383$1289.$result[7:0]$1456 [2]
    71/214: $2\rev8$func$../hdl/demo/app.v:383$1289.$result[7:0]$1456 [1]
    72/214: $2\rev8$func$../hdl/demo/app.v:383$1289.$result[7:0]$1456 [0]
    73/214: $2\rev8$func$../hdl/demo/app.v:383$1289.i[3:0]$1458
    74/214: $2\rev8$func$../hdl/demo/app.v:383$1289.data[7:0]$1457
    75/214: $2\in_data[7:0]
    76/214: $26\state_d[3:0]
    77/214: $1\byte_cnt_d[23:0] [23:16]
    78/214: $14\byte_cnt_d[23:0]
    79/214: $10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450
    80/214: $9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446
    81/214: $8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442
    82/214: $7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438
    83/214: $6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434
    84/214: $5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430
    85/214: $4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426
    86/214: $3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422
    87/214: $3\wait_cnt_d[7:0]
    88/214: $13\byte_cnt_d[23:0]
    89/214: $24\state_d[3:0]
    90/214: $3\crc32_d[31:0]
    91/214: $2\crc32$func$../hdl/demo/app.v:367$1288.i[3:0]$1419
    92/214: $2\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1416
    93/214: $2\crc32$func$../hdl/demo/app.v:367$1288.crc[31:0]$1418
    94/214: $2\crc32$func$../hdl/demo/app.v:367$1288.data[7:0]$1417
    95/214: $2\rev8$func$../hdl/demo/app.v:393$1290.$result[7:0]$1462 [7]
    96/214: $12\byte_cnt_d[23:0]
    97/214: $10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409
    98/214: $9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405
    99/214: $8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401
   100/214: $7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397
   101/214: $6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393
   102/214: $5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389
   103/214: $4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385
   104/214: $3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381
   105/214: $2\wait_cnt_d[7:0]
   106/214: $11\byte_cnt_d[23:0]
   107/214: $22\state_d[3:0]
   108/214: $8\lfsr_d[23:0]
   109/214: $2\crc32_d[31:0]
   110/214: $2\crc32$func$../hdl/demo/app.v:355$1287.i[3:0]$1378
   111/214: $2\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1375
   112/214: $2\crc32$func$../hdl/demo/app.v:355$1287.crc[31:0]$1377
   113/214: $2\crc32$func$../hdl/demo/app.v:355$1287.data[7:0]$1376
   114/214: $1\lfsr_d[23:0] [7:0]
   115/214: $21\state_d[3:0]
   116/214: $9\byte_cnt_d[23:16]
   117/214: $20\state_d[3:0]
   118/214: $7\lfsr_d[23:16]
   119/214: $19\state_d[3:0]
   120/214: $10\mem_addr_d[23:16]
   121/214: $18\state_d[3:0]
   122/214: $8\byte_cnt_d[23:16]
   123/214: $17\state_d[3:0]
   124/214: $7\byte_cnt_d[23:16]
   125/214: $16\state_d[3:0]
   126/214: $6\byte_cnt_d[23:16]
   127/214: $15\state_d[3:0]
   128/214: $6\out_ready[0:0]
   129/214: $9\mem_addr_d[23:16]
   130/214: $6\lfsr_d[23:16]
   131/214: $1\lfsr_d[23:0] [15:8]
   132/214: $14\state_d[3:0]
   133/214: $8\mem_addr_d[15:8]
   134/214: $13\state_d[3:0]
   135/214: $5\byte_cnt_d[15:8]
   136/214: $12\state_d[3:0]
   137/214: $4\byte_cnt_d[15:8]
   138/214: $11\state_d[3:0]
   139/214: $5\out_ready[0:0]
   140/214: $7\mem_addr_d[15:8]
   141/214: $4\lfsr_d[15:8]
   142/214: $16\mem_addr_d[23:0]
   143/214: $10\byte_cnt_d[23:16]
   144/214: $2\rev8$func$../hdl/demo/app.v:383$1289.$result[7:0]$1456 [7]
   145/214: $2\rev8$func$../hdl/demo/app.v:413$1292.$result[7:0]$1474 [7]
   146/214: $10\state_d[3:0]
   147/214: $3\wait_d[7:0]
   148/214: $9\state_d[3:0]
   149/214: $6\mem_addr_d[7:0]
   150/214: $8\state_d[3:0]
   151/214: $3\byte_cnt_d[7:0]
   152/214: $7\state_d[3:0]
   153/214: $2\byte_cnt_d[7:0]
   154/214: $6\state_d[3:0]
   155/214: $4\out_ready[0:0]
   156/214: $5\mem_addr_d[7:0]
   157/214: $2\wait_d[7:0]
   158/214: $2\lfsr_d[7:0]
   159/214: $23\state_d[3:0]
   160/214: $2\rev8$func$../hdl/demo/app.v:403$1291.$result[7:0]$1468 [7]
   161/214: $25\state_d[3:0]
   162/214: $3\lfsr_d[7:0]
   163/214: $5\state_d[3:0]
   164/214: $4\mem_addr_d[23:0]
   165/214: $4\ram_we[0:0]
   166/214: $4\ram_clke[0:0]
   167/214: $3\out_ready[0:0]
   168/214: $4\state_d[3:0]
   169/214: $3\ram_we[0:0]
   170/214: $3\ram_clke[0:0]
   171/214: $3\mem_addr_d[23:0]
   172/214: $3\in_valid[0:0]
   173/214: $2\ram_we[0:0]
   174/214: $2\ram_clke[0:0]
   175/214: $2\out_ready[0:0]
   176/214: $2\mem_addr_d[23:0]
   177/214: $2\in_valid[0:0]
   178/214: $3\state_d[3:0]
   179/214: $2\state_d[3:0]
   180/214: $1\state_d[3:0]
   181/214: $1\rev8$func$../hdl/demo/app.v:413$1292.i[3:0]$1354
   182/214: $1\rev8$func$../hdl/demo/app.v:413$1292.data[7:0]$1353
   183/214: $1\rev8$func$../hdl/demo/app.v:413$1292.$result[7:0]$1352
   184/214: $1\rev8$func$../hdl/demo/app.v:403$1291.i[3:0]$1351
   185/214: $1\rev8$func$../hdl/demo/app.v:403$1291.data[7:0]$1350
   186/214: $1\rev8$func$../hdl/demo/app.v:403$1291.$result[7:0]$1349
   187/214: $1\rev8$func$../hdl/demo/app.v:393$1290.i[3:0]$1348
   188/214: $1\rev8$func$../hdl/demo/app.v:393$1290.data[7:0]$1347
   189/214: $1\rev8$func$../hdl/demo/app.v:393$1290.$result[7:0]$1346
   190/214: $1\rev8$func$../hdl/demo/app.v:383$1289.i[3:0]$1345
   191/214: $1\rev8$func$../hdl/demo/app.v:383$1289.data[7:0]$1344
   192/214: $1\rev8$func$../hdl/demo/app.v:383$1289.$result[7:0]$1343
   193/214: $1\crc32$func$../hdl/demo/app.v:367$1288.i[3:0]$1342
   194/214: $1\crc32$func$../hdl/demo/app.v:367$1288.crc[31:0]$1341
   195/214: $1\crc32$func$../hdl/demo/app.v:367$1288.data[7:0]$1340
   196/214: $1\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1339
   197/214: $1\crc32$func$../hdl/demo/app.v:355$1287.i[3:0]$1338
   198/214: $1\crc32$func$../hdl/demo/app.v:355$1287.crc[31:0]$1337
   199/214: $1\crc32$func$../hdl/demo/app.v:355$1287.data[7:0]$1336
   200/214: $1\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1335
   201/214: $1\ram_we[0:0]
   202/214: $1\ram_clke[0:0]
   203/214: $1\rom_clke[0:0]
   204/214: $1\out_ready[0:0]
   205/214: $13\mem_addr_d[23:0]
   206/214: $1\mem_valid_d[0:0]
   207/214: $1\wait_cnt_d[7:0]
   208/214: $1\wait_d[7:0]
   209/214: $5\lfsr_d[15:8]
   210/214: $1\crc32_d[31:0]
   211/214: $1\cmd_d[7:0]
   212/214: $1\in_valid[0:0]
   213/214: $1\in_data[7:0]
   214/214: $2\cmd_d[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:139$1305'.
     1/11: $0\wait_cnt_q[7:0]
     2/11: $0\mem_addr_q[23:0]
     3/11: $0\mem_valid_q[0:0]
     4/11: $0\wait_q[7:0]
     5/11: $0\byte_cnt_q[23:0]
     6/11: $0\lfsr_q[23:0]
     7/11: $0\crc32_q[31:0]
     8/11: $0\cmd_q[7:0]
     9/11: $0\state_q[3:0]
    10/11: $0\out_valid_q[0:0]
    11/11: $0\out_data_q[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:83$1297'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3099'.
     1/3: $1\sie2i_out_nak[0:0]
     2/3: $1\sie2i_in_valid[0:0]
     3/3: $1\sie2i_in_data[7:0]
Creating decoders for process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$3095'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$3091'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:66$3085'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:38$3081'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:77$3056'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:45$3049'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
     1/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2433.$result[7:0]$2670 [7]
     2/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2433.$result[7:0]$2670 [6]
     3/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2433.$result[7:0]$2670 [5]
     4/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2433.$result[7:0]$2670 [4]
     5/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2433.$result[7:0]$2670 [3]
     6/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2433.$result[7:0]$2670 [2]
     7/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2433.$result[7:0]$2670 [1]
     8/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2433.$result[7:0]$2670 [0]
     9/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2432.$result[7:0]$2667 [7]
    10/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2432.$result[7:0]$2667 [4]
    11/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2432.$result[7:0]$2667 [3]
    12/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2432.$result[7:0]$2667 [2]
    13/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2432.$result[7:0]$2667 [1]
    14/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2432.$result[7:0]$2667 [0]
    15/342: $2\out_toggle_d[15:0] [15:1]
    16/342: $2\out_toggle_d[15:0] [0]
    17/342: $9\crc16$func$../../../usb_cdc/sie.v:617$2431.$result[15:0]$3029
    18/342: $8\crc16$func$../../../usb_cdc/sie.v:617$2431.$result[15:0]$3025
    19/342: $7\crc16$func$../../../usb_cdc/sie.v:617$2431.$result[15:0]$3021
    20/342: $6\crc16$func$../../../usb_cdc/sie.v:617$2431.$result[15:0]$3017
    21/342: $5\crc16$func$../../../usb_cdc/sie.v:617$2431.$result[15:0]$3013
    22/342: $4\crc16$func$../../../usb_cdc/sie.v:617$2431.$result[15:0]$3009
    23/342: $3\crc16$func$../../../usb_cdc/sie.v:617$2431.$result[15:0]$3005
    24/342: $28\phy_state_d[3:0]
    25/342: $8\in_ready[0:0]
    26/342: $3\in_zlp_d[15:0]
    27/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:610$2429[15:0]$2991
    28/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:610$2428[15:0]$2990
    29/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:610$2430[3:0]$2992
    30/342: $27\phy_state_d[3:0]
    31/342: $7\in_ready[0:0]
    32/342: $2\in_toggle_d[15:0] [0]
    33/342: $6\in_ready[0:0]
    34/342: $8\tx_data[7:0]
    35/342: $13\pid_d[3:0]
    36/342: $7\tx_data[7:0]
    37/342: $12\pid_d[3:0]
    38/342: $7\tx_valid[0:0]
    39/342: $25\phy_state_d[3:0]
    40/342: $6\tx_valid[0:0]
    41/342: $6\tx_data[7:0]
    42/342: $11\pid_d[3:0]
    43/342: $5\in_ready[0:0]
    44/342: $5\tx_data[7:0]
    45/342: $10\pid_d[3:0]
    46/342: $5\tx_valid[0:0]
    47/342: $24\phy_state_d[3:0]
    48/342: $4\tx_valid[0:0]
    49/342: $4\tx_data[7:0]
    50/342: $9\pid_d[3:0]
    51/342: $4\in_ready[0:0]
    52/342: $23\phy_state_d[3:0]
    53/342: $3\tx_valid[0:0]
    54/342: $3\in_ready[0:0]
    55/342: $3\tx_data[7:0]
    56/342: $8\pid_d[3:0]
    57/342: $2\data_d[15:0] [15:8]
    58/342: $9\crc16$func$../../../usb_cdc/sie.v:556$2424.$result[15:0]$2938
    59/342: $8\crc16$func$../../../usb_cdc/sie.v:556$2424.$result[15:0]$2934
    60/342: $7\crc16$func$../../../usb_cdc/sie.v:556$2424.$result[15:0]$2930
    61/342: $6\crc16$func$../../../usb_cdc/sie.v:556$2424.$result[15:0]$2926
    62/342: $5\crc16$func$../../../usb_cdc/sie.v:556$2424.$result[15:0]$2922
    63/342: $4\crc16$func$../../../usb_cdc/sie.v:556$2424.$result[15:0]$2918
    64/342: $3\crc16$func$../../../usb_cdc/sie.v:556$2424.$result[15:0]$2914
    65/342: $7\pid_d[3:0]
    66/342: $13\out_toggle_d[15:0]
    67/342: $6$bitselwrite$data$../../../usb_cdc/sie.v:545$2422[15:0]$2899
    68/342: $6$bitselwrite$mask$../../../usb_cdc/sie.v:545$2421[15:0]$2898
    69/342: $6$bitselwrite$sel$../../../usb_cdc/sie.v:545$2423[3:0]$2900
    70/342: $6\pid_d[3:0]
    71/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:545$2423[3:0]$2896
    72/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:545$2422[15:0]$2895
    73/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:545$2421[15:0]$2894
    74/342: $12\out_toggle_d[15:0]
    75/342: $22\phy_state_d[3:0]
    76/342: $11\out_eop[0:0]
    77/342: $11\out_toggle_d[15:0]
    78/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:533$2419[15:0]$2876
    79/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:533$2418[15:0]$2875
    80/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:533$2420[3:0]$2877
    81/342: $5\out_err[0:0]
    82/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:545$2423[3:0]$2866
    83/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:545$2422[15:0]$2865
    84/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:545$2421[15:0]$2864
    85/342: $10\out_toggle_d[15:0]
    86/342: $5\pid_d[3:0]
    87/342: $21\phy_state_d[3:0]
    88/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:533$2420[3:0]$2863
    89/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:533$2419[15:0]$2862
    90/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:533$2418[15:0]$2861
    91/342: $10\out_eop[0:0]
    92/342: $4\out_err[0:0]
    93/342: $11\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2858
    94/342: $10\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2854
    95/342: $9\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2850
    96/342: $8\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2846
    97/342: $7\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2842
    98/342: $6\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2838
    99/342: $5\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2834
   100/342: $4\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2830
   101/342: $3\out_valid[0:0]
   102/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:545$2423[3:0]$2827
   103/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:545$2422[15:0]$2826
   104/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:545$2421[15:0]$2825
   105/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:533$2420[3:0]$2824
   106/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:533$2419[15:0]$2823
   107/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:533$2418[15:0]$2822
   108/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2417.i[31:0]$2821
   109/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2417.crc[15:0]$2820
   110/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2417.data[7:0]$2819
   111/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2818
   112/342: $9\out_eop[0:0]
   113/342: $3\out_err[0:0]
   114/342: $9\out_toggle_d[15:0]
   115/342: $4\pid_d[3:0]
   116/342: $20\phy_state_d[3:0]
   117/342: $7\in_data_ack[0:0]
   118/342: $9\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2811
   119/342: $8\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2807
   120/342: $7\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2803
   121/342: $6\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2799
   122/342: $5\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2795
   123/342: $4\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2791
   124/342: $3\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2787
   125/342: $19\phy_state_d[3:0]
   126/342: $26\phy_state_d[3:0]
   127/342: $8\out_toggle_d[0:0]
   128/342: $12\in_toggle_d[0:0]
   129/342: $7\in_req[0:0]
   130/342: $18\phy_state_d[3:0]
   131/342: $7\out_eop[0:0]
   132/342: $7\out_toggle_d[0:0]
   133/342: $11\in_toggle_d[0:0]
   134/342: $6\in_req[0:0]
   135/342: $6\out_eop[0:0]
   136/342: $6\out_toggle_d[0:0]
   137/342: $10\in_toggle_d[0:0]
   138/342: $17\phy_state_d[3:0]
   139/342: $5\frame_d[10:0]
   140/342: $5\in_req[0:0]
   141/342: $5\out_eop[0:0]
   142/342: $5\out_toggle_d[0:0]
   143/342: $9\in_toggle_d[0:0]
   144/342: $5\endp_d[3:0]
   145/342: $5\addr_d[6:0]
   146/342: $16\phy_state_d[3:0]
   147/342: $4\in_req[0:0]
   148/342: $4\out_eop[0:0]
   149/342: $4\out_toggle_d[0:0]
   150/342: $8\in_toggle_d[0:0]
   151/342: $4\frame_d[10:0]
   152/342: $4\endp_d[3:0]
   153/342: $4\addr_d[6:0]
   154/342: $15\phy_state_d[3:0]
   155/342: $14\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2776
   156/342: $13\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2772
   157/342: $12\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2768
   158/342: $11\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2764
   159/342: $10\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2760
   160/342: $9\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2756
   161/342: $8\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2752
   162/342: $7\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2748
   163/342: $6\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2744
   164/342: $5\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2740
   165/342: $4\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2736
   166/342: $3\in_req[0:0]
   167/342: $3\out_eop[0:0]
   168/342: $3\out_toggle_d[0:0]
   169/342: $7\in_toggle_d[0:0]
   170/342: $3\frame_d[10:0]
   171/342: $3\endp_d[3:0]
   172/342: $3\addr_d[6:0]
   173/342: $14\phy_state_d[3:0]
   174/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2415.i[31:0]$2733
   175/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2415.$result[4:0]$2731 [3]
   176/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2415.$result[4:0]$2731 [2]
   177/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2415.$result[4:0]$2731 [1]
   178/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2415.$result[4:0]$2731 [0]
   179/342: $8\out_eop[0:0]
   180/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2415.data[4:0]$2732
   181/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2414.i[31:0]$2730
   182/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2728
   183/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2414.data[10:0]$2729
   184/342: $2\data_d[15:0] [7:0]
   185/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2432.$result[7:0]$2667 [5]
   186/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2415.$result[4:0]$2731 [4]
   187/342: $10\crc16$func$../../../usb_cdc/sie.v:556$2424.$result[15:0]$2942
   188/342: $13\phy_state_d[3:0]
   189/342: $11\phy_state_d[3:0]
   190/342: $6\in_data_ack[0:0]
   191/342: $6\in_toggle_d[15:0]
   192/342: $6$bitselwrite$data$../../../usb_cdc/sie.v:461$2412[15:0]$2708
   193/342: $6$bitselwrite$mask$../../../usb_cdc/sie.v:461$2411[15:0]$2707
   194/342: $6$bitselwrite$sel$../../../usb_cdc/sie.v:461$2413[3:0]$2709
   195/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:461$2413[3:0]$2700
   196/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:461$2412[15:0]$2699
   197/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:461$2411[15:0]$2698
   198/342: $5\in_data_ack[0:0]
   199/342: $5\in_toggle_d[15:0]
   200/342: $10\phy_state_d[3:0]
   201/342: $9\phy_state_d[3:0]
   202/342: $8\phy_state_d[3:0]
   203/342: $7\phy_state_d[3:0]
   204/342: $6\phy_state_d[3:0]
   205/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:461$2413[3:0]$2682
   206/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:461$2412[15:0]$2681
   207/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:461$2411[15:0]$2680
   208/342: $4\in_data_ack[0:0]
   209/342: $4\in_toggle_d[15:0]
   210/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:461$2413[3:0]$2679
   211/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:461$2412[15:0]$2678
   212/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:461$2411[15:0]$2677
   213/342: $3\in_data_ack[0:0]
   214/342: $3\in_toggle_d[15:0]
   215/342: $5\phy_state_d[3:0]
   216/342: $3\pid_d[3:0]
   217/342: $4\phy_state_d[3:0]
   218/342: $3\phy_state_d[3:0]
   219/342: $2\phy_state_d[3:0]
   220/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2433.i[31:0]$2672
   221/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2433.data[7:0]$2671
   222/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2432.$result[7:0]$2667 [6]
   223/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2432.i[31:0]$2669
   224/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2432.data[7:0]$2668
   225/342: $2\in_toggle_d[15:0] [15:1]
   226/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2431.i[31:0]$2666
   227/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2431.crc[15:0]$2665
   228/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2431.data[7:0]$2664
   229/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2431.$result[15:0]$2663
   230/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:610$2430[3:0]$2662
   231/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:610$2429[15:0]$2661
   232/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:610$2428[15:0]$2660
   233/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:601$2427[3:0]$2659
   234/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:601$2426[15:0]$2658
   235/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:601$2425[15:0]$2657
   236/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2424.i[31:0]$2656
   237/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2424.crc[15:0]$2655
   238/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2424.data[7:0]$2654
   239/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2424.$result[15:0]$2653
   240/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:545$2423[3:0]$2652
   241/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:545$2422[15:0]$2651
   242/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:545$2421[15:0]$2650
   243/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:533$2420[3:0]$2649
   244/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:533$2419[15:0]$2648
   245/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:533$2418[15:0]$2647
   246/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2417.i[31:0]$2646
   247/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2417.crc[15:0]$2645
   248/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2417.data[7:0]$2644
   249/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2643
   250/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2416.i[31:0]$2642
   251/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2416.crc[15:0]$2641
   252/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2416.data[7:0]$2640
   253/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2639
   254/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2415.i[31:0]$2638
   255/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2415.data[4:0]$2637
   256/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2415.$result[4:0]$2636
   257/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2414.i[31:0]$2635
   258/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2414.data[10:0]$2634
   259/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2633
   260/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:461$2413[3:0]$2632
   261/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:461$2412[15:0]$2631
   262/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:461$2411[15:0]$2630
   263/342: $2\in_req[0:0]
   264/342: $2\in_ready[0:0]
   265/342: $2\tx_valid[0:0]
   266/342: $2\tx_data[7:0]
   267/342: $2\in_data_ack[0:0]
   268/342: $2\out_eop[0:0]
   269/342: $2\out_err[0:0]
   270/342: $2\out_valid[0:0]
   271/342: $2\in_byte_d[3:0]
   272/342: $2\in_zlp_d[15:0]
   273/342: $10\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2815
   274/342: $10\crc16$func$../../../usb_cdc/sie.v:617$2431.$result[15:0]$3033
   275/342: $2\crc16_d[15:0]
   276/342: $2\frame_d[10:0]
   277/342: $2\endp_d[3:0]
   278/342: $2\addr_d[6:0]
   279/342: $2\pid_d[3:0]
   280/342: $12\phy_state_d[3:0]
   281/342: $1\out_err[0:0]
   282/342: $1\phy_state_d[3:0]
   283/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2433.i[31:0]$2629
   284/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2433.data[7:0]$2628
   285/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2433.$result[7:0]$2627
   286/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2432.i[31:0]$2626
   287/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2432.data[7:0]$2625
   288/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2432.$result[7:0]$2624
   289/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2431.i[31:0]$2623
   290/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2431.crc[15:0]$2622
   291/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2431.data[7:0]$2621
   292/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2431.$result[15:0]$2620
   293/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:610$2430[3:0]$2619
   294/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:610$2429[15:0]$2618
   295/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:610$2428[15:0]$2617
   296/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:601$2427[3:0]$2616
   297/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:601$2426[15:0]$2615
   298/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:601$2425[15:0]$2614
   299/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2424.i[31:0]$2613
   300/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2424.crc[15:0]$2612
   301/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2424.data[7:0]$2611
   302/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2424.$result[15:0]$2610
   303/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:545$2423[3:0]$2609
   304/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:545$2422[15:0]$2608
   305/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:545$2421[15:0]$2607
   306/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:533$2420[3:0]$2606
   307/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:533$2419[15:0]$2605
   308/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:533$2418[15:0]$2604
   309/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2417.i[31:0]$2603
   310/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2417.crc[15:0]$2602
   311/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2417.data[7:0]$2601
   312/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2600
   313/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2416.i[31:0]$2599
   314/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2416.crc[15:0]$2598
   315/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2416.data[7:0]$2597
   316/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2596
   317/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2415.i[31:0]$2595
   318/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2415.data[4:0]$2594
   319/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2415.$result[4:0]$2593
   320/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2414.i[31:0]$2592
   321/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2414.data[10:0]$2591
   322/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2590
   323/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:461$2413[3:0]$2589
   324/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:461$2412[15:0]$2588
   325/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:461$2411[15:0]$2587
   326/342: $1\in_req[0:0]
   327/342: $1\in_ready[0:0]
   328/342: $1\tx_valid[0:0]
   329/342: $1\tx_data[7:0]
   330/342: $1\in_data_ack[0:0]
   331/342: $1\out_eop[0:0]
   332/342: $1\out_valid[0:0]
   333/342: $1\in_byte_d[3:0]
   334/342: $1\in_zlp_d[15:0]
   335/342: $1\out_toggle_d[15:0]
   336/342: $1\in_toggle_d[15:0]
   337/342: $1\crc16_d[15:0]
   338/342: $1\frame_d[10:0]
   339/342: $1\endp_d[3:0]
   340/342: $1\addr_d[6:0]
   341/342: $1\pid_d[3:0]
   342/342: $1\data_d[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
     1/43: $0\out_toggle_q[15:0] [15]
     2/43: $0\out_toggle_q[15:0] [14]
     3/43: $0\in_toggle_q[15:0] [14]
     4/43: $0\out_toggle_q[15:0] [13]
     5/43: $0\in_toggle_q[15:0] [13]
     6/43: $0\out_toggle_q[15:0] [12]
     7/43: $0\in_toggle_q[15:0] [12]
     8/43: $0\out_toggle_q[15:0] [11]
     9/43: $0\in_toggle_q[15:0] [11]
    10/43: $0\out_toggle_q[15:0] [10]
    11/43: $0\in_toggle_q[15:0] [10]
    12/43: $0\out_toggle_q[15:0] [9]
    13/43: $0\in_toggle_q[15:0] [9]
    14/43: $0\out_toggle_q[15:0] [8]
    15/43: $0\in_toggle_q[15:0] [8]
    16/43: $0\out_toggle_q[15:0] [7]
    17/43: $0\in_toggle_q[15:0] [7]
    18/43: $0\out_toggle_q[15:0] [6]
    19/43: $0\in_toggle_q[15:0] [6]
    20/43: $0\out_toggle_q[15:0] [5]
    21/43: $0\in_toggle_q[15:0] [5]
    22/43: $0\out_toggle_q[15:0] [4]
    23/43: $0\in_toggle_q[15:0] [4]
    24/43: $0\out_toggle_q[15:0] [3]
    25/43: $0\in_toggle_q[15:0] [3]
    26/43: $0\out_toggle_q[15:0] [2]
    27/43: $0\in_toggle_q[15:0] [2]
    28/43: $0\out_toggle_q[15:0] [1]
    29/43: $0\in_toggle_q[15:0] [1]
    30/43: $0\out_toggle_q[15:0] [0]
    31/43: $0\in_toggle_q[15:0] [0]
    32/43: $1\i[31:0]
    33/43: $0\in_byte_q[3:0]
    34/43: $0\in_zlp_q[15:0]
    35/43: $0\in_toggle_q[15:0] [15]
    36/43: $2\i[31:0]
    37/43: $0\crc16_q[15:0]
    38/43: $0\frame_q[10:0]
    39/43: $0\endp_q[3:0]
    40/43: $0\addr_q[6:0]
    41/43: $0\pid_q[3:0]
    42/43: $0\phy_state_q[3:0]
    43/43: $0\data_q[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2447'.
     1/5: $0\in_data_ack_q[0:0]
     2/5: $0\in_req_q[0:0]
     3/5: $0\out_eop_q[0:0]
     4/5: $0\out_err_q[0:0]
     5/5: $0\delay_cnt_q[2:0]
Creating decoders for process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3629'.
     1/5: $0\genblk1.u_lte12mhz_async_data.app_in_valid_q[1:0] [1]
     2/5: $0\genblk1.u_lte12mhz_async_data.app_in_valid_q[1:0] [0]
     3/5: $0\genblk1.u_lte12mhz_async_data.app_in_data_q[15:0] [7:0]
     4/5: $0\genblk1.u_lte12mhz_async_data.app_in_first_q[0:0]
     5/5: $0\genblk1.u_lte12mhz_async_data.app_in_data_q[15:0] [15:8]
Creating decoders for process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
     1/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_q[1:0] [1]
     2/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_q[1:0] [0]
     3/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qqq[1:0] [0]
     4/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qq[1:0] [0]
     5/34: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3536[71:0]$3590
     6/34: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3535[71:0]$3589
     7/34: $3$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3537[31:0]$3591
     8/34: $3$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3540[31:0]$3594
     9/34: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3539[71:0]$3593
    10/34: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3538[71:0]$3592
    11/34: $2$lookahead\in_fifo_q$3556[71:0]$3587
    12/34: $2$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3540[31:0]$3586
    13/34: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3539[71:0]$3585
    14/34: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3538[71:0]$3584
    15/34: $2$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3537[31:0]$3583
    16/34: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3536[71:0]$3582
    17/34: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3535[71:0]$3581
    18/34: $1$lookahead\in_fifo_q$3556[71:0]$3572
    19/34: $1$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3540[31:0]$3571
    20/34: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3539[71:0]$3570
    21/34: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3538[71:0]$3569
    22/34: $1$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3537[31:0]$3568
    23/34: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3536[71:0]$3567
    24/34: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3535[71:0]$3566
    25/34: $0\genblk1.u_lte12mhz_async_data.app_clk_sq[2:0]
    26/34: $0\genblk1.u_lte12mhz_async_data.app_in_ready_q[0:0]
    27/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_qq[1:0]
    28/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qqq[1:0] [1]
    29/34: $0\genblk1.u_lte12mhz_async_data.app_in_first_qqq[0:0]
    30/34: $0\genblk1.u_lte12mhz_async_data.app_in_first_qq[0:0]
    31/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qq[1:0] [1]
    32/34: $3$lookahead\in_fifo_q$3556[71:0]$3595
    33/34: $0\in_last_qq[3:0]
    34/34: $0\in_last_q[3:0]
Creating decoders for process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3545'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3528'.
     1/1: $0\genblk1.u_lte12mhz_async_data.app_out_consumed_q[0:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3507'.
     1/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_q[1:0] [1]
     2/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_q[1:0] [0]
     3/7: $0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0] [7:0]
     4/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_qq[0:0]
     5/7: $0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0] [15:8]
     6/7: $0\genblk1.u_lte12mhz_async_data.app_clk_sq[2:0]
     7/7: $0\out_first_q[3:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3497'.
     1/11: $5\out_last_dd[3:0]
     2/11: $3\out_nak_d[0:0]
     3/11: $4\out_last_dd[3:0]
     4/11: $3\out_last_dd[3:0]
     5/11: $3\out_last_d[3:0]
     6/11: $2\out_last_dd[3:0]
     7/11: $2\out_last_d[3:0]
     8/11: $2\out_nak_d[0:0]
     9/11: $1\out_last_dd[3:0]
    10/11: $1\out_nak_d[0:0]
    11/11: $1\out_last_d[3:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
     1/11: $2$lookahead\out_fifo_q$3471[71:0]$3485
     2/11: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3464[71:0]$3483
     3/11: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3463[71:0]$3482
     4/11: $2$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3465[31:0]$3484
     5/11: $1$lookahead\out_fifo_q$3471[71:0]$3481
     6/11: $1$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3465[31:0]$3480
     7/11: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3464[71:0]$3479
     8/11: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3463[71:0]$3478
     9/11: $0\out_nak_q[0:0]
    10/11: $0\out_last_qq[3:0]
    11/11: $0\out_last_q[3:0]
Creating decoders for process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
     1/5: $0\nrzi_q[0:0]
     2/5: $0\stuffing_cnt_q[2:0]
     3/5: $0\data_q[7:0]
     4/5: $0\bit_cnt_q[2:0]
     5/5: $0\tx_state_q[1:0]

15.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\state_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\addr_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\endp_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\byte_cnt_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\max_length_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_dir_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\class_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\rec_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\req_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\string_index_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\dev_state_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\dev_state_dd' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\addr_dd' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_endp_d' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_data' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_zlp' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_valid' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_toggle_reset' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\out_toggle_reset' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$3145' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$3146' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$3147' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$3148' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$3149' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$3150' from process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1924'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1924'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1924'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1924'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1924'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1924'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1924'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1910'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1910'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1910'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1910'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1881'.
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\byte_cnt_d' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\in_data' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\cmd_d' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\crc32_d' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\lfsr_d' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\wait_d' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\wait_cnt_d' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\mem_valid_d' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\mem_addr_d' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rom_clke' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\ram_clke' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\ram_we' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:355$1287.$result' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:355$1287.data' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:355$1287.crc' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:355$1287.i' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:367$1288.$result' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:367$1288.data' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:367$1288.crc' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:367$1288.i' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:383$1289.$result' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:383$1289.data' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:383$1289.i' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:393$1290.$result' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:393$1290.data' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:393$1290.i' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:403$1291.$result' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:403$1291.data' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:403$1291.i' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:413$1292.$result' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:413$1292.data' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:413$1292.i' from process `\app.$proc$../hdl/demo/app.v:187$1314'.
No latch inferred for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\sie2i_in_data' from process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3099'.
No latch inferred for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\sie2i_in_valid' from process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3099'.
No latch inferred for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\sie2i_out_nak' from process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3099'.
No latch inferred for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\u_mux.j' from process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3099'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_ready' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:461$2411' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:461$2412' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:461$2413' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2414.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2414.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2414.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2415.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2415.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2415.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2416.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2416.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2416.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2416.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2417.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2417.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2417.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2417.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:533$2418' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:533$2419' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:533$2420' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:545$2421' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:545$2422' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:545$2423' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2424.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2424.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2424.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2424.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:601$2425' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:601$2426' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:601$2427' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:610$2428' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:610$2429' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:610$2430' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2431.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2431.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2431.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2431.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2432.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2432.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2432.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2433.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2433.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2433.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
No latch inferred for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_d' from process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3497'.
No latch inferred for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_dd' from process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3497'.
No latch inferred for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_nak_d' from process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3497'.
No latch inferred for signal `\phy_tx.\tx_state_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\bit_cnt_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\data_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\stuffing_cnt_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\nrzi_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\tx_ready' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.

15.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\state_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16234' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\addr_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16235' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\endp_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16236' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\byte_cnt_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16237' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\max_length_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16238' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_dir_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16239' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\class_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16240' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\rec_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16241' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\req_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16242' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\string_index_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16243' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\dev_state_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16244' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\addr_qq' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16245' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\in_endp_q' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
  created $adff cell `$procdff$16246' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.\dev_state_qq' using process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$3155'.
  created $adff cell `$procdff$16247' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$3122'.
  created $adff cell `$procdff$16248' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1952'.
  created $adff cell `$procdff$16249' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1952'.
  created $adff cell `$procdff$16250' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1952'.
  created $adff cell `$procdff$16251' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1952'.
  created $adff cell `$procdff$16252' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1952'.
  created $adff cell `$procdff$16253' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1952'.
  created $adff cell `$procdff$16254' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1922'.
  created $adff cell `$procdff$16255' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1922'.
  created $adff cell `$procdff$16256' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1922'.
  created $adff cell `$procdff$16257' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1922'.
  created $adff cell `$procdff$16258' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1905'.
  created $adff cell `$procdff$16259' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1905'.
  created $adff cell `$procdff$16260' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1905'.
  created $adff cell `$procdff$16261' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1905'.
  created $adff cell `$procdff$16262' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1905'.
  created $adff cell `$procdff$16263' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1900'.
  created $adff cell `$procdff$16264' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\se0_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1900'.
  created $adff cell `$procdff$16265' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\sample_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1891'.
  created $adff cell `$procdff$16266' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1879'.
  created $adff cell `$procdff$16267' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1879'.
  created $adff cell `$procdff$16268' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1737'.
  created $adff cell `$procdff$16269' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1730'.
  created $dff cell `$procdff$16270' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1726'.
  created $adff cell `$procdff$16271' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1719'.
  created $dff cell `$procdff$16272' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1716'.
  created $adff cell `$procdff$16273' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1713'.
  created $dff cell `$procdff$16274' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1710'.
  created $adff cell `$procdff$16275' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1707'.
  created $dff cell `$procdff$16276' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1705'.
  created $dff cell `$procdff$16277' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1703'.
  created $dff cell `$procdff$16278' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1699'.
  created $adff cell `$procdff$16279' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1692'.
  created $dff cell `$procdff$16280' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1688'.
  created $adff cell `$procdff$16281' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1681'.
  created $dff cell `$procdff$16282' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1678'.
  created $adff cell `$procdff$16283' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1675'.
  created $dff cell `$procdff$16284' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1672'.
  created $adff cell `$procdff$16285' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1669'.
  created $dff cell `$procdff$16286' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1667'.
  created $dff cell `$procdff$16287' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1665'.
  created $dff cell `$procdff$16288' with positive edge clock.
Creating register for signal `\demo.\rstn_sync' using process `\demo.$proc$../hdl/demo/demo.v:59$1495'.
  created $dff cell `$procdff$16289' with positive edge clock.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/demo/app.v:139$1305'.
  created $adff cell `$procdff$16290' with positive edge clock and negative level reset.
Creating register for signal `\app.\byte_cnt_q' using process `\app.$proc$../hdl/demo/app.v:139$1305'.
  created $adff cell `$procdff$16291' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_data_q' using process `\app.$proc$../hdl/demo/app.v:139$1305'.
  created $adff cell `$procdff$16292' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_valid_q' using process `\app.$proc$../hdl/demo/app.v:139$1305'.
  created $adff cell `$procdff$16293' with positive edge clock and negative level reset.
Creating register for signal `\app.\cmd_q' using process `\app.$proc$../hdl/demo/app.v:139$1305'.
  created $adff cell `$procdff$16294' with positive edge clock and negative level reset.
Creating register for signal `\app.\crc32_q' using process `\app.$proc$../hdl/demo/app.v:139$1305'.
  created $adff cell `$procdff$16295' with positive edge clock and negative level reset.
Creating register for signal `\app.\lfsr_q' using process `\app.$proc$../hdl/demo/app.v:139$1305'.
  created $adff cell `$procdff$16296' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_q' using process `\app.$proc$../hdl/demo/app.v:139$1305'.
  created $adff cell `$procdff$16297' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_cnt_q' using process `\app.$proc$../hdl/demo/app.v:139$1305'.
  created $adff cell `$procdff$16298' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_valid_q' using process `\app.$proc$../hdl/demo/app.v:139$1305'.
  created $adff cell `$procdff$16299' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_addr_q' using process `\app.$proc$../hdl/demo/app.v:139$1305'.
  created $adff cell `$procdff$16300' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/demo/app.v:83$1297'.
  created $adff cell `$procdff$16301' with positive edge clock and negative level reset.
Creating register for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\clk_cnt_q' using process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$3095'.
  created $adff cell `$procdff$16302' with positive edge clock and negative level reset.
Creating register for signal `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.\rstn_sq' using process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$3091'.
  created $adff cell `$procdff$16303' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:66$3085'.
  created $dff cell `$procdff$16304' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:38$3081'.
  created $dff cell `$procdff$16305' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:77$3056'.
  created $dff cell `$procdff$16306' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:45$3049'.
  created $dff cell `$procdff$16307' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
  created $adff cell `$procdff$16308' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $adff cell `$procdff$16309' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $adff cell `$procdff$16310' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $adff cell `$procdff$16311' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $adff cell `$procdff$16312' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $adff cell `$procdff$16313' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $adff cell `$procdff$16314' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $adff cell `$procdff$16315' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $adff cell `$procdff$16316' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $adff cell `$procdff$16317' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $adff cell `$procdff$16318' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $adff cell `$procdff$16319' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\i' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
  created $dff cell `$procdff$16322' with positive edge clock.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\delay_cnt_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2447'.
  created $adff cell `$procdff$16323' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2447'.
  created $adff cell `$procdff$16324' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2447'.
  created $adff cell `$procdff$16325' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2447'.
  created $adff cell `$procdff$16326' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2447'.
  created $adff cell `$procdff$16327' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_data_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3629'.
  created $adff cell `$procdff$16328' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3629'.
  created $adff cell `$procdff$16329' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3629'.
  created $adff cell `$procdff$16330' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_last_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16331' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_last_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16332' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_fifo_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16333' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_clk_sq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16334' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16335' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_qqq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16336' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16337' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_qqq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16338' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_consumed_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16339' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_consumed_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16340' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_ready_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16341' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3535' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16342' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3536' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16343' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3537' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16344' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3538' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16345' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3539' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16346' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3540' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16347' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$lookahead\in_fifo_q$3556' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
  created $adff cell `$procdff$16348' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_first_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3545'.
  created $adff cell `$procdff$16349' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_first_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3545'.
  created $adff cell `$procdff$16350' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_consumed_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3528'.
  created $adff cell `$procdff$16351' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_first_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3507'.
  created $adff cell `$procdff$16352' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_data_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3507'.
  created $adff cell `$procdff$16353' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_valid_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3507'.
  created $adff cell `$procdff$16354' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_valid_qq' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3507'.
  created $adff cell `$procdff$16355' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_clk_sq' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3507'.
  created $adff cell `$procdff$16356' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_fifo_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
  created $adff cell `$procdff$16357' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
  created $adff cell `$procdff$16358' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_qq' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
  created $adff cell `$procdff$16359' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_nak_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
  created $adff cell `$procdff$16360' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3463' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
  created $adff cell `$procdff$16361' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3464' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
  created $adff cell `$procdff$16362' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3465' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
  created $adff cell `$procdff$16363' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$lookahead\out_fifo_q$3471' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
  created $adff cell `$procdff$16364' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\tx_state_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$16365' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\bit_cnt_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$16366' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\data_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$16367' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\stuffing_cnt_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$16368' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\nrzi_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$16369' with positive edge clock and negative level reset.

15.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

15.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 83 empty switches in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
Removing empty process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3201'.
Found and cleaned up 6 empty switches in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
Removing empty process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$3162'.
Found and cleaned up 3 empty switches in `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$3155'.
Removing empty process `$paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$3155'.
Removing empty process `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$3122'.
Found and cleaned up 8 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1952'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1952'.
Found and cleaned up 16 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1924'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1924'.
Found and cleaned up 1 empty switch in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1922'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1922'.
Found and cleaned up 7 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1910'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1910'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1905'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1905'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1900'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1900'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1891'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1891'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1881'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1881'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1879'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1740'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1737'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1737'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1736'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1730'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1730'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1729'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1726'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1726'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1725'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1719'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1719'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1718'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1716'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1715'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1713'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1713'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1712'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1710'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1709'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1707'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1707'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1706'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1705'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1705'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1704'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1703'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1702'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1699'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1699'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1698'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1692'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1692'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1691'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1688'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1688'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1687'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1681'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1681'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1680'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1678'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1677'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1675'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1675'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1674'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1672'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1671'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1669'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1669'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1668'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1667'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1667'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1666'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1665'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:53$1496'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:59$1495'.
Found and cleaned up 56 empty switches in `\app.$proc$../hdl/demo/app.v:187$1314'.
Removing empty process `app.$proc$../hdl/demo/app.v:187$1314'.
Found and cleaned up 3 empty switches in `\app.$proc$../hdl/demo/app.v:139$1305'.
Removing empty process `app.$proc$../hdl/demo/app.v:139$1305'.
Removing empty process `app.$proc$../hdl/demo/app.v:83$1297'.
Found and cleaned up 1 empty switch in `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3099'.
Removing empty process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$3099'.
Found and cleaned up 1 empty switch in `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$3095'.
Removing empty process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$3095'.
Removing empty process `$paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$3091'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:66$3085'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:66$3085'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:38$3081'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:38$3081'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:77$3056'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:77$3056'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:45$3049'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:45$3049'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
Found and cleaned up 80 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2542'.
Found and cleaned up 34 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2472'.
Found and cleaned up 5 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2447'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2447'.
Found and cleaned up 4 empty switches in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3629'.
Removing empty process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3629'.
Found and cleaned up 12 empty switches in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
Removing empty process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3557'.
Found and cleaned up 5 empty switches in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3545'.
Removing empty process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3545'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3528'.
Found and cleaned up 9 empty switches in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3507'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3507'.
Found and cleaned up 5 empty switches in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3497'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3497'.
Found and cleaned up 2 empty switches in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3472'.
Found and cleaned up 9 empty switches in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
Removing empty process `phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
Found and cleaned up 1 empty switch in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
Removing empty process `phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
Cleaned up 384 empty switches.

15.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
<suppressed ~142 debug messages>
Optimizing module $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~82 debug messages>
Optimizing module demo.
Optimizing module app.
<suppressed ~59 debug messages>
Optimizing module $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.
<suppressed ~6 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
<suppressed ~14 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Optimizing module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Optimizing module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
<suppressed ~223 debug messages>
Optimizing module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
<suppressed ~25 debug messages>
Optimizing module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
<suppressed ~19 debug messages>
Optimizing module phy_tx.
<suppressed ~21 debug messages>

15.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$9f7cf1def2d8e9c0c94d4588784bc092ce60cf6d\ctrl_endp.
Deleting now unused module $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module app.
Deleting now unused module $paramod$076f4e426487c5b915aff56698e4cb78480bea34\usb_cdc.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
Deleting now unused module prescaler.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Deleting now unused module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Deleting now unused module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Deleting now unused module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Deleting now unused module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Deleting now unused module phy_tx.
<suppressed ~16 debug messages>

15.5. Executing TRIBUF pass.

15.6. Executing DEMINOUT pass (demote inout ports to input or output).

15.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~120 debug messages>

15.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 921 unused cells and 4455 unused wires.
<suppressed ~962 debug messages>

15.9. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

15.10. Executing OPT pass (performing simple optimizations).

15.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~3945 debug messages>
Removed a total of 1315 cells.

15.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$7848: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$7956: \u_app.mem_valid_q -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4003.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8985.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4012.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4034.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4069.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4082.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4095.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4101.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4115.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4117.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4121.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4136.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4138.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4142.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4181.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9043.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4183.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4205.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4207.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4211.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4230.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4234.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4236.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9084.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9086.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9105.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4253.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4257.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7802.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3837.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4273.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4297.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4314.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4318.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4357.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4361.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4363.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4381.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4383.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4406.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4432.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4434.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4438.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7838.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4456.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4460.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3840.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9223.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4477.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4502.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9239.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4524.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4543.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4547.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9266.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4567.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9268.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4591.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4597.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4624.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4646.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4648.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4650.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4652.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9324.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3842.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7872.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4672.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4692.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4715.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4739.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4741.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4745.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4791.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3858.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4793.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4797.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4823.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4848.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4854.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7916.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9380.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4896.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4900.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4920.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4922.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4926.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4951.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4977.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7944.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4999.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5006.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5036.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5040.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5065.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5067.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5089.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5091.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5093.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5120.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5124.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9493.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7958.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9512.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5150.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9533.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5177.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5198.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5204.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5224.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5248.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5271.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9579.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5296.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5322.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5328.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5349.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5351.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5380.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5382.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5436.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5465.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5501.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8160.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9645.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5528.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5596.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5624.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5655.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5710.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5714.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5716.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5781.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5783.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5785.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5789.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5823.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5852.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5858.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5862.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9722.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8403.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9739.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5896.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5917.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5943.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5966.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9779.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8414.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9797.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9799.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6006.
    dead port 1/2 on $mux $flatten\u_app.$procmux$9836.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6026.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6046.
    dead port 1/2 on $mux $flatten\u_app.$procmux$9860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6062.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9862.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6080.
    dead port 1/2 on $mux $flatten\u_app.$procmux$9884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6112.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9886.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6128.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10012.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6146.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9907.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6156.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6196.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9928.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6206.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6216.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6236.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6246.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6256.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6266.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9970.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9972.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8436.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9991.
    dead port 2/2 on $mux $flatten\u_app.$procmux$9993.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10014.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3883.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3905.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10032.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3920.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8949.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8951.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3935.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3949.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10593.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10691.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10710.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10721.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10776.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10806.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10824.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10829.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10926.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10931.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$15624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10970.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10983.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11003.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11019.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11037.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11070.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11075.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11102.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11105.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11115.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11117.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11135.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11321.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11324.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11344.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11533.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11538.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11558.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11746.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11760.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11843.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11848.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11995.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$11998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12149.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12191.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12194.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12205.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12334.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12358.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12413.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12436.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12464.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12476.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12520.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12527.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12555.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12557.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12578.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12610.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12628.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12632.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12722.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12726.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12729.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12748.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12812.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12814.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12836.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12861.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12894.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12899.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12975.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12991.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$12994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13013.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13458.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13588.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$13605.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$13605.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$13605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13638.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13641.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13661.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13665.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15783.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13840.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13845.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15801.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13918.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$13995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14074.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14172.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14190.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14205.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14265.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8592.
    dead port 2/2 on $mux $flatten\u_app.$procmux$7775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3962.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14769.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14786.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14820.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14863.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8678.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10086.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14875.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8692.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14901.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14914.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$14946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6715.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6718.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6761.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6787.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6798.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6807.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6821.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6830.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6833.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6853.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6873.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6893.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6899.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6902.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6924.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6939.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6976.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6987.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6996.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7004.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7013.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7016.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7018.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7067.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7082.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7104.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7109.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7112.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7132.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7149.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7169.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7198.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7203.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7220.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7229.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7231.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7363.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7381.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7438.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7462.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7485.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7498.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7567.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7590.
    dead port 2/2 on $mux $flatten\u_app.$procmux$10104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7611.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7623.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7704.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15886.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15888.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15924.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15927.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15933.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3649.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15973.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15998.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3657.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16040.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16070.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3729.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16111.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3740.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16144.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16152.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16160.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16168.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3804.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3819.
    dead port 2/2 on $mux $flatten\u_app.$procmux$8858.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16204.
Removed 1232 multiplexer ports.
<suppressed ~272 debug messages>

15.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10343: { $flatten\u_app.$procmux$10015_CMP $flatten\u_app.$procmux$10155_CMP $flatten\u_app.$procmux$10154_CMP $flatten\u_app.$procmux$10153_CMP $auto$opt_reduce.cc:134:opt_pmux$16373 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9680: $auto$opt_reduce.cc:134:opt_pmux$16375
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$11203: $auto$opt_reduce.cc:134:opt_pmux$16377
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9199: $auto$opt_reduce.cc:134:opt_pmux$16379
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10428: { $flatten\u_app.$procmux$10015_CMP $auto$opt_reduce.cc:134:opt_pmux$16383 $auto$opt_reduce.cc:134:opt_pmux$16381 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6316: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $auto$opt_reduce.cc:134:opt_pmux$16385 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6324: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $auto$opt_reduce.cc:134:opt_pmux$16387 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6332: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $auto$opt_reduce.cc:134:opt_pmux$16389 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6340: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $auto$opt_reduce.cc:134:opt_pmux$16391 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6348: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $auto$opt_reduce.cc:134:opt_pmux$16393 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6356: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $auto$opt_reduce.cc:134:opt_pmux$16395 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6364: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $auto$opt_reduce.cc:134:opt_pmux$16397 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6372: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $auto$opt_reduce.cc:134:opt_pmux$16399 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$13530: $auto$opt_reduce.cc:134:opt_pmux$16401
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6380: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $auto$opt_reduce.cc:134:opt_pmux$16403 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6396: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $auto$opt_reduce.cc:134:opt_pmux$16405 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6404: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $auto$opt_reduce.cc:134:opt_pmux$16407 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6412: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $auto$opt_reduce.cc:134:opt_pmux$16409 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6420: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $auto$opt_reduce.cc:134:opt_pmux$16411 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6428: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $auto$opt_reduce.cc:134:opt_pmux$16413 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6436: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $auto$opt_reduce.cc:134:opt_pmux$16415 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6444: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $auto$opt_reduce.cc:134:opt_pmux$16417 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6452: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $auto$opt_reduce.cc:134:opt_pmux$16419 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$14762: { $flatten\u_usb_cdc.\u_sie.$procmux$10809_CMP $auto$opt_reduce.cc:134:opt_pmux$16421 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$14868: { $flatten\u_usb_cdc.\u_sie.$procmux$11205_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2455_Y $auto$opt_reduce.cc:134:opt_pmux$16423 $flatten\u_usb_cdc.\u_sie.$procmux$10614_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9393: $auto$opt_reduce.cc:134:opt_pmux$16425
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7629: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7624_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7612_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1908_Y $auto$opt_reduce.cc:134:opt_pmux$16427 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7647: $auto$opt_reduce.cc:134:opt_pmux$16429
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7655: { $auto$opt_reduce.cc:134:opt_pmux$16431 $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1908_Y }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16146: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15974_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15889_CMP $auto$opt_reduce.cc:134:opt_pmux$16433 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16186: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15974_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15889_CMP $auto$opt_reduce.cc:134:opt_pmux$16435 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16374: { $flatten\u_app.$procmux$8950_CMP $flatten\u_app.$procmux$8968_CMP $flatten\u_app.$procmux$9044_CMP $flatten\u_app.$procmux$9085_CMP $flatten\u_app.$procmux$9128_CMP $flatten\u_app.$procmux$9513_CMP $flatten\u_app.$procmux$10399_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16384: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16386: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16388: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16390: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16392: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16394: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16396: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16398: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16402: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16404: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16406: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16408: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16410: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16412: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16414: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16416: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16418: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16424: { $flatten\u_app.$procmux$8950_CMP $flatten\u_app.$procmux$8968_CMP $flatten\u_app.$procmux$9044_CMP $flatten\u_app.$procmux$9085_CMP $flatten\u_app.$procmux$9128_CMP $flatten\u_app.$procmux$10399_CMP }
  Optimizing cells in module \demo.
Performed a total of 54 changes.

15.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~291 debug messages>
Removed a total of 97 cells.

15.10.6. Executing OPT_DFF pass (perform DFF optimizations).

15.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 2584 unused wires.
<suppressed ~1 debug messages>

15.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.9. Rerunning OPT passes. (Maybe there is more to do..)

15.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~281 debug messages>

15.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10144: { $flatten\u_app.$procmux$10142_CMP $flatten\u_app.$procmux$10015_CMP $flatten\u_app.$procmux$10156_CMP $flatten\u_app.$procmux$10155_CMP $flatten\u_app.$procmux$10154_CMP $flatten\u_app.$procmux$10153_CMP $flatten\u_app.$procmux$10152_CMP $flatten\u_app.$procmux$10151_CMP $flatten\u_app.$procmux$10150_CMP $flatten\u_app.$procmux$10149_CMP $flatten\u_app.$procmux$10148_CMP $flatten\u_app.$procmux$10147_CMP $auto$opt_reduce.cc:134:opt_pmux$16437 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10343: { $flatten\u_app.$procmux$10015_CMP $flatten\u_app.$procmux$10155_CMP $auto$opt_reduce.cc:134:opt_pmux$16439 $auto$opt_reduce.cc:134:opt_pmux$16373 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10361: { $flatten\u_app.$procmux$10156_CMP $auto$opt_reduce.cc:134:opt_pmux$16441 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10366: { $flatten\u_app.$procmux$10152_CMP $flatten\u_app.$procmux$10151_CMP $auto$opt_reduce.cc:134:opt_pmux$16443 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7763: { $flatten\u_app.$procmux$10015_CMP $flatten\u_app.$procmux$10153_CMP $auto$opt_reduce.cc:134:opt_pmux$16445 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7859: { $flatten\u_app.$procmux$10015_CMP $flatten\u_app.$procmux$10154_CMP $auto$opt_reduce.cc:134:opt_pmux$16447 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$7968: { $flatten\u_app.$procmux$10015_CMP $flatten\u_app.$procmux$10155_CMP $auto$opt_reduce.cc:134:opt_pmux$16449 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8172: { $flatten\u_app.$procmux$10154_CMP $flatten\u_app.$procmux$10152_CMP $flatten\u_app.$procmux$10151_CMP $auto$opt_reduce.cc:134:opt_pmux$16451 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8289: { $flatten\u_app.$procmux$10155_CMP $flatten\u_app.$procmux$10152_CMP $flatten\u_app.$procmux$10151_CMP $auto$opt_reduce.cc:134:opt_pmux$16453 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8417: { $flatten\u_app.$procmux$10153_CMP $flatten\u_app.$procmux$10152_CMP $flatten\u_app.$procmux$10151_CMP $auto$opt_reduce.cc:134:opt_pmux$16455 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9163: $auto$opt_reduce.cc:134:opt_pmux$16457
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9180: { $flatten\u_app.$procmux$9128_CMP $flatten\u_app.$procmux$9085_CMP $auto$opt_reduce.cc:134:opt_pmux$16459 $flatten\u_app.$procmux$8968_CMP $flatten\u_app.$procmux$8950_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9376: $auto$opt_reduce.cc:134:opt_pmux$16461
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$9659: { $flatten\u_app.$procmux$9513_CMP $auto$opt_reduce.cc:134:opt_pmux$16463 $flatten\u_app.$eq$../hdl/demo/app.v:380$1455_Y }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4246: $auto$opt_reduce.cc:134:opt_pmux$16465
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4449: { $auto$opt_reduce.cc:134:opt_pmux$16469 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4137_CMP $auto$opt_reduce.cc:134:opt_pmux$16467 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4664: $auto$opt_reduce.cc:134:opt_pmux$16471
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4867: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3658_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4159_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4137_CMP $auto$opt_reduce.cc:134:opt_pmux$16473 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5138: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5005_CMP $auto$opt_reduce.cc:134:opt_pmux$16475 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5516: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3658_CMP $auto$opt_reduce.cc:134:opt_pmux$16477 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3739_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3745_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$13986: { $flatten\u_usb_cdc.\u_sie.$procmux$13608_CMP $flatten\u_usb_cdc.\u_sie.$procmux$13607_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16170: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$3040_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15889_CMP $auto$opt_reduce.cc:134:opt_pmux$16479 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$16186: { $auto$opt_reduce.cc:134:opt_pmux$16481 $auto$opt_reduce.cc:134:opt_pmux$16433 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16460: { $flatten\u_app.$procmux$8950_CMP $flatten\u_app.$procmux$8968_CMP $flatten\u_app.$procmux$9044_CMP $flatten\u_app.$procmux$9085_CMP $flatten\u_app.$procmux$9128_CMP $flatten\u_app.$procmux$10399_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16462: { $flatten\u_app.$procmux$8950_CMP $flatten\u_app.$procmux$8968_CMP $flatten\u_app.$procmux$9044_CMP $flatten\u_app.$procmux$9085_CMP $flatten\u_app.$procmux$9128_CMP $flatten\u_app.$procmux$10399_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16470: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4159_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4137_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3838_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3745_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3739_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3658_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3393_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3389_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$16472: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3838_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3745_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3739_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3393_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3389_Y }
  Optimizing cells in module \demo.
Performed a total of 27 changes.

15.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

15.10.13. Executing OPT_DFF pass (perform DFF optimizations).

15.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 14 unused wires.
<suppressed ~2 debug messages>

15.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.16. Rerunning OPT passes. (Maybe there is more to do..)

15.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~281 debug messages>

15.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.10.20. Executing OPT_DFF pass (perform DFF optimizations).

15.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.23. Finished OPT passes. (There is nothing left to do.)

15.11. Executing FSM pass (extract and optimize FSM).

15.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking demo.u_app.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking demo.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.state_q.
Not marking demo.u_usb_cdc.u_ctrl_endp.string_index_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

15.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16242
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3157_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3165_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3167_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3200_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$16395
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4098_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4294_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4499_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4695_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4899_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5174_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5621_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5963_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$16465
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3265_Y
  found state code: 4'1100
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$16467
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4137_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$16469
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3363_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3358_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$16471
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$16473
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4159_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3658_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3336_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3315_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3309_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5005_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3284_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3288_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3745_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3739_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$16477
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3275_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3276_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3262_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3221_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5646_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5678_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5745_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5780_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5816_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3249_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3244_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3241_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$3238_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3228_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3230_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$3225_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3258_Y
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$3220_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3221_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3384_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3389_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3393_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3658_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3739_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3745_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3838_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3915_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4137_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4159_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5005_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$16395 \u_usb_cdc.clk_gate \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5963_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5816_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5780_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5745_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5678_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5646_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5621_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5174_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4899_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4695_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4499_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4294_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4098_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3363_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3358_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3336_Y $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3315_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3309_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3288_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3284_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3276_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3275_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3265_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3262_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3258_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3249_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3244_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3241_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$3238_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3230_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3228_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$3225_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$3220_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3200_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3167_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3165_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3157_Y \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_pmux$16467 $auto$opt_reduce.cc:134:opt_pmux$16477 $auto$opt_reduce.cc:134:opt_pmux$16469 $auto$opt_reduce.cc:134:opt_pmux$16471 $auto$opt_reduce.cc:134:opt_pmux$16473 $auto$opt_reduce.cc:134:opt_pmux$16465 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5005_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4159_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4137_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3915_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3838_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3745_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3739_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3658_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3393_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3389_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3384_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3221_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 49'-0----------------------------------------------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1--------------------------------------0-------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'000000000001xxxx  <ignored invalid transition!>
  transition:     4'0000 49'-1----------------------------------01001-0------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1-0-----0000000--------------------01001-1------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1-1-------------------------------001001-1------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1-1-------------------------------101001-1------ ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-1--000001-------------00-----------0100101------ ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-1-------1-------------1----------0-0100101------ ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-1-------1-------------1----------1-0100101------ ->     4'0001 16'0000000000010001
  transition:     4'0000 49'-1--1----1----------------------0---0100101------ ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-1--1----1----------------------1---0100101------ ->     4'0010 16'0000000000010010
  transition:     4'0000 49'-1---1---1-----------------------0--0100101------ ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-1---1---1-----------------------1--0100101------ ->     4'0011 16'0000000000010011
  transition:     4'0000 49'-1----1--1---------------------0----0100101------ ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-1----1--1---------------------1----0100101------ ->     4'0111 16'0000000000010111
  transition:     4'0000 49'-1-------1--------------1-----0-----0100101------ ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-1-------1--------------1-----1-----0100101------ ->     4'1000 16'0000000000011000
  transition:     4'0000 49'-1-----1-1-------------------0------0100101------ ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-1-----1-1-------------------1------0100101------ ->     4'1001 16'0000000000011001
  transition:     4'0000 49'-1------11------------------0-------0100101------ ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-1------11------------------1-------0100101------ ->     4'1010 16'0000000000011010
  transition:     4'0000 49'-1-------1-----------------0--------0100111------ ->     4'1100 16'0000000000011100
  transition:     4'0000 49'-1-------1-----------------1--------0100111------ ->     4'1011 16'0000000000011011
  transition:     4'0000 49'-1--------1-------------------------01001-1------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1---------1------------------------01001-1------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1----------1-----------------------01001-1------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1-----------1----------------------01001-1------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1------------1---------------------01001-1------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1-------------1--------------------01001-1------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'11----------------------------------0-001-------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1----------------------------------1-001-------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1------------------------------------101-------- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'-1-------------------------------------11-------- ->     4'0000 16'0000000000010000
  transition:     4'1000 49'-0----------------------------------------------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1--------------------------------------0-------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'001000000000xxxx  <ignored invalid transition!>
  transition:     4'1000 49'-1----------------------------------01001-0------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1-0-----0000000--------------------01001-1------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1-1-------------------------------001001-1------ ->     4'0000 16'0010000000000000
  transition:     4'1000 49'-1-1-------------------------------101001-1------ ->     4'1100 16'0010000000001100
  transition:     4'1000 49'-1-------1--------------------------01001-1------ ->     4'1100 16'0010000000001100
  transition:     4'1000 49'-1--------1--------------0----------01001-1------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1--------1--------------1----------01001-1------ ->     4'1100 16'0010000000001100
  transition:     4'1000 49'-1---------1-------------0----------01001-1------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1---------1-------------1----------01001-1------ ->     4'1100 16'0010000000001100
  transition:     4'1000 49'-1----------1-----0-----------------01001-1------ ->     4'1100 16'0010000000001100
  transition:     4'1000 49'-1----------1-----1-----------------01001-1------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1-----------1-----------0----------01001-1------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1-----------1-----------1----------01001-1------ ->     4'1100 16'0010000000001100
  transition:     4'1000 49'-1------------1-0-------------------01001-1------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1------------1-1-------------------01001-1------ ->     4'1100 16'0010000000001100
  transition:     4'1000 49'-1-------------1---------0----------01001-1------ ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1-------------1---------1----------01001-1------ ->     4'1100 16'0010000000001100
  transition:     4'1000 49'11----------------------------------0-001-------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1----------------------------------1-001-------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1------------------------------------101-------- ->     4'1000 16'0010000000001000
  transition:     4'1000 49'-1-------------------------------------11-------- ->     4'1000 16'0010000000001000
  transition:     4'0100 49'-0----------------------------------------------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-1--------------------------------------0-------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'000000000100xxxx  <ignored invalid transition!>
  transition:     4'0100 49'-1----------------------------------01001-0------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-1-0-----0000000--------------------01001-1------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-1-1-------------------------------001001-1------ ->     4'0000 16'0000000001000000
  transition:     4'0100 49'-1-1-------------------------------101001-1------ ->     4'1100 16'0000000001001100
  transition:     4'0100 49'-1-------1--------------------------01001-1------ ->     4'1100 16'0000000001001100
  transition:     4'0100 49'-1--------1-------------------------01001-1------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-1---------1------------------------01001-1------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-1----------1------------0----------01001-1------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-1----------1------------1----------01001-1------ ->     4'1100 16'0000000001001100
  transition:     4'0100 49'-1-----------1-----------0----------01001-1------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-1-----------1-----------1----------01001-1------ ->     4'1100 16'0000000001001100
  transition:     4'0100 49'-1------------1---------------------01001-1------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-1-------------1--------------------01001-1------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'11----------------------------------0-001-------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-1----------------------------------1-001-------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-1------------------------------------101-------- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'-1-------------------------------------11-------- ->     4'0100 16'0000000001000100
  transition:     4'1100 49'-0----------------------------------------------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1--------------------------------------0-------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'000000000010xxxx  <ignored invalid transition!>
  transition:     4'1100 49'-1----------------------------------01001-0------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1-0-----0000000--------------------01001-1------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1-1-------------------------------001001-1------ ->     4'0000 16'0000000000100000
  transition:     4'1100 49'-1-1-------------------------------101001-1------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1-------1--------------------------01001-1------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1--------1-------------------------01001-1------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1---------1------------------------01001-1------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1----------1-----------------------01001-1------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1-----------1----------------------01001-1------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1------------1---------------------01001-1------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1-------------1--------------------01001-1------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'11----------------------------------0-001-------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1----------------------------------1-001-------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1------------------------------------101-------- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'-1-------------------------------------11-------- ->     4'1100 16'0000000000101100
  transition:     4'0010 49'-0----------------------------------------------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1--------------------------------------0-------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'000010000000xxxx  <ignored invalid transition!>
  transition:     4'0010 49'-1----------------------------------01001-0------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1-0-----0000000--------------------01001-1------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1-1-------------------------------001001-1------ ->     4'0000 16'0000100000000000
  transition:     4'0010 49'-1-1-------------------------------101001-1------ ->     4'1100 16'0000100000001100
  transition:     4'0010 49'-1-------1--------------------------01001-1------ ->     4'1100 16'0000100000001100
  transition:     4'0010 49'-1--------1--------------0----------01001-1------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1--------1--------------1----------01001-1------ ->     4'1100 16'0000100000001100
  transition:     4'0010 49'-1---------1-------------0----------01001-1------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1---------1-------------1----------01001-1------ ->     4'1100 16'0000100000001100
  transition:     4'0010 49'-1----------1------------0----------01001-1------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1----------1------------1----------01001-1------ ->     4'1100 16'0000100000001100
  transition:     4'0010 49'-1-----------1-----------0----------01001-1------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1-----------1-----------1----------01001-1------ ->     4'1100 16'0000100000001100
  transition:     4'0010 49'-1------------1--0------------------01001-1------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1------------1--1------------------01001-1------ ->     4'1100 16'0000100000001100
  transition:     4'0010 49'-1-------------1---------0----------01001-1------ ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1-------------1---------1----------01001-1------ ->     4'1100 16'0000100000001100
  transition:     4'0010 49'11----------------------------------0-001-------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1----------------------------------1-001-------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1------------------------------------101-------- ->     4'0010 16'0000100000000010
  transition:     4'0010 49'-1-------------------------------------11-------- ->     4'0010 16'0000100000000010
  transition:     4'1010 49'-0----------------------------------------------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1--------------------------------------0-------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'000001000000xxxx  <ignored invalid transition!>
  transition:     4'1010 49'-1----------------------------------01001-0------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1-0-----0000000--------------------01001-1------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1-1-------------------------------001001-1------ ->     4'0000 16'0000010000000000
  transition:     4'1010 49'-1-1-------------------------------101001-1------ ->     4'1100 16'0000010000001100
  transition:     4'1010 49'-1-------1--------------------------01001-1------ ->     4'1100 16'0000010000001100
  transition:     4'1010 49'-1--------1------------00-----------01001-1------ ->     4'1100 16'0000010000001100
  transition:     4'1010 49'-1--------1------------1------------01001-1------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1--------1-------------1-----------01001-1------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1---------1-------------0----------01001-1------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1---------1-------------1----------01001-1------ ->     4'1100 16'0000010000001100
  transition:     4'1010 49'-1----------1------------0----------01001-1------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1----------1------------1----------01001-1------ ->     4'1100 16'0000010000001100
  transition:     4'1010 49'-1-----------1-----------0----------01001-1------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1-----------1-----------1----------01001-1------ ->     4'1100 16'0000010000001100
  transition:     4'1010 49'-1------------1----------0----------01001-1--0--- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1------------1----------1----------01001-1--0--- ->     4'1100 16'0000010000001100
  transition:     4'1010 49'-1-------------1---------0----------01001-1------ ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1-------------1---------1----------01001-1------ ->     4'1100 16'0000010000001100
  transition:     4'1010 49'11----------------------------------0-001-------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1----------------------------------1-001-------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1------------------------------------101-------- ->     4'1010 16'0000010000001010
  transition:     4'1010 49'-1-------------------------------------11-------- ->     4'1010 16'0000010000001010
  transition:     4'0001 49'-0----------------------------------------------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1--------------------------------------0-------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'000000010000xxxx  <ignored invalid transition!>
  transition:     4'0001 49'-1----------------------------------01001-0------ ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1-0-----0000000--------------------01001-1------ ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1-1-------------------------------001001-1------ ->     4'0000 16'0000000100000000
  transition:     4'0001 49'-1-1-------------------------------101001-1------ ->     4'1100 16'0000000100001100
  transition:     4'0001 49'-1-------1--------------------------01001-1------ ->     4'1100 16'0000000100001100
  transition:     4'0001 49'-1--------1---------------0---------01001-1------ ->     4'1100 16'0000000100001100
  transition:     4'0001 49'-1--------1---------------1---------01001-1------ ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1---------1-------------0----------01001-1------ ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1---------1-------------1----------01001-1------ ->     4'1100 16'0000000100001100
  transition:     4'0001 49'-1----------1-------0---------------01001-1------ ->     4'1100 16'0000000100001100
  transition:     4'0001 49'-1----------1-------1---------------01001-1------ ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1-----------1-----------0----------01001-1------ ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1-----------1-----------1----------01001-1------ ->     4'1100 16'0000000100001100
  transition:     4'0001 49'-1------------1----------0----------01001-1--0--- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1------------1----------1----------01001-1--0--- ->     4'1100 16'0000000100001100
  transition:     4'0001 49'-1-------------1---------0----------01001-1------ ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1-------------1---------1----------01001-1------ ->     4'1100 16'0000000100001100
  transition:     4'0001 49'11----------------------------------0-001-------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1----------------------------------1-001-------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1------------------------------------101-------- ->     4'0001 16'0000000100000001
  transition:     4'0001 49'-1-------------------------------------11-------- ->     4'0001 16'0000000100000001
  transition:     4'1001 49'-0----------------------------------------------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-1--------------------------------------0-------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'000000100000xxxx  <ignored invalid transition!>
  transition:     4'1001 49'-1----------------------------------01001-0------ ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-1-0-----0000000--------------------01001-1------ ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-1-1-------------------------------001001-1------ ->     4'0000 16'0000001000000000
  transition:     4'1001 49'-1-1-------------------------------101001-1------ ->     4'1100 16'0000001000001100
  transition:     4'1001 49'-1-------1--------------------------01001-1------ ->     4'1100 16'0000001000001100
  transition:     4'1001 49'-10-------1-------------------------01001-1------ ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-11-------1-------------------------01001-1------ ->     4'1100 16'0000001000001100
  transition:     4'1001 49'-1---------1-------------0----------01001-1------ ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-1---------1-------------1----------01001-1------ ->     4'1100 16'0000001000001100
  transition:     4'1001 49'-1----------1------------0----------01001-1------ ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-1----------1------------1----------01001-1------ ->     4'1100 16'0000001000001100
  transition:     4'1001 49'-1-----------1-----------0----------01001-1------ ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-1-----------1-----------1----------01001-1------ ->     4'1100 16'0000001000001100
  transition:     4'1001 49'-1------------1----------0----------01001-1--0--- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-1------------1----------1----------01001-1--0--- ->     4'1100 16'0000001000001100
  transition:     4'1001 49'-1-------------1---------0----------01001-1------ ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-1-------------1---------1----------01001-1------ ->     4'1100 16'0000001000001100
  transition:     4'1001 49'11----------------------------------0-001-------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-1----------------------------------1-001-------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-1------------------------------------101-------- ->     4'1001 16'0000001000001001
  transition:     4'1001 49'-1-------------------------------------11-------- ->     4'1001 16'0000001000001001
  transition:     4'0101 49'-0----------------------------------------------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-1--------------------------------------0-------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'000000001000xxxx  <ignored invalid transition!>
  transition:     4'0101 49'-1----------------------------------01001-0------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-1-0-----0000000--------------------01001-1------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-1-1-------------------------------001001-1------ ->     4'0000 16'0000000010000000
  transition:     4'0101 49'-1-1-------------------------------101001-1------ ->     4'1100 16'0000000010001100
  transition:     4'0101 49'-1-------1--------------------------01001-1------ ->     4'1100 16'0000000010001100
  transition:     4'0101 49'-1--------1-------------------------01001-1------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-1---------1------------------------01001-1------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-1----------1------------0----------01001-1------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-1----------1------------1----------01001-1------ ->     4'1100 16'0000000010001100
  transition:     4'0101 49'-1-----------1-----------0----------01001-1------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-1-----------1-----------1----------01001-1------ ->     4'1100 16'0000000010001100
  transition:     4'0101 49'-1------------1---------------------01001-1------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-1-------------1--------------------01001-1------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'11----------------------------------0-001-------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-1----------------------------------1-001-------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-1------------------------------------101-------- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'-1-------------------------------------11-------- ->     4'0101 16'0000000010000101
  transition:     4'0011 49'-0----------------------------------------------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-1--------------------------------------0-------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'100000000000xxxx  <ignored invalid transition!>
  transition:     4'0011 49'-1----------------------------------01001-0------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-1-0-----0000000--------------------01001-1------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-1-1-------------------------------001001-1------ ->     4'0000 16'1000000000000000
  transition:     4'0011 49'-1-1-------------------------------101001-1------ ->     4'1100 16'1000000000001100
  transition:     4'0011 49'-1-------1--------------------------01001-1------ ->     4'1100 16'1000000000001100
  transition:     4'0011 49'-1--------1--------------0----------01001-1------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-1--------1--------------1----------01001-1------ ->     4'1100 16'1000000000001100
  transition:     4'0011 49'-1---------1---------00-------------01001-1------ ->     4'1100 16'1000000000001100
  transition:     4'0011 49'-1---------1---------10-------------01001-1------ ->     4'0101 16'1000000000000101
  transition:     4'0011 49'-1---------1----------1-------------01001-1------ ->     4'0100 16'1000000000000100
  transition:     4'0011 49'-1----------1-----------------------01001-1------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-1-----------1----------------------01001-1------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-1------------1---------------------01001-1------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-1-------------1--------------------01001-1------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'11----------------------------------0-001-------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-1----------------------------------1-001-------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-1------------------------------------101-------- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'-1-------------------------------------11-------- ->     4'0011 16'1000000000000011
  transition:     4'1011 49'-0----------------------------------------------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-1--------------------------------------0-------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'000000000000xxxx  <ignored invalid transition!>
  transition:     4'1011 49'-1----------------------------------01001-0------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-1-0-----0000000--------------------01001-1------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-1-1-------------------------------001001-1------ ->     4'0000 16'0000000000000000
  transition:     4'1011 49'-1-1-------------------------------101001-1------ ->     4'1100 16'0000000000001100
  transition:     4'1011 49'-1-------1--------------------------01001-1------ ->     4'1100 16'0000000000001100
  transition:     4'1011 49'-1--------1-------------------------01001-1------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-1---------1------------------------01001-1------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-1----------1-----------------------01001-1------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-1-----------1----------------------01001-1------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-1------------1---------------------01001-1------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-1-------------1--------------------01001-1------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'11----------------------------------0-001-------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-1----------------------------------1-001-------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-1------------------------------------101-------- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'-1-------------------------------------11-------- ->     4'1011 16'0000000000001011
  transition:     4'0111 49'-0----------------------------------------------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1--------------------------------------0-------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'01----------------------------------00001-------- -> INVALID_STATE(4'x) 16'010000000000xxxx  <ignored invalid transition!>
  transition:     4'0111 49'-1----------------------------------01001-0------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1-0-----0000000--------------------01001-1------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1-1-------------------------------001001-1------ ->     4'0000 16'0100000000000000
  transition:     4'0111 49'-1-1-------------------------------101001-1------ ->     4'1100 16'0100000000001100
  transition:     4'0111 49'-1-------1--------------------------01001-1------ ->     4'1100 16'0100000000001100
  transition:     4'0111 49'-1--------1--------------0----------01001-1------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1--------1--------------1----------01001-1------ ->     4'1100 16'0100000000001100
  transition:     4'0111 49'-1---------1-------------0----------01001-1------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1---------1-------------1----------01001-1------ ->     4'1100 16'0100000000001100
  transition:     4'0111 49'-1----------1------0----------------01001-1------ ->     4'1100 16'0100000000001100
  transition:     4'0111 49'-1----------1------1----------------01001-1------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1-----------1-----------0----------01001-1------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1-----------1-----------1----------01001-1------ ->     4'1100 16'0100000000001100
  transition:     4'0111 49'-1------------1--0------------------01001-1------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1------------1--1------------------01001-1------ ->     4'1100 16'0100000000001100
  transition:     4'0111 49'-1-------------1---------0----------01001-1------ ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1-------------1---------1----------01001-1------ ->     4'1100 16'0100000000001100
  transition:     4'0111 49'11----------------------------------0-001-------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1----------------------------------1-001-------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1------------------------------------101-------- ->     4'0111 16'0100000000000111
  transition:     4'0111 49'-1-------------------------------------11-------- ->     4'0111 16'0100000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16234
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3157_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3165_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3167_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3200_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CTRL
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3415_Y
  found state code: 3'110
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3395_Y
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found state code: 3'111
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3383_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3384_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3386_Y
  found state code: 3'100
  found state code: 3'101
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$3166_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$3166_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0]
  ctrl inputs: { \u_usb_cdc.clk_gate \u_usb_cdc.u_sie.in_data_ack_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3415_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3395_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3386_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3384_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3383_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3200_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3167_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3165_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3157_Y \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$3166_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y }
  transition:      3'000 15'0-------------- ->      3'000 12'100000010000
  transition:      3'000 15'1----------0--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------0001--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------1001--- ->      3'001 12'100000010010
  transition:      3'000 15'1--------101--- ->      3'010 12'100000010100
  transition:      3'000 15'1---------11--- ->      3'000 12'100000010000
  transition:      3'100 15'0-------------- ->      3'100 12'000001011000
  transition:      3'100 15'1----------0--- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-0- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-1- ->      3'110 12'000001011100
  transition:      3'100 15'1-------1001--- ->      3'001 12'000001010010
  transition:      3'100 15'1--------101--- ->      3'010 12'000001010100
  transition:      3'100 15'1---------11--- ->      3'000 12'000001010000
  transition:      3'010 15'0-------------- ->      3'010 12'000000110100
  transition:      3'010 15'1----------0--- ->      3'010 12'000000110100
  transition:      3'010 15'1------00001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1----00100010-0 ->      3'100 12'000000111000
  transition:      3'010 15'1----10100010-0 ->      3'101 12'000000111010
  transition:      3'010 15'1-----0100011-0 ->      3'011 12'000000110110
  transition:      3'010 15'1-----110001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1-------0001--1 ->      3'010 12'000000110100
  transition:      3'010 15'1-------1001--- ->      3'001 12'000000110010
  transition:      3'010 15'1--------101--- ->      3'010 12'000000110100
  transition:      3'010 15'1---------11--- ->      3'000 12'000000110000
  transition:      3'110 15'0-------------- ->      3'110 12'000100011100
  transition:      3'110 15'1----------0--- ->      3'110 12'000100011100
  transition:      3'110 15'1-------0001--- ->      3'000 12'000100010000
  transition:      3'110 15'1-------1001--- ->      3'001 12'000100010010
  transition:      3'110 15'1--------101--- ->      3'010 12'000100010100
  transition:      3'110 15'1---------11--- ->      3'000 12'000100010000
  transition:      3'001 15'0-------------- ->      3'001 12'000000000011
  transition:      3'001 15'1----------0--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------0001--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------1001--- ->      3'001 12'000000000011
  transition:      3'001 15'1--------101--- ->      3'010 12'000000000101
  transition:      3'001 15'1---------11--- ->      3'001 12'000000000011
  transition:      3'101 15'0-------------- ->      3'101 12'000010011010
  transition:      3'101 15'1----------0--- ->      3'101 12'000010011010
  transition:      3'101 15'1-------0001--- ->      3'110 12'000010011100
  transition:      3'101 15'1-------1001--- ->      3'001 12'000010010010
  transition:      3'101 15'1--------101--- ->      3'010 12'000010010100
  transition:      3'101 15'1---------11--- ->      3'000 12'000010010000
  transition:      3'011 15'0-------------- ->      3'011 12'010000010110
  transition:      3'011 15'1----------0--- ->      3'011 12'010000010110
  transition:      3'011 15'1---0---0001--- ->      3'011 12'010000010110
  transition:      3'011 15'10--1---0001-0- ->      3'001 12'010000010010
  transition:      3'011 15'10--1---0001-1- ->      3'011 12'010000010110
  transition:      3'011 15'11--1---0001--- ->      3'111 12'010000011110
  transition:      3'011 15'1-------1001--- ->      3'001 12'010000010010
  transition:      3'011 15'1--------101--- ->      3'010 12'010000010100
  transition:      3'011 15'1---------11--- ->      3'000 12'010000010000
  transition:      3'111 15'0-------------- ->      3'111 12'001000011110
  transition:      3'111 15'1----------0--- ->      3'111 12'001000011110
  transition:      3'111 15'1--0----0001--- ->      3'111 12'001000011110
  transition:      3'111 15'1--1----0001--- ->      3'000 12'001000010000
  transition:      3'111 15'1-------1001--- ->      3'001 12'001000010010
  transition:      3'111 15'1--------101--- ->      3'010 12'001000010100
  transition:      3'111 15'1---------11--- ->      3'000 12'001000010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$16310
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2450_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$14270_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10614_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10809_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2455_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$11205_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2453_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$11206_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2452_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$14243_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$14263_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2989_Y
  found ctrl input: \u_usb_cdc.u_sie.in_valid_i
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2705_Y
  found ctrl input: \u_usb_cdc.sie2i_stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2955_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2962_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2860_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2695_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2779_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2780_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2781_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2782_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2676_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$13607_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$13608_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2696_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2452_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2453_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2455_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10614_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10809_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$11205_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$11206_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$12215_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$14243_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$14263_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$14270_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$14767_CMP
  ctrl inputs: { \u_usb_cdc.clk_gate \u_usb_cdc.sie2i_stall \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq $flatten\u_usb_cdc.\u_sie.$procmux$13608_CMP $flatten\u_usb_cdc.\u_sie.$procmux$13607_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2989_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2962_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2955_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2860_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2782_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2781_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2780_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2779_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2705_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2696_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2695_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2676_Y $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2450_Y \u_usb_cdc.u_sie.in_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$14767_CMP $flatten\u_usb_cdc.\u_sie.$procmux$14270_CMP $flatten\u_usb_cdc.\u_sie.$procmux$14263_CMP $flatten\u_usb_cdc.\u_sie.$procmux$14243_CMP $flatten\u_usb_cdc.\u_sie.$procmux$12215_CMP $flatten\u_usb_cdc.\u_sie.$procmux$11206_CMP $flatten\u_usb_cdc.\u_sie.$procmux$11205_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10809_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10614_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2455_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2453_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2452_Y }
  transition:     4'0000 20'0------------------- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-----------------0- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-00--------------1- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-10--------------1- ->     4'0001 16'0001000000001000
  transition:     4'0000 20'1--1--------------1- ->     4'0000 16'0001000000000000
  transition:     4'1000 20'0------------------- ->     4'1000 16'0000000101000000
  transition:     4'1000 20'1-----------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 20'1--0----------0---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'10-0---00-----1---1- ->     4'1001 16'0000000101001000
  transition:     4'1000 20'10-0---10-----1---1- ->     4'1010 16'0000000101010000
  transition:     4'1000 20'10-0----1-----1---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'11-0----------1---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'1--1--------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 20'0------------------- ->     4'0100 16'0000001000100000
  transition:     4'0100 20'1-----------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 20'1-00--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0100 20'1-10--------------1- ->     4'0101 16'0000001000101000
  transition:     4'0100 20'1--1--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 20'0------------------- ->     4'0010 16'0000010000010000
  transition:     4'0010 20'1-----------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 20'1-00--------------1- ->     4'0000 16'0000010000000000
  transition:     4'0010 20'1-10--------------1- ->     4'0011 16'0000010000011000
  transition:     4'0010 20'1--1--------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 20'0------------------- ->     4'1010 16'0100000001010000
  transition:     4'1010 20'1-----------------0- ->     4'1010 16'0100000001010000
  transition:     4'1010 20'1--0--------------1- ->     4'1011 16'0100000001011000
  transition:     4'1010 20'1--1--------------1- ->     4'0000 16'0100000000000000
  transition:     4'0110 20'0------------------- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1-----------------0- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1-00--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 20'1-10--------------1- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1--1--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0001 20'0------------------- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-----------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-00-------------01- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-------------01- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-0000-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-1000-----------11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-001------------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-101------------11- ->     4'0010 16'0000000000010001
  transition:     4'0001 20'1-00-1-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-1---------0-11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-10-1---------1-11- ->     4'0100 16'0000000000100001
  transition:     4'0001 20'1--1--------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 20'0------------------- ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1-----------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1--0--0-----------10 ->     4'1010 16'0000000011010000
  transition:     4'1001 20'1--0--0-----------11 ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1--0--1-----------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 20'1--1--------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 20'0------------------- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-----------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-00-----0--------1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------0-1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------1-1- ->     4'0111 16'0000000000111100
  transition:     4'0101 20'1-10--------------1- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1--1--------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 20'0------------------- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-----------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-00---------0----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00-------001----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------0101----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------1101----1- ->     4'1000 16'0000000001000010
  transition:     4'0011 20'1-00--------11----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-10--------------1- ->     4'0110 16'0000000000110010
  transition:     4'0011 20'1--1--------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 20'0------------------- ->     4'1011 16'0000100001011000
  transition:     4'1011 20'1-----------------0- ->     4'1011 16'0000100001011000
  transition:     4'1011 20'1--0--------------1- ->     4'0000 16'0000100000000000
  transition:     4'1011 20'1--1--------------1- ->     4'0000 16'0000100000000000
  transition:     4'0111 20'0------------------- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1-----------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1--0--------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 20'1--1--------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16256
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.sample_clk
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7479_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6694_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6727_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7361_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7473_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1949_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1929_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1903_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1902_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1944_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1932_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1939_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1942_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1931_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1935_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1928_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7479_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7473_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7361_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6727_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6694_CMP
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.sample_clk \u_usb_cdc.u_sie.u_phy_rx.rx_en_q $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1902_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1903_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1928_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1929_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1931_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1932_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1935_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1939_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1942_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1944_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1949_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6694_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6727_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7361_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7473_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7479_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000010
  transition:      3'000 13'10----------- ->      3'000 8'00000010
  transition:      3'000 13'11--0-------- ->      3'000 8'00000010
  transition:      3'000 13'11--1-------- ->      3'001 8'00100010
  transition:      3'100 13'0------------ ->      3'100 8'10000001
  transition:      3'100 13'10----------- ->      3'000 8'00000001
  transition:      3'100 13'11----------- ->      3'000 8'00000001
  transition:      3'010 13'0------------ ->      3'010 8'01001000
  transition:      3'010 13'10----------- ->      3'000 8'00001000
  transition:      3'010 13'1100-0-----0- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-0---1- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-1---1- ->      3'100 8'10001000
  transition:      3'010 13'1110-0------- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---00-- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---01-- ->      3'010 8'01001000
  transition:      3'010 13'11-1-0---1--- ->      3'011 8'01101000
  transition:      3'010 13'11---1------- ->      3'100 8'10001000
  transition:      3'001 13'0------------ ->      3'001 8'00100100
  transition:      3'001 13'10----------- ->      3'000 8'00000100
  transition:      3'001 13'11----00----- ->      3'001 8'00100100
  transition:      3'001 13'11----010---- ->      3'000 8'00000100
  transition:      3'001 13'11----011---- ->      3'010 8'01000100
  transition:      3'001 13'11----1------ ->      3'000 8'00000100
  transition:      3'011 13'0------------ ->      3'011 8'01110000
  transition:      3'011 13'10----------- ->      3'000 8'00010000
  transition:      3'011 13'11----------0 ->      3'100 8'10010000
  transition:      3'011 13'11----------1 ->      3'000 8'00010000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16260
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$16427
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1908_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7612_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7624_CMP
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1917_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1915_Y
  found state code: 3'010
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7634_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7624_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7612_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7568_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1908_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$16427 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1915_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1917_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1908_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7568_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7612_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7624_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7634_CMP }
  transition:      3'000 4'-0-- ->      3'000 8'00000001
  transition:      3'000 4'-1-- ->      3'001 8'00100001
  transition:      3'010 4'-0-- ->      3'010 8'01000100
  transition:      3'010 4'-1-0 ->      3'010 8'01000100
  transition:      3'010 4'-1-1 ->      3'011 8'01100100
  transition:      3'001 4'-0-- ->      3'001 8'00100010
  transition:      3'001 4'-10- ->      3'001 8'00100010
  transition:      3'001 4'-11- ->      3'010 8'01000010
  transition:      3'011 4'-0-- ->      3'011 8'01110000
  transition:      3'011 4'-1-- ->      3'011 8'01110000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$16365
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15889_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15974_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$3040_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y
  found ctrl input: \u_usb_cdc.u_sie.tx_valid
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$3040_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15974_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15889_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y
  ctrl inputs: { \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y \u_usb_cdc.u_sie.tx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15889_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15974_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$3040_Y }
  transition:       2'00 4'0--- ->       2'00 6'000001
  transition:       2'00 4'10-0 ->       2'00 6'000001
  transition:       2'00 4'10-1 ->       2'01 6'001001
  transition:       2'00 4'11-- ->       2'00 6'000001
  transition:       2'10 4'0--- ->       2'10 6'010100
  transition:       2'10 4'100- ->       2'10 6'010100
  transition:       2'10 4'1010 ->       2'11 6'011100
  transition:       2'10 4'1011 ->       2'10 6'010100
  transition:       2'10 4'11-- ->       2'10 6'010100
  transition:       2'01 4'0--- ->       2'01 6'001010
  transition:       2'01 4'100- ->       2'01 6'001010
  transition:       2'01 4'1010 ->       2'00 6'000010
  transition:       2'01 4'1011 ->       2'10 6'010010
  transition:       2'01 4'11-- ->       2'01 6'001010
  transition:       2'11 4'0--- ->       2'11 6'111000
  transition:       2'11 4'100- ->       2'11 6'111000
  transition:       2'11 4'101- ->       2'00 6'100000
  transition:       2'11 4'11-- ->       2'11 6'111000

15.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$16535' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$16528' from module `\demo'.
  Merging pattern 4'-0-- and 4'-1-- from group (3 3 8'01110000).
  Merging pattern 4'-1-- and 4'-0-- from group (3 3 8'01110000).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$16427.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$16521' from module `\demo'.
  Merging pattern 13'10----------- and 13'11----------- from group (1 0 8'00000001).
  Merging pattern 13'11----------- and 13'10----------- from group (1 0 8'00000001).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$16507' from module `\demo'.
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (10 0 16'0000100000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (10 0 16'0000100000000000).
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (11 0 16'1000000000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$16496' from module `\demo'.
  Merging pattern 15'1-------0001--- and 15'1-------1001--- from group (4 4 12'000000000011).
  Merging pattern 15'1-------1001--- and 15'1-------0001--- from group (4 4 12'000000000011).
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$16482' from module `\demo'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$16467.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$16477.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$16471.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$16473.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$16465.

15.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 171 unused cells and 171 unused wires.
<suppressed ~178 debug messages>

15.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$16482' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3221_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4137_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5005_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$16496' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$3166_Y.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$16507' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$14243_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$14263_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$16521' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7473_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$16528' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7634_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$16535' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

15.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$16482' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  1100 -> --------1---
  0010 -> -------1----
  1010 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$16496' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$16507' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$16521' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$16528' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$16535' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

15.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$16482' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$16482 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   44
  Number of output signals:   9
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_pmux$16469
    1: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3157_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3165_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3167_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3200_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$3220_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$3225_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3228_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3230_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$3238_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3241_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3244_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3249_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3258_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3262_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3265_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3275_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3276_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3284_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3288_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3309_Y
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3315_Y
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3336_Y
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3358_Y
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3363_Y
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4098_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4294_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4499_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4695_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4899_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5174_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5621_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5646_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5678_CMP
   37: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5745_CMP
   38: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5780_CMP
   39: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5816_CMP
   40: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5963_CMP
   41: \u_usb_cdc.u_sie.data_q [15]
   42: \u_usb_cdc.clk_gate
   43: $auto$opt_reduce.cc:134:opt_pmux$16395

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3384_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3389_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3393_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3658_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3739_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3745_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3838_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3915_CMP
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4159_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 44'-1----------------------------------01001-0-   ->     0 9'000000000
      1:     0 44'-1-1-------------------------------001001-1-   ->     0 9'000000000
      2:     0 44'-1-0-----0000000--------------------01001-1-   ->     0 9'000000000
      3:     0 44'-1-------------1--------------------01001-1-   ->     0 9'000000000
      4:     0 44'-1------------1---------------------01001-1-   ->     0 9'000000000
      5:     0 44'-1-----------1----------------------01001-1-   ->     0 9'000000000
      6:     0 44'-1----------1-----------------------01001-1-   ->     0 9'000000000
      7:     0 44'-1---------1------------------------01001-1-   ->     0 9'000000000
      8:     0 44'-1--------1-------------------------01001-1-   ->     0 9'000000000
      9:     0 44'-1--------------------------------------0---   ->     0 9'000000000
     10:     0 44'11----------------------------------0-001---   ->     0 9'000000000
     11:     0 44'-1----------------------------------1-001---   ->     0 9'000000000
     12:     0 44'-1------------------------------------101---   ->     0 9'000000000
     13:     0 44'-1-------------------------------------11---   ->     0 9'000000000
     14:     0 44'-0------------------------------------------   ->     0 9'000000000
     15:     0 44'-1-------1--------------1-----1-----0100101-   ->     1 9'000000000
     16:     0 44'-1-------1-------------1----------0-0100101-   ->     3 9'000000000
     17:     0 44'-1---1---1-----------------------0--0100101-   ->     3 9'000000000
     18:     0 44'-1--1----1----------------------0---0100101-   ->     3 9'000000000
     19:     0 44'-1----1--1---------------------0----0100101-   ->     3 9'000000000
     20:     0 44'-1-------1--------------1-----0-----0100101-   ->     3 9'000000000
     21:     0 44'-1-----1-1-------------------0------0100101-   ->     3 9'000000000
     22:     0 44'-1------11------------------0-------0100101-   ->     3 9'000000000
     23:     0 44'-1--000001-------------00-----------0100101-   ->     3 9'000000000
     24:     0 44'-1-------1-----------------0--------0100111-   ->     3 9'000000000
     25:     0 44'-1-1-------------------------------101001-1-   ->     3 9'000000000
     26:     0 44'-1--1----1----------------------1---0100101-   ->     4 9'000000000
     27:     0 44'-1------11------------------1-------0100101-   ->     5 9'000000000
     28:     0 44'-1-------1-------------1----------1-0100101-   ->     6 9'000000000
     29:     0 44'-1-----1-1-------------------1------0100101-   ->     7 9'000000000
     30:     0 44'-1---1---1-----------------------1--0100101-   ->     9 9'000000000
     31:     0 44'-1-------1-----------------1--------0100111-   ->    10 9'000000000
     32:     0 44'-1----1--1---------------------1----0100101-   ->    11 9'000000000
     33:     1 44'-1-1-------------------------------001001-1-   ->     0 9'000000000
     34:     1 44'-1----------------------------------01001-0-   ->     1 9'000000000
     35:     1 44'-1-------------1---------0----------01001-1-   ->     1 9'000000000
     36:     1 44'-1-----------1-----------0----------01001-1-   ->     1 9'000000000
     37:     1 44'-1---------1-------------0----------01001-1-   ->     1 9'000000000
     38:     1 44'-1--------1--------------0----------01001-1-   ->     1 9'000000000
     39:     1 44'-1----------1-----1-----------------01001-1-   ->     1 9'000000000
     40:     1 44'-1------------1-0-------------------01001-1-   ->     1 9'000000000
     41:     1 44'-1-0-----0000000--------------------01001-1-   ->     1 9'000000000
     42:     1 44'-1--------------------------------------0---   ->     1 9'000000000
     43:     1 44'11----------------------------------0-001---   ->     1 9'000000000
     44:     1 44'-1----------------------------------1-001---   ->     1 9'000000000
     45:     1 44'-1------------------------------------101---   ->     1 9'000000000
     46:     1 44'-1-------------------------------------11---   ->     1 9'000000000
     47:     1 44'-0------------------------------------------   ->     1 9'000000000
     48:     1 44'-1-1-------------------------------101001-1-   ->     3 9'000000000
     49:     1 44'-1-------------1---------1----------01001-1-   ->     3 9'000000000
     50:     1 44'-1-----------1-----------1----------01001-1-   ->     3 9'000000000
     51:     1 44'-1---------1-------------1----------01001-1-   ->     3 9'000000000
     52:     1 44'-1--------1--------------1----------01001-1-   ->     3 9'000000000
     53:     1 44'-1----------1-----0-----------------01001-1-   ->     3 9'000000000
     54:     1 44'-1------------1-1-------------------01001-1-   ->     3 9'000000000
     55:     1 44'-1-------1--------------------------01001-1-   ->     3 9'000000000
     56:     2 44'-1-1-------------------------------001001-1-   ->     0 9'000000010
     57:     2 44'-1----------------------------------01001-0-   ->     2 9'000000010
     58:     2 44'-1-----------1-----------0----------01001-1-   ->     2 9'000000010
     59:     2 44'-1----------1------------0----------01001-1-   ->     2 9'000000010
     60:     2 44'-1-0-----0000000--------------------01001-1-   ->     2 9'000000010
     61:     2 44'-1-------------1--------------------01001-1-   ->     2 9'000000010
     62:     2 44'-1------------1---------------------01001-1-   ->     2 9'000000010
     63:     2 44'-1---------1------------------------01001-1-   ->     2 9'000000010
     64:     2 44'-1--------1-------------------------01001-1-   ->     2 9'000000010
     65:     2 44'-1--------------------------------------0---   ->     2 9'000000010
     66:     2 44'11----------------------------------0-001---   ->     2 9'000000010
     67:     2 44'-1----------------------------------1-001---   ->     2 9'000000010
     68:     2 44'-1------------------------------------101---   ->     2 9'000000010
     69:     2 44'-1-------------------------------------11---   ->     2 9'000000010
     70:     2 44'-0------------------------------------------   ->     2 9'000000010
     71:     2 44'-1-1-------------------------------101001-1-   ->     3 9'000000010
     72:     2 44'-1-----------1-----------1----------01001-1-   ->     3 9'000000010
     73:     2 44'-1----------1------------1----------01001-1-   ->     3 9'000000010
     74:     2 44'-1-------1--------------------------01001-1-   ->     3 9'000000010
     75:     3 44'-1-1-------------------------------001001-1-   ->     0 9'000000001
     76:     3 44'-1----------------------------------01001-0-   ->     3 9'000000001
     77:     3 44'-1-1-------------------------------101001-1-   ->     3 9'000000001
     78:     3 44'-1-0-----0000000--------------------01001-1-   ->     3 9'000000001
     79:     3 44'-1-------------1--------------------01001-1-   ->     3 9'000000001
     80:     3 44'-1------------1---------------------01001-1-   ->     3 9'000000001
     81:     3 44'-1-----------1----------------------01001-1-   ->     3 9'000000001
     82:     3 44'-1----------1-----------------------01001-1-   ->     3 9'000000001
     83:     3 44'-1---------1------------------------01001-1-   ->     3 9'000000001
     84:     3 44'-1--------1-------------------------01001-1-   ->     3 9'000000001
     85:     3 44'-1-------1--------------------------01001-1-   ->     3 9'000000001
     86:     3 44'-1--------------------------------------0---   ->     3 9'000000001
     87:     3 44'11----------------------------------0-001---   ->     3 9'000000001
     88:     3 44'-1----------------------------------1-001---   ->     3 9'000000001
     89:     3 44'-1------------------------------------101---   ->     3 9'000000001
     90:     3 44'-1-------------------------------------11---   ->     3 9'000000001
     91:     3 44'-0------------------------------------------   ->     3 9'000000001
     92:     4 44'-1-1-------------------------------001001-1-   ->     0 9'001000000
     93:     4 44'-1-1-------------------------------101001-1-   ->     3 9'001000000
     94:     4 44'-1-------------1---------1----------01001-1-   ->     3 9'001000000
     95:     4 44'-1-----------1-----------1----------01001-1-   ->     3 9'001000000
     96:     4 44'-1----------1------------1----------01001-1-   ->     3 9'001000000
     97:     4 44'-1---------1-------------1----------01001-1-   ->     3 9'001000000
     98:     4 44'-1--------1--------------1----------01001-1-   ->     3 9'001000000
     99:     4 44'-1------------1--1------------------01001-1-   ->     3 9'001000000
    100:     4 44'-1-------1--------------------------01001-1-   ->     3 9'001000000
    101:     4 44'-1----------------------------------01001-0-   ->     4 9'001000000
    102:     4 44'-1-------------1---------0----------01001-1-   ->     4 9'001000000
    103:     4 44'-1-----------1-----------0----------01001-1-   ->     4 9'001000000
    104:     4 44'-1----------1------------0----------01001-1-   ->     4 9'001000000
    105:     4 44'-1---------1-------------0----------01001-1-   ->     4 9'001000000
    106:     4 44'-1--------1--------------0----------01001-1-   ->     4 9'001000000
    107:     4 44'-1------------1--0------------------01001-1-   ->     4 9'001000000
    108:     4 44'-1-0-----0000000--------------------01001-1-   ->     4 9'001000000
    109:     4 44'-1--------------------------------------0---   ->     4 9'001000000
    110:     4 44'11----------------------------------0-001---   ->     4 9'001000000
    111:     4 44'-1----------------------------------1-001---   ->     4 9'001000000
    112:     4 44'-1------------------------------------101---   ->     4 9'001000000
    113:     4 44'-1-------------------------------------11---   ->     4 9'001000000
    114:     4 44'-0------------------------------------------   ->     4 9'001000000
    115:     5 44'-1-1-------------------------------001001-1-   ->     0 9'000100000
    116:     5 44'-1------------1----------1----------01001-10   ->     3 9'000100000
    117:     5 44'-1-1-------------------------------101001-1-   ->     3 9'000100000
    118:     5 44'-1-------------1---------1----------01001-1-   ->     3 9'000100000
    119:     5 44'-1-----------1-----------1----------01001-1-   ->     3 9'000100000
    120:     5 44'-1----------1------------1----------01001-1-   ->     3 9'000100000
    121:     5 44'-1---------1-------------1----------01001-1-   ->     3 9'000100000
    122:     5 44'-1--------1------------00-----------01001-1-   ->     3 9'000100000
    123:     5 44'-1-------1--------------------------01001-1-   ->     3 9'000100000
    124:     5 44'-1------------1----------0----------01001-10   ->     5 9'000100000
    125:     5 44'-1----------------------------------01001-0-   ->     5 9'000100000
    126:     5 44'-1-------------1---------0----------01001-1-   ->     5 9'000100000
    127:     5 44'-1-----------1-----------0----------01001-1-   ->     5 9'000100000
    128:     5 44'-1----------1------------0----------01001-1-   ->     5 9'000100000
    129:     5 44'-1---------1-------------0----------01001-1-   ->     5 9'000100000
    130:     5 44'-1--------1-------------1-----------01001-1-   ->     5 9'000100000
    131:     5 44'-1--------1------------1------------01001-1-   ->     5 9'000100000
    132:     5 44'-1-0-----0000000--------------------01001-1-   ->     5 9'000100000
    133:     5 44'-1--------------------------------------0---   ->     5 9'000100000
    134:     5 44'11----------------------------------0-001---   ->     5 9'000100000
    135:     5 44'-1----------------------------------1-001---   ->     5 9'000100000
    136:     5 44'-1------------------------------------101---   ->     5 9'000100000
    137:     5 44'-1-------------------------------------11---   ->     5 9'000100000
    138:     5 44'-0------------------------------------------   ->     5 9'000100000
    139:     6 44'-1-1-------------------------------001001-1-   ->     0 9'000001000
    140:     6 44'-1------------1----------1----------01001-10   ->     3 9'000001000
    141:     6 44'-1-1-------------------------------101001-1-   ->     3 9'000001000
    142:     6 44'-1--------1---------------0---------01001-1-   ->     3 9'000001000
    143:     6 44'-1-------------1---------1----------01001-1-   ->     3 9'000001000
    144:     6 44'-1-----------1-----------1----------01001-1-   ->     3 9'000001000
    145:     6 44'-1---------1-------------1----------01001-1-   ->     3 9'000001000
    146:     6 44'-1----------1-------0---------------01001-1-   ->     3 9'000001000
    147:     6 44'-1-------1--------------------------01001-1-   ->     3 9'000001000
    148:     6 44'-1------------1----------0----------01001-10   ->     6 9'000001000
    149:     6 44'-1----------------------------------01001-0-   ->     6 9'000001000
    150:     6 44'-1--------1---------------1---------01001-1-   ->     6 9'000001000
    151:     6 44'-1-------------1---------0----------01001-1-   ->     6 9'000001000
    152:     6 44'-1-----------1-----------0----------01001-1-   ->     6 9'000001000
    153:     6 44'-1---------1-------------0----------01001-1-   ->     6 9'000001000
    154:     6 44'-1----------1-------1---------------01001-1-   ->     6 9'000001000
    155:     6 44'-1-0-----0000000--------------------01001-1-   ->     6 9'000001000
    156:     6 44'-1--------------------------------------0---   ->     6 9'000001000
    157:     6 44'11----------------------------------0-001---   ->     6 9'000001000
    158:     6 44'-1----------------------------------1-001---   ->     6 9'000001000
    159:     6 44'-1------------------------------------101---   ->     6 9'000001000
    160:     6 44'-1-------------------------------------11---   ->     6 9'000001000
    161:     6 44'-0------------------------------------------   ->     6 9'000001000
    162:     7 44'-1-1-------------------------------001001-1-   ->     0 9'000010000
    163:     7 44'-1------------1----------1----------01001-10   ->     3 9'000010000
    164:     7 44'-1-1-------------------------------101001-1-   ->     3 9'000010000
    165:     7 44'-1-------------1---------1----------01001-1-   ->     3 9'000010000
    166:     7 44'-1-----------1-----------1----------01001-1-   ->     3 9'000010000
    167:     7 44'-1----------1------------1----------01001-1-   ->     3 9'000010000
    168:     7 44'-1---------1-------------1----------01001-1-   ->     3 9'000010000
    169:     7 44'-11-------1-------------------------01001-1-   ->     3 9'000010000
    170:     7 44'-1-------1--------------------------01001-1-   ->     3 9'000010000
    171:     7 44'-1------------1----------0----------01001-10   ->     7 9'000010000
    172:     7 44'-1----------------------------------01001-0-   ->     7 9'000010000
    173:     7 44'-1-------------1---------0----------01001-1-   ->     7 9'000010000
    174:     7 44'-1-----------1-----------0----------01001-1-   ->     7 9'000010000
    175:     7 44'-1----------1------------0----------01001-1-   ->     7 9'000010000
    176:     7 44'-1---------1-------------0----------01001-1-   ->     7 9'000010000
    177:     7 44'-1-0-----0000000--------------------01001-1-   ->     7 9'000010000
    178:     7 44'-10-------1-------------------------01001-1-   ->     7 9'000010000
    179:     7 44'-1--------------------------------------0---   ->     7 9'000010000
    180:     7 44'11----------------------------------0-001---   ->     7 9'000010000
    181:     7 44'-1----------------------------------1-001---   ->     7 9'000010000
    182:     7 44'-1------------------------------------101---   ->     7 9'000010000
    183:     7 44'-1-------------------------------------11---   ->     7 9'000010000
    184:     7 44'-0------------------------------------------   ->     7 9'000010000
    185:     8 44'-1-1-------------------------------001001-1-   ->     0 9'000000100
    186:     8 44'-1-1-------------------------------101001-1-   ->     3 9'000000100
    187:     8 44'-1-----------1-----------1----------01001-1-   ->     3 9'000000100
    188:     8 44'-1----------1------------1----------01001-1-   ->     3 9'000000100
    189:     8 44'-1-------1--------------------------01001-1-   ->     3 9'000000100
    190:     8 44'-1----------------------------------01001-0-   ->     8 9'000000100
    191:     8 44'-1-----------1-----------0----------01001-1-   ->     8 9'000000100
    192:     8 44'-1----------1------------0----------01001-1-   ->     8 9'000000100
    193:     8 44'-1-0-----0000000--------------------01001-1-   ->     8 9'000000100
    194:     8 44'-1-------------1--------------------01001-1-   ->     8 9'000000100
    195:     8 44'-1------------1---------------------01001-1-   ->     8 9'000000100
    196:     8 44'-1---------1------------------------01001-1-   ->     8 9'000000100
    197:     8 44'-1--------1-------------------------01001-1-   ->     8 9'000000100
    198:     8 44'-1--------------------------------------0---   ->     8 9'000000100
    199:     8 44'11----------------------------------0-001---   ->     8 9'000000100
    200:     8 44'-1----------------------------------1-001---   ->     8 9'000000100
    201:     8 44'-1------------------------------------101---   ->     8 9'000000100
    202:     8 44'-1-------------------------------------11---   ->     8 9'000000100
    203:     8 44'-0------------------------------------------   ->     8 9'000000100
    204:     9 44'-1-1-------------------------------001001-1-   ->     0 9'000000000
    205:     9 44'-1---------1----------1-------------01001-1-   ->     2 9'000000000
    206:     9 44'-1-1-------------------------------101001-1-   ->     3 9'000000000
    207:     9 44'-1--------1--------------1----------01001-1-   ->     3 9'000000000
    208:     9 44'-1---------1---------00-------------01001-1-   ->     3 9'000000000
    209:     9 44'-1-------1--------------------------01001-1-   ->     3 9'000000000
    210:     9 44'-1---------1---------10-------------01001-1-   ->     8 9'000000000
    211:     9 44'-1----------------------------------01001-0-   ->     9 9'000000000
    212:     9 44'-1--------1--------------0----------01001-1-   ->     9 9'000000000
    213:     9 44'-1-0-----0000000--------------------01001-1-   ->     9 9'000000000
    214:     9 44'-1-------------1--------------------01001-1-   ->     9 9'000000000
    215:     9 44'-1------------1---------------------01001-1-   ->     9 9'000000000
    216:     9 44'-1-----------1----------------------01001-1-   ->     9 9'000000000
    217:     9 44'-1----------1-----------------------01001-1-   ->     9 9'000000000
    218:     9 44'-1--------------------------------------0---   ->     9 9'000000000
    219:     9 44'11----------------------------------0-001---   ->     9 9'000000000
    220:     9 44'-1----------------------------------1-001---   ->     9 9'000000000
    221:     9 44'-1------------------------------------101---   ->     9 9'000000000
    222:     9 44'-1-------------------------------------11---   ->     9 9'000000000
    223:     9 44'-0------------------------------------------   ->     9 9'000000000
    224:    10 44'-1-1-------------------------------001001-1-   ->     0 9'000000000
    225:    10 44'-1-1-------------------------------101001-1-   ->     3 9'000000000
    226:    10 44'-1-------1--------------------------01001-1-   ->     3 9'000000000
    227:    10 44'-1----------------------------------01001-0-   ->    10 9'000000000
    228:    10 44'-1-0-----0000000--------------------01001-1-   ->    10 9'000000000
    229:    10 44'-1-------------1--------------------01001-1-   ->    10 9'000000000
    230:    10 44'-1------------1---------------------01001-1-   ->    10 9'000000000
    231:    10 44'-1-----------1----------------------01001-1-   ->    10 9'000000000
    232:    10 44'-1----------1-----------------------01001-1-   ->    10 9'000000000
    233:    10 44'-1---------1------------------------01001-1-   ->    10 9'000000000
    234:    10 44'-1--------1-------------------------01001-1-   ->    10 9'000000000
    235:    10 44'-1--------------------------------------0---   ->    10 9'000000000
    236:    10 44'11----------------------------------0-001---   ->    10 9'000000000
    237:    10 44'-1----------------------------------1-001---   ->    10 9'000000000
    238:    10 44'-1------------------------------------101---   ->    10 9'000000000
    239:    10 44'-1-------------------------------------11---   ->    10 9'000000000
    240:    10 44'-0------------------------------------------   ->    10 9'000000000
    241:    11 44'-1-1-------------------------------001001-1-   ->     0 9'100000000
    242:    11 44'-1-1-------------------------------101001-1-   ->     3 9'100000000
    243:    11 44'-1-------------1---------1----------01001-1-   ->     3 9'100000000
    244:    11 44'-1-----------1-----------1----------01001-1-   ->     3 9'100000000
    245:    11 44'-1---------1-------------1----------01001-1-   ->     3 9'100000000
    246:    11 44'-1--------1--------------1----------01001-1-   ->     3 9'100000000
    247:    11 44'-1----------1------0----------------01001-1-   ->     3 9'100000000
    248:    11 44'-1------------1--1------------------01001-1-   ->     3 9'100000000
    249:    11 44'-1-------1--------------------------01001-1-   ->     3 9'100000000
    250:    11 44'-1----------------------------------01001-0-   ->    11 9'100000000
    251:    11 44'-1-------------1---------0----------01001-1-   ->    11 9'100000000
    252:    11 44'-1-----------1-----------0----------01001-1-   ->    11 9'100000000
    253:    11 44'-1---------1-------------0----------01001-1-   ->    11 9'100000000
    254:    11 44'-1--------1--------------0----------01001-1-   ->    11 9'100000000
    255:    11 44'-1----------1------1----------------01001-1-   ->    11 9'100000000
    256:    11 44'-1------------1--0------------------01001-1-   ->    11 9'100000000
    257:    11 44'-1-0-----0000000--------------------01001-1-   ->    11 9'100000000
    258:    11 44'-1--------------------------------------0---   ->    11 9'100000000
    259:    11 44'11----------------------------------0-001---   ->    11 9'100000000
    260:    11 44'-1----------------------------------1-001---   ->    11 9'100000000
    261:    11 44'-1------------------------------------101---   ->    11 9'100000000
    262:    11 44'-1-------------------------------------11---   ->    11 9'100000000
    263:    11 44'-0------------------------------------------   ->    11 9'100000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$16496' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$16496 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   14
  Number of output signals:   8
  Number of state bits:       8

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$3157_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$3165_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3167_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3200_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3383_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3384_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3386_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3395_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3415_Y
   12: \u_usb_cdc.u_sie.in_data_ack_q
   13: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$3153_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3169_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3170_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3174_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3178_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3182_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3190_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6323_CMP [0]

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'1---------0---   ->     0 8'10000000
      1:     0 14'1------0001---   ->     0 8'10000000
      2:     0 14'1--------11---   ->     0 8'10000000
      3:     0 14'0-------------   ->     0 8'10000000
      4:     0 14'1-------101---   ->     2 8'10000000
      5:     0 14'1------1001---   ->     4 8'10000000
      6:     1 14'1--------11---   ->     0 8'00000100
      7:     1 14'1------0001-0-   ->     1 8'00000100
      8:     1 14'1---------0---   ->     1 8'00000100
      9:     1 14'0-------------   ->     1 8'00000100
     10:     1 14'1-------101---   ->     2 8'00000100
     11:     1 14'1------0001-1-   ->     3 8'00000100
     12:     1 14'1------1001---   ->     4 8'00000100
     13:     2 14'1--------11---   ->     0 8'00000010
     14:     2 14'1---00100010-0   ->     1 8'00000010
     15:     2 14'1------0001--1   ->     2 8'00000010
     16:     2 14'1---------0---   ->     2 8'00000010
     17:     2 14'1-------101---   ->     2 8'00000010
     18:     2 14'0-------------   ->     2 8'00000010
     19:     2 14'1-----00001--0   ->     4 8'00000010
     20:     2 14'1----110001--0   ->     4 8'00000010
     21:     2 14'1------1001---   ->     4 8'00000010
     22:     2 14'1---10100010-0   ->     5 8'00000010
     23:     2 14'1----0100011-0   ->     6 8'00000010
     24:     3 14'1------0001---   ->     0 8'00010000
     25:     3 14'1--------11---   ->     0 8'00010000
     26:     3 14'1-------101---   ->     2 8'00010000
     27:     3 14'1---------0---   ->     3 8'00010000
     28:     3 14'0-------------   ->     3 8'00010000
     29:     3 14'1------1001---   ->     4 8'00010000
     30:     4 14'1-------101---   ->     2 8'00000001
     31:     4 14'1---------0---   ->     4 8'00000001
     32:     4 14'1-------001---   ->     4 8'00000001
     33:     4 14'1--------11---   ->     4 8'00000001
     34:     4 14'0-------------   ->     4 8'00000001
     35:     5 14'1--------11---   ->     0 8'00001000
     36:     5 14'1-------101---   ->     2 8'00001000
     37:     5 14'1------0001---   ->     3 8'00001000
     38:     5 14'1------1001---   ->     4 8'00001000
     39:     5 14'1---------0---   ->     5 8'00001000
     40:     5 14'0-------------   ->     5 8'00001000
     41:     6 14'1--------11---   ->     0 8'01000000
     42:     6 14'1-------101---   ->     2 8'01000000
     43:     6 14'10-1---0001-0-   ->     4 8'01000000
     44:     6 14'1------1001---   ->     4 8'01000000
     45:     6 14'10-1---0001-1-   ->     6 8'01000000
     46:     6 14'1---------0---   ->     6 8'01000000
     47:     6 14'1--0---0001---   ->     6 8'01000000
     48:     6 14'0-------------   ->     6 8'01000000
     49:     6 14'11-1---0001---   ->     7 8'01000000
     50:     7 14'1-1----0001---   ->     0 8'00100000
     51:     7 14'1--------11---   ->     0 8'00100000
     52:     7 14'1-------101---   ->     2 8'00100000
     53:     7 14'1------1001---   ->     4 8'00100000
     54:     7 14'1---------0---   ->     7 8'00100000
     55:     7 14'1-0----0001---   ->     7 8'00100000
     56:     7 14'0-------------   ->     7 8'00100000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$16507' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$16507 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   20
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.in_valid_i
    1: $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2450_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2676_Y
    3: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2695_Y
    4: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2696_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2705_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2779_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2780_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2781_Y
    9: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2782_Y
   10: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2860_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2955_Y
   12: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2962_Y
   13: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2989_Y
   14: $flatten\u_usb_cdc.\u_sie.$procmux$13607_CMP
   15: $flatten\u_usb_cdc.\u_sie.$procmux$13608_CMP
   16: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
   17: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
   18: \u_usb_cdc.sie2i_stall
   19: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2452_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2453_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2455_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$10614_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$10809_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$11205_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$11206_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$12215_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$14270_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$14767_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 20'1-----------------0-   ->     0 10'0000000000
      1:     0 20'1-00--------------1-   ->     0 10'0000000000
      2:     0 20'1--1--------------1-   ->     0 10'0000000000
      3:     0 20'0-------------------   ->     0 10'0000000000
      4:     0 20'1-10--------------1-   ->     6 10'0000000000
      5:     1 20'1--0----------0---1-   ->     0 10'0000010000
      6:     1 20'10-0----1-----1---1-   ->     0 10'0000010000
      7:     1 20'11-0----------1---1-   ->     0 10'0000010000
      8:     1 20'1--1--------------1-   ->     0 10'0000010000
      9:     1 20'1-----------------0-   ->     1 10'0000010000
     10:     1 20'0-------------------   ->     1 10'0000010000
     11:     1 20'10-0---10-----1---1-   ->     4 10'0000010000
     12:     1 20'10-0---00-----1---1-   ->     7 10'0000010000
     13:     2 20'1-00--------------1-   ->     0 10'0000100000
     14:     2 20'1--1--------------1-   ->     0 10'0000100000
     15:     2 20'1-----------------0-   ->     2 10'0000100000
     16:     2 20'0-------------------   ->     2 10'0000100000
     17:     2 20'1-10--------------1-   ->     8 10'0000100000
     18:     3 20'1-00--------------1-   ->     0 10'0001000000
     19:     3 20'1--1--------------1-   ->     0 10'0001000000
     20:     3 20'1-----------------0-   ->     3 10'0001000000
     21:     3 20'0-------------------   ->     3 10'0001000000
     22:     3 20'1-10--------------1-   ->     9 10'0001000000
     23:     4 20'1--1--------------1-   ->     0 10'0100000000
     24:     4 20'1-----------------0-   ->     4 10'0100000000
     25:     4 20'0-------------------   ->     4 10'0100000000
     26:     4 20'1--0--------------1-   ->    10 10'0100000000
     27:     5 20'1-00--------------1-   ->     0 10'0000000000
     28:     5 20'1--1--------------1-   ->     0 10'0000000000
     29:     5 20'1-----------------0-   ->     5 10'0000000000
     30:     5 20'1-10--------------1-   ->     5 10'0000000000
     31:     5 20'0-------------------   ->     5 10'0000000000
     32:     6 20'1-00-------------01-   ->     0 10'0000000001
     33:     6 20'1-0000-----------11-   ->     0 10'0000000001
     34:     6 20'1-00-1-----------11-   ->     0 10'0000000001
     35:     6 20'1-001------------11-   ->     0 10'0000000001
     36:     6 20'1--1--------------1-   ->     0 10'0000000001
     37:     6 20'1-10-1---------1-11-   ->     2 10'0000000001
     38:     6 20'1-101------------11-   ->     3 10'0000000001
     39:     6 20'1-10-------------01-   ->     5 10'0000000001
     40:     6 20'1-10-1---------0-11-   ->     5 10'0000000001
     41:     6 20'1-1000-----------11-   ->     5 10'0000000001
     42:     6 20'1-----------------0-   ->     6 10'0000000001
     43:     6 20'0-------------------   ->     6 10'0000000001
     44:     7 20'1--1--------------1-   ->     0 10'0000001000
     45:     7 20'1--0--0-----------10   ->     4 10'0000001000
     46:     7 20'1--0--1-----------1-   ->     4 10'0000001000
     47:     7 20'1--0--0-----------11   ->     7 10'0000001000
     48:     7 20'1-----------------0-   ->     7 10'0000001000
     49:     7 20'0-------------------   ->     7 10'0000001000
     50:     8 20'1-00-----1------0-1-   ->     0 10'0000000100
     51:     8 20'1-00-----0--------1-   ->     0 10'0000000100
     52:     8 20'1--1--------------1-   ->     0 10'0000000100
     53:     8 20'1-----------------0-   ->     8 10'0000000100
     54:     8 20'1-10--------------1-   ->     8 10'0000000100
     55:     8 20'0-------------------   ->     8 10'0000000100
     56:     8 20'1-00-----1------1-1-   ->    11 10'0000000100
     57:     9 20'1-00---------0----1-   ->     0 10'0000000010
     58:     9 20'1-00-------001----1-   ->     0 10'0000000010
     59:     9 20'1-00------0101----1-   ->     0 10'0000000010
     60:     9 20'1-00--------11----1-   ->     0 10'0000000010
     61:     9 20'1--1--------------1-   ->     0 10'0000000010
     62:     9 20'1-00------1101----1-   ->     1 10'0000000010
     63:     9 20'1-10--------------1-   ->     5 10'0000000010
     64:     9 20'1-----------------0-   ->     9 10'0000000010
     65:     9 20'0-------------------   ->     9 10'0000000010
     66:    10 20'1-----------------1-   ->     0 10'0010000000
     67:    10 20'1-----------------0-   ->    10 10'0010000000
     68:    10 20'0-------------------   ->    10 10'0010000000
     69:    11 20'1-----------------1-   ->     0 10'1000000000
     70:    11 20'1-----------------0-   ->    11 10'1000000000
     71:    11 20'0-------------------   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$16521' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$16521 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1949_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1944_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1942_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1939_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1935_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1932_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1931_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1929_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1928_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1903_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1902_Y
   11: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
   12: \u_usb_cdc.u_sie.u_phy_rx.sample_clk

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7479_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7361_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6727_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6694_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'11--0--------   ->     0 4'0000
      1:     0 13'10-----------   ->     0 4'0000
      2:     0 13'0------------   ->     0 4'0000
      3:     0 13'11--1--------   ->     3 4'0000
      4:     1 13'1------------   ->     0 4'0001
      5:     1 13'0------------   ->     1 4'0001
      6:     2 13'10-----------   ->     0 4'0100
      7:     2 13'1100-0-1---1-   ->     1 4'0100
      8:     2 13'11-1-0---00--   ->     1 4'0100
      9:     2 13'1110-0-------   ->     1 4'0100
     10:     2 13'11---1-------   ->     1 4'0100
     11:     2 13'1100-0-----0-   ->     2 4'0100
     12:     2 13'1100-0-0---1-   ->     2 4'0100
     13:     2 13'11-1-0---01--   ->     2 4'0100
     14:     2 13'0------------   ->     2 4'0100
     15:     2 13'11-1-0---1---   ->     4 4'0100
     16:     3 13'11----010----   ->     0 4'0010
     17:     3 13'11----1------   ->     0 4'0010
     18:     3 13'10-----------   ->     0 4'0010
     19:     3 13'11----011----   ->     2 4'0010
     20:     3 13'11----00-----   ->     3 4'0010
     21:     3 13'0------------   ->     3 4'0010
     22:     4 13'11----------1   ->     0 4'1000
     23:     4 13'10-----------   ->     0 4'1000
     24:     4 13'11----------0   ->     1 4'1000
     25:     4 13'0------------   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$16528' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$16528 (\u_usb_cdc.u_sie.u_phy_rx.state_q):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1917_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1915_Y
    2: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7624_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7612_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7568_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1908_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 4'0000
      1:     0 3'1--   ->     2 4'0000
      2:     1 3'1-0   ->     1 4'0010
      3:     1 3'0--   ->     1 4'0010
      4:     1 3'1-1   ->     3 4'0010
      5:     2 3'11-   ->     1 4'0001
      6:     2 3'10-   ->     2 4'0001
      7:     2 3'0--   ->     2 4'0001
      8:     3 3'---   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$16535' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$16535 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_sie.tx_valid
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y
    3: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$3040_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15974_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15889_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'10-0   ->     0 4'0001
      1:     0 4'11--   ->     0 4'0001
      2:     0 4'0---   ->     0 4'0001
      3:     0 4'10-1   ->     2 4'0001
      4:     1 4'1011   ->     1 4'0100
      5:     1 4'100-   ->     1 4'0100
      6:     1 4'11--   ->     1 4'0100
      7:     1 4'0---   ->     1 4'0100
      8:     1 4'1010   ->     3 4'0100
      9:     2 4'1010   ->     0 4'0010
     10:     2 4'1011   ->     1 4'0010
     11:     2 4'100-   ->     2 4'0010
     12:     2 4'11--   ->     2 4'0010
     13:     2 4'0---   ->     2 4'0010
     14:     3 4'101-   ->     0 4'1000
     15:     3 4'100-   ->     3 4'1000
     16:     3 4'11--   ->     3 4'1000
     17:     3 4'0---   ->     3 4'1000

-------------------------------------

15.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$16482' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$16496' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$16507' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$16521' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$16528' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$16535' from module `\demo'.

15.12. Executing OPT pass (performing simple optimizations).

15.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~46 debug messages>

15.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~618 debug messages>
Removed a total of 206 cells.

15.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3914.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7639.
Removed 2 multiplexer ports.
<suppressed ~273 debug messages>

15.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_or cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4182_ANY: { \u_usb_cdc.u_ctrl_endp.req_q [8] \u_usb_cdc.u_ctrl_endp.req_q [2] }
  Optimizing cells in module \demo.
Performed a total of 1 changes.

15.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$16369 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$16368 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$16367 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$16366 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16265 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7688_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.se0_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16264 ($adff) from module demo (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16263 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7675_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16262 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_d, Q = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16261 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_d, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16259 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16258 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$4\rx_data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_rx.rx_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16257 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.shift_register_d, Q = \u_usb_cdc.u_sie.u_phy_rx.shift_register_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16255 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16254 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6647_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_eop_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16252 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6661_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$16250 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$6675_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16327 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:322$2451_Y, Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16326 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:321$2449_Y, Q = \u_usb_cdc.u_sie.in_req_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16325 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$15416_Y, Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16324 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$15428_Y, Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16323 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$15436_Y, Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16319 ($adff) from module demo (D = \u_usb_cdc.u_sie.in_byte_d, Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16318 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:375$2477_Y, Q = \u_usb_cdc.u_sie.in_zlp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16317 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2476_Y [15:2] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2476_Y [0] }, Q = { \u_usb_cdc.u_sie.out_toggle_q [15:2] \u_usb_cdc.u_sie.out_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16317 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$15326_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16316 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2475_Y [15:3] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2475_Y [0] }, Q = { \u_usb_cdc.u_sie.in_toggle_q [15:3] \u_usb_cdc.u_sie.in_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16316 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$15333_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16316 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$15319_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16315 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16313 ($adff) from module demo (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16312 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:9], Q = \u_usb_cdc.u_sie.addr_q [6:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16312 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0] [0], Q = \u_usb_cdc.u_sie.addr_q [0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16311 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$16309 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16247 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6642_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16246 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.in_endp_d, Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16245 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_dd, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16244 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.dev_state_d, Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16243 ($adff) from module demo (D = 8'00000000, Q = \u_usb_cdc.u_ctrl_endp.string_index_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16241 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.rec_d, Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16240 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.class_d, Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16239 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.in_dir_d, Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16238 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.max_length_d, Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16237 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6592_Y, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16236 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.endp_d, Q = \u_usb_cdc.u_ctrl_endp.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$16235 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_d, Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$16360 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$16359 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$16358 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$16357 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3496_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$16355 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15692_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$16353 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15738_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$16352 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$15747_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$16350 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$15655_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$16349 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$16341 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$reduce_or$../../../usb_cdc/in_fifo.v:190$3577_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$16340 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$16338 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$15593_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_first_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$16336 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$15580_Y $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$15499_Y }, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_valid_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$16333 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$3$lookahead\in_fifo_q$3556[71:0]$3595, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$16332 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$15636_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$16331 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$15642_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$16328 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.app_in_data_i, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$16328 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.app_in_data_i, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [7:0]).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$16305 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_rom.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$16304 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_rom.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$16307 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_ram.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$16306 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.$procdff$16300 ($adff) from module demo (D = \u_app.mem_addr_d [7:0], Q = \u_app.mem_addr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$16300 ($adff) from module demo (D = \u_app.mem_addr_d [15:8], Q = \u_app.mem_addr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$16300 ($adff) from module demo (D = \u_app.mem_addr_d [23:16], Q = \u_app.mem_addr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$16299 ($adff) from module demo (D = \u_app.mem_valid_d, Q = \u_app.mem_valid_q).
Adding EN signal on $flatten\u_app.$procdff$16297 ($adff) from module demo (D = \u_app.out_data_q, Q = \u_app.wait_q).
Adding EN signal on $flatten\u_app.$procdff$16296 ($adff) from module demo (D = \u_app.lfsr_d [7:0], Q = \u_app.lfsr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$16296 ($adff) from module demo (D = \u_app.lfsr_d [15:8], Q = \u_app.lfsr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$16296 ($adff) from module demo (D = \u_app.lfsr_d [23:16], Q = \u_app.lfsr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$16295 ($adff) from module demo (D = \u_app.crc32_d, Q = \u_app.crc32_q).
Adding EN signal on $flatten\u_app.$procdff$16294 ($adff) from module demo (D = \u_app.out_data_q, Q = \u_app.cmd_q).
Adding EN signal on $flatten\u_app.$procdff$16293 ($adff) from module demo (D = $flatten\u_app.$0\out_valid_q[0:0], Q = \u_app.out_valid_q).
Adding EN signal on $flatten\u_app.$procdff$16292 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_app.out_data_q).
Adding EN signal on $flatten\u_app.$procdff$16291 ($adff) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$16291 ($adff) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$16291 ($adff) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$16290 ($adff) from module demo (D = \u_app.state_d, Q = \u_app.state_q).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$18191 ($adffe) from module demo.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$18191 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$18191 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$18191 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$18191 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$18191 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$18191 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$18191 ($adffe) from module demo.

15.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 213 unused cells and 453 unused wires.
<suppressed ~224 debug messages>

15.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~34 debug messages>

15.12.9. Rerunning OPT passes. (Maybe there is more to do..)

15.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~221 debug messages>

15.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6356: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6364: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6372: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6380: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6404: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6412: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6420: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6428: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6436: { \u_usb_cdc.u_ctrl_endp.state_q [2] \u_usb_cdc.u_ctrl_endp.state_q [6] $auto$opt_reduce.cc:134:opt_pmux$16415 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6444: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6452: \u_usb_cdc.u_ctrl_endp.state_q [2]
  Optimizing cells in module \demo.
Performed a total of 11 changes.

15.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~300 debug messages>
Removed a total of 100 cells.

15.12.13. Executing OPT_DFF pass (perform DFF optimizations).

15.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 104 unused wires.
<suppressed ~1 debug messages>

15.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.12.16. Rerunning OPT passes. (Maybe there is more to do..)

15.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~226 debug messages>

15.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.12.20. Executing OPT_DFF pass (perform DFF optimizations).

15.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.12.23. Finished OPT passes. (There is nothing left to do.)

15.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18148 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18146 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18139 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18137 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18019 ($ne).
Removed top 16 bits (of 32) from mux cell demo.$flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:43$3048 ($mux).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_ram.$shiftx$../../common/hdl/ice40/ram.v:0$3055 ($shiftx).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_rom.$shiftx$../../common/hdl/ice40/rom.v:0$3084 ($shiftx).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$10399_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10156_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10155_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10154_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10153_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10152_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10151_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$10015_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$9513_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$9128_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$9085_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$9044_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$8968_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$8950_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:380$1455 ($eq).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1451 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1447 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1443 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1439 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1435 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1431 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1427 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:360$1414 ($sub).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:360$1414 ($sub).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1410 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1406 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1402 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1398 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1394 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1390 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1386 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1382 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:222$1359 ($add).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:222$1359 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:165$1311 ($sub).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:165$1311 ($sub).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18180 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18204 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18052 ($ne).
Removed top 2 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18251 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18253 ($ne).
Removed top 3 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18266 ($ne).
Removed top 5 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18268 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18312 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18326 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18339 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18374 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18376 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18382 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18391 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18393 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18408 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18410 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18431 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18435 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18442 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18453 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18466 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18480 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18482 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18495 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18497 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18510 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18512 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18523 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18529 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18531 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18533 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18535 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18541 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18543 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18545 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18547 ($ne).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3611 ($and).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3600 ($and).
Removed top 25 bits (of 33) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3598 ($neg).
Converting cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3598 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3598 ($neg).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3550 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3550 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3548 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3548 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3542 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3527 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3527 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3504 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3502 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3502 ($add).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3490 ($and).
Removed top 25 bits (of 33) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3488 ($neg).
Converting cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3488 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3488 ($neg).
Removed top 27 bits (of 32) from mux cell demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3468 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3214 ($add).
Removed top 25 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3214 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:580$3224 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:592$3235 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:612$3251 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:613$3252 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:614$3254 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:615$3256 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3276 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3285 ($eq).
Removed top 30 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3315 ($lt).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3358 ($ne).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3363 ($ne).
Removed top 3 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3383 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3388 ($eq).
Removed top 23 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3420 ($shiftx).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3422 ($shiftx).
Removed top 27 bits (of 32) from port A of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3438 ($neg).
Converting cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3438 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3438 ($neg).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3444 ($and).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3855 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3898 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4098_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4294_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4499_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4695_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$4899_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5174_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5621_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5646_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5678_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5745_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5780_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5816_CMP0 ($eq).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6316 ($pmux).
Removed top 13 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$6324 ($pmux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2461 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2461 ($add).
Removed top 13 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2475 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2476 ($and).
Removed top 13 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:375$2477 ($and).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:446$2689 ($eq).
Removed top 27 bits (of 32) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2711 ($neg).
Converting cell demo.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2711 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2711 ($neg).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:461$2715 ($not).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2741 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2745 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2749 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2753 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2757 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2761 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2765 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2769 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2773 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2777 ($xor).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2780 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:533$2883 ($not).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:605$2973 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3035 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3035 ($add).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13215 ($mux).
Removed top 6 bits (of 7) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13329 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$13608_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:195:make_patterns_logic$18059 ($ne).
Removed top 1 bits (of 9) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7119 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1949 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1936 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1936 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:281$1926 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1914 ($add).
Removed top 14 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1914 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:130$1898 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1897 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1897 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:116$3102 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3098 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3098 ($add).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3801 ($pmux).
Removed top 13 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3808 ($pmux).
Removed top 6 bits (of 7) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$12987 ($mux).
Removed top 13 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3655 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$3725 ($mux).
Removed top 6 bits (of 7) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$12830 ($mux).
Removed top 13 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3445 ($or).
Removed top 13 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3445 ($or).
Removed top 13 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3445 ($or).
Removed top 13 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3444 ($and).
Removed top 13 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3444 ($and).
Removed top 13 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3443 ($not).
Removed top 13 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3443 ($not).
Removed top 13 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shift$../../../usb_cdc/ctrl_endp.v:0$3439 ($shift).
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$add$../hdl/demo/app.v:222$1359_Y.
Removed top 24 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:165$1311_Y.
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:360$1414_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3098_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3548_Y.
Removed top 27 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3550_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3600_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3611_Y.
Removed top 8 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0].
Removed top 27 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3502_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3527_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3490_Y.
Removed top 27 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3468_Y.
Removed top 13 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$2\in_toggle_reset[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$2\out_toggle_reset[15:0].
Removed top 13 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$3\in_toggle_reset[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$3\out_toggle_reset[15:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$4\in_data[7:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$5\in_data[7:0].
Removed top 25 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3214_Y.
Removed top 13 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3444_Y.
Removed top 13 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3443_Y.
Removed top 13 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shift$../../../usb_cdc/ctrl_endp.v:0$3439_Y.
Removed top 6 bits (of 7) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0].
Removed top 6 bits (of 7) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\addr_d[6:0].
Removed top 6 bits (of 7) from wire demo.$flatten\u_usb_cdc.\u_sie.$5\addr_d[6:0].
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2461_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3035_Y.
Removed top 15 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:461$2714_Y.
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$13215_Y.
Removed top 1 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shift$../../../usb_cdc/sie.v:0$2712_Y.
Removed top 1 bits (of 9) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$8\shift_register_d[8:0].
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1897_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17_Y.
Removed top 2 bits (of 3) from wire demo.led.

15.14. Executing PEEPOPT pass (run peephole optimizers).

15.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 37 unused wires.
<suppressed ~1 debug messages>

15.16. Executing SHARE pass (SAT-based resource sharing).

15.17. Executing TECHMAP pass (map to technology primitives).

15.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

15.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

15.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $flatten\u_app.$add$../hdl/demo/app.v:222$1359 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:165$1311 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:360$1414 ($sub).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
  creating $macc model for $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3098 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3548 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3550 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3598 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3502 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3527 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3488 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3214 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3438 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2461 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3035 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2711 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1897 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1914 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1936 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1936.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1914.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1897.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2711.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3035.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2461.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3438.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3214.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3488.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3527.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3502.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3598.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3550.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3548.
  creating $alu model for $macc $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3098.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:360$1414.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:165$1311.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/demo/app.v:222$1359.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3315 ($lt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3285 ($eq): merged with $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3315.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3363 ($ne): merged with $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3315.
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3315, $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3285, $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3363: $auto$alumacc.cc:485:replace_alu$18596
  creating $alu cell for $flatten\u_app.$add$../hdl/demo/app.v:222$1359: $auto$alumacc.cc:485:replace_alu$18609
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:165$1311: $auto$alumacc.cc:485:replace_alu$18612
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:360$1414: $auto$alumacc.cc:485:replace_alu$18615
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240: $auto$alumacc.cc:485:replace_alu$18618
  creating $alu cell for $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$3098: $auto$alumacc.cc:485:replace_alu$18621
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3548: $auto$alumacc.cc:485:replace_alu$18624
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3550: $auto$alumacc.cc:485:replace_alu$18627
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3598: $auto$alumacc.cc:485:replace_alu$18630
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3502: $auto$alumacc.cc:485:replace_alu$18633
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3527: $auto$alumacc.cc:485:replace_alu$18636
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3488: $auto$alumacc.cc:485:replace_alu$18639
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3214: $auto$alumacc.cc:485:replace_alu$18642
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3438: $auto$alumacc.cc:485:replace_alu$18645
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2461: $auto$alumacc.cc:485:replace_alu$18648
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$3035: $auto$alumacc.cc:485:replace_alu$18651
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2711: $auto$alumacc.cc:485:replace_alu$18654
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1897: $auto$alumacc.cc:485:replace_alu$18657
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1914: $auto$alumacc.cc:485:replace_alu$18660
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1936: $auto$alumacc.cc:485:replace_alu$18663
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20: $auto$alumacc.cc:485:replace_alu$18666
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17: $auto$alumacc.cc:485:replace_alu$18669
  created 22 $alu and 0 $macc cells.

15.21. Executing OPT pass (performing simple optimizations).

15.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~226 debug messages>

15.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

15.21.6. Executing OPT_DFF pass (perform DFF optimizations).

15.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

15.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.9. Rerunning OPT passes. (Maybe there is more to do..)

15.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~227 debug messages>

15.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.21.13. Executing OPT_DFF pass (perform DFF optimizations).

15.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.16. Finished OPT passes. (There is nothing left to do.)

15.22. Executing MEMORY pass.

15.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

15.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

15.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

15.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

15.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

15.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

15.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

15.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

15.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

15.25. Executing TECHMAP pass (map to technology primitives).

15.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

15.25.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

15.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

15.26. Executing ICE40_BRAMINIT pass.

15.27. Executing OPT pass (performing simple optimizations).

15.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~689 debug messages>

15.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~252 debug messages>
Removed a total of 84 cells.

15.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$18071 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$15326_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).
Adding EN signal on $auto$ff.cc:266:slice$18079 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$15333_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).
Adding EN signal on $auto$ff.cc:266:slice$18084 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$procmux$15319_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).

15.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 2 unused cells and 711 unused wires.
<suppressed ~4 debug messages>

15.27.5. Rerunning OPT passes. (Removed registers in this run.)

15.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~4 debug messages>

15.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$18076 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.in_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$18068 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\out_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.out_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$18065 ($adffe) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_zlp_d[15:0] [2:0], Q = \u_usb_cdc.u_sie.in_zlp_q [2:0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$19512 ($adffe) from module demo.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$19502 ($adffe) from module demo.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$19478 ($adffe) from module demo.

15.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

15.27.10. Rerunning OPT passes. (Removed registers in this run.)

15.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~61 debug messages>

15.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

15.27.13. Executing OPT_DFF pass (perform DFF optimizations).

15.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

15.27.15. Finished fast OPT passes.

15.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

15.29. Executing OPT pass (performing simple optimizations).

15.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~165 debug messages>

15.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$19511: { $auto$opt_dff.cc:194:make_patterns_logic$19504 $auto$opt_dff.cc:194:make_patterns_logic$19506 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2450_Y $auto$rtlil.cc:2371:Not$18093 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$19477: { $auto$opt_dff.cc:194:make_patterns_logic$19454 $auto$opt_dff.cc:194:make_patterns_logic$19458 $auto$opt_dff.cc:194:make_patterns_logic$19462 $auto$opt_dff.cc:194:make_patterns_logic$19466 $auto$opt_dff.cc:194:make_patterns_logic$19470 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2450_Y $auto$opt_dff.cc:194:make_patterns_logic$19452 $auto$opt_dff.cc:194:make_patterns_logic$19456 $auto$opt_dff.cc:194:make_patterns_logic$19468 $auto$opt_dff.cc:194:make_patterns_logic$19472 $auto$opt_dff.cc:194:make_patterns_logic$19464 $auto$opt_dff.cc:194:make_patterns_logic$19460 $auto$rtlil.cc:2371:Not$18093 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$19450: { $auto$opt_dff.cc:194:make_patterns_logic$19439 $auto$opt_dff.cc:194:make_patterns_logic$19441 $auto$opt_dff.cc:194:make_patterns_logic$19437 $auto$opt_dff.cc:194:make_patterns_logic$19443 $auto$opt_dff.cc:194:make_patterns_logic$19445 $auto$opt_dff.cc:194:make_patterns_logic$19447 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$18085 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$19420: { $auto$opt_dff.cc:194:make_patterns_logic$19411 $auto$opt_dff.cc:194:make_patterns_logic$19413 $auto$opt_dff.cc:194:make_patterns_logic$19415 $auto$opt_dff.cc:194:make_patterns_logic$19417 $auto$opt_dff.cc:194:make_patterns_logic$18072 \u_usb_cdc.clk_gate }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$19435: { $auto$opt_dff.cc:194:make_patterns_logic$19426 $auto$opt_dff.cc:194:make_patterns_logic$19428 $auto$opt_dff.cc:194:make_patterns_logic$19424 $auto$opt_dff.cc:194:make_patterns_logic$19430 $auto$opt_dff.cc:194:make_patterns_logic$19432 $auto$opt_dff.cc:194:make_patterns_logic$19422 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$18080 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$19501: { $auto$opt_dff.cc:194:make_patterns_logic$19496 $auto$opt_dff.cc:194:make_patterns_logic$19462 $auto$opt_dff.cc:194:make_patterns_logic$19466 $auto$opt_dff.cc:194:make_patterns_logic$19470 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2450_Y $auto$opt_dff.cc:194:make_patterns_logic$19452 $auto$opt_dff.cc:194:make_patterns_logic$19468 $auto$opt_dff.cc:194:make_patterns_logic$19464 $auto$rtlil.cc:2371:Not$18093 $auto$opt_dff.cc:194:make_patterns_logic$18122 $auto$opt_dff.cc:194:make_patterns_logic$18124 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$10144: { $flatten\u_app.$procmux$10142_CMP $flatten\u_app.$procmux$10015_CMP $flatten\u_app.$procmux$10156_CMP $flatten\u_app.$procmux$10155_CMP $flatten\u_app.$procmux$10154_CMP $flatten\u_app.$procmux$10153_CMP $auto$opt_reduce.cc:134:opt_pmux$19538 $flatten\u_app.$procmux$10150_CMP $flatten\u_app.$procmux$10149_CMP $flatten\u_app.$procmux$10148_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8172: $auto$opt_reduce.cc:134:opt_pmux$19540
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8289: $auto$opt_reduce.cc:134:opt_pmux$19542
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$8417: $auto$opt_reduce.cc:134:opt_pmux$19544
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8447:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$19211 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [25] $auto$opt_expr.cc:205:group_cell_inputs$19211 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19211 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [15] $auto$opt_expr.cc:205:group_cell_inputs$19211 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19211 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19211 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19211 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19211 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$19211 [30] $auto$opt_expr.cc:205:group_cell_inputs$19211 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$19211 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$19211 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$19211 [27] $auto$opt_expr.cc:205:group_cell_inputs$19211 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$19211 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$19211 [2] $auto$opt_expr.cc:205:group_cell_inputs$19211 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$19211 [1] $auto$opt_expr.cc:205:group_cell_inputs$19211 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$19211 [0] $auto$opt_expr.cc:205:group_cell_inputs$19211 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19211 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1450 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$19211 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8462:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$19182 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [25] $auto$opt_expr.cc:205:group_cell_inputs$19182 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19182 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [15] $auto$opt_expr.cc:205:group_cell_inputs$19182 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19182 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19182 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19182 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19182 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$19182 [30] $auto$opt_expr.cc:205:group_cell_inputs$19182 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$19182 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$19182 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$19182 [27] $auto$opt_expr.cc:205:group_cell_inputs$19182 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$19182 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$19182 [2] $auto$opt_expr.cc:205:group_cell_inputs$19182 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$19182 [1] $auto$opt_expr.cc:205:group_cell_inputs$19182 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$19182 [0] $auto$opt_expr.cc:205:group_cell_inputs$19182 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [31] $auto$opt_expr.cc:205:group_cell_inputs$19211 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [25] $auto$opt_expr.cc:205:group_cell_inputs$19211 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19211 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [15] $auto$opt_expr.cc:205:group_cell_inputs$19211 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19211 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19211 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19211 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19182 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$19211 [13] $auto$opt_expr.cc:205:group_cell_inputs$19211 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [22] $auto$opt_expr.cc:205:group_cell_inputs$19211 [6] $auto$opt_expr.cc:205:group_cell_inputs$19211 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$19211 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [7] $auto$opt_expr.cc:205:group_cell_inputs$19211 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [4] $auto$opt_expr.cc:205:group_cell_inputs$19211 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [31] $auto$opt_expr.cc:205:group_cell_inputs$19211 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [25] $auto$opt_expr.cc:205:group_cell_inputs$19211 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [21] $auto$opt_expr.cc:205:group_cell_inputs$19211 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [15] $auto$opt_expr.cc:205:group_cell_inputs$19211 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1446 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$19182 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8477:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$19153 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [25] $auto$opt_expr.cc:205:group_cell_inputs$19153 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19153 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [15] $auto$opt_expr.cc:205:group_cell_inputs$19153 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19153 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19153 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19153 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19153 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$19153 [30] $auto$opt_expr.cc:205:group_cell_inputs$19153 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$19153 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$19153 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$19153 [27] $auto$opt_expr.cc:205:group_cell_inputs$19153 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$19153 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$19153 [2] $auto$opt_expr.cc:205:group_cell_inputs$19153 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$19153 [1] $auto$opt_expr.cc:205:group_cell_inputs$19153 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$19153 [0] $auto$opt_expr.cc:205:group_cell_inputs$19153 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [31] $auto$opt_expr.cc:205:group_cell_inputs$19182 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [25] $auto$opt_expr.cc:205:group_cell_inputs$19182 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19182 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [15] $auto$opt_expr.cc:205:group_cell_inputs$19182 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19182 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19182 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19182 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19153 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$19182 [13] $auto$opt_expr.cc:205:group_cell_inputs$19182 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [22] $auto$opt_expr.cc:205:group_cell_inputs$19182 [6] $auto$opt_expr.cc:205:group_cell_inputs$19182 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$19182 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [7] $auto$opt_expr.cc:205:group_cell_inputs$19182 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [4] $auto$opt_expr.cc:205:group_cell_inputs$19182 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [31] $auto$opt_expr.cc:205:group_cell_inputs$19182 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [25] $auto$opt_expr.cc:205:group_cell_inputs$19182 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [21] $auto$opt_expr.cc:205:group_cell_inputs$19182 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [15] $auto$opt_expr.cc:205:group_cell_inputs$19182 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1442 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$19153 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8492:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$19124 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [25] $auto$opt_expr.cc:205:group_cell_inputs$19124 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19124 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [15] $auto$opt_expr.cc:205:group_cell_inputs$19124 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19124 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19124 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19124 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19124 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$19124 [30] $auto$opt_expr.cc:205:group_cell_inputs$19124 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$19124 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$19124 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$19124 [27] $auto$opt_expr.cc:205:group_cell_inputs$19124 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$19124 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$19124 [2] $auto$opt_expr.cc:205:group_cell_inputs$19124 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$19124 [1] $auto$opt_expr.cc:205:group_cell_inputs$19124 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$19124 [0] $auto$opt_expr.cc:205:group_cell_inputs$19124 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [31] $auto$opt_expr.cc:205:group_cell_inputs$19153 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [25] $auto$opt_expr.cc:205:group_cell_inputs$19153 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19153 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [15] $auto$opt_expr.cc:205:group_cell_inputs$19153 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19153 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19153 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19153 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19124 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$19153 [13] $auto$opt_expr.cc:205:group_cell_inputs$19153 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [22] $auto$opt_expr.cc:205:group_cell_inputs$19153 [6] $auto$opt_expr.cc:205:group_cell_inputs$19153 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$19153 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [7] $auto$opt_expr.cc:205:group_cell_inputs$19153 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [4] $auto$opt_expr.cc:205:group_cell_inputs$19153 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [31] $auto$opt_expr.cc:205:group_cell_inputs$19153 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [25] $auto$opt_expr.cc:205:group_cell_inputs$19153 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [21] $auto$opt_expr.cc:205:group_cell_inputs$19153 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [15] $auto$opt_expr.cc:205:group_cell_inputs$19153 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1438 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$19124 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8507:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$19095 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [25] $auto$opt_expr.cc:205:group_cell_inputs$19095 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19095 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [15] $auto$opt_expr.cc:205:group_cell_inputs$19095 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19095 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19095 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19095 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19095 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$19095 [30] $auto$opt_expr.cc:205:group_cell_inputs$19095 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$19095 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$19095 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$19095 [27] $auto$opt_expr.cc:205:group_cell_inputs$19095 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$19095 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$19095 [2] $auto$opt_expr.cc:205:group_cell_inputs$19095 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$19095 [1] $auto$opt_expr.cc:205:group_cell_inputs$19095 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$19095 [0] $auto$opt_expr.cc:205:group_cell_inputs$19095 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [31] $auto$opt_expr.cc:205:group_cell_inputs$19124 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [25] $auto$opt_expr.cc:205:group_cell_inputs$19124 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19124 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [15] $auto$opt_expr.cc:205:group_cell_inputs$19124 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19124 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19124 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19124 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19095 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$19124 [13] $auto$opt_expr.cc:205:group_cell_inputs$19124 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [22] $auto$opt_expr.cc:205:group_cell_inputs$19124 [6] $auto$opt_expr.cc:205:group_cell_inputs$19124 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$19124 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [7] $auto$opt_expr.cc:205:group_cell_inputs$19124 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [4] $auto$opt_expr.cc:205:group_cell_inputs$19124 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [31] $auto$opt_expr.cc:205:group_cell_inputs$19124 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [25] $auto$opt_expr.cc:205:group_cell_inputs$19124 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [21] $auto$opt_expr.cc:205:group_cell_inputs$19124 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [15] $auto$opt_expr.cc:205:group_cell_inputs$19124 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1434 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$19095 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8522:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$19066 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [25] $auto$opt_expr.cc:205:group_cell_inputs$19066 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19066 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [15] $auto$opt_expr.cc:205:group_cell_inputs$19066 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19066 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19066 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19066 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19066 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$19066 [30] $auto$opt_expr.cc:205:group_cell_inputs$19066 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$19066 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$19066 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$19066 [27] $auto$opt_expr.cc:205:group_cell_inputs$19066 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$19066 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$19066 [2] $auto$opt_expr.cc:205:group_cell_inputs$19066 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$19066 [1] $auto$opt_expr.cc:205:group_cell_inputs$19066 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$19066 [0] $auto$opt_expr.cc:205:group_cell_inputs$19066 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [31] $auto$opt_expr.cc:205:group_cell_inputs$19095 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [25] $auto$opt_expr.cc:205:group_cell_inputs$19095 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19095 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [15] $auto$opt_expr.cc:205:group_cell_inputs$19095 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19095 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19095 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19095 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19066 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$19095 [13] $auto$opt_expr.cc:205:group_cell_inputs$19095 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [22] $auto$opt_expr.cc:205:group_cell_inputs$19095 [6] $auto$opt_expr.cc:205:group_cell_inputs$19095 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$19095 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [7] $auto$opt_expr.cc:205:group_cell_inputs$19095 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [4] $auto$opt_expr.cc:205:group_cell_inputs$19095 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [31] $auto$opt_expr.cc:205:group_cell_inputs$19095 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [25] $auto$opt_expr.cc:205:group_cell_inputs$19095 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [21] $auto$opt_expr.cc:205:group_cell_inputs$19095 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [15] $auto$opt_expr.cc:205:group_cell_inputs$19095 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1430 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$19066 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8537:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$19037 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [25] $auto$opt_expr.cc:205:group_cell_inputs$19037 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19037 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [15] $auto$opt_expr.cc:205:group_cell_inputs$19037 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19037 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19037 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19037 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19037 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$19037 [30] $auto$opt_expr.cc:205:group_cell_inputs$19037 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$19037 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$19037 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$19037 [27] $auto$opt_expr.cc:205:group_cell_inputs$19037 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$19037 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$19037 [2] $auto$opt_expr.cc:205:group_cell_inputs$19037 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$19037 [1] $auto$opt_expr.cc:205:group_cell_inputs$19037 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$19037 [0] $auto$opt_expr.cc:205:group_cell_inputs$19037 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [31] $auto$opt_expr.cc:205:group_cell_inputs$19066 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [25] $auto$opt_expr.cc:205:group_cell_inputs$19066 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19066 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [15] $auto$opt_expr.cc:205:group_cell_inputs$19066 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19066 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19066 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19066 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19037 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$19066 [13] $auto$opt_expr.cc:205:group_cell_inputs$19066 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [22] $auto$opt_expr.cc:205:group_cell_inputs$19066 [6] $auto$opt_expr.cc:205:group_cell_inputs$19066 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$19066 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [7] $auto$opt_expr.cc:205:group_cell_inputs$19066 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [4] $auto$opt_expr.cc:205:group_cell_inputs$19066 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [31] $auto$opt_expr.cc:205:group_cell_inputs$19066 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [25] $auto$opt_expr.cc:205:group_cell_inputs$19066 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [21] $auto$opt_expr.cc:205:group_cell_inputs$19066 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [15] $auto$opt_expr.cc:205:group_cell_inputs$19066 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1426 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$19037 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8552:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$18805 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$18805 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$18805 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$18805 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$18805 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$18805 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$18805 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [31] $auto$opt_expr.cc:205:group_cell_inputs$19037 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [25] $auto$opt_expr.cc:205:group_cell_inputs$19037 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19037 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [15] $auto$opt_expr.cc:205:group_cell_inputs$19037 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19037 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19037 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19037 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18805 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$19037 [13] $auto$opt_expr.cc:205:group_cell_inputs$19037 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [22] $auto$opt_expr.cc:205:group_cell_inputs$19037 [6] $auto$opt_expr.cc:205:group_cell_inputs$19037 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$19037 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [7] $auto$opt_expr.cc:205:group_cell_inputs$19037 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [4] $auto$opt_expr.cc:205:group_cell_inputs$19037 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [31] $auto$opt_expr.cc:205:group_cell_inputs$19037 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [25] $auto$opt_expr.cc:205:group_cell_inputs$19037 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [21] $auto$opt_expr.cc:205:group_cell_inputs$19037 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [15] $auto$opt_expr.cc:205:group_cell_inputs$19037 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:367$1288.$result[31:0]$1422 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8690:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$19008 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [25] $auto$opt_expr.cc:205:group_cell_inputs$19008 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19008 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [15] $auto$opt_expr.cc:205:group_cell_inputs$19008 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19008 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19008 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19008 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19008 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$19008 [30] $auto$opt_expr.cc:205:group_cell_inputs$19008 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$19008 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$19008 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$19008 [27] $auto$opt_expr.cc:205:group_cell_inputs$19008 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$19008 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$19008 [2] $auto$opt_expr.cc:205:group_cell_inputs$19008 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$19008 [1] $auto$opt_expr.cc:205:group_cell_inputs$19008 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$19008 [0] $auto$opt_expr.cc:205:group_cell_inputs$19008 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$19008 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1409 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$19008 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8706:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18979 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [25] $auto$opt_expr.cc:205:group_cell_inputs$18979 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18979 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [15] $auto$opt_expr.cc:205:group_cell_inputs$18979 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18979 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18979 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18979 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18979 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$18979 [30] $auto$opt_expr.cc:205:group_cell_inputs$18979 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$18979 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$18979 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$18979 [27] $auto$opt_expr.cc:205:group_cell_inputs$18979 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$18979 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$18979 [2] $auto$opt_expr.cc:205:group_cell_inputs$18979 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$18979 [1] $auto$opt_expr.cc:205:group_cell_inputs$18979 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$18979 [0] $auto$opt_expr.cc:205:group_cell_inputs$18979 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [31] $auto$opt_expr.cc:205:group_cell_inputs$19008 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [25] $auto$opt_expr.cc:205:group_cell_inputs$19008 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$19008 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [15] $auto$opt_expr.cc:205:group_cell_inputs$19008 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$19008 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$19008 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$19008 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18979 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$19008 [13] $auto$opt_expr.cc:205:group_cell_inputs$19008 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [22] $auto$opt_expr.cc:205:group_cell_inputs$19008 [6] $auto$opt_expr.cc:205:group_cell_inputs$19008 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$19008 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [7] $auto$opt_expr.cc:205:group_cell_inputs$19008 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [4] $auto$opt_expr.cc:205:group_cell_inputs$19008 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [31] $auto$opt_expr.cc:205:group_cell_inputs$19008 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [25] $auto$opt_expr.cc:205:group_cell_inputs$19008 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [21] $auto$opt_expr.cc:205:group_cell_inputs$19008 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [15] $auto$opt_expr.cc:205:group_cell_inputs$19008 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1405 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$18979 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8722:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18950 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [25] $auto$opt_expr.cc:205:group_cell_inputs$18950 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18950 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [15] $auto$opt_expr.cc:205:group_cell_inputs$18950 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18950 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18950 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18950 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18950 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$18950 [30] $auto$opt_expr.cc:205:group_cell_inputs$18950 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$18950 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$18950 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$18950 [27] $auto$opt_expr.cc:205:group_cell_inputs$18950 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$18950 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$18950 [2] $auto$opt_expr.cc:205:group_cell_inputs$18950 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$18950 [1] $auto$opt_expr.cc:205:group_cell_inputs$18950 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$18950 [0] $auto$opt_expr.cc:205:group_cell_inputs$18950 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [31] $auto$opt_expr.cc:205:group_cell_inputs$18979 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [25] $auto$opt_expr.cc:205:group_cell_inputs$18979 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18979 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [15] $auto$opt_expr.cc:205:group_cell_inputs$18979 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18979 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18979 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18979 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18950 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$18979 [13] $auto$opt_expr.cc:205:group_cell_inputs$18979 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [22] $auto$opt_expr.cc:205:group_cell_inputs$18979 [6] $auto$opt_expr.cc:205:group_cell_inputs$18979 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$18979 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [7] $auto$opt_expr.cc:205:group_cell_inputs$18979 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [4] $auto$opt_expr.cc:205:group_cell_inputs$18979 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [31] $auto$opt_expr.cc:205:group_cell_inputs$18979 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [25] $auto$opt_expr.cc:205:group_cell_inputs$18979 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [21] $auto$opt_expr.cc:205:group_cell_inputs$18979 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [15] $auto$opt_expr.cc:205:group_cell_inputs$18979 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1401 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$18950 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8738:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18921 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [25] $auto$opt_expr.cc:205:group_cell_inputs$18921 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18921 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [15] $auto$opt_expr.cc:205:group_cell_inputs$18921 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18921 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18921 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18921 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18921 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$18921 [30] $auto$opt_expr.cc:205:group_cell_inputs$18921 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$18921 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$18921 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$18921 [27] $auto$opt_expr.cc:205:group_cell_inputs$18921 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$18921 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$18921 [2] $auto$opt_expr.cc:205:group_cell_inputs$18921 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$18921 [1] $auto$opt_expr.cc:205:group_cell_inputs$18921 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$18921 [0] $auto$opt_expr.cc:205:group_cell_inputs$18921 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [31] $auto$opt_expr.cc:205:group_cell_inputs$18950 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [25] $auto$opt_expr.cc:205:group_cell_inputs$18950 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18950 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [15] $auto$opt_expr.cc:205:group_cell_inputs$18950 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18950 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18950 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18950 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18921 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$18950 [13] $auto$opt_expr.cc:205:group_cell_inputs$18950 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [22] $auto$opt_expr.cc:205:group_cell_inputs$18950 [6] $auto$opt_expr.cc:205:group_cell_inputs$18950 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$18950 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [7] $auto$opt_expr.cc:205:group_cell_inputs$18950 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [4] $auto$opt_expr.cc:205:group_cell_inputs$18950 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [31] $auto$opt_expr.cc:205:group_cell_inputs$18950 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [25] $auto$opt_expr.cc:205:group_cell_inputs$18950 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [21] $auto$opt_expr.cc:205:group_cell_inputs$18950 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [15] $auto$opt_expr.cc:205:group_cell_inputs$18950 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1397 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$18921 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8754:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18892 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [25] $auto$opt_expr.cc:205:group_cell_inputs$18892 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18892 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [15] $auto$opt_expr.cc:205:group_cell_inputs$18892 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18892 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18892 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18892 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18892 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$18892 [30] $auto$opt_expr.cc:205:group_cell_inputs$18892 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$18892 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$18892 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$18892 [27] $auto$opt_expr.cc:205:group_cell_inputs$18892 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$18892 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$18892 [2] $auto$opt_expr.cc:205:group_cell_inputs$18892 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$18892 [1] $auto$opt_expr.cc:205:group_cell_inputs$18892 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$18892 [0] $auto$opt_expr.cc:205:group_cell_inputs$18892 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [31] $auto$opt_expr.cc:205:group_cell_inputs$18921 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [25] $auto$opt_expr.cc:205:group_cell_inputs$18921 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18921 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [15] $auto$opt_expr.cc:205:group_cell_inputs$18921 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18921 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18921 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18921 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18892 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$18921 [13] $auto$opt_expr.cc:205:group_cell_inputs$18921 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [22] $auto$opt_expr.cc:205:group_cell_inputs$18921 [6] $auto$opt_expr.cc:205:group_cell_inputs$18921 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$18921 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [7] $auto$opt_expr.cc:205:group_cell_inputs$18921 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [4] $auto$opt_expr.cc:205:group_cell_inputs$18921 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [31] $auto$opt_expr.cc:205:group_cell_inputs$18921 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [25] $auto$opt_expr.cc:205:group_cell_inputs$18921 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [21] $auto$opt_expr.cc:205:group_cell_inputs$18921 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [15] $auto$opt_expr.cc:205:group_cell_inputs$18921 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1393 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$18892 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8770:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18863 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [25] $auto$opt_expr.cc:205:group_cell_inputs$18863 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18863 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [15] $auto$opt_expr.cc:205:group_cell_inputs$18863 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18863 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18863 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18863 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18863 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$18863 [30] $auto$opt_expr.cc:205:group_cell_inputs$18863 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$18863 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$18863 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$18863 [27] $auto$opt_expr.cc:205:group_cell_inputs$18863 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$18863 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$18863 [2] $auto$opt_expr.cc:205:group_cell_inputs$18863 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$18863 [1] $auto$opt_expr.cc:205:group_cell_inputs$18863 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$18863 [0] $auto$opt_expr.cc:205:group_cell_inputs$18863 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [31] $auto$opt_expr.cc:205:group_cell_inputs$18892 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [25] $auto$opt_expr.cc:205:group_cell_inputs$18892 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18892 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [15] $auto$opt_expr.cc:205:group_cell_inputs$18892 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18892 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18892 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18892 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18863 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$18892 [13] $auto$opt_expr.cc:205:group_cell_inputs$18892 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [22] $auto$opt_expr.cc:205:group_cell_inputs$18892 [6] $auto$opt_expr.cc:205:group_cell_inputs$18892 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$18892 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [7] $auto$opt_expr.cc:205:group_cell_inputs$18892 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [4] $auto$opt_expr.cc:205:group_cell_inputs$18892 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [31] $auto$opt_expr.cc:205:group_cell_inputs$18892 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [25] $auto$opt_expr.cc:205:group_cell_inputs$18892 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [21] $auto$opt_expr.cc:205:group_cell_inputs$18892 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [15] $auto$opt_expr.cc:205:group_cell_inputs$18892 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1389 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$18863 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8786:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18834 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [25] $auto$opt_expr.cc:205:group_cell_inputs$18834 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18834 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [15] $auto$opt_expr.cc:205:group_cell_inputs$18834 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18834 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18834 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18834 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18834 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$18834 [30] $auto$opt_expr.cc:205:group_cell_inputs$18834 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$18834 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$18834 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$18834 [27] $auto$opt_expr.cc:205:group_cell_inputs$18834 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$18834 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$18834 [2] $auto$opt_expr.cc:205:group_cell_inputs$18834 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$18834 [1] $auto$opt_expr.cc:205:group_cell_inputs$18834 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$18834 [0] $auto$opt_expr.cc:205:group_cell_inputs$18834 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [31] $auto$opt_expr.cc:205:group_cell_inputs$18863 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [25] $auto$opt_expr.cc:205:group_cell_inputs$18863 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18863 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [15] $auto$opt_expr.cc:205:group_cell_inputs$18863 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18863 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18863 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18863 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18834 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$18863 [13] $auto$opt_expr.cc:205:group_cell_inputs$18863 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [22] $auto$opt_expr.cc:205:group_cell_inputs$18863 [6] $auto$opt_expr.cc:205:group_cell_inputs$18863 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$18863 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [7] $auto$opt_expr.cc:205:group_cell_inputs$18863 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [4] $auto$opt_expr.cc:205:group_cell_inputs$18863 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [31] $auto$opt_expr.cc:205:group_cell_inputs$18863 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [25] $auto$opt_expr.cc:205:group_cell_inputs$18863 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [21] $auto$opt_expr.cc:205:group_cell_inputs$18863 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [15] $auto$opt_expr.cc:205:group_cell_inputs$18863 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1385 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$18834 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$8802:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$18805 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$18805 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$18805 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$18805 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$18805 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$18805 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$18805 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [31] $auto$opt_expr.cc:205:group_cell_inputs$18834 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [25] $auto$opt_expr.cc:205:group_cell_inputs$18834 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$18834 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [15] $auto$opt_expr.cc:205:group_cell_inputs$18834 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$18834 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$18834 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$18834 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18805 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$18834 [13] $auto$opt_expr.cc:205:group_cell_inputs$18834 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [22] $auto$opt_expr.cc:205:group_cell_inputs$18834 [6] $auto$opt_expr.cc:205:group_cell_inputs$18834 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$18834 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [7] $auto$opt_expr.cc:205:group_cell_inputs$18834 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [4] $auto$opt_expr.cc:205:group_cell_inputs$18834 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [31] $auto$opt_expr.cc:205:group_cell_inputs$18834 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [25] $auto$opt_expr.cc:205:group_cell_inputs$18834 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [21] $auto$opt_expr.cc:205:group_cell_inputs$18834 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [15] $auto$opt_expr.cc:205:group_cell_inputs$18834 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:355$1287.$result[31:0]$1381 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$9376:
      Old ports: A=4'0001, B=4'0101, Y=$flatten\u_app.$11\state_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.$11\state_d[3:0] [2]
      New connections: { $flatten\u_app.$11\state_d[3:0] [3] $flatten\u_app.$11\state_d[3:0] [1:0] } = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:43$3048:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
      New connections: { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [15:9] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [7:1] } = { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3551:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$18563 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3551_Y
      New ports: A=$auto$wreduce.cc:455:run$18563 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3551_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3551_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$5220:
      Old ports: A=2'11, B=2'10, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d
      New ports: A=1'1, B=1'0, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d [0]
      New connections: \u_usb_cdc.u_ctrl_endp.dev_state_d [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10611:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2807 [14] $auto$opt_expr.cc:205:group_cell_inputs$18736 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2807 [1] $auto$opt_expr.cc:205:group_cell_inputs$18736 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18736 [14] $auto$opt_expr.cc:205:group_cell_inputs$18736 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$18736 [13] $auto$opt_expr.cc:205:group_cell_inputs$18736 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2854 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$18743 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2854 [1] $auto$opt_expr.cc:205:group_cell_inputs$18743 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2807 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2807 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18736 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2854 [15] $auto$opt_expr.cc:205:group_cell_inputs$18743 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2854 [14] $auto$opt_expr.cc:205:group_cell_inputs$18743 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2854 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18736 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10622:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2803 [14] $auto$opt_expr.cc:205:group_cell_inputs$18729 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2803 [1] $auto$opt_expr.cc:205:group_cell_inputs$18729 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18729 [14] $auto$opt_expr.cc:205:group_cell_inputs$18729 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$18729 [13] $auto$opt_expr.cc:205:group_cell_inputs$18729 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2807 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$18736 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2807 [1] $auto$opt_expr.cc:205:group_cell_inputs$18736 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2803 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2803 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18729 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2807 [15] $auto$opt_expr.cc:205:group_cell_inputs$18736 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2807 [14] $auto$opt_expr.cc:205:group_cell_inputs$18736 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2807 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18729 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10633:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2799 [14] $auto$opt_expr.cc:205:group_cell_inputs$18722 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2799 [1] $auto$opt_expr.cc:205:group_cell_inputs$18722 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18722 [14] $auto$opt_expr.cc:205:group_cell_inputs$18722 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$18722 [13] $auto$opt_expr.cc:205:group_cell_inputs$18722 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2803 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$18729 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2803 [1] $auto$opt_expr.cc:205:group_cell_inputs$18729 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2799 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2799 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18722 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2803 [15] $auto$opt_expr.cc:205:group_cell_inputs$18729 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2803 [14] $auto$opt_expr.cc:205:group_cell_inputs$18729 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2803 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18722 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10644:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2795 [14] $auto$opt_expr.cc:205:group_cell_inputs$18715 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2795 [1] $auto$opt_expr.cc:205:group_cell_inputs$18715 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18715 [14] $auto$opt_expr.cc:205:group_cell_inputs$18715 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$18715 [13] $auto$opt_expr.cc:205:group_cell_inputs$18715 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2799 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$18722 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2799 [1] $auto$opt_expr.cc:205:group_cell_inputs$18722 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2795 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2795 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18715 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2799 [15] $auto$opt_expr.cc:205:group_cell_inputs$18722 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2799 [14] $auto$opt_expr.cc:205:group_cell_inputs$18722 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2799 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18715 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10655:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2791 [14] $auto$opt_expr.cc:205:group_cell_inputs$18708 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2791 [1] $auto$opt_expr.cc:205:group_cell_inputs$18708 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18708 [14] $auto$opt_expr.cc:205:group_cell_inputs$18708 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$18708 [13] $auto$opt_expr.cc:205:group_cell_inputs$18708 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2795 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$18715 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2795 [1] $auto$opt_expr.cc:205:group_cell_inputs$18715 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2791 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2791 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18708 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2795 [15] $auto$opt_expr.cc:205:group_cell_inputs$18715 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2795 [14] $auto$opt_expr.cc:205:group_cell_inputs$18715 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2795 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18708 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10666:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2787 [14] $auto$opt_expr.cc:205:group_cell_inputs$18701 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2787 [1] $auto$opt_expr.cc:205:group_cell_inputs$18701 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18701 [14] $auto$opt_expr.cc:205:group_cell_inputs$18701 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$18701 [13] $auto$opt_expr.cc:205:group_cell_inputs$18701 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2791 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$18708 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2791 [1] $auto$opt_expr.cc:205:group_cell_inputs$18708 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2787 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2787 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18701 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2791 [15] $auto$opt_expr.cc:205:group_cell_inputs$18708 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2791 [14] $auto$opt_expr.cc:205:group_cell_inputs$18708 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2791 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18701 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10818:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10839:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$11301:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18694 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$18694 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2787 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$18701 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2787 [1] $auto$opt_expr.cc:205:group_cell_inputs$18701 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18694 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2787 [15] $auto$opt_expr.cc:205:group_cell_inputs$18701 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2787 [14] $auto$opt_expr.cc:205:group_cell_inputs$18701 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2787 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$11316:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$11857:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2854 [14] $auto$opt_expr.cc:205:group_cell_inputs$18743 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2854 [1] $auto$opt_expr.cc:205:group_cell_inputs$18743 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18743 [14] $auto$opt_expr.cc:205:group_cell_inputs$18743 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$18743 [13] $auto$opt_expr.cc:205:group_cell_inputs$18743 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2815
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2854 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2417.$result[15:0]$2854 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18743 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2815 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2815 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2815 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2815 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2416.$result[15:0]$2815 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18743 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13025:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18797 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2772 [1] $auto$opt_expr.cc:205:group_cell_inputs$18797 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18797 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$18797 [3] $auto$opt_expr.cc:205:group_cell_inputs$18797 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2776
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2772 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18797 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2776 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2776 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2776 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2776 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18797 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13044:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18792 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2768 [1] $auto$opt_expr.cc:205:group_cell_inputs$18792 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18792 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$18792 [3] $auto$opt_expr.cc:205:group_cell_inputs$18792 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2772 [4] $auto$opt_expr.cc:205:group_cell_inputs$18797 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2772 [1] $auto$opt_expr.cc:205:group_cell_inputs$18797 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2768 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18792 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$18797 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2772 [4] $auto$opt_expr.cc:205:group_cell_inputs$18797 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2772 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18792 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13063:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18787 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2764 [1] $auto$opt_expr.cc:205:group_cell_inputs$18787 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18787 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$18787 [3] $auto$opt_expr.cc:205:group_cell_inputs$18787 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2768 [4] $auto$opt_expr.cc:205:group_cell_inputs$18792 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2768 [1] $auto$opt_expr.cc:205:group_cell_inputs$18792 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2764 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18787 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$18792 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2768 [4] $auto$opt_expr.cc:205:group_cell_inputs$18792 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2768 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18787 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13082:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18782 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2760 [1] $auto$opt_expr.cc:205:group_cell_inputs$18782 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18782 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$18782 [3] $auto$opt_expr.cc:205:group_cell_inputs$18782 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2764 [4] $auto$opt_expr.cc:205:group_cell_inputs$18787 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2764 [1] $auto$opt_expr.cc:205:group_cell_inputs$18787 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2760 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18782 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$18787 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2764 [4] $auto$opt_expr.cc:205:group_cell_inputs$18787 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2764 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18782 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13101:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18777 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2756 [1] $auto$opt_expr.cc:205:group_cell_inputs$18777 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18777 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$18777 [3] $auto$opt_expr.cc:205:group_cell_inputs$18777 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2760 [4] $auto$opt_expr.cc:205:group_cell_inputs$18782 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2760 [1] $auto$opt_expr.cc:205:group_cell_inputs$18782 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2756 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18777 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$18782 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2760 [4] $auto$opt_expr.cc:205:group_cell_inputs$18782 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2760 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18777 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13120:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18772 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2752 [1] $auto$opt_expr.cc:205:group_cell_inputs$18772 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18772 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$18772 [3] $auto$opt_expr.cc:205:group_cell_inputs$18772 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2756 [4] $auto$opt_expr.cc:205:group_cell_inputs$18777 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2756 [1] $auto$opt_expr.cc:205:group_cell_inputs$18777 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2752 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18772 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$18777 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2756 [4] $auto$opt_expr.cc:205:group_cell_inputs$18777 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2756 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18772 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13139:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18767 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2748 [1] $auto$opt_expr.cc:205:group_cell_inputs$18767 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18767 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$18767 [3] $auto$opt_expr.cc:205:group_cell_inputs$18767 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2752 [4] $auto$opt_expr.cc:205:group_cell_inputs$18772 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2752 [1] $auto$opt_expr.cc:205:group_cell_inputs$18772 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2748 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18767 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$18772 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2752 [4] $auto$opt_expr.cc:205:group_cell_inputs$18772 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2752 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18767 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13158:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18762 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2744 [1] $auto$opt_expr.cc:205:group_cell_inputs$18762 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18762 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$18762 [3] $auto$opt_expr.cc:205:group_cell_inputs$18762 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2748 [4] $auto$opt_expr.cc:205:group_cell_inputs$18767 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2748 [1] $auto$opt_expr.cc:205:group_cell_inputs$18767 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2744 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18762 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$18767 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2748 [4] $auto$opt_expr.cc:205:group_cell_inputs$18767 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2748 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18762 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13177:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18757 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2740 [1] $auto$opt_expr.cc:205:group_cell_inputs$18757 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18757 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$18757 [3] $auto$opt_expr.cc:205:group_cell_inputs$18757 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2744 [4] $auto$opt_expr.cc:205:group_cell_inputs$18762 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2744 [1] $auto$opt_expr.cc:205:group_cell_inputs$18762 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2740 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$18757 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$18762 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2744 [4] $auto$opt_expr.cc:205:group_cell_inputs$18762 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2744 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$18757 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13196:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$18752 [1] $auto$opt_expr.cc:205:group_cell_inputs$18752 [2] $auto$opt_expr.cc:205:group_cell_inputs$18752 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$18752 [1] $auto$wreduce.cc:455:run$18587 [1] $auto$opt_expr.cc:205:group_cell_inputs$18752 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2740 [4] $auto$opt_expr.cc:205:group_cell_inputs$18757 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2740 [1] $auto$opt_expr.cc:205:group_cell_inputs$18757 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$18752 [2] 1'1 }, B={ $auto$wreduce.cc:455:run$18587 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$18757 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2740 [4] $auto$opt_expr.cc:205:group_cell_inputs$18757 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2414.$result[4:0]$2740 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$18752 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$13215:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$18752 [1] $auto$wreduce.cc:455:run$18587 [1] $auto$opt_expr.cc:205:group_cell_inputs$18752 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$18752 [1:0]
      New connections: $auto$wreduce.cc:455:run$18587 [1] = 1'1
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$14868: $auto$opt_reduce.cc:134:opt_pmux$16423
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7119:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:455:run$18589 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$18589 [7]
      New connections: $auto$wreduce.cc:455:run$18589 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7210:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$18589 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0]
      New ports: A=$auto$wreduce.cc:455:run$18589 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7701:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$15908:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$19539: { $flatten\u_app.$procmux$10145_CMP $flatten\u_app.$procmux$10146_CMP $flatten\u_app.$procmux$10151_CMP $flatten\u_app.$procmux$10152_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$19541: { $flatten\u_app.$procmux$10145_CMP $flatten\u_app.$procmux$10146_CMP $flatten\u_app.$procmux$10151_CMP $flatten\u_app.$procmux$10152_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$19543: { $flatten\u_app.$procmux$10145_CMP $flatten\u_app.$procmux$10146_CMP $flatten\u_app.$procmux$10151_CMP $flatten\u_app.$procmux$10152_CMP }
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10959:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10977:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$11431:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$7210:
      Old ports: A=$auto$wreduce.cc:455:run$18589 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:455:run$18589 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$11097:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$11112:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$11178:
      Old ports: A=8'00000000, B=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A=7'0000000, B={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] = 1'0
  Optimizing cells in module \demo.
Performed a total of 67 changes.

15.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

15.29.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$18521 ($adffe) from module demo (D = \u_app.state_d, Q = \u_app.state_q).
Adding EN signal on $auto$ff.cc:266:slice$18506 ($adffe) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$18491 ($adffe) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$18476 ($adffe) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).

15.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3 unused cells and 15 unused wires.
<suppressed ~4 debug messages>

15.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~3 debug messages>

15.29.9. Rerunning OPT passes. (Maybe there is more to do..)

15.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~165 debug messages>

15.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$19564: { $auto$opt_dff.cc:194:make_patterns_logic$19561 $auto$opt_dff.cc:194:make_patterns_logic$18487 $auto$opt_dff.cc:194:make_patterns_logic$18481 $auto$opt_dff.cc:194:make_patterns_logic$18479 $auto$opt_dff.cc:194:make_patterns_logic$18477 $auto$opt_dff.cc:194:make_patterns_logic$18465 $auto$opt_dff.cc:194:make_patterns_logic$18434 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$19554: { $auto$opt_dff.cc:194:make_patterns_logic$18511 $auto$opt_dff.cc:194:make_patterns_logic$18509 $auto$opt_dff.cc:194:make_patterns_logic$18507 $auto$opt_dff.cc:194:make_patterns_logic$18487 $auto$opt_dff.cc:194:make_patterns_logic$18465 $auto$opt_dff.cc:194:make_patterns_logic$18434 $auto$opt_dff.cc:194:make_patterns_logic$19551 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$19549: { $auto$opt_dff.cc:194:make_patterns_logic$18554 $auto$opt_dff.cc:194:make_patterns_logic$18548 $auto$opt_dff.cc:194:make_patterns_logic$18546 $auto$opt_dff.cc:194:make_patterns_logic$18544 $auto$opt_dff.cc:194:make_patterns_logic$18542 $auto$opt_dff.cc:194:make_patterns_logic$18540 $auto$opt_dff.cc:194:make_patterns_logic$18534 $auto$opt_dff.cc:194:make_patterns_logic$18532 $auto$opt_dff.cc:194:make_patterns_logic$18530 $auto$opt_dff.cc:194:make_patterns_logic$18528 $auto$opt_dff.cc:194:make_patterns_logic$18526 $auto$opt_dff.cc:194:make_patterns_logic$18524 $auto$opt_dff.cc:194:make_patterns_logic$18522 $auto$opt_dff.cc:194:make_patterns_logic$18487 $auto$opt_dff.cc:194:make_patterns_logic$18465 $auto$opt_dff.cc:194:make_patterns_logic$18434 $auto$opt_dff.cc:194:make_patterns_logic$18381 $auto$opt_dff.cc:194:make_patterns_logic$19546 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$19559: { $auto$opt_dff.cc:194:make_patterns_logic$18496 $auto$opt_dff.cc:194:make_patterns_logic$18494 $auto$opt_dff.cc:194:make_patterns_logic$18492 $auto$opt_dff.cc:194:make_patterns_logic$18487 $auto$opt_dff.cc:194:make_patterns_logic$18465 $auto$opt_dff.cc:194:make_patterns_logic$18434 $auto$opt_dff.cc:194:make_patterns_logic$19556 }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$9751:
      Old ports: A=4'x, B=4'1000, Y=$flatten\u_app.$22\state_d[3:0]
      New ports: A=2'x, B=2'10, Y={ $flatten\u_app.$22\state_d[3:0] [3] $flatten\u_app.$22\state_d[3:0] [0] }
      New connections: $flatten\u_app.$22\state_d[3:0] [2:1] = { $flatten\u_app.$22\state_d[3:0] [0] $flatten\u_app.$22\state_d[3:0] [0] }
  Optimizing cells in module \demo.
Performed a total of 5 changes.

15.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

15.29.13. Executing OPT_DFF pass (perform DFF optimizations).

15.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 5 unused cells and 8 unused wires.
<suppressed ~6 debug messages>

15.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.29.16. Rerunning OPT passes. (Maybe there is more to do..)

15.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~165 debug messages>

15.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.29.20. Executing OPT_DFF pass (perform DFF optimizations).

15.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.29.23. Finished OPT passes. (There is nothing left to do.)

15.30. Executing ICE40_WRAPCARRY pass (wrap carries).

15.31. Executing TECHMAP pass (map to technology primitives).

15.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

15.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

15.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:7d5971b54b461b7add31f91efbc09f607cc6e9eb$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$274c8d34472ef950383656115be6e1c8ace5024c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$c9511eeb847f2aa95252b1013477609463f67ee0\_80_ice40_alu for cells of type $alu.
Using template $paramod$a950948e19702336540a1f557d0a91306bdb9188\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$3e2546d640bb80c4407ce51aec1dbdbdc5bff143\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7e3f5d4b684aa3ac379b62a08c2a9e6d6dc4bb29$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx'.

15.31.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$25883.
    dead port 2/2 on $mux $procmux$25877.
    dead port 2/2 on $mux $procmux$25871.
    dead port 2/2 on $mux $procmux$25865.
    dead port 2/2 on $mux $procmux$25859.
    dead port 2/2 on $mux $procmux$25853.
    dead port 2/2 on $mux $procmux$25847.
    dead port 2/2 on $mux $procmux$25841.
Removed 8 multiplexer ports.
<suppressed ~1820 debug messages>

15.31.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$5fb3cea3e36078ed44b85aadf768a6588af6651e\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:4e7e45ce6b7eb9978490bdc07e7e383bc38d7e34$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

15.31.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$27157.
    dead port 2/2 on $mux $procmux$27151.
    dead port 2/2 on $mux $procmux$27145.
    dead port 2/2 on $mux $procmux$27139.
Removed 4 multiplexer ports.
<suppressed ~537 debug messages>

15.31.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:53a9ac32ad51c11658ef23d5fcf8fa5cf6213ac0$paramod$a8cfcea73804d96225eed696f5f5e82df8bd3cc9\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7a3c859324006024edac794b5a24ec53756f2462$paramod$cec5ca1bfd128d9a84d9c26c6ed23b524ca7f165\_90_shift_shiftx for cells of type $shift.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:d7801926ab4ecd2bd3570493cb586bab22bf12ac$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

15.31.97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$27157.
    dead port 2/2 on $mux $procmux$27151.
    dead port 2/2 on $mux $procmux$27145.
    dead port 2/2 on $mux $procmux$27139.
Removed 4 multiplexer ports.
<suppressed ~1709 debug messages>

15.31.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

15.31.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$28489.
    dead port 2/2 on $mux $procmux$28483.
    dead port 2/2 on $mux $procmux$28477.
    dead port 2/2 on $mux $procmux$28471.
    dead port 2/2 on $mux $procmux$28465.
Removed 5 multiplexer ports.
<suppressed ~12 debug messages>

15.31.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~28 debug messages>
Removed 0 unused cells and 10 unused wires.
Using template $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

15.31.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$27157.
    dead port 2/2 on $mux $procmux$27151.
    dead port 2/2 on $mux $procmux$27145.
    dead port 2/2 on $mux $procmux$27139.
Removed 4 multiplexer ports.
<suppressed ~50 debug messages>

15.31.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

15.31.103. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$27157.
    dead port 2/2 on $mux $procmux$27151.
    dead port 2/2 on $mux $procmux$27145.
    dead port 2/2 on $mux $procmux$27139.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

15.31.104. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

15.31.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$28489.
    dead port 2/2 on $mux $procmux$28483.
    dead port 2/2 on $mux $procmux$28477.
    dead port 2/2 on $mux $procmux$28471.
    dead port 2/2 on $mux $procmux$28465.
Removed 5 multiplexer ports.
<suppressed ~28 debug messages>

15.31.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~35 debug messages>
Removed 51 unused cells and 69 unused wires.
Using template $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

15.31.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$27157.
    dead port 2/2 on $mux $procmux$27151.
    dead port 2/2 on $mux $procmux$27145.
    dead port 2/2 on $mux $procmux$27139.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

15.31.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$2e0cc1d171695aa7e0671b7fbe20133f48dc3787\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

15.31.123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$27157.
    dead port 2/2 on $mux $procmux$27151.
    dead port 2/2 on $mux $procmux$27145.
    dead port 2/2 on $mux $procmux$27139.
Removed 4 multiplexer ports.
<suppressed ~484 debug messages>

15.31.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1213 debug messages>

15.32. Executing OPT pass (performing simple optimizations).

15.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~28951 debug messages>

15.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~9363 debug messages>
Removed a total of 3121 cells.

15.32.3. Executing OPT_DFF pass (perform DFF optimizations).

15.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 4152 unused cells and 3829 unused wires.
<suppressed ~4157 debug messages>

15.32.5. Finished fast OPT passes.

15.33. Executing ICE40_OPT pass (performing simple optimizations).

15.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18596.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$18596.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18609.slice[0].carry: CO=\u_app.mem_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18612.slice[0].carry: CO=\u_app.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18615.slice[0].carry: CO=\u_app.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18618.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18624.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18627.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18627.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$18630.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18633.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18633.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18636.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$18639.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18642.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18645.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$18645.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18648.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18651.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18654.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$18654.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18660.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18663.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18666.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18669.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

15.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~162 debug messages>

15.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~702 debug messages>
Removed a total of 234 cells.

15.33.4. Executing OPT_DFF pass (perform DFF optimizations).

15.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 117 unused wires.
<suppressed ~2 debug messages>

15.33.6. Rerunning OPT passes. (Removed registers in this run.)

15.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18630.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$18627.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$18639.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$18633.X [0]

15.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~134 debug messages>

15.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.33.10. Executing OPT_DFF pass (perform DFF optimizations).

15.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 110 unused wires.
<suppressed ~1 debug messages>

15.33.12. Rerunning OPT passes. (Removed registers in this run.)

15.33.13. Running ICE40 specific optimizations.

15.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.33.16. Executing OPT_DFF pass (perform DFF optimizations).

15.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.33.18. Finished OPT passes. (There is nothing left to do.)

15.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

15.35. Executing TECHMAP pass (map to technology primitives).

15.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

15.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~635 debug messages>

15.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18609.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18612.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18615.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18618.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18624.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18627.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18627.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18630.slice[11].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18630.slice[3].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18633.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18633.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18636.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18639.slice[2].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18639.slice[30].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18639.slice[3].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18642.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18645.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18645.slice[10].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18648.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18651.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18654.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18654.slice[10].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18660.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18663.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18666.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$18669.slice[0].carry ($lut).

15.38. Executing ICE40_OPT pass (performing simple optimizations).

15.38.1. Running ICE40 specific optimizations.

15.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~2066 debug messages>

15.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~4062 debug messages>
Removed a total of 1354 cells.

15.38.4. Executing OPT_DFF pass (perform DFF optimizations).

15.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 4493 unused wires.
<suppressed ~1 debug messages>

15.38.6. Rerunning OPT passes. (Removed registers in this run.)

15.38.7. Running ICE40 specific optimizations.

15.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~115 debug messages>

15.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

15.38.10. Executing OPT_DFF pass (perform DFF optimizations).

15.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.38.12. Rerunning OPT passes. (Removed registers in this run.)

15.38.13. Running ICE40 specific optimizations.

15.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.38.16. Executing OPT_DFF pass (perform DFF optimizations).

15.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.38.18. Finished OPT passes. (There is nothing left to do.)

15.39. Executing TECHMAP pass (map to technology primitives).

15.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

15.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

15.40. Executing ABC pass (technology mapping using ABC).

15.40.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 6449 gates and 7202 wires to a netlist network with 751 inputs and 602 outputs.

15.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    1082.
ABC: Participating nodes from both networks       =    2425.
ABC: Participating nodes from the first network   =    1084. (  69.44 % of nodes)
ABC: Participating nodes from the second network  =    1341. (  85.91 % of nodes)
ABC: Node pairs (any polarity)                    =    1082. (  69.31 % of names can be moved)
ABC: Node pairs (same polarity)                   =     941. (  60.28 % of names can be moved)
ABC: Total runtime =     0.11 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

15.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1560
ABC RESULTS:        internal signals:     5849
ABC RESULTS:           input signals:      751
ABC RESULTS:          output signals:      602
Removing temp directory.

15.41. Executing ICE40_WRAPCARRY pass (wrap carries).

15.42. Executing TECHMAP pass (map to technology primitives).

15.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

15.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 87 unused cells and 3528 unused wires.

15.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1637
  1-LUT               34
  2-LUT              306
  3-LUT              515
  4-LUT              782
  with \SB_CARRY    (#0)   85
  with \SB_CARRY    (#1)   79

Eliminating LUTs.
Number of LUTs:     1637
  1-LUT               34
  2-LUT              306
  3-LUT              515
  4-LUT              782
  with \SB_CARRY    (#0)   85
  with \SB_CARRY    (#1)   79

Combining LUTs.
Number of LUTs:     1606
  1-LUT               34
  2-LUT              272
  3-LUT              491
  4-LUT              809
  with \SB_CARRY    (#0)   85
  with \SB_CARRY    (#1)   79

Eliminated 0 LUTs.
Combined 31 LUTs.
<suppressed ~8434 debug messages>

15.44. Executing TECHMAP pass (map to technology primitives).

15.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

15.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$b890f92f6011b690987325000750e55a12bdcc54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$017d8c8b5f8f0bd543e7b1e7d026dcb67424a519\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$451172045ca1dff8ecaaa6cf0123f95e43e07fe3\$lut for cells of type $lut.
Using template $paramod$63b1b1532480106a3d1d790a7209fb52d85b250e\$lut for cells of type $lut.
Using template $paramod$29b5788d8bf3e86c2a69e2ba67f8342085f8f068\$lut for cells of type $lut.
Using template $paramod$5280a6fb15b184512b48cc6d199288a0bfdcb7a5\$lut for cells of type $lut.
Using template $paramod$6cfa73117205c5791414f004da738e52b07bd7e0\$lut for cells of type $lut.
Using template $paramod$83bebd9c81a37c8a14d1dd0e3e969d46fdf98b38\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$9c9e14a51f082901c37518c9a35d78dd45431d88\$lut for cells of type $lut.
Using template $paramod$7ff9446ee5f5c3b2f66f9b536a8f37c2262915f6\$lut for cells of type $lut.
Using template $paramod$c2c7fe860c90cfc70af61d39029863cfb8b6f377\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$7d45bd12c01d1778446c9474bd2c34ae7ad041ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$4031bbff09fc2704dec279c73d8ecd7f801c10b3\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$5a40c1da2f266a598c1ef46a5e079d5d30e7c612\$lut for cells of type $lut.
Using template $paramod$6dc00590ec1f2f22d7e489e662a8d787a23a0ca2\$lut for cells of type $lut.
Using template $paramod$857e9056c086263b030aedb4cd368cf1f5874d11\$lut for cells of type $lut.
Using template $paramod$6a5f33f92636a6ed35a44dae3ad2fe98911c6537\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$91a9f6cc306249ccc5119d72edc0dd01cb6655e1\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$71d60389770c4efcc68e86e1d5a8e56f68a9a589\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$ceeb45bdd6c300a6df87f1c45b8348109858185a\$lut for cells of type $lut.
Using template $paramod$536f05bb8cf0602254b16436d76e9a3071b4194f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$bcdd198f728e0fa42d08c4a7a8806c23697552d5\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$3e7c23c98805abf60e9dd462e9ebc6c346112de8\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$3e27c7f584657c61690dac9538f4900ce23f9010\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$8afe9f9396e222eb1bca50c99e9bab03367fbe83\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$0530182c366d3c1a56afdf066ad7c8cc2f86f454\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$d2e6d37235ab843778c678747f5760d5e87de899\$lut for cells of type $lut.
Using template $paramod$3f303fcb83bf91508d655fd562fd9a9360d6edcc\$lut for cells of type $lut.
Using template $paramod$dc097312f87c03b85a76cff060d03f5a445c4f16\$lut for cells of type $lut.
Using template $paramod$164bdefb5d1c06a6528ecdb35b429071950e50d7\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod$f29ab3f487c3ac7aad5e05e3e8df05ec3af78511\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$51effbc0e7779af9c25cdf116ccdeb175dfeab0f\$lut for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod$9bb605c35cd1c732ceb4c96c05ba83d26fc0c327\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$e94e43611827e2114516df2acb1b4da75c4728d5\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$7273cc095094e6935b52f63f704faeefd4e2fcbd\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$f02313063ad249116fb635cc022958a03a6d376f\$lut for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$80cbd08923107235732b36a5d5a7181977144217\$lut for cells of type $lut.
Using template $paramod$de0cfbf042671e74ccda8afd309cd5db894ca1a6\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$a8ece41fef1f97f691a77258ced694b15d1a6227\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$97f21fc6caedb01e3e413e66042b2fa0473d00e4\$lut for cells of type $lut.
Using template $paramod$64983db93b60e57e89574e91fe67a6652aaee35a\$lut for cells of type $lut.
Using template $paramod$3bd90dfefd2a93c12855dbf6fa4153076794a6ca\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$15279e1cc689f4f1072a523f8f9f0b7ce0799bce\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$944c1082b08f2ec62a50b9488a82a7a16d5f72c4\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod$096a408fd37568b92eea484c5cc9a8e86ab67a87\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$d54e7238a4a65b6993845c84c1abdbcd353fe338\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$456518d681b099e47e304359458496f2552b5118\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$956157c0497c969d2ee7549e519f18a7bb88f829\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod$7db80a93c7c798c00e91ddd3fe6394daec80a6c1\$lut for cells of type $lut.
Using template $paramod$9583ab40db57ba76ead4c869be5b61dc3f252411\$lut for cells of type $lut.
Using template $paramod$5ab8703b1aa62946296547e85dc0a19366704a74\$lut for cells of type $lut.
Using template $paramod$36994c96b66e9c4b03f88a6b64102f471c2e279f\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$ec731ba0b03f9a8c2f9a148aad53e934d7e8d215\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$ec6e4203421192e3a5e1bd0247144ad3f2aa5c82\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4599 debug messages>
Removed 0 unused cells and 3585 unused wires.

15.45. Executing AUTONAME pass.
Renamed 53536 objects in module demo (90 iterations).
<suppressed ~3274 debug messages>

15.46. Executing HIERARCHY pass (managing design hierarchy).

15.46.1. Analyzing design hierarchy..
Top module:  \demo

15.46.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

15.47. Printing statistics.

=== demo ===

   Number of wires:               1394
   Number of wire bits:           5824
   Number of public wires:        1394
   Number of public wire bits:    5824
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2303
     SB_CARRY                       92
     SB_DFF                          2
     SB_DFFE                         4
     SB_DFFER                      487
     SB_DFFES                        7
     SB_DFFR                        90
     SB_DFFS                         6
     SB_GB                           1
     SB_IO                           3
     SB_LUT4                      1606
     SB_RAM40_4K                     4
     SB_RGBA_DRV                     1

15.48. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

16. Executing JSON backend.

End of script. Logfile hash: cadd078fa5, CPU: user 10.48s system 0.64s, MEM: 199.51 MB peak
Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 25% 56x opt_expr (3 sec), 12% 29x opt_clean (1 sec), ...
