# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name w0_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w0_V \
    op interface \
    ports { w0_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name b0_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b0_V \
    op interface \
    ports { b0_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name w1_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w1_V \
    op interface \
    ports { w1_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name b1_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b1_V \
    op interface \
    ports { b1_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name w2_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w2_V \
    op interface \
    ports { w2_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name b2_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b2_V \
    op interface \
    ports { b2_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name w3_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w3_V \
    op interface \
    ports { w3_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name b3_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b3_V \
    op interface \
    ports { b3_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name w4_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w4_V \
    op interface \
    ports { w4_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name b4_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b4_V \
    op interface \
    ports { b4_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name w5_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w5_V \
    op interface \
    ports { w5_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name b5_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b5_V \
    op interface \
    ports { b5_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name w6_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w6_V \
    op interface \
    ports { w6_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name b6_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b6_V \
    op interface \
    ports { b6_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name w7_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w7_V \
    op interface \
    ports { w7_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name b7_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b7_V \
    op interface \
    ports { b7_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name w8_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w8_V \
    op interface \
    ports { w8_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name b8_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b8_V \
    op interface \
    ports { b8_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name w9_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w9_V \
    op interface \
    ports { w9_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name b9_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b9_V \
    op interface \
    ports { b9_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name w10_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w10_V \
    op interface \
    ports { w10_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name b10_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b10_V \
    op interface \
    ports { b10_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name w11_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w11_V \
    op interface \
    ports { w11_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name b11_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b11_V \
    op interface \
    ports { b11_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name w12_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w12_V \
    op interface \
    ports { w12_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name b12_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b12_V \
    op interface \
    ports { b12_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name w13_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w13_V \
    op interface \
    ports { w13_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name b13_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b13_V \
    op interface \
    ports { b13_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name w14_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w14_V \
    op interface \
    ports { w14_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name b14_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b14_V \
    op interface \
    ports { b14_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name w15_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w15_V \
    op interface \
    ports { w15_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name b15_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b15_V \
    op interface \
    ports { b15_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name w16_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w16_V \
    op interface \
    ports { w16_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name b16_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b16_V \
    op interface \
    ports { b16_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name w17_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w17_V \
    op interface \
    ports { w17_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name b17_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b17_V \
    op interface \
    ports { b17_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name w18_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w18_V \
    op interface \
    ports { w18_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name b18_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b18_V \
    op interface \
    ports { b18_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name w19_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w19_V \
    op interface \
    ports { w19_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name b19_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b19_V \
    op interface \
    ports { b19_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name w20_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w20_V \
    op interface \
    ports { w20_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name b20_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b20_V \
    op interface \
    ports { b20_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name w21_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w21_V \
    op interface \
    ports { w21_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name b21_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b21_V \
    op interface \
    ports { b21_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name w22_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w22_V \
    op interface \
    ports { w22_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name b22_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b22_V \
    op interface \
    ports { b22_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name w23_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_w23_V \
    op interface \
    ports { w23_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name b23_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b23_V \
    op interface \
    ports { b23_V { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 8 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


