

================================================================
== Vitis HLS Report for 'node5'
================================================================
* Date:           Tue Oct  1 18:15:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.772 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8221|     8221|  27.376 us|  27.376 us|  8221|  8221|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop28_loop29_loop30  |     8219|     8219|        29|          1|          1|  8192|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      763|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   320|    29504|    17664|    -|
|Memory               |       16|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      396|    -|
|Register             |        -|     -|     8031|      928|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|   320|    37535|    19751|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    10|        4|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U277  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U278  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U279  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U280  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U281  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U282  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U283  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U284  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U285  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U286  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U287  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U288  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U289  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U290  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U291  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U292  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U293  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U294  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U295  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U296  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U297  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U298  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U299  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U300  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U301  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U302  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U303  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U304  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U305  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U306  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U307  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U308  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U309  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U310  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U311  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U312  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U313  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U314  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U315  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U316  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U317  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U318  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U319  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U320  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U321  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U322  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U323  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U324  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U325  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U326  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U327  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U328  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U329  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U330  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U331  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U332  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U333  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U334  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U335  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U336  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U337  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U338  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U339  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U340  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U341   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U342   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U343   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U344   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U345   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U346   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U347   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U348   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U349   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U350   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U351   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U352   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U353   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U354   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U355   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U356   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U357   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U358   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U359   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U360   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U361   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U362   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U363   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U364   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U365   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U366   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U367   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U368   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U369   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U370   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U371   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U372   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U373   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U374   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U375   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U376   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U377   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U378   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U379   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U380   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U381   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U382   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U383   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U384   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U385   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U386   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U387   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U388   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U389   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U390   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U391   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U392   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U393   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U394   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U395   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U396   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U397   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U398   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U399   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U400   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U401   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U402   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U403   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U404   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 320|29504|17664|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v87_U     |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_1_U   |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_2_U   |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_3_U   |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_4_U   |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_5_U   |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_6_U   |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_7_U   |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_8_U   |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_9_U   |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_10_U  |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_11_U  |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_12_U  |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_13_U  |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_14_U  |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v87_15_U  |node5_v87_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                         |       16|  0|   0|    0|  8192|  512|    16|       262144|
    +----------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln257_1_fu_1527_p2              |         +|   0|  0|  21|          14|           1|
    |add_ln257_fu_1646_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln258_1_fu_1609_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln258_fu_1571_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln259_fu_1603_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln270_fu_1691_p2                |         +|   0|  0|  16|           9|           9|
    |add_ln274_fu_1705_p2                |         +|   0|  0|  16|           9|           9|
    |and_ln257_fu_1565_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_2816                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2841                   |       and|   0|  0|   2|           1|           1|
    |cmp50_fu_1678_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp81_3_fu_1683_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln257_fu_1521_p2               |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln258_fu_1539_p2               |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln259_fu_1559_p2               |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln265_fu_1711_p2               |      icmp|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9   |        or|   0|  0|   2|           1|           1|
    |ap_block_state29_pp0_stage0_iter28  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |or_ln258_fu_1577_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln257_1_fu_1652_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln257_fu_1545_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln258_1_fu_1591_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln258_2_fu_1615_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln258_fu_1583_p3             |    select|   0|  0|   6|           1|           1|
    |v98_10_fu_1984_p3                   |    select|   0|  0|  32|           1|           1|
    |v98_11_fu_2005_p3                   |    select|   0|  0|  32|           1|           1|
    |v98_12_fu_2026_p3                   |    select|   0|  0|  32|           1|           1|
    |v98_13_fu_2019_p3                   |    select|   0|  0|  32|           1|           1|
    |v98_14_fu_2012_p3                   |    select|   0|  0|  32|           1|           1|
    |v98_15_fu_2033_p3                   |    select|   0|  0|  32|           1|           1|
    |v98_1_fu_1935_p3                    |    select|   0|  0|  32|           1|           1|
    |v98_2_fu_1928_p3                    |    select|   0|  0|  32|           1|           1|
    |v98_3_fu_1949_p3                    |    select|   0|  0|  32|           1|           1|
    |v98_4_fu_1970_p3                    |    select|   0|  0|  32|           1|           1|
    |v98_5_fu_1963_p3                    |    select|   0|  0|  32|           1|           1|
    |v98_6_fu_1956_p3                    |    select|   0|  0|  32|           1|           1|
    |v98_7_fu_1977_p3                    |    select|   0|  0|  32|           1|           1|
    |v98_8_fu_1998_p3                    |    select|   0|  0|  32|           1|           1|
    |v98_9_fu_1991_p3                    |    select|   0|  0|  32|           1|           1|
    |v98_fu_1942_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln257_fu_1553_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 763|         136|         100|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_v89_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v90_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v91_load               |   9|          2|    6|         12|
    |indvar_flatten28_fu_174                 |   9|          2|   14|         28|
    |indvar_flatten_fu_166                   |   9|          2|   11|         22|
    |v151_0_0_blk_n                          |   9|          2|    1|          2|
    |v151_0_1_blk_n                          |   9|          2|    1|          2|
    |v151_0_2_blk_n                          |   9|          2|    1|          2|
    |v151_0_3_blk_n                          |   9|          2|    1|          2|
    |v151_1_0_blk_n                          |   9|          2|    1|          2|
    |v151_1_1_blk_n                          |   9|          2|    1|          2|
    |v151_1_2_blk_n                          |   9|          2|    1|          2|
    |v151_1_3_blk_n                          |   9|          2|    1|          2|
    |v151_2_0_blk_n                          |   9|          2|    1|          2|
    |v151_2_1_blk_n                          |   9|          2|    1|          2|
    |v151_2_2_blk_n                          |   9|          2|    1|          2|
    |v151_2_3_blk_n                          |   9|          2|    1|          2|
    |v151_3_0_blk_n                          |   9|          2|    1|          2|
    |v151_3_1_blk_n                          |   9|          2|    1|          2|
    |v151_3_2_blk_n                          |   9|          2|    1|          2|
    |v151_3_3_blk_n                          |   9|          2|    1|          2|
    |v152_0_0_blk_n                          |   9|          2|    1|          2|
    |v152_0_1_blk_n                          |   9|          2|    1|          2|
    |v152_0_2_blk_n                          |   9|          2|    1|          2|
    |v152_0_3_blk_n                          |   9|          2|    1|          2|
    |v152_1_0_blk_n                          |   9|          2|    1|          2|
    |v152_1_1_blk_n                          |   9|          2|    1|          2|
    |v152_1_2_blk_n                          |   9|          2|    1|          2|
    |v152_1_3_blk_n                          |   9|          2|    1|          2|
    |v152_2_0_blk_n                          |   9|          2|    1|          2|
    |v152_2_1_blk_n                          |   9|          2|    1|          2|
    |v152_2_2_blk_n                          |   9|          2|    1|          2|
    |v152_2_3_blk_n                          |   9|          2|    1|          2|
    |v152_3_0_blk_n                          |   9|          2|    1|          2|
    |v152_3_1_blk_n                          |   9|          2|    1|          2|
    |v152_3_2_blk_n                          |   9|          2|    1|          2|
    |v152_3_3_blk_n                          |   9|          2|    1|          2|
    |v89_fu_170                              |   9|          2|    5|         10|
    |v90_fu_162                              |   9|          2|    5|         10|
    |v91_fu_158                              |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 396|         88|  116|        232|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln274_reg_2469                                |   9|   0|    9|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |cmp50_reg_2409                                    |   1|   0|    1|          0|
    |cmp81_3_reg_2429                                  |   1|   0|    1|          0|
    |icmp_ln258_reg_2387                               |   1|   0|    1|          0|
    |icmp_ln265_reg_2474                               |   1|   0|    1|          0|
    |indvar_flatten28_fu_174                           |  14|   0|   14|          0|
    |indvar_flatten_fu_166                             |  11|   0|   11|          0|
    |mux_case_013518_fu_210                            |  32|   0|   32|          0|
    |mux_case_018026_fu_226                            |  32|   0|   32|          0|
    |mux_case_02_fu_178                                |  32|   0|   32|          0|
    |mux_case_09010_fu_194                             |  32|   0|   32|          0|
    |mux_case_110912_fu_198                            |  32|   0|   32|          0|
    |mux_case_115420_fu_214                            |  32|   0|   32|          0|
    |mux_case_122828_fu_230                            |  32|   0|   32|          0|
    |mux_case_1644_fu_182                              |  32|   0|   32|          0|
    |mux_case_211114_fu_202                            |  32|   0|   32|          0|
    |mux_case_215622_fu_218                            |  32|   0|   32|          0|
    |mux_case_223230_fu_234                            |  32|   0|   32|          0|
    |mux_case_2666_fu_186                              |  32|   0|   32|          0|
    |mux_case_311316_fu_206                            |  32|   0|   32|          0|
    |mux_case_315824_fu_222                            |  32|   0|   32|          0|
    |mux_case_323632_fu_238                            |  32|   0|   32|          0|
    |mux_case_3688_fu_190                              |  32|   0|   32|          0|
    |select_ln258_1_reg_2398                           |   5|   0|    5|          0|
    |select_ln258_reg_2392                             |   6|   0|    6|          0|
    |tmp10_reg_3430                                    |  32|   0|   32|          0|
    |tmp11_reg_3580                                    |  32|   0|   32|          0|
    |tmp12_reg_3585                                    |  32|   0|   32|          0|
    |tmp13_reg_3435                                    |  32|   0|   32|          0|
    |tmp14_reg_3590                                    |  32|   0|   32|          0|
    |tmp15_reg_3595                                    |  32|   0|   32|          0|
    |tmp16_reg_3440                                    |  32|   0|   32|          0|
    |tmp17_reg_3600                                    |  32|   0|   32|          0|
    |tmp18_reg_3605                                    |  32|   0|   32|          0|
    |tmp19_reg_3445                                    |  32|   0|   32|          0|
    |tmp28_reg_3530                                    |  32|   0|   32|          0|
    |tmp29_reg_3535                                    |  32|   0|   32|          0|
    |tmp30_reg_3350                                    |  32|   0|   32|          0|
    |tmp31_reg_3540                                    |  32|   0|   32|          0|
    |tmp32_reg_3545                                    |  32|   0|   32|          0|
    |tmp33_reg_3355                                    |  32|   0|   32|          0|
    |tmp34_reg_3550                                    |  32|   0|   32|          0|
    |tmp35_reg_3555                                    |  32|   0|   32|          0|
    |tmp36_reg_3360                                    |  32|   0|   32|          0|
    |tmp37_reg_3560                                    |  32|   0|   32|          0|
    |tmp38_reg_3565                                    |  32|   0|   32|          0|
    |tmp39_reg_3365                                    |  32|   0|   32|          0|
    |tmp48_reg_3490                                    |  32|   0|   32|          0|
    |tmp49_reg_3495                                    |  32|   0|   32|          0|
    |tmp50_reg_3270                                    |  32|   0|   32|          0|
    |tmp51_reg_3500                                    |  32|   0|   32|          0|
    |tmp52_reg_3505                                    |  32|   0|   32|          0|
    |tmp53_reg_3275                                    |  32|   0|   32|          0|
    |tmp54_reg_3510                                    |  32|   0|   32|          0|
    |tmp55_reg_3515                                    |  32|   0|   32|          0|
    |tmp56_reg_3280                                    |  32|   0|   32|          0|
    |tmp57_reg_3520                                    |  32|   0|   32|          0|
    |tmp58_reg_3525                                    |  32|   0|   32|          0|
    |tmp59_reg_3285                                    |  32|   0|   32|          0|
    |tmp60_reg_3190                                    |  32|   0|   32|          0|
    |tmp61_reg_3455                                    |  32|   0|   32|          0|
    |tmp62_reg_3460                                    |  32|   0|   32|          0|
    |tmp63_reg_3195                                    |  32|   0|   32|          0|
    |tmp64_reg_3465                                    |  32|   0|   32|          0|
    |tmp65_reg_3470                                    |  32|   0|   32|          0|
    |tmp66_reg_3200                                    |  32|   0|   32|          0|
    |tmp67_reg_3475                                    |  32|   0|   32|          0|
    |tmp68_reg_3480                                    |  32|   0|   32|          0|
    |tmp69_reg_3205                                    |  32|   0|   32|          0|
    |tmp70_reg_3485                                    |  32|   0|   32|          0|
    |tmp8_reg_3570                                     |  32|   0|   32|          0|
    |tmp9_reg_3575                                     |  32|   0|   32|          0|
    |tmp_reg_3450                                      |  32|   0|   32|          0|
    |trunc_ln274_reg_2403                              |   4|   0|    4|          0|
    |v100_11_reg_3688                                  |  32|   0|   32|          0|
    |v100_12_reg_3694                                  |  32|   0|   32|          0|
    |v100_13_reg_3700                                  |  32|   0|   32|          0|
    |v100_14_reg_3658                                  |  32|   0|   32|          0|
    |v100_15_reg_3664                                  |  32|   0|   32|          0|
    |v100_16_reg_3670                                  |  32|   0|   32|          0|
    |v100_17_reg_3676                                  |  32|   0|   32|          0|
    |v100_18_reg_3634                                  |  32|   0|   32|          0|
    |v100_19_reg_3640                                  |  32|   0|   32|          0|
    |v100_20_reg_3646                                  |  32|   0|   32|          0|
    |v100_21_reg_3652                                  |  32|   0|   32|          0|
    |v100_22_reg_3610                                  |  32|   0|   32|          0|
    |v100_23_reg_3616                                  |  32|   0|   32|          0|
    |v100_24_reg_3622                                  |  32|   0|   32|          0|
    |v100_25_reg_3628                                  |  32|   0|   32|          0|
    |v100_reg_3682                                     |  32|   0|   32|          0|
    |v141_0_0_load_reg_2942                            |  32|   0|   32|          0|
    |v141_0_1_load_reg_2947                            |  32|   0|   32|          0|
    |v141_0_2_load_reg_2952                            |  32|   0|   32|          0|
    |v141_0_3_load_reg_2957                            |  32|   0|   32|          0|
    |v141_1_0_load_reg_2962                            |  32|   0|   32|          0|
    |v141_1_1_load_reg_2967                            |  32|   0|   32|          0|
    |v141_1_2_load_reg_2972                            |  32|   0|   32|          0|
    |v141_1_3_load_reg_2977                            |  32|   0|   32|          0|
    |v141_2_0_load_reg_2982                            |  32|   0|   32|          0|
    |v141_2_1_load_reg_2987                            |  32|   0|   32|          0|
    |v141_2_2_load_reg_2992                            |  32|   0|   32|          0|
    |v141_2_3_load_reg_2997                            |  32|   0|   32|          0|
    |v141_3_0_load_reg_2478                            |  32|   0|   32|          0|
    |v141_3_1_load_reg_2483                            |  32|   0|   32|          0|
    |v141_3_2_load_reg_2488                            |  32|   0|   32|          0|
    |v141_3_3_load_reg_2493                            |  32|   0|   32|          0|
    |v87_10_addr_reg_2686                              |   9|   0|    9|          0|
    |v87_11_addr_reg_2692                              |   9|   0|    9|          0|
    |v87_12_addr_reg_2698                              |   9|   0|    9|          0|
    |v87_13_addr_reg_2704                              |   9|   0|    9|          0|
    |v87_14_addr_reg_2710                              |   9|   0|    9|          0|
    |v87_15_addr_reg_2716                              |   9|   0|    9|          0|
    |v87_1_addr_reg_2632                               |   9|   0|    9|          0|
    |v87_2_addr_reg_2638                               |   9|   0|    9|          0|
    |v87_3_addr_reg_2644                               |   9|   0|    9|          0|
    |v87_4_addr_reg_2650                               |   9|   0|    9|          0|
    |v87_5_addr_reg_2656                               |   9|   0|    9|          0|
    |v87_6_addr_reg_2662                               |   9|   0|    9|          0|
    |v87_7_addr_reg_2668                               |   9|   0|    9|          0|
    |v87_8_addr_reg_2674                               |   9|   0|    9|          0|
    |v87_9_addr_reg_2680                               |   9|   0|    9|          0|
    |v87_addr_reg_2626                                 |   9|   0|    9|          0|
    |v89_fu_170                                        |   5|   0|    5|          0|
    |v90_fu_162                                        |   5|   0|    5|          0|
    |v91_fu_158                                        |   6|   0|    6|          0|
    |v96_16_reg_2602                                   |  32|   0|   32|          0|
    |v96_17_reg_2610                                   |  32|   0|   32|          0|
    |v96_18_reg_2578                                   |  32|   0|   32|          0|
    |v96_19_reg_2586                                   |  32|   0|   32|          0|
    |v96_20_reg_2554                                   |  32|   0|   32|          0|
    |v96_21_reg_2562                                   |  32|   0|   32|          0|
    |v96_22_reg_2498                                   |  32|   0|   32|          0|
    |v96_23_reg_2506                                   |  32|   0|   32|          0|
    |v98_10_reg_2802                                   |  32|   0|   32|          0|
    |v98_11_reg_2817                                   |  32|   0|   32|          0|
    |v98_12_reg_2852                                   |  32|   0|   32|          0|
    |v98_13_reg_2847                                   |  32|   0|   32|          0|
    |v98_14_reg_2842                                   |  32|   0|   32|          0|
    |v98_15_reg_2857                                   |  32|   0|   32|          0|
    |v98_1_reg_2727                                    |  32|   0|   32|          0|
    |v98_2_reg_2722                                    |  32|   0|   32|          0|
    |v98_3_reg_2737                                    |  32|   0|   32|          0|
    |v98_4_reg_2772                                    |  32|   0|   32|          0|
    |v98_5_reg_2767                                    |  32|   0|   32|          0|
    |v98_6_reg_2762                                    |  32|   0|   32|          0|
    |v98_7_reg_2777                                    |  32|   0|   32|          0|
    |v98_8_reg_2812                                    |  32|   0|   32|          0|
    |v98_9_reg_2807                                    |  32|   0|   32|          0|
    |v98_reg_2732                                      |  32|   0|   32|          0|
    |v99_10_reg_3185                                   |  32|   0|   32|          0|
    |v99_11_reg_3230                                   |  32|   0|   32|          0|
    |v99_12_reg_2742                                   |  32|   0|   32|          0|
    |v99_13_reg_2747                                   |  32|   0|   32|          0|
    |v99_14_reg_2752                                   |  32|   0|   32|          0|
    |v99_15_reg_2757                                   |  32|   0|   32|          0|
    |v99_16_reg_3210                                   |  32|   0|   32|          0|
    |v99_17_reg_3215                                   |  32|   0|   32|          0|
    |v99_18_reg_3220                                   |  32|   0|   32|          0|
    |v99_19_reg_3225                                   |  32|   0|   32|          0|
    |v99_1_reg_3135                                    |  32|   0|   32|          0|
    |v99_20_reg_3235                                   |  32|   0|   32|          0|
    |v99_21_reg_3240                                   |  32|   0|   32|          0|
    |v99_22_reg_3245                                   |  32|   0|   32|          0|
    |v99_23_reg_3250                                   |  32|   0|   32|          0|
    |v99_24_reg_3255                                   |  32|   0|   32|          0|
    |v99_25_reg_3260                                   |  32|   0|   32|          0|
    |v99_26_reg_3265                                   |  32|   0|   32|          0|
    |v99_27_reg_3310                                   |  32|   0|   32|          0|
    |v99_28_reg_2782                                   |  32|   0|   32|          0|
    |v99_29_reg_2787                                   |  32|   0|   32|          0|
    |v99_2_reg_3140                                    |  32|   0|   32|          0|
    |v99_30_reg_2792                                   |  32|   0|   32|          0|
    |v99_31_reg_2797                                   |  32|   0|   32|          0|
    |v99_32_reg_3290                                   |  32|   0|   32|          0|
    |v99_33_reg_3295                                   |  32|   0|   32|          0|
    |v99_34_reg_3300                                   |  32|   0|   32|          0|
    |v99_35_reg_3305                                   |  32|   0|   32|          0|
    |v99_36_reg_3315                                   |  32|   0|   32|          0|
    |v99_37_reg_3320                                   |  32|   0|   32|          0|
    |v99_38_reg_3325                                   |  32|   0|   32|          0|
    |v99_39_reg_3330                                   |  32|   0|   32|          0|
    |v99_3_reg_3145                                    |  32|   0|   32|          0|
    |v99_40_reg_3335                                   |  32|   0|   32|          0|
    |v99_41_reg_3340                                   |  32|   0|   32|          0|
    |v99_42_reg_3345                                   |  32|   0|   32|          0|
    |v99_43_reg_3390                                   |  32|   0|   32|          0|
    |v99_44_reg_2822                                   |  32|   0|   32|          0|
    |v99_45_reg_2827                                   |  32|   0|   32|          0|
    |v99_46_reg_2832                                   |  32|   0|   32|          0|
    |v99_47_reg_2837                                   |  32|   0|   32|          0|
    |v99_48_reg_3370                                   |  32|   0|   32|          0|
    |v99_49_reg_3375                                   |  32|   0|   32|          0|
    |v99_4_reg_3150                                    |  32|   0|   32|          0|
    |v99_50_reg_3380                                   |  32|   0|   32|          0|
    |v99_51_reg_3385                                   |  32|   0|   32|          0|
    |v99_52_reg_3395                                   |  32|   0|   32|          0|
    |v99_53_reg_3400                                   |  32|   0|   32|          0|
    |v99_54_reg_3405                                   |  32|   0|   32|          0|
    |v99_55_reg_3410                                   |  32|   0|   32|          0|
    |v99_56_reg_3415                                   |  32|   0|   32|          0|
    |v99_57_reg_3420                                   |  32|   0|   32|          0|
    |v99_58_reg_3425                                   |  32|   0|   32|          0|
    |v99_59_reg_2862                                   |  32|   0|   32|          0|
    |v99_5_reg_3155                                    |  32|   0|   32|          0|
    |v99_60_reg_2867                                   |  32|   0|   32|          0|
    |v99_61_reg_2872                                   |  32|   0|   32|          0|
    |v99_62_reg_2877                                   |  32|   0|   32|          0|
    |v99_64_reg_3180                                   |  32|   0|   32|          0|
    |v99_6_reg_3160                                    |  32|   0|   32|          0|
    |v99_7_reg_3165                                    |  32|   0|   32|          0|
    |v99_8_reg_3170                                    |  32|   0|   32|          0|
    |v99_9_reg_3175                                    |  32|   0|   32|          0|
    |v99_reg_3130                                      |  32|   0|   32|          0|
    |zext_ln270_1_reg_2433                             |   9|   0|   64|         55|
    |add_ln274_reg_2469                                |  64|  32|    9|          0|
    |cmp50_reg_2409                                    |  64|  32|    1|          0|
    |cmp81_3_reg_2429                                  |  64|  32|    1|          0|
    |icmp_ln265_reg_2474                               |  64|  32|    1|          0|
    |v87_10_addr_reg_2686                              |  64|  32|    9|          0|
    |v87_11_addr_reg_2692                              |  64|  32|    9|          0|
    |v87_12_addr_reg_2698                              |  64|  32|    9|          0|
    |v87_13_addr_reg_2704                              |  64|  32|    9|          0|
    |v87_14_addr_reg_2710                              |  64|  32|    9|          0|
    |v87_15_addr_reg_2716                              |  64|  32|    9|          0|
    |v87_1_addr_reg_2632                               |  64|  32|    9|          0|
    |v87_2_addr_reg_2638                               |  64|  32|    9|          0|
    |v87_3_addr_reg_2644                               |  64|  32|    9|          0|
    |v87_4_addr_reg_2650                               |  64|  32|    9|          0|
    |v87_5_addr_reg_2656                               |  64|  32|    9|          0|
    |v87_6_addr_reg_2662                               |  64|  32|    9|          0|
    |v87_7_addr_reg_2668                               |  64|  32|    9|          0|
    |v87_8_addr_reg_2674                               |  64|  32|    9|          0|
    |v87_9_addr_reg_2680                               |  64|  32|    9|          0|
    |v87_addr_reg_2626                                 |  64|  32|    9|          0|
    |v96_16_reg_2602                                   |  64|  32|   32|          0|
    |v96_17_reg_2610                                   |  64|  32|   32|          0|
    |v96_18_reg_2578                                   |  64|  32|   32|          0|
    |v96_19_reg_2586                                   |  64|  32|   32|          0|
    |v96_20_reg_2554                                   |  64|  32|   32|          0|
    |v96_21_reg_2562                                   |  64|  32|   32|          0|
    |v96_22_reg_2498                                   |  64|  32|   32|          0|
    |v96_23_reg_2506                                   |  64|  32|   32|          0|
    |zext_ln270_1_reg_2433                             |  64|  32|   64|         55|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |8031| 928| 6706|        110|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node5|  return value|
|v152_0_1_dout            |   in|   32|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_num_data_valid  |   in|    9|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_fifo_cap        |   in|    9|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_empty_n         |   in|    1|     ap_fifo|      v152_0_1|       pointer|
|v152_0_1_read            |  out|    1|     ap_fifo|      v152_0_1|       pointer|
|v152_0_2_dout            |   in|   32|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_num_data_valid  |   in|    9|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_fifo_cap        |   in|    9|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_empty_n         |   in|    1|     ap_fifo|      v152_0_2|       pointer|
|v152_0_2_read            |  out|    1|     ap_fifo|      v152_0_2|       pointer|
|v152_0_3_dout            |   in|   32|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_num_data_valid  |   in|    9|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_fifo_cap        |   in|    9|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_empty_n         |   in|    1|     ap_fifo|      v152_0_3|       pointer|
|v152_0_3_read            |  out|    1|     ap_fifo|      v152_0_3|       pointer|
|v152_1_1_dout            |   in|   32|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_num_data_valid  |   in|    9|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_fifo_cap        |   in|    9|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_empty_n         |   in|    1|     ap_fifo|      v152_1_1|       pointer|
|v152_1_1_read            |  out|    1|     ap_fifo|      v152_1_1|       pointer|
|v152_1_2_dout            |   in|   32|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_num_data_valid  |   in|    9|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_fifo_cap        |   in|    9|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_empty_n         |   in|    1|     ap_fifo|      v152_1_2|       pointer|
|v152_1_2_read            |  out|    1|     ap_fifo|      v152_1_2|       pointer|
|v152_1_3_dout            |   in|   32|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_num_data_valid  |   in|    9|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_fifo_cap        |   in|    9|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_empty_n         |   in|    1|     ap_fifo|      v152_1_3|       pointer|
|v152_1_3_read            |  out|    1|     ap_fifo|      v152_1_3|       pointer|
|v152_2_1_dout            |   in|   32|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_num_data_valid  |   in|    9|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_fifo_cap        |   in|    9|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_empty_n         |   in|    1|     ap_fifo|      v152_2_1|       pointer|
|v152_2_1_read            |  out|    1|     ap_fifo|      v152_2_1|       pointer|
|v152_2_2_dout            |   in|   32|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_num_data_valid  |   in|    9|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_fifo_cap        |   in|    9|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_empty_n         |   in|    1|     ap_fifo|      v152_2_2|       pointer|
|v152_2_2_read            |  out|    1|     ap_fifo|      v152_2_2|       pointer|
|v152_2_3_dout            |   in|   32|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_num_data_valid  |   in|    9|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_fifo_cap        |   in|    9|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_empty_n         |   in|    1|     ap_fifo|      v152_2_3|       pointer|
|v152_2_3_read            |  out|    1|     ap_fifo|      v152_2_3|       pointer|
|v152_3_1_dout            |   in|   32|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_num_data_valid  |   in|    9|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_fifo_cap        |   in|    9|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_empty_n         |   in|    1|     ap_fifo|      v152_3_1|       pointer|
|v152_3_1_read            |  out|    1|     ap_fifo|      v152_3_1|       pointer|
|v152_3_2_dout            |   in|   32|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_num_data_valid  |   in|    9|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_fifo_cap        |   in|    9|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_empty_n         |   in|    1|     ap_fifo|      v152_3_2|       pointer|
|v152_3_2_read            |  out|    1|     ap_fifo|      v152_3_2|       pointer|
|v152_3_3_dout            |   in|   32|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_num_data_valid  |   in|    9|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_fifo_cap        |   in|    9|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_empty_n         |   in|    1|     ap_fifo|      v152_3_3|       pointer|
|v152_3_3_read            |  out|    1|     ap_fifo|      v152_3_3|       pointer|
|v152_0_0_dout            |   in|   32|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_num_data_valid  |   in|    9|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_fifo_cap        |   in|    9|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_empty_n         |   in|    1|     ap_fifo|      v152_0_0|       pointer|
|v152_0_0_read            |  out|    1|     ap_fifo|      v152_0_0|       pointer|
|v152_1_0_dout            |   in|   32|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_num_data_valid  |   in|    9|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_fifo_cap        |   in|    9|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_empty_n         |   in|    1|     ap_fifo|      v152_1_0|       pointer|
|v152_1_0_read            |  out|    1|     ap_fifo|      v152_1_0|       pointer|
|v152_2_0_dout            |   in|   32|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_num_data_valid  |   in|    9|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_fifo_cap        |   in|    9|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_empty_n         |   in|    1|     ap_fifo|      v152_2_0|       pointer|
|v152_2_0_read            |  out|    1|     ap_fifo|      v152_2_0|       pointer|
|v152_3_0_dout            |   in|   32|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_num_data_valid  |   in|    9|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_fifo_cap        |   in|    9|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_empty_n         |   in|    1|     ap_fifo|      v152_3_0|       pointer|
|v152_3_0_read            |  out|    1|     ap_fifo|      v152_3_0|       pointer|
|v151_0_0_din             |  out|   32|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_num_data_valid  |   in|   10|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_fifo_cap        |   in|   10|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_full_n          |   in|    1|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_write           |  out|    1|     ap_fifo|      v151_0_0|       pointer|
|v151_0_1_din             |  out|   32|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_num_data_valid  |   in|   10|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_fifo_cap        |   in|   10|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_full_n          |   in|    1|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_write           |  out|    1|     ap_fifo|      v151_0_1|       pointer|
|v151_0_2_din             |  out|   32|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_num_data_valid  |   in|   10|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_fifo_cap        |   in|   10|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_full_n          |   in|    1|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_write           |  out|    1|     ap_fifo|      v151_0_2|       pointer|
|v151_0_3_din             |  out|   32|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_num_data_valid  |   in|   10|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_fifo_cap        |   in|   10|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_full_n          |   in|    1|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_write           |  out|    1|     ap_fifo|      v151_0_3|       pointer|
|v151_1_0_din             |  out|   32|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_num_data_valid  |   in|   10|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_fifo_cap        |   in|   10|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_full_n          |   in|    1|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_write           |  out|    1|     ap_fifo|      v151_1_0|       pointer|
|v151_1_1_din             |  out|   32|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_num_data_valid  |   in|   10|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_fifo_cap        |   in|   10|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_full_n          |   in|    1|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_write           |  out|    1|     ap_fifo|      v151_1_1|       pointer|
|v151_1_2_din             |  out|   32|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_num_data_valid  |   in|   10|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_fifo_cap        |   in|   10|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_full_n          |   in|    1|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_write           |  out|    1|     ap_fifo|      v151_1_2|       pointer|
|v151_1_3_din             |  out|   32|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_num_data_valid  |   in|   10|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_fifo_cap        |   in|   10|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_full_n          |   in|    1|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_write           |  out|    1|     ap_fifo|      v151_1_3|       pointer|
|v151_2_0_din             |  out|   32|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_num_data_valid  |   in|   10|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_fifo_cap        |   in|   10|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_full_n          |   in|    1|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_write           |  out|    1|     ap_fifo|      v151_2_0|       pointer|
|v151_2_1_din             |  out|   32|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_num_data_valid  |   in|   10|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_fifo_cap        |   in|   10|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_full_n          |   in|    1|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_write           |  out|    1|     ap_fifo|      v151_2_1|       pointer|
|v151_2_2_din             |  out|   32|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_num_data_valid  |   in|   10|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_fifo_cap        |   in|   10|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_full_n          |   in|    1|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_write           |  out|    1|     ap_fifo|      v151_2_2|       pointer|
|v151_2_3_din             |  out|   32|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_num_data_valid  |   in|   10|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_fifo_cap        |   in|   10|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_full_n          |   in|    1|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_write           |  out|    1|     ap_fifo|      v151_2_3|       pointer|
|v151_3_0_din             |  out|   32|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_num_data_valid  |   in|   10|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_fifo_cap        |   in|   10|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_full_n          |   in|    1|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_write           |  out|    1|     ap_fifo|      v151_3_0|       pointer|
|v151_3_1_din             |  out|   32|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_num_data_valid  |   in|   10|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_fifo_cap        |   in|   10|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_full_n          |   in|    1|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_write           |  out|    1|     ap_fifo|      v151_3_1|       pointer|
|v151_3_2_din             |  out|   32|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_num_data_valid  |   in|   10|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_fifo_cap        |   in|   10|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_full_n          |   in|    1|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_write           |  out|    1|     ap_fifo|      v151_3_2|       pointer|
|v151_3_3_din             |  out|   32|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_num_data_valid  |   in|   10|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_fifo_cap        |   in|   10|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_full_n          |   in|    1|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_write           |  out|    1|     ap_fifo|      v151_3_3|       pointer|
|v141_0_0_address0        |  out|    9|   ap_memory|      v141_0_0|         array|
|v141_0_0_ce0             |  out|    1|   ap_memory|      v141_0_0|         array|
|v141_0_0_q0              |   in|   32|   ap_memory|      v141_0_0|         array|
|v141_0_1_address0        |  out|    9|   ap_memory|      v141_0_1|         array|
|v141_0_1_ce0             |  out|    1|   ap_memory|      v141_0_1|         array|
|v141_0_1_q0              |   in|   32|   ap_memory|      v141_0_1|         array|
|v141_0_2_address0        |  out|    9|   ap_memory|      v141_0_2|         array|
|v141_0_2_ce0             |  out|    1|   ap_memory|      v141_0_2|         array|
|v141_0_2_q0              |   in|   32|   ap_memory|      v141_0_2|         array|
|v141_0_3_address0        |  out|    9|   ap_memory|      v141_0_3|         array|
|v141_0_3_ce0             |  out|    1|   ap_memory|      v141_0_3|         array|
|v141_0_3_q0              |   in|   32|   ap_memory|      v141_0_3|         array|
|v141_1_0_address0        |  out|    9|   ap_memory|      v141_1_0|         array|
|v141_1_0_ce0             |  out|    1|   ap_memory|      v141_1_0|         array|
|v141_1_0_q0              |   in|   32|   ap_memory|      v141_1_0|         array|
|v141_1_1_address0        |  out|    9|   ap_memory|      v141_1_1|         array|
|v141_1_1_ce0             |  out|    1|   ap_memory|      v141_1_1|         array|
|v141_1_1_q0              |   in|   32|   ap_memory|      v141_1_1|         array|
|v141_1_2_address0        |  out|    9|   ap_memory|      v141_1_2|         array|
|v141_1_2_ce0             |  out|    1|   ap_memory|      v141_1_2|         array|
|v141_1_2_q0              |   in|   32|   ap_memory|      v141_1_2|         array|
|v141_1_3_address0        |  out|    9|   ap_memory|      v141_1_3|         array|
|v141_1_3_ce0             |  out|    1|   ap_memory|      v141_1_3|         array|
|v141_1_3_q0              |   in|   32|   ap_memory|      v141_1_3|         array|
|v141_2_0_address0        |  out|    9|   ap_memory|      v141_2_0|         array|
|v141_2_0_ce0             |  out|    1|   ap_memory|      v141_2_0|         array|
|v141_2_0_q0              |   in|   32|   ap_memory|      v141_2_0|         array|
|v141_2_1_address0        |  out|    9|   ap_memory|      v141_2_1|         array|
|v141_2_1_ce0             |  out|    1|   ap_memory|      v141_2_1|         array|
|v141_2_1_q0              |   in|   32|   ap_memory|      v141_2_1|         array|
|v141_2_2_address0        |  out|    9|   ap_memory|      v141_2_2|         array|
|v141_2_2_ce0             |  out|    1|   ap_memory|      v141_2_2|         array|
|v141_2_2_q0              |   in|   32|   ap_memory|      v141_2_2|         array|
|v141_2_3_address0        |  out|    9|   ap_memory|      v141_2_3|         array|
|v141_2_3_ce0             |  out|    1|   ap_memory|      v141_2_3|         array|
|v141_2_3_q0              |   in|   32|   ap_memory|      v141_2_3|         array|
|v141_3_0_address0        |  out|    9|   ap_memory|      v141_3_0|         array|
|v141_3_0_ce0             |  out|    1|   ap_memory|      v141_3_0|         array|
|v141_3_0_q0              |   in|   32|   ap_memory|      v141_3_0|         array|
|v141_3_1_address0        |  out|    9|   ap_memory|      v141_3_1|         array|
|v141_3_1_ce0             |  out|    1|   ap_memory|      v141_3_1|         array|
|v141_3_1_q0              |   in|   32|   ap_memory|      v141_3_1|         array|
|v141_3_2_address0        |  out|    9|   ap_memory|      v141_3_2|         array|
|v141_3_2_ce0             |  out|    1|   ap_memory|      v141_3_2|         array|
|v141_3_2_q0              |   in|   32|   ap_memory|      v141_3_2|         array|
|v141_3_3_address0        |  out|    9|   ap_memory|      v141_3_3|         array|
|v141_3_3_ce0             |  out|    1|   ap_memory|      v141_3_3|         array|
|v141_3_3_q0              |   in|   32|   ap_memory|      v141_3_3|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

