// Seed: 296831150
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    output tri1 id_2
);
  wire [1 : 1] id_4 = 1'b0;
  assign id_0 = id_4;
  tri1  id_5 = (id_4 - +id_4);
  logic id_6;
  ;
  assign module_1.id_2 = 0;
  wire id_7 = id_6;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input wire id_2,
    output uwire id_3,
    input tri0 id_4,
    input tri id_5,
    output supply0 id_6,
    output wor id_7,
    output wor id_8,
    input wand id_9
    , id_18,
    input supply1 id_10,
    input supply1 id_11,
    output tri0 id_12,
    input tri0 id_13,
    output logic id_14,
    input supply1 id_15,
    output tri0 id_16
);
  wand id_19 = -1;
  final id_14 <= -1;
  module_0 modCall_1 (
      id_16,
      id_10,
      id_6
  );
endmodule
