2018-06-26 10:42:20,272 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:20,283 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:20,285 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:20,285 WARNING The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:20,286 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:20,286 WARNING The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:20,287 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:20,287 WARNING The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:20,287 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:20,288 INFO The file: ./tests\TRS.RTECONFIG.GEN.006.3\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
