INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:45:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 buffer19/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.485ns period=4.970ns})
  Destination:            buffer37/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.485ns period=4.970ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.970ns  (clk rise@4.970ns - clk rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.214ns (25.876%)  route 3.478ns (74.124%))
  Logic Levels:           15  (CARRY4=3 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.453 - 4.970 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1840, unset)         0.508     0.508    buffer19/clk
    SLICE_X7Y154         FDRE                                         r  buffer19/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y154         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer19/outs_reg[3]/Q
                         net (fo=1, routed)           0.725     1.449    cmpi7/Memory_reg[1][0]_i_2_0[3]
    SLICE_X10Y154        LUT6 (Prop_lut6_I1_O)        0.043     1.492 r  cmpi7/Memory[1][0]_i_14/O
                         net (fo=1, routed)           0.000     1.492    cmpi7/Memory[1][0]_i_14_n_0
    SLICE_X10Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.738 r  cmpi7/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.738    cmpi7/Memory_reg[1][0]_i_7_n_0
    SLICE_X10Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.788 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.788    cmpi7/Memory_reg[1][0]_i_3_n_0
    SLICE_X10Y156        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     1.895 f  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=10, routed)          0.287     2.182    buffer115/fifo/result[0]
    SLICE_X11Y158        LUT6 (Prop_lut6_I5_O)        0.122     2.304 r  buffer115/fifo/outputValid_i_9/O
                         net (fo=1, routed)           0.314     2.619    buffer69/fifo/outputValid_i_4__0_1
    SLICE_X11Y159        LUT6 (Prop_lut6_I5_O)        0.043     2.662 f  buffer69/fifo/outputValid_i_5/O
                         net (fo=1, routed)           0.188     2.849    buffer119/fifo/buffer115_outs_ready
    SLICE_X12Y159        LUT6 (Prop_lut6_I2_O)        0.043     2.892 f  buffer119/fifo/outputValid_i_4__0/O
                         net (fo=6, routed)           0.169     3.062    fork54/control/generateBlocks[0].regblock/mux26_outs_ready
    SLICE_X13Y160        LUT5 (Prop_lut5_I4_O)        0.043     3.105 r  fork54/control/generateBlocks[0].regblock/transmitValue_i_11__3/O
                         net (fo=1, routed)           0.181     3.286    fork54/control/generateBlocks[1].regblock/transmitValue_i_17__1
    SLICE_X12Y162        LUT6 (Prop_lut6_I3_O)        0.043     3.329 r  fork54/control/generateBlocks[1].regblock/transmitValue_i_8__2/O
                         net (fo=2, routed)           0.453     3.782    init0/control/blockStopArray[0]
    SLICE_X13Y158        LUT6 (Prop_lut6_I1_O)        0.043     3.825 r  init0/control/transmitValue_i_17__1/O
                         net (fo=1, routed)           0.373     4.198    buffer78/control/transmitValue_i_6__2
    SLICE_X7Y158         LUT6 (Prop_lut6_I2_O)        0.043     4.241 r  buffer78/control/transmitValue_i_11__1/O
                         net (fo=1, routed)           0.165     4.406    fork45/control/generateBlocks[5].regblock/transmitValue_i_2__113_0
    SLICE_X7Y159         LUT6 (Prop_lut6_I3_O)        0.043     4.449 r  fork45/control/generateBlocks[5].regblock/transmitValue_i_6__2/O
                         net (fo=1, routed)           0.088     4.537    fork45/control/generateBlocks[8].regblock/transmitValue_reg_9
    SLICE_X7Y159         LUT6 (Prop_lut6_I3_O)        0.043     4.580 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_2__113/O
                         net (fo=22, routed)          0.193     4.774    buffer74/control/outputValid_reg_10
    SLICE_X4Y159         LUT4 (Prop_lut4_I1_O)        0.043     4.817 f  buffer74/control/fullReg_i_3__5/O
                         net (fo=5, routed)           0.173     4.989    buffer74/control/transmitValue_reg_5
    SLICE_X3Y159         LUT6 (Prop_lut6_I5_O)        0.043     5.032 r  buffer74/control/dataReg[5]_i_1__3/O
                         net (fo=6, routed)           0.168     5.200    buffer37/E[0]
    SLICE_X0Y159         FDRE                                         r  buffer37/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.970     4.970 r  
                                                      0.000     4.970 r  clk (IN)
                         net (fo=1840, unset)         0.483     5.453    buffer37/clk
    SLICE_X0Y159         FDRE                                         r  buffer37/dataReg_reg[0]/C
                         clock pessimism              0.000     5.453    
                         clock uncertainty           -0.035     5.417    
    SLICE_X0Y159         FDRE (Setup_fdre_C_CE)      -0.194     5.223    buffer37/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.223    
                         arrival time                          -5.200    
  -------------------------------------------------------------------
                         slack                                  0.024    




