<?xml version="1.0" encoding="UTF-8" standalone="no" ?>

<!-- Copyright (C) 2023, Advanced Micro Devices, Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->

<part_info part_name="xcsu200p-sbva1024-2-e-es1">
  <pins>
    <!-- <pin index="0"   name ="GPIO_DIP_SW1" iostandard="LVCMOS12" loc="B17"/> -->
    <!-- <pin index="1"   name ="GPIO_DIP_SW2" iostandard="LVCMOS12" loc="G16"/> -->
    <!-- <pin index="2"   name ="GPIO_DIP_SW3" iostandard="LVCMOS12" loc="J16"/> -->
    <!-- <pin index="3"   name ="GPIO_DIP_SW4" iostandard="LVCMOS12" loc="D21"/> -->

<!-- 	<pin index="4"	name ="SGMII_RX_N" iostandard="DIFF_HSTL_I_DCI_18" loc="AV24" odt="RTT_48" iobank.internal_vref="0.9" />
	<pin index="5"	name ="SGMII_RX_P" iostandard="DIFF_HSTL_I_DCI_18" loc="AU24" odt="RTT_48" iobank.internal_vref="0.9"/> 
    <pin index="6"	name ="SGMII_TX_N" iostandard="DIFF_HSTL_I_DCI_18" loc="AV21" output_impedance="RDRV_48_48" iobank.internal_vref="0.9" /> 
	<pin index="7"	name ="SGMII_TX_P" iostandard="DIFF_HSTL_I_DCI_18" loc="AU21" output_impedance="RDRV_48_48" iobank.internal_vref="0.9" />  -->

	<!-- <pin index="4"	name ="SGMII_RX_N" iostandard="DIFF_HSTL_I_DCI_18" loc="AV24" odt="RTT_48" /> -->
	<!-- <pin index="5"	name ="SGMII_RX_P" iostandard="DIFF_HSTL_I_DCI_18" loc="AU24" odt="RTT_48" />  -->
    <!-- <pin index="6"	name ="SGMII_TX_N" iostandard="DIFF_HSTL_I_DCI_18" loc="AV21" output_impedance="RDRV_48_48" />  -->
	<!-- <pin index="7"	name ="SGMII_TX_P" iostandard="DIFF_HSTL_I_DCI_18" loc="AU21" output_impedance="RDRV_48_48" />  -->
	
    <!-- <pin index="8"   name ="IIC_MUX_RESET_B" iostandard="LVCMOS18" loc="AL25"/> -->
    <!-- <pin index="0"   name ="IIC_SCL_MAIN" iostandard="LVCMOS18" loc="AM24" drive="8" slew="SLOW"/> -->
    <!-- <pin index="1"   name ="IIC_SDA_MAIN" iostandard="LVCMOS18" loc="AL24" drive="8" slew="SLOW"/> -->

    <!-- <pin index="11"  name ="GPIO_LED_0_LS" iostandard="LVCMOS12" loc="AT32" drive="8"/> -->
    <!-- <pin index="12"  name ="GPIO_LED_1_LS" iostandard="LVCMOS12" loc="AV34" drive="8"/> -->
    <!-- <pin index="13"  name ="GPIO_LED_2_LS" iostandard="LVCMOS12" loc="AY30" drive="8"/> -->
    <!-- <pin index="14"  name ="GPIO_LED_3_LS" iostandard="LVCMOS12" loc="BB32" drive="8"/> -->
    <!-- <pin index="15"  name ="GPIO_LED_4_LS" iostandard="LVCMOS12" loc="BF32" drive="8"/> -->
    <!-- <pin index="16"  name ="GPIO_LED_5_LS" iostandard="LVCMOS12" loc="AU37" drive="8"/> -->
    <!-- <pin index="17"  name ="GPIO_LED_6_LS" iostandard="LVCMOS12" loc="AV36" drive="8"/> -->
    <!-- <pin index="18"  name ="GPIO_LED_7_LS" iostandard="LVCMOS12" loc="BA37" drive="8"/> -->

<!--     <pin index="19"  name ="GPIO_SW_C" iostandard="LVCMOS18" loc="BD23"/>
    <pin index="20"  name ="GPIO_SW_W" iostandard="LVCMOS18" loc="BF22"/>
    <pin index="21"  name ="GPIO_SW_S" iostandard="LVCMOS18" loc="BE22"/>
    <pin index="22"  name ="GPIO_SW_E" iostandard="LVCMOS18" loc="BE23"/>
    <pin index="23"  name ="GPIO_SW_N" iostandard="LVCMOS18" loc="BB24"/> -->

    <!-- <pin index="24"  name ="USB_UART_CTS" iostandard="LVCMOS18" loc="BB22"/> -->
    <!-- NOTE for pin index 94 & 95 iostandard is defined in component rs232_uart 
    iostandard is optional attribute for fpga pins & it will be always overwritten by component(non fpga) level pin attributes -->
	
    <!-- <pin index="25" name ="USB_UART_TX" loc="BB21"/> -->
    <!-- <pin index="26" name ="USB_UART_RX" loc="AW25"/> -->
    <!-- <pin index="27" name ="USB_UART_RTS" iostandard="LVCMOS18" loc="AY25"/> -->

<!-- CPU Reset pin mapping -->
    <pin index="0"  name ="CPU_RESET" iostandard="LVCMOS33" loc="B24"/>

<!-- DDR4 320MHz Clock pin mapping -->
    <pin index="1"  name ="sysclk1_300_p" iostandard="LVDS" loc="H28" />
    <pin index="2"  name ="sysclk1_300_n" iostandard="LVDS" loc="G28" />

<!-- LPDDR5 320MHz Clock pin mapping -->
    <pin index="3"  name ="sysclk1_320_p" iostandard="LVDS15" loc="M5" />
    <pin index="4"  name ="sysclk1_320_n" iostandard="LVDS15" loc="L5" />

<!-- SiT570 200MHz Clock pin mapping -->
    <pin index="205"  name ="SYSCLK_P" iostandard="LVDS" loc="V28" />
    <pin index="206"  name ="SYSCLK_N" iostandard="LVDS" loc="U28" />

<!-- SiT570 156.25MHz Clock pin mapping -->
    <!-- <pin index="147" name ="gth223_refclk0_156_25MHz_clock_p" iostandard="LVDS" loc="AA10"/> -->
    <!-- <pin index="148" name ="gth223_refclk0_156_25MHz_clock_n" iostandard="LVDS" loc="AA9"/> -->

<!-- SiT570 400MHz Clock pin mapping -->
    <!-- <pin index="207" name ="gth223_refclk1_400MHz_clock_p" iostandard="LVDS" loc="Y8"/> -->
    <!-- <pin index="208" name ="gth223_refclk1_400MHz_clock_n" iostandard="LVDS" loc="Y7"/> -->

<!-- SiT570 EMCCLK 150MHz Clock pin mapping -->
    <pin index="209" name ="emc_clk_150" iostandard="LVCMOS12" loc="H19"/>

	<!-- ddr4 Pin Mapping-->
    <pin index="7"   name ="ddr4_act_n"     iostandard="SSTL12_DCI"      loc="K25" />
    <pin index="8"   name ="ddr4_adr0"      iostandard="SSTL12_DCI"      loc="H25" />
    <pin index="9"   name ="ddr4_adr1"      iostandard="SSTL12_DCI"      loc="A29" />
    <pin index="10"  name ="ddr4_adr2"      iostandard="SSTL12_DCI"      loc="B28" />
    <pin index="11"  name ="ddr4_adr3"      iostandard="SSTL12_DCI"      loc="A31" />
    <pin index="12"  name ="ddr4_adr4"      iostandard="SSTL12_DCI"      loc="B31" />
    <pin index="13"  name ="ddr4_adr5"      iostandard="SSTL12_DCI"      loc="A30" />
    <pin index="14"  name ="ddr4_adr6"      iostandard="SSTL12_DCI"      loc="B29" />
    <pin index="15"  name ="ddr4_adr7"      iostandard="SSTL12_DCI"      loc="C28" />
    <pin index="16"  name ="ddr4_adr8"      iostandard="SSTL12_DCI"      loc="D28" />
    <pin index="17"  name ="ddr4_adr9"      iostandard="SSTL12_DCI"      loc="C30" />
    <pin index="18"  name ="ddr4_adr10"     iostandard="SSTL12_DCI"      loc="C29" />
    <pin index="19"  name ="ddr4_adr11"     iostandard="SSTL12_DCI"      loc="B32" />
    <pin index="20"  name ="ddr4_adr12"     iostandard="SSTL12_DCI"      loc="C31" />
    <pin index="21"  name ="ddr4_adr13"     iostandard="SSTL12_DCI"      loc="J25" />
	                                                                          
    <pin index="51" name ="ddr4_adr14"      iostandard="SSTL12_DCI"       loc="E29" />
    <pin index="52" name ="ddr4_adr15"      iostandard="SSTL12_DCI"       loc="E28" />
    <pin index="53" name ="ddr4_adr16"      iostandard="SSTL12_DCI"       loc="J26" />
	
    <pin index="22"  name ="ddr4_ba0"       iostandard="SSTL12_DCI"      loc="D30" />
    <pin index="23"  name ="ddr4_ba1"       iostandard="SSTL12_DCI"      loc="E30" />
    <pin index="24"  name ="ddr4_bg"        iostandard="SSTL12_DCI"      loc="F31" />
    <pin index="25"  name ="ddr4_ck_c"      iostandard="DIFF_SSTL12_DCI" loc="G27" />
    <pin index="26"  name ="ddr4_ck_t"      iostandard="DIFF_SSTL12_DCI" loc="H26" />
    <pin index="27"  name ="ddr4_cke"       iostandard="SSTL12_DCI"      loc="H32" />
    <pin index="28"  name ="ddr4_cs_n"      iostandard="SSTL12_DCI"      loc="F29" />

    <pin index="29"  name ="ddr4_dq0"       iostandard="POD12_DCI"       loc="K31" />
    <pin index="30"  name ="ddr4_dq1"       iostandard="POD12_DCI"       loc="K28" />
    <pin index="31"  name ="ddr4_dq2"       iostandard="POD12_DCI"       loc="J32" />
    <pin index="32"  name ="ddr4_dq3"       iostandard="POD12_DCI"       loc="K29"  />
    <pin index="33"  name ="ddr4_dq4"       iostandard="POD12_DCI"       loc="L31" />
    <pin index="34"  name ="ddr4_dq5"       iostandard="POD12_DCI"       loc="L27" />
    <pin index="35"  name ="ddr4_dq6"       iostandard="POD12_DCI"       loc="K32"  />
    <pin index="36"  name ="ddr4_dq7"       iostandard="POD12_DCI"       loc="K27"  />
    <pin index="37"  name ="ddr4_dq8"       iostandard="POD12_DCI"       loc="H31" />
    <pin index="38"  name ="ddr4_dq9"       iostandard="POD12_DCI"       loc="C32" />
    <pin index="39"  name ="ddr4_dq10"      iostandard="POD12_DCI"       loc="J28" />
    <pin index="40"  name ="ddr4_dq11"      iostandard="POD12_DCI"       loc="H30" />
    <pin index="41"  name ="ddr4_dq12"      iostandard="POD12_DCI"       loc="J27" />
    <pin index="42"  name ="ddr4_dq13"      iostandard="POD12_DCI"       loc="H29" />
    <pin index="43"  name ="ddr4_dq14"      iostandard="POD12_DCI"       loc="D32" />
    <pin index="44"  name ="ddr4_dq15"      iostandard="POD12_DCI"       loc="G29" />
	
    <pin index="45" name ="ddr4_dqs_c0"    iostandard="DIFF_POD12_DCI"  loc="J30" />
    <pin index="46" name ="ddr4_dqs_c1"    iostandard="DIFF_POD12_DCI"  loc="E32" />
    <pin index="47" name ="ddr4_dqs_t0"    iostandard="DIFF_POD12_DCI"  loc="K30" />
    <pin index="48" name ="ddr4_dqs_t1"    iostandard="DIFF_POD12_DCI"  loc="E31" />

    <pin index="49" name ="ddr4_dm_dbi_n0"    iostandard="POD12_DCI"       loc="M26" />
    <pin index="50" name ="ddr4_dm_dbi_n1"    iostandard="POD12_DCI"       loc="G31" />

    <pin index="54" name ="ddr4_odt"       iostandard="SSTL12_DCI"      loc="G32"  />
    <pin index="55" name ="ddr4_reset_n"   iostandard="LVCMOS12"        loc="L26" drive="8"/>
	
	<!--lpddrmc_Channel_0 -->
	<pin index="62" name="lpddrmc_dq0"  loc="K7" />
	<pin index="63" name="lpddrmc_dq1"  loc="K6" />
	<pin index="64" name="lpddrmc_dq2"  loc="J6" />
	<pin index="65" name="lpddrmc_dq3"  loc="H6" />
	<pin index="66" name="lpddrmc_dq4"  loc="G6" />
	<pin index="67" name="lpddrmc_dq5"  loc="H9" />
	<pin index="68" name="lpddrmc_dq6"  loc="H8" />
	<pin index="69" name="lpddrmc_dq7"  loc="G5" />
	<pin index="70" name="lpddrmc_dq8"  loc="H3" />
	<pin index="71" name="lpddrmc_dq9"  loc="J4" />
	<pin index="72" name="lpddrmc_dq10" loc="J3" />
	<pin index="73" name="lpddrmc_dq11" loc="H2" />
	<pin index="74" name="lpddrmc_dq12" loc="K1" />
	<pin index="75" name="lpddrmc_dq13" loc="K2" />
	<pin index="76" name="lpddrmc_dq14" loc="J1" />
	<pin index="77" name="lpddrmc_dq15" loc="H1" />
	<pin index="78" name="lpddrmc_dq16" loc="M4" />
	<pin index="79" name="lpddrmc_dq17" loc="L3" />
	<pin index="80" name="lpddrmc_dq18" loc="P4" />
	<pin index="81" name="lpddrmc_dq19" loc="N4" />
	<pin index="82" name="lpddrmc_dq20" loc="M1" />
	<pin index="83" name="lpddrmc_dq21" loc="N2" />
	<pin index="84" name="lpddrmc_dq22" loc="P1" />
	<pin index="85" name="lpddrmc_dq23" loc="N1" />
	<pin index="86" name="lpddrmc_dq24" loc="U7" />
	<pin index="87" name="lpddrmc_dq25" loc="U6" />
	<pin index="88" name="lpddrmc_dq26" loc="V7" />
	<pin index="89" name="lpddrmc_dq27" loc="V6" />
	<pin index="90" name="lpddrmc_dq28" loc="R3" />
	<pin index="91" name="lpddrmc_dq29" loc="T4" />
	<pin index="92" name="lpddrmc_dq30" loc="R5" />
	<pin index="93" name="lpddrmc_dq31" loc="T5" />
	
	<pin index="94" name="lpddrmc_rdqs0_t" loc="K8" />
	<pin index="95" name="lpddrmc_rdqs1_t" loc="H4" />
	<pin index="96" name="lpddrmc_rdqs2_t" loc="M2" />
	<pin index="97" name="lpddrmc_rdqs3_t" loc="R2" />
	
	<pin index="98" name="lpddrmc_rdqs0_c" loc="J8" />
	<pin index="99" name="lpddrmc_rdqs1_c" loc="G4" />
	<pin index="100" name="lpddrmc_rdqs2_c" loc="L2" />
	<pin index="101" name="lpddrmc_rdqs3_c" loc="R1" />
	
	<pin index="102" name="lpddrmc_dmi0" loc="H7" />
	<pin index="103" name="lpddrmc_dmi1" loc="G2" />
	<pin index="104" name="lpddrmc_dmi2" loc="P3" />
	<pin index="105" name="lpddrmc_dmi3" loc="U8" />
	
	<pin index="106" name="lpddrmc_ca0" loc="G7" />
	<pin index="107" name="lpddrmc_ca1" loc="G1" />
	<pin index="108" name="lpddrmc_ca2" loc="N3" />
	<pin index="109" name="lpddrmc_ca3" loc="T7" />
	<pin index="110" name="lpddrmc_ca4" loc="R8" />
	<pin index="111" name="lpddrmc_ca5" loc="P8" />
	<pin index="112" name="lpddrmc_ca6" loc="N7" />
	
	<pin index="113" name="lpddrmc_wck0_t" loc="M7" />
	<pin index="114" name="lpddrmc_wck1_t" loc="K5" />
	<pin index="115" name="lpddrmc_wck2_t" loc="N6" />
	<pin index="116" name="lpddrmc_wck3_t" loc="R7" />
	
	<pin index="117" name="lpddrmc_wck0_c" loc="L7" />
	<pin index="118" name="lpddrmc_wck1_c" loc="J5" />
	<pin index="119" name="lpddrmc_wck2_c" loc="M6" />
	<pin index="120" name="lpddrmc_wck3_c" loc="R6" />
	
	<pin index="121" name="lpddrmc_ck_t" loc="P6" />
	<pin index="122" name="lpddrmc_ck_c" loc="P5" />
	
	<pin index="123" name="lpddrmc_cs0" loc="T8" />
	<pin index="124" name="lpddrmc_cs1" loc="K3" />
	
	<pin index="125" name="lpddrmc_reset_n" loc="L4" />

<!-- GPIO DIP SW pin mapping -->
    <pin index="126"   name ="GPIO_DIP_SW_B0" iostandard="LVCMOS33" loc="AG32"/>
    <pin index="127"   name ="GPIO_DIP_SW_B1" iostandard="LVCMOS33" loc="AH32"/>
    <pin index="128"   name ="GPIO_DIP_SW_B2" iostandard="LVCMOS33" loc="AD30"/>
    <pin index="129"   name ="GPIO_DIP_SW_B3" iostandard="LVCMOS33" loc="AE30"/>
    <pin index="130"   name ="GPIO_DIP_SW_B4" iostandard="LVCMOS33" loc="AJ32"/>
    <pin index="131"   name ="GPIO_DIP_SW_B5" iostandard="LVCMOS33" loc="AK32"/>
    <pin index="132"   name ="GPIO_DIP_SW_B6" iostandard="LVCMOS33" loc="AH31"/>
    <pin index="133"   name ="GPIO_DIP_SW_B7" iostandard="LVCMOS33" loc="AJ31"/>

<!-- GPIO LED pin mapping -->
    <pin index="134"  name ="GPIO_LED_1" iostandard="LVCMOS33" loc="B18"/>
    <pin index="135"  name ="GPIO_LED_2" iostandard="LVCMOS33" loc="C18"/>
    <pin index="136"  name ="GPIO_LED_3" iostandard="LVCMOS33" loc="H16"/>
    <pin index="137"  name ="GPIO_LED_4" iostandard="LVCMOS33" loc="J16"/>
    <pin index="138"  name ="GPIO_LED_5" iostandard="LVCMOS33" loc="D16"/>
    <pin index="139"  name ="GPIO_LED_6" iostandard="LVCMOS33" loc="E16"/>
    <pin index="140"  name ="GPIO_LED_7" iostandard="LVCMOS33" loc="A17"/>
    <pin index="141"  name ="GPIO_LED_8" iostandard="LVCMOS33" loc="A16"/>

<!-- GPIO PUSH Button pin mapping -->
    <pin index="142"  name ="GPIO_SW_C" iostandard="LVCMOS33" loc="E22"/>
    <pin index="143"  name ="GPIO_SW_W" iostandard="LVCMOS33" loc="B23"/>
    <pin index="144"  name ="GPIO_SW_S" iostandard="LVCMOS33" loc="C23"/>
    <pin index="145"  name ="GPIO_SW_E" iostandard="LVCMOS33" loc="C24"/>
    <pin index="146"  name ="GPIO_SW_N" iostandard="LVCMOS33" loc="C22"/>

<!-- GEM0 GMII pin mapping -->
    <!-- <pin index="149" name ="gem0_mdc"         iostandard="LVCMOS33" loc="AL12"/> -->
    <!-- <pin index="150" name ="gem0_mdio_i"      iostandard="LVCMOS33" loc="AM13"/> -->
    <!-- <pin index="151" name ="gem0_phy_rst_out" iostandard="LVCMOS33" loc="AG14"/> -->
    
    <!-- <pin index="152" name ="gem0_gmii_rxd_0"   iostandard="LVCMOS33" loc="AF12" /> -->
    <!-- <pin index="153" name ="gem0_gmii_rxd_1"   iostandard="LVCMOS33" loc="AE12" /> -->
    <!-- <pin index="154" name ="gem0_gmii_rxd_2"   iostandard="LVCMOS33" loc="AF13" /> -->
    <!-- <pin index="155" name ="gem0_gmii_rxd_3"   iostandard="LVCMOS33" loc="AE13" /> -->
    <!-- <pin index="156" name ="gem0_gmii_rxd_4"   iostandard="LVCMOS33" loc="AE14" /> -->
    <!-- <pin index="157" name ="gem0_gmii_rxd_5"   iostandard="LVCMOS33" loc="AE15" /> -->
    <!-- <pin index="158" name ="gem0_gmii_rxd_6"   iostandard="LVCMOS33" loc="AM9" /> -->
    <!-- <pin index="159" name ="gem0_gmii_rxd_7"   iostandard="LVCMOS33" loc="AM10" /> -->
    <!-- <pin index="160" name ="gem0_gmii_txd_0"   iostandard="LVCMOS33" loc="AL11" /> -->
    <!-- <pin index="161" name ="gem0_gmii_txd_1"   iostandard="LVCMOS33" loc="AK11" /> -->
    <!-- <pin index="162" name ="gem0_gmii_txd_2"   iostandard="LVCMOS33" loc="AH10" /> -->
    <!-- <pin index="163" name ="gem0_gmii_txd_3"   iostandard="LVCMOS33" loc="AH11" /> -->
    <!-- <pin index="164" name ="gem0_gmii_txd_4"   iostandard="LVCMOS33" loc="AH12" /> -->
    <!-- <pin index="165" name ="gem0_gmii_txd_5"   iostandard="LVCMOS33" loc="AG13" /> -->
    <!-- <pin index="166" name ="gem0_gmii_txd_6"   iostandard="LVCMOS33" loc="AJ14" /> -->
    <!-- <pin index="167" name ="gem0_gmii_txd_7"   iostandard="LVCMOS33" loc="AH14" /> -->
    <!-- <pin index="168" name ="gem0_gmii_tx_clk"  iostandard="LVCMOS33" loc="AJ10" /> -->
    <!-- <pin index="169" name ="gem0_gmii_rx_clk"  iostandard="LVCMOS33" loc="AD17" /> -->
    <!-- <pin index="170" name ="gem0_gmii_tx_en"   iostandard="LVCMOS33" loc="AJ15" />  -->
    <!-- <pin index="171" name ="gem0_gmii_rx_dv"   iostandard="LVCMOS33" loc="AJ13" /> -->
    <!-- <pin index="172" name ="gem0_gmii_tx_er"   iostandard="LVCMOS33" loc="AH16" /> -->

<!-- GEM1 GMII pin mapping -->
    <!-- <pin index="173" name ="gem1_mdc"         iostandard="LVCMOS33" loc="AL17"/> -->
    <!-- <pin index="174" name ="gem1_mdio_i"      iostandard="LVCMOS33" loc="AM20"/> -->
    <!-- <pin index="175" name ="gem1_phy_rst_out" iostandard="LVCMOS33" loc="AK17"/> -->
    
    <!-- <pin index="176" name ="gem1_gmii_rxd_0"   iostandard="LVCMOS33" loc="AK18" /> -->
    <!-- <pin index="177" name ="gem1_gmii_rxd_1"   iostandard="LVCMOS33" loc="AJ18" /> -->
    <!-- <pin index="178" name ="gem1_gmii_rxd_2"   iostandard="LVCMOS33" loc="AG21" /> -->
    <!-- <pin index="179" name ="gem1_gmii_rxd_3"   iostandard="LVCMOS33" loc="AG20" /> -->
    <!-- <pin index="180" name ="gem1_gmii_rxd_4"   iostandard="LVCMOS33" loc="AJ19" /> -->
    <!-- <pin index="181" name ="gem1_gmii_rxd_5"   iostandard="LVCMOS33" loc="AH19" /> -->
    <!-- <pin index="182" name ="gem1_gmii_rxd_6"   iostandard="LVCMOS33" loc="AG17" /> -->
    <!-- <pin index="183" name ="gem1_gmii_rxd_7"   iostandard="LVCMOS33" loc="AF17" /> -->
    <!-- <pin index="184" name ="gem1_gmii_txd_0"   iostandard="LVCMOS33" loc="AL19" /> -->
    <!-- <pin index="185" name ="gem1_gmii_txd_1"   iostandard="LVCMOS33" loc="AL18" /> -->
    <!-- <pin index="186" name ="gem1_gmii_txd_2"   iostandard="LVCMOS33" loc="AF18" /> -->
    <!-- <pin index="187" name ="gem1_gmii_txd_3"   iostandard="LVCMOS33" loc="AE18" /> -->
    <!-- <pin index="188" name ="gem1_gmii_txd_4"   iostandard="LVCMOS33" loc="AJ20" /> -->
    <!-- <pin index="189" name ="gem1_gmii_txd_5"   iostandard="LVCMOS33" loc="AH20" /> -->
    <!-- <pin index="190" name ="gem1_gmii_txd_6"   iostandard="LVCMOS33" loc="AH23" /> -->
    <!-- <pin index="191" name ="gem1_gmii_txd_7"   iostandard="LVCMOS33" loc="AG22" /> -->
	
    <!-- <pin index="192" name ="gem1_gmii_tx_clk"  iostandard="LVCMOS33" loc="AF19" /> -->
    <!-- <pin index="193" name ="gem1_gmii_rx_clk"  iostandard="LVCMOS33" loc="AF15" /> -->
    <!-- <pin index="194" name ="gem1_gmii_tx_en"   iostandard="LVCMOS33" loc="AK22" />  -->
    <!-- <pin index="195" name ="gem1_gmii_rx_dv"   iostandard="LVCMOS33" loc="AF16" /> -->
    <!-- <pin index="196" name ="gem1_gmii_tx_er"   iostandard="LVCMOS33" loc="AJ21" /> -->

    <!-- <pin index="172" name ="gem0_gmii_rx_er"   iostandard="LVCMOS33" loc="AE8" /> -->
    <!-- <pin index="172" name ="gem1_gmii_rx_er"   iostandard="LVCMOS33" loc="AE8" /> -->
  


<!-- IIC pin mapping -->
  <pin index="197"  name ="IIC_SCL" iostandard="LVCMOS33" loc="AE9" drive="8" slew="SLOW"/>
  <pin index="198"  name ="IIC_SDA" iostandard="LVCMOS33" loc="AD9" drive="8" slew="SLOW"/> 
  
  <!-- <pin index="151"  name ="IIC_INA_SCL_MAIN" iostandard="LVCMOS33" loc="M4" drive="8" slew="SLOW"/> -->
  <!-- <pin index="152"  name ="IIC_INA_SDA_MAIN" iostandard="LVCMOS33" loc="L4" drive="8" slew="SLOW"/>   -->

  <!-- <pin index="153"  name ="IIC_ACL_SCL_MAIN" iostandard="LVCMOS33" loc="J2" drive="8" slew="SLOW"/> -->
  <!-- <pin index="154"  name ="IIC_ACL_SDA_MAIN" iostandard="LVCMOS33" loc="H2" drive="8" slew="SLOW"/>   -->

  <!-- <pin index="155"  name ="IIC_HSIO_SCL_MAIN" iostandard="LVCMOS33" loc="K4" drive="8" slew="SLOW"/> -->
  <!-- <pin index="156"  name ="IIC_HSIO_SDA_MAIN" iostandard="LVCMOS33" loc="J4" drive="8" slew="SLOW"/>  -->

<!-- UART pin mapping -->
  <pin index="199" name ="uartb_rxd" iostandard="LVCMOS33" loc="F18"/>
  <pin index="200" name ="uartb_txd" iostandard="LVCMOS33" loc="E18"/> 
  <pin index="201" name ="uartc_rxd" iostandard="LVCMOS33" loc="A27"/>
  <pin index="202" name ="uartc_txd" iostandard="LVCMOS33" loc="D22"/>
  <pin index="203" name ="uart0_rxd" iostandard="LVCMOS33" loc="AL31"/>
  <pin index="204" name ="uart0_txd" iostandard="LVCMOS33" loc="AL32"/> 

    <!-- ################################END OF FILE ###############################################-->
  </pins>
	
</part_info>    
                

