OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -17.70

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -2.26

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -2.26

==========================================================================
resizer pre report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2407_/G ^
   0.46
gen_encoder_units[2].encoder_unit/_343_/CK ^
   0.00      0.00       0.46


==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_146_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   148  385.23                           rst_ni (net)
                  0.32    0.26    0.56 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_146_/RN (DFFR_X1)
                                  0.56   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_146_/CK (DFFR_X1)
                          0.58    0.58   library removal time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2779_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2377_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2779_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2779_/Q (DLL_X1)
     1    0.98                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[0].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2377_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2377_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _260_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: _260_ (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _260_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ _260_/QN (DFFS_X1)
     1    1.77                           _000_ (net)
                  0.01    0.00    0.06 ^ _151_/A (INV_X1)
                  0.01    0.01    0.07 v _151_/ZN (INV_X1)
     1    2.78                           _112_ (net)
                  0.01    0.00    0.07 v _153_/B1 (OAI21_X2)
                  0.01    0.02    0.09 ^ _153_/ZN (OAI21_X2)
     1    1.30                           _005_ (net)
                  0.01    0.00    0.09 ^ _260_/D (DFFS_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _260_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_146_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   148  385.23                           rst_ni (net)
                  0.32    0.26    0.56 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_146_/RN (DFFR_X1)
                                  0.56   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_146_/CK (DFFR_X1)
                         -0.02    2.98   library recovery time
                                  2.98   data required time
-----------------------------------------------------------------------------
                                  2.98   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  2.43   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_/GN (DLL_X1)
                  0.01    0.08    1.58 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_/Q (DLL_X1)
     1    3.99                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[30].cg_i.en_latch (net)
                  0.01    0.00    1.58 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A2 (AND2_X1)
                                  1.58   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/_346_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_350_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/_346_/CK (DFFR_X1)
                  2.11    2.25    2.25 ^ gen_encoder_units[1].encoder_unit/_346_/Q (DFFR_X1)
   469  986.33                           gen_encoder_units[1].encoder_unit/c_addr_internal[0] (net)
                  2.14    0.26    2.51 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1298_/A2 (NOR2_X1)
                  1.32    2.02    4.53 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1298_/ZN (NOR2_X1)
    64  131.82                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0939_ (net)
                  1.32    0.01    4.54 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1416_/A1 (NAND3_X1)
                  0.21    0.20    4.73 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1416_/ZN (NAND3_X1)
     1    1.79                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1056_ (net)
                  0.21    0.00    4.73 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1417_/A2 (NAND2_X1)
                  0.03    0.02    4.75 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1417_/ZN (NAND2_X1)
     1    1.78                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1057_ (net)
                  0.03    0.00    4.75 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1418_/A2 (NOR2_X1)
                  0.02    0.05    4.80 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1418_/ZN (NOR2_X1)
     1    3.49                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1058_ (net)
                  0.02    0.00    4.80 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1426_/A1 (NAND2_X1)
                  0.01    0.02    4.81 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1426_/ZN (NAND2_X1)
     1    1.87                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1066_ (net)
                  0.01    0.00    4.81 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1427_/A2 (NOR2_X1)
                  0.02    0.04    4.85 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1427_/ZN (NOR2_X1)
     1    3.38                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1067_ (net)
                  0.02    0.00    4.85 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1461_/A1 (NAND3_X1)
                  0.02    0.04    4.89 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1461_/ZN (NAND3_X1)
     1    6.48                           gen_encoder_units[1].encoder_unit/threshold_memory/read_outputs_subunits[49] (net)
                  0.02    0.00    4.89 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_158_/A2 (NAND2_X4)
                  0.02    0.02    4.91 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_158_/ZN (NAND2_X4)
     1    6.40                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_006_ (net)
                  0.02    0.00    4.91 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_159_/A2 (NAND2_X4)
                  0.01    0.02    4.93 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_159_/ZN (NAND2_X4)
     1    5.74                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_007_ (net)
                  0.01    0.00    4.93 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_160_/A (INV_X4)
                  0.01    0.01    4.94 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_160_/ZN (INV_X4)
     1    6.23                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_008_ (net)
                  0.01    0.00    4.94 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_161_/A2 (NAND2_X4)
                  0.01    0.01    4.95 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_161_/ZN (NAND2_X4)
     2    3.28                           gen_encoder_units[1].encoder_unit/fp_compare.operand_b_i[1] (net)
                  0.01    0.00    4.95 v gen_encoder_units[1].encoder_unit/_240_/A2 (OR2_X1)
                  0.01    0.05    5.00 v gen_encoder_units[1].encoder_unit/_240_/ZN (OR2_X1)
     2    3.20                           gen_encoder_units[1].encoder_unit/_053_ (net)
                  0.01    0.00    5.00 v gen_encoder_units[1].encoder_unit/_241_/A2 (NAND2_X1)
                  0.01    0.02    5.02 ^ gen_encoder_units[1].encoder_unit/_241_/ZN (NAND2_X1)
     1    3.61                           gen_encoder_units[1].encoder_unit/_054_ (net)
                  0.01    0.00    5.02 ^ gen_encoder_units[1].encoder_unit/_242_/A2 (NAND2_X2)
                  0.01    0.02    5.04 v gen_encoder_units[1].encoder_unit/_242_/ZN (NAND2_X2)
     1    5.76                           gen_encoder_units[1].encoder_unit/_055_ (net)
                  0.01    0.00    5.04 v gen_encoder_units[1].encoder_unit/_244_/A1 (NAND2_X4)
                  0.01    0.01    5.05 ^ gen_encoder_units[1].encoder_unit/_244_/ZN (NAND2_X4)
     1    3.20                           gen_encoder_units[1].encoder_unit/_057_ (net)
                  0.01    0.00    5.05 ^ gen_encoder_units[1].encoder_unit/_261_/A1 (NAND2_X2)
                  0.01    0.01    5.07 v gen_encoder_units[1].encoder_unit/_261_/ZN (NAND2_X2)
     1    2.98                           gen_encoder_units[1].encoder_unit/_074_ (net)
                  0.01    0.00    5.07 v gen_encoder_units[1].encoder_unit/_271_/A1 (NAND2_X2)
                  0.01    0.02    5.08 ^ gen_encoder_units[1].encoder_unit/_271_/ZN (NAND2_X2)
     1    6.19                           gen_encoder_units[1].encoder_unit/_084_ (net)
                  0.01    0.00    5.08 ^ gen_encoder_units[1].encoder_unit/_279_/A1 (NAND2_X4)
                  0.01    0.01    5.10 v gen_encoder_units[1].encoder_unit/_279_/ZN (NAND2_X4)
     1    5.86                           gen_encoder_units[1].encoder_unit/_092_ (net)
                  0.01    0.00    5.10 v gen_encoder_units[1].encoder_unit/_281_/A1 (NAND2_X4)
                  0.01    0.01    5.11 ^ gen_encoder_units[1].encoder_unit/_281_/ZN (NAND2_X4)
     2    9.39                           gen_encoder_units[1].encoder_unit/_094_ (net)
                  0.01    0.00    5.11 ^ gen_encoder_units[1].encoder_unit/_285_/A1 (NAND2_X4)
                  0.01    0.01    5.12 v gen_encoder_units[1].encoder_unit/_285_/ZN (NAND2_X4)
     1    5.86                           gen_encoder_units[1].encoder_unit/_098_ (net)
                  0.01    0.00    5.12 v gen_encoder_units[1].encoder_unit/_288_/A1 (NAND2_X4)
                  0.01    0.01    5.14 ^ gen_encoder_units[1].encoder_unit/_288_/ZN (NAND2_X4)
     1    6.03                           gen_encoder_units[1].encoder_unit/_101_ (net)
                  0.01    0.00    5.14 ^ gen_encoder_units[1].encoder_unit/_291_/A1 (NAND2_X4)
                  0.01    0.01    5.15 v gen_encoder_units[1].encoder_unit/_291_/ZN (NAND2_X4)
     1    6.02                           gen_encoder_units[1].encoder_unit/_104_ (net)
                  0.01    0.00    5.15 v gen_encoder_units[1].encoder_unit/_309_/A1 (NAND2_X4)
                  0.01    0.01    5.16 ^ gen_encoder_units[1].encoder_unit/_309_/ZN (NAND2_X4)
     2    8.18                           gen_encoder_units[1].encoder_unit/_122_ (net)
                  0.01    0.00    5.16 ^ gen_encoder_units[1].encoder_unit/_321_/A1 (NAND3_X1)
                  0.03    0.04    5.21 v gen_encoder_units[1].encoder_unit/_321_/ZN (NAND3_X1)
     1   10.02                           gen_encoder_units[1].encoder_unit/_134_ (net)
                  0.03    0.00    5.21 v gen_encoder_units[1].encoder_unit/_323_/A1 (NAND2_X1)
                  0.01    0.02    5.23 ^ gen_encoder_units[1].encoder_unit/_323_/ZN (NAND2_X1)
     1    1.19                           gen_encoder_units[1].encoder_unit/_010_ (net)
                  0.01    0.00    5.23 ^ gen_encoder_units[1].encoder_unit/_350_/D (DFFR_X1)
                                  5.23   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[1].encoder_unit/_350_/CK (DFFR_X1)
                         -0.03    2.97   library setup time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -5.23   data arrival time
-----------------------------------------------------------------------------
                                 -2.26   slack (VIOLATED)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/_146_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
   148  385.23                           rst_ni (net)
                  0.32    0.26    0.56 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_146_/RN (DFFR_X1)
                                  0.56   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/_146_/CK (DFFR_X1)
                         -0.02    2.98   library recovery time
                                  2.98   data required time
-----------------------------------------------------------------------------
                                  2.98   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  2.43   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_/GN (DLL_X1)
                  0.01    0.08    1.58 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_/Q (DLL_X1)
     1    3.99                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[30].cg_i.en_latch (net)
                  0.01    0.00    1.58 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A2 (AND2_X1)
                                  1.58   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/_346_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_350_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[1].encoder_unit/_346_/CK (DFFR_X1)
                  2.11    2.25    2.25 ^ gen_encoder_units[1].encoder_unit/_346_/Q (DFFR_X1)
   469  986.33                           gen_encoder_units[1].encoder_unit/c_addr_internal[0] (net)
                  2.14    0.26    2.51 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1298_/A2 (NOR2_X1)
                  1.32    2.02    4.53 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1298_/ZN (NOR2_X1)
    64  131.82                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_0939_ (net)
                  1.32    0.01    4.54 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1416_/A1 (NAND3_X1)
                  0.21    0.20    4.73 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1416_/ZN (NAND3_X1)
     1    1.79                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1056_ (net)
                  0.21    0.00    4.73 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1417_/A2 (NAND2_X1)
                  0.03    0.02    4.75 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1417_/ZN (NAND2_X1)
     1    1.78                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1057_ (net)
                  0.03    0.00    4.75 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1418_/A2 (NOR2_X1)
                  0.02    0.05    4.80 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1418_/ZN (NOR2_X1)
     1    3.49                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1058_ (net)
                  0.02    0.00    4.80 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1426_/A1 (NAND2_X1)
                  0.01    0.02    4.81 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1426_/ZN (NAND2_X1)
     1    1.87                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1066_ (net)
                  0.01    0.00    4.81 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1427_/A2 (NOR2_X1)
                  0.02    0.04    4.85 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1427_/ZN (NOR2_X1)
     1    3.38                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1067_ (net)
                  0.02    0.00    4.85 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1461_/A1 (NAND3_X1)
                  0.02    0.04    4.89 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_1461_/ZN (NAND3_X1)
     1    6.48                           gen_encoder_units[1].encoder_unit/threshold_memory/read_outputs_subunits[49] (net)
                  0.02    0.00    4.89 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_158_/A2 (NAND2_X4)
                  0.02    0.02    4.91 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_158_/ZN (NAND2_X4)
     1    6.40                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_006_ (net)
                  0.02    0.00    4.91 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_159_/A2 (NAND2_X4)
                  0.01    0.02    4.93 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_159_/ZN (NAND2_X4)
     1    5.74                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_007_ (net)
                  0.01    0.00    4.93 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_160_/A (INV_X4)
                  0.01    0.01    4.94 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_160_/ZN (INV_X4)
     1    6.23                           gen_encoder_units[1].encoder_unit/threshold_memory/read/_008_ (net)
                  0.01    0.00    4.94 ^ gen_encoder_units[1].encoder_unit/threshold_memory/read/_161_/A2 (NAND2_X4)
                  0.01    0.01    4.95 v gen_encoder_units[1].encoder_unit/threshold_memory/read/_161_/ZN (NAND2_X4)
     2    3.28                           gen_encoder_units[1].encoder_unit/fp_compare.operand_b_i[1] (net)
                  0.01    0.00    4.95 v gen_encoder_units[1].encoder_unit/_240_/A2 (OR2_X1)
                  0.01    0.05    5.00 v gen_encoder_units[1].encoder_unit/_240_/ZN (OR2_X1)
     2    3.20                           gen_encoder_units[1].encoder_unit/_053_ (net)
                  0.01    0.00    5.00 v gen_encoder_units[1].encoder_unit/_241_/A2 (NAND2_X1)
                  0.01    0.02    5.02 ^ gen_encoder_units[1].encoder_unit/_241_/ZN (NAND2_X1)
     1    3.61                           gen_encoder_units[1].encoder_unit/_054_ (net)
                  0.01    0.00    5.02 ^ gen_encoder_units[1].encoder_unit/_242_/A2 (NAND2_X2)
                  0.01    0.02    5.04 v gen_encoder_units[1].encoder_unit/_242_/ZN (NAND2_X2)
     1    5.76                           gen_encoder_units[1].encoder_unit/_055_ (net)
                  0.01    0.00    5.04 v gen_encoder_units[1].encoder_unit/_244_/A1 (NAND2_X4)
                  0.01    0.01    5.05 ^ gen_encoder_units[1].encoder_unit/_244_/ZN (NAND2_X4)
     1    3.20                           gen_encoder_units[1].encoder_unit/_057_ (net)
                  0.01    0.00    5.05 ^ gen_encoder_units[1].encoder_unit/_261_/A1 (NAND2_X2)
                  0.01    0.01    5.07 v gen_encoder_units[1].encoder_unit/_261_/ZN (NAND2_X2)
     1    2.98                           gen_encoder_units[1].encoder_unit/_074_ (net)
                  0.01    0.00    5.07 v gen_encoder_units[1].encoder_unit/_271_/A1 (NAND2_X2)
                  0.01    0.02    5.08 ^ gen_encoder_units[1].encoder_unit/_271_/ZN (NAND2_X2)
     1    6.19                           gen_encoder_units[1].encoder_unit/_084_ (net)
                  0.01    0.00    5.08 ^ gen_encoder_units[1].encoder_unit/_279_/A1 (NAND2_X4)
                  0.01    0.01    5.10 v gen_encoder_units[1].encoder_unit/_279_/ZN (NAND2_X4)
     1    5.86                           gen_encoder_units[1].encoder_unit/_092_ (net)
                  0.01    0.00    5.10 v gen_encoder_units[1].encoder_unit/_281_/A1 (NAND2_X4)
                  0.01    0.01    5.11 ^ gen_encoder_units[1].encoder_unit/_281_/ZN (NAND2_X4)
     2    9.39                           gen_encoder_units[1].encoder_unit/_094_ (net)
                  0.01    0.00    5.11 ^ gen_encoder_units[1].encoder_unit/_285_/A1 (NAND2_X4)
                  0.01    0.01    5.12 v gen_encoder_units[1].encoder_unit/_285_/ZN (NAND2_X4)
     1    5.86                           gen_encoder_units[1].encoder_unit/_098_ (net)
                  0.01    0.00    5.12 v gen_encoder_units[1].encoder_unit/_288_/A1 (NAND2_X4)
                  0.01    0.01    5.14 ^ gen_encoder_units[1].encoder_unit/_288_/ZN (NAND2_X4)
     1    6.03                           gen_encoder_units[1].encoder_unit/_101_ (net)
                  0.01    0.00    5.14 ^ gen_encoder_units[1].encoder_unit/_291_/A1 (NAND2_X4)
                  0.01    0.01    5.15 v gen_encoder_units[1].encoder_unit/_291_/ZN (NAND2_X4)
     1    6.02                           gen_encoder_units[1].encoder_unit/_104_ (net)
                  0.01    0.00    5.15 v gen_encoder_units[1].encoder_unit/_309_/A1 (NAND2_X4)
                  0.01    0.01    5.16 ^ gen_encoder_units[1].encoder_unit/_309_/ZN (NAND2_X4)
     2    8.18                           gen_encoder_units[1].encoder_unit/_122_ (net)
                  0.01    0.00    5.16 ^ gen_encoder_units[1].encoder_unit/_321_/A1 (NAND3_X1)
                  0.03    0.04    5.21 v gen_encoder_units[1].encoder_unit/_321_/ZN (NAND3_X1)
     1   10.02                           gen_encoder_units[1].encoder_unit/_134_ (net)
                  0.03    0.00    5.21 v gen_encoder_units[1].encoder_unit/_323_/A1 (NAND2_X1)
                  0.01    0.02    5.23 ^ gen_encoder_units[1].encoder_unit/_323_/ZN (NAND2_X1)
     1    1.19                           gen_encoder_units[1].encoder_unit/_010_ (net)
                  0.01    0.00    5.23 ^ gen_encoder_units[1].encoder_unit/_350_/D (DFFR_X1)
                                  5.23   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[1].encoder_unit/_350_/CK (DFFR_X1)
                         -0.03    2.97   library setup time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -5.23   data arrival time
-----------------------------------------------------------------------------
                                 -2.26   slack (VIOLATED)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.78e-03   7.68e-04   2.77e-04   1.08e-02  51.0%
Combinational          2.37e-03   7.58e-03   4.42e-04   1.04e-02  49.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.21e-02   8.34e-03   7.19e-04   2.12e-02 100.0%
                          57.3%      39.3%       3.4%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 44126 u^2 38% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
30102

==========================================================================
pin_count
--------------------------------------------------------------------------
94605

Perform port buffering...
[INFO RSZ-0027] Inserted 354 input buffers.
[INFO RSZ-0028] Inserted 10 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0034] Found 2801 slew violations.
[INFO RSZ-0036] Found 116 capacitance violations.
[INFO RSZ-0038] Inserted 198 buffers in 2821 nets.
[INFO RSZ-0039] Resized 1164 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 4 tie LOGIC0_X1 instances.
Repair tie hi fanout...
[INFO RSZ-0042] Inserted 4 tie LOGIC1_X1 instances.

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
resizer report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2407_/G ^
   0.46
gen_encoder_units[2].encoder_unit/_343_/CK ^
   0.00      0.00       0.46


==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_356_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.16                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.02    0.32 ^ input258/Z (BUF_X32)
   148  451.01                           net258 (net)
                  0.38    0.31    0.62 ^ gen_encoder_units[1].encoder_unit/_356_/RN (DFFR_X1)
                                  0.62   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[1].encoder_unit/_356_/CK (DFFR_X1)
                          0.65    0.65   library removal time
                                  0.65   data required time
-----------------------------------------------------------------------------
                                  0.65   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2779_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2377_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2779_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2779_/Q (DLL_X1)
     1    0.98                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[0].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2377_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2377_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/_340_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_340_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/_340_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ gen_encoder_units[3].encoder_unit/_340_/QN (DFFS_X1)
     1    1.73                           gen_encoder_units[3].encoder_unit/_001_ (net)
                  0.01    0.00    0.06 ^ gen_encoder_units[3].encoder_unit/_205_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v gen_encoder_units[3].encoder_unit/_205_/ZN (NAND2_X1)
     1    1.57                           gen_encoder_units[3].encoder_unit/_027_ (net)
                  0.01    0.00    0.08 v gen_encoder_units[3].encoder_unit/_207_/A (OAI21_X1)
                  0.01    0.02    0.09 ^ gen_encoder_units[3].encoder_unit/_207_/ZN (OAI21_X1)
     1    1.34                           gen_encoder_units[3].encoder_unit/_003_ (net)
                  0.01    0.00    0.09 ^ gen_encoder_units[3].encoder_unit/_340_/D (DFFS_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/_340_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_356_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.16                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.02    0.32 ^ input258/Z (BUF_X32)
   148  451.01                           net258 (net)
                  0.38    0.31    0.62 ^ gen_encoder_units[1].encoder_unit/_356_/RN (DFFR_X1)
                                  0.62   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[1].encoder_unit/_356_/CK (DFFR_X1)
                         -0.03    2.97   library recovery time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  2.35   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_/GN (DLL_X1)
                  0.01    0.08    1.58 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_/Q (DLL_X1)
     1    3.99                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[30].cg_i.en_latch (net)
                  0.01    0.00    1.58 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A2 (AND2_X1)
                                  1.58   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_145_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2555_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_145_/CK (DFFR_X2)
                  0.14    0.26    0.26 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_145_/Q (DFFR_X2)
    65  127.00                           gen_encoder_units[3].encoder_unit/threshold_memory/wdata_a_q[2] (net)
                  0.14    0.00    0.26 ^ max_length436/A (BUF_X32)
                  0.01    0.03    0.29 ^ max_length436/Z (BUF_X32)
    65  104.17                           net436 (net)
                  0.04    0.03    0.33 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2555_/D (DLH_X1)
                                  0.33   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2555_/G (DLH_X1)
                          0.33    0.33   time borrowed from endpoint
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.03
--------------------------------------------
max time borrow                         1.47
actual time borrow                      0.33
--------------------------------------------



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/_356_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.16                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.01    0.02    0.32 ^ input258/Z (BUF_X32)
   148  451.01                           net258 (net)
                  0.38    0.31    0.62 ^ gen_encoder_units[1].encoder_unit/_356_/RN (DFFR_X1)
                                  0.62   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[1].encoder_unit/_356_/CK (DFFR_X1)
                         -0.03    2.97   library recovery time
                                  2.97   data required time
-----------------------------------------------------------------------------
                                  2.97   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  2.35   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_/GN (DLL_X1)
                  0.01    0.08    1.58 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2946_/Q (DLL_X1)
     1    3.99                           gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[30].cg_i.en_latch (net)
                  0.01    0.00    1.58 v gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A2 (AND2_X1)
                                  1.58   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2401_/A1 (AND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  1.42   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_145_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2555_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_145_/CK (DFFR_X2)
                  0.14    0.26    0.26 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_145_/Q (DFFR_X2)
    65  127.00                           gen_encoder_units[3].encoder_unit/threshold_memory/wdata_a_q[2] (net)
                  0.14    0.00    0.26 ^ max_length436/A (BUF_X32)
                  0.01    0.03    0.29 ^ max_length436/Z (BUF_X32)
    65  104.17                           net436 (net)
                  0.04    0.03    0.33 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2555_/D (DLH_X1)
                                  0.33   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2555_/G (DLH_X1)
                          0.33    0.33   time borrowed from endpoint
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.33   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.03
--------------------------------------------
max time borrow                         1.47
actual time borrow                      0.33
--------------------------------------------



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[3].encoder_unit/threshold_memory/_145_/Q  120.85  127.00   -6.15 (VIOLATED)


==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.059085723012685776

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2976

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
-6.146125316619873

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0509

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3252

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.66e-03   4.76e-04   2.80e-04   1.04e-02  50.0%
Combinational          2.12e-03   7.79e-03   5.07e-04   1.04e-02  50.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.18e-02   8.26e-03   7.87e-04   2.08e-02 100.0%
                          56.5%      39.7%       3.8%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 45302 u^2 39% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
30666

==========================================================================
pin_count
--------------------------------------------------------------------------
95731

Elapsed time: 0:15.47[h:]min:sec. CPU time: user 15.34 sys 0.13 (99%). Peak memory: 243224KB.
