;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 24-Oct-15 11:04:33 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x05110000  	1297
0x0008	0x05050000  	1285
0x000C	0x05050000  	1285
0x0010	0x05050000  	1285
0x0014	0x05050000  	1285
0x0018	0x05050000  	1285
0x001C	0x05050000  	1285
0x0020	0x05050000  	1285
0x0024	0x05050000  	1285
0x0028	0x05050000  	1285
0x002C	0x05050000  	1285
0x0030	0x05050000  	1285
0x0034	0x05050000  	1285
0x0038	0x05050000  	1285
0x003C	0x05050000  	1285
0x0040	0x05050000  	1285
0x0044	0x05050000  	1285
0x0048	0x05050000  	1285
0x004C	0x05050000  	1285
0x0050	0x05050000  	1285
0x0054	0x05050000  	1285
0x0058	0x05050000  	1285
0x005C	0x05050000  	1285
0x0060	0x05050000  	1285
0x0064	0x05050000  	1285
0x0068	0x05050000  	1285
0x006C	0x05050000  	1285
0x0070	0x05050000  	1285
0x0074	0x05050000  	1285
0x0078	0x05050000  	1285
0x007C	0x05050000  	1285
0x0080	0x05050000  	1285
0x0084	0x05050000  	1285
0x0088	0x05050000  	1285
0x008C	0x05050000  	1285
0x0090	0x05050000  	1285
0x0094	0x05050000  	1285
0x0098	0x05050000  	1285
0x009C	0x05050000  	1285
0x00A0	0x05050000  	1285
0x00A4	0x05050000  	1285
0x00A8	0x05050000  	1285
0x00AC	0x05050000  	1285
0x00B0	0x05050000  	1285
0x00B4	0x05050000  	1285
0x00B8	0x05050000  	1285
0x00BC	0x05050000  	1285
0x00C0	0x05050000  	1285
0x00C4	0x05050000  	1285
0x00C8	0x05050000  	1285
0x00CC	0x05050000  	1285
0x00D0	0x05050000  	1285
0x00D4	0x05050000  	1285
0x00D8	0x05050000  	1285
0x00DC	0x05050000  	1285
0x00E0	0x05050000  	1285
0x00E4	0x05050000  	1285
0x00E8	0x05050000  	1285
0x00EC	0x05050000  	1285
0x00F0	0x05050000  	1285
0x00F4	0x05050000  	1285
0x00F8	0x05050000  	1285
0x00FC	0x05050000  	1285
0x0100	0x05050000  	1285
0x0104	0x05050000  	1285
0x0108	0x05050000  	1285
0x010C	0x05050000  	1285
0x0110	0x05050000  	1285
0x0114	0x05050000  	1285
0x0118	0x05050000  	1285
0x011C	0x05050000  	1285
0x0120	0x05050000  	1285
0x0124	0x05050000  	1285
0x0128	0x05050000  	1285
0x012C	0x05050000  	1285
; end of ____SysVT
_main:
;Ex_4.c, 14 :: 		void main()
0x0510	0xB081    SUB	SP, SP, #4
0x0512	0xF000F861  BL	1496
0x0516	0xF000F8D7  BL	1736
0x051A	0xF7FFFFE9  BL	1264
;Ex_4.c, 16 :: 		unsigned int duty = 0;
; duty start address is: 0 (R0)
0x051E	0xF2400000  MOVW	R0, #0
;Ex_4.c, 18 :: 		setup();
0x0522	0xF8AD0000  STRH	R0, [SP, #0]
; duty end address is: 0 (R0)
0x0526	0xF7FFFFB7  BL	_setup+0
0x052A	0xF8BD0000  LDRH	R0, [SP, #0]
0x052E	0xB281    UXTH	R1, R0
;Ex_4.c, 20 :: 		while(1)
L_main0:
;Ex_4.c, 22 :: 		while(duty < 1600)
; duty start address is: 4 (R1)
; duty end address is: 4 (R1)
L_main2:
; duty start address is: 4 (R1)
0x0530	0xF5B16FC8  CMP	R1, #1600
0x0534	0xD21D    BCS	L_main3
;Ex_4.c, 24 :: 		TIM1_CCR1 = duty;
0x0536	0x4820    LDR	R0, [PC, #128]
0x0538	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 25 :: 		TIM1_CCR2 = duty;
0x053A	0x4820    LDR	R0, [PC, #128]
0x053C	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 26 :: 		TIM1_CCR3 = duty;
0x053E	0x4820    LDR	R0, [PC, #128]
0x0540	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 27 :: 		TIM1_CCR4 = duty;
0x0542	0x4820    LDR	R0, [PC, #128]
0x0544	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 28 :: 		TIM8_CCR1 = duty;
0x0546	0x4820    LDR	R0, [PC, #128]
0x0548	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 29 :: 		TIM8_CCR2 = duty;
0x054A	0x4820    LDR	R0, [PC, #128]
0x054C	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 30 :: 		TIM8_CCR3 = duty;
0x054E	0x4820    LDR	R0, [PC, #128]
0x0550	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 31 :: 		TIM8_CCR4 = duty;
0x0552	0x4820    LDR	R0, [PC, #128]
0x0554	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 32 :: 		duty++;
0x0556	0x1C49    ADDS	R1, R1, #1
0x0558	0xB289    UXTH	R1, R1
;Ex_4.c, 33 :: 		delay_ms(4);
0x055A	0xF64B377F  MOVW	R7, #47999
0x055E	0xF2C00700  MOVT	R7, #0
L_main4:
0x0562	0x1E7F    SUBS	R7, R7, #1
0x0564	0xD1FD    BNE	L_main4
0x0566	0xBF00    NOP
0x0568	0xBF00    NOP
0x056A	0xBF00    NOP
0x056C	0xBF00    NOP
0x056E	0xBF00    NOP
;Ex_4.c, 34 :: 		}
0x0570	0xE7DE    B	L_main2
L_main3:
;Ex_4.c, 35 :: 		while(duty > 0)
L_main6:
; duty end address is: 4 (R1)
; duty start address is: 4 (R1)
0x0572	0x2900    CMP	R1, #0
0x0574	0xD91D    BLS	L_main7
;Ex_4.c, 37 :: 		TIM1_CCR1 = duty;
0x0576	0x4810    LDR	R0, [PC, #64]
0x0578	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 38 :: 		TIM1_CCR2 = duty;
0x057A	0x4810    LDR	R0, [PC, #64]
0x057C	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 39 :: 		TIM1_CCR3 = duty;
0x057E	0x4810    LDR	R0, [PC, #64]
0x0580	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 40 :: 		TIM1_CCR4 = duty;
0x0582	0x4810    LDR	R0, [PC, #64]
0x0584	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 41 :: 		TIM8_CCR1 = duty;
0x0586	0x4810    LDR	R0, [PC, #64]
0x0588	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 42 :: 		TIM8_CCR2 = duty;
0x058A	0x4810    LDR	R0, [PC, #64]
0x058C	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 43 :: 		TIM8_CCR3 = duty;
0x058E	0x4810    LDR	R0, [PC, #64]
0x0590	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 44 :: 		TIM8_CCR4 = duty;
0x0592	0x4810    LDR	R0, [PC, #64]
0x0594	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 45 :: 		duty--;
0x0596	0x1E49    SUBS	R1, R1, #1
0x0598	0xB289    UXTH	R1, R1
;Ex_4.c, 46 :: 		delay_ms(4);
0x059A	0xF64B377F  MOVW	R7, #47999
0x059E	0xF2C00700  MOVT	R7, #0
L_main8:
0x05A2	0x1E7F    SUBS	R7, R7, #1
0x05A4	0xD1FD    BNE	L_main8
0x05A6	0xBF00    NOP
0x05A8	0xBF00    NOP
0x05AA	0xBF00    NOP
0x05AC	0xBF00    NOP
0x05AE	0xBF00    NOP
;Ex_4.c, 47 :: 		}
0x05B0	0xE7DF    B	L_main6
L_main7:
;Ex_4.c, 49 :: 		};
; duty end address is: 4 (R1)
0x05B2	0xE7BD    B	L_main0
;Ex_4.c, 50 :: 		}
L_end_main:
L__main_end_loop:
0x05B4	0xE7FE    B	L__main_end_loop
0x05B6	0xBF00    NOP
0x05B8	0x2C344001  	TIM1_CCR1+0
0x05BC	0x2C384001  	TIM1_CCR2+0
0x05C0	0x2C3C4001  	TIM1_CCR3+0
0x05C4	0x2C404001  	TIM1_CCR4+0
0x05C8	0x34344001  	TIM8_CCR1+0
0x05CC	0x34384001  	TIM8_CCR2+0
0x05D0	0x343C4001  	TIM8_CCR3+0
0x05D4	0x34404001  	TIM8_CCR4+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 27 :: 		
0x0434	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 29 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 30 :: 		
0x0436	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 31 :: 		
0x043A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x043E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 33 :: 		
0x0442	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 35 :: 		
L_end___CC2DW:
0x0444	0xB001    ADD	SP, SP, #4
0x0446	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 69 :: 		
0x04B4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 71 :: 		
0x04B6	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 72 :: 		
0x04BA	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x04BE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 74 :: 		
0x04C2	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 75 :: 		
0x04C4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x04C8	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x04CA	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 78 :: 		
0x04CC	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 79 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 80 :: 		
0x04CE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 81 :: 		
0x04D2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 82 :: 		
0x04D6	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
0x04D8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 84 :: 		
0x04DC	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 85 :: 		
0x04DE	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 86 :: 		
0x04E0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 87 :: 		
0x04E4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 88 :: 		
0x04E8	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 89 :: 		
L_norep:
;__Lib_System_101_102_103.c, 91 :: 		
L_end___FillZeros:
0x04EA	0xB001    ADD	SP, SP, #4
0x04EC	0x4770    BX	LR
; end of ___FillZeros
_setup:
;Ex_4.c, 53 :: 		void setup()
0x0498	0xB081    SUB	SP, SP, #4
0x049A	0xF8CDE000  STR	LR, [SP, #0]
;Ex_4.c, 55 :: 		setup_IO();
0x049E	0xF7FFFE47  BL	_setup_IO+0
;Ex_4.c, 56 :: 		setup_TIM1();
0x04A2	0xF7FFFEC7  BL	_setup_TIM1+0
;Ex_4.c, 57 :: 		setup_TIM8();
0x04A6	0xF7FFFF45  BL	_setup_TIM8+0
;Ex_4.c, 58 :: 		}
L_end_setup:
0x04AA	0xF8DDE000  LDR	LR, [SP, #0]
0x04AE	0xB001    ADD	SP, SP, #4
0x04B0	0x4770    BX	LR
; end of _setup
_setup_IO:
;Ex_4.c, 61 :: 		void setup_IO()
;Ex_4.c, 63 :: 		AFIO_enable(true);
0x0130	0x2201    MOVS	R2, #1
0x0132	0x4839    LDR	R0, [PC, #228]
0x0134	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 64 :: 		AFIO_remap(TIM1_not_remapped);
0x0136	0x4839    LDR	R0, [PC, #228]
0x0138	0x6801    LDR	R1, [R0, #0]
0x013A	0x4838    LDR	R0, [PC, #224]
0x013C	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 66 :: 		enable_GPIOA(true);
0x013E	0x4838    LDR	R0, [PC, #224]
0x0140	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 67 :: 		setup_GPIOA(8, (AFIO_PP_output | output_mode_high_speed));
L_setup_IO13:
0x0142	0x4838    LDR	R0, [PC, #224]
0x0144	0x6801    LDR	R1, [R0, #0]
0x0146	0xF06F000F  MVN	R0, #15
0x014A	0x4001    ANDS	R1, R0
0x014C	0x4835    LDR	R0, [PC, #212]
0x014E	0x6001    STR	R1, [R0, #0]
0x0150	0x4834    LDR	R0, [PC, #208]
0x0152	0x6800    LDR	R0, [R0, #0]
0x0154	0xF040010B  ORR	R1, R0, #11
0x0158	0x4832    LDR	R0, [PC, #200]
0x015A	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 68 :: 		setup_GPIOA(9, (AFIO_PP_output | output_mode_high_speed));
L_setup_IO24:
0x015C	0x4831    LDR	R0, [PC, #196]
0x015E	0x6800    LDR	R0, [R0, #0]
0x0160	0xF000010F  AND	R1, R0, #15
0x0164	0x482F    LDR	R0, [PC, #188]
0x0166	0x6001    STR	R1, [R0, #0]
0x0168	0x482E    LDR	R0, [PC, #184]
0x016A	0x6800    LDR	R0, [R0, #0]
0x016C	0xF04001B0  ORR	R1, R0, #176
0x0170	0x482C    LDR	R0, [PC, #176]
0x0172	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 69 :: 		setup_GPIOA(10, (AFIO_PP_output | output_mode_high_speed));
L_setup_IO35:
0x0174	0x482B    LDR	R0, [PC, #172]
0x0176	0x6801    LDR	R1, [R0, #0]
0x0178	0xF46F6070  MVN	R0, #3840
0x017C	0x4001    ANDS	R1, R0
0x017E	0x4829    LDR	R0, [PC, #164]
0x0180	0x6001    STR	R1, [R0, #0]
0x0182	0x4828    LDR	R0, [PC, #160]
0x0184	0x6800    LDR	R0, [R0, #0]
0x0186	0xF4406130  ORR	R1, R0, #2816
0x018A	0x4826    LDR	R0, [PC, #152]
0x018C	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 70 :: 		setup_GPIOA(11, (AFIO_PP_output | output_mode_high_speed));
L_setup_IO46:
0x018E	0x4825    LDR	R0, [PC, #148]
0x0190	0x6801    LDR	R1, [R0, #0]
0x0192	0xF64070FF  MOVW	R0, #4095
0x0196	0x4001    ANDS	R1, R0
0x0198	0x4822    LDR	R0, [PC, #136]
0x019A	0x6001    STR	R1, [R0, #0]
0x019C	0x4821    LDR	R0, [PC, #132]
0x019E	0x6800    LDR	R0, [R0, #0]
0x01A0	0xF4404130  ORR	R1, R0, #45056
0x01A4	0x481F    LDR	R0, [PC, #124]
0x01A6	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 72 :: 		enable_GPIOC(true);
0x01A8	0x2101    MOVS	R1, #1
0x01AA	0x481F    LDR	R0, [PC, #124]
0x01AC	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 73 :: 		setup_GPIOC(6, (AFIO_PP_output | output_mode_high_speed));
0x01AE	0x481F    LDR	R0, [PC, #124]
0x01B0	0x6801    LDR	R1, [R0, #0]
0x01B2	0xF06F6070  MVN	R0, #251658240
0x01B6	0x4001    ANDS	R1, R0
0x01B8	0x481C    LDR	R0, [PC, #112]
0x01BA	0x6001    STR	R1, [R0, #0]
0x01BC	0x481B    LDR	R0, [PC, #108]
0x01BE	0x6800    LDR	R0, [R0, #0]
0x01C0	0xF0406130  ORR	R1, R0, #184549376
0x01C4	0x4819    LDR	R0, [PC, #100]
0x01C6	0x6001    STR	R1, [R0, #0]
L_setup_IO63:
;Ex_4.c, 74 :: 		setup_GPIOC(7, (AFIO_PP_output | output_mode_high_speed));
0x01C8	0x4818    LDR	R0, [PC, #96]
0x01CA	0x6801    LDR	R1, [R0, #0]
0x01CC	0xF06F4070  MVN	R0, #-268435456
0x01D0	0x4001    ANDS	R1, R0
0x01D2	0x4816    LDR	R0, [PC, #88]
0x01D4	0x6001    STR	R1, [R0, #0]
0x01D6	0x4815    LDR	R0, [PC, #84]
0x01D8	0x6800    LDR	R0, [R0, #0]
0x01DA	0xF0404130  ORR	R1, R0, #-1342177280
0x01DE	0x4813    LDR	R0, [PC, #76]
0x01E0	0x6001    STR	R1, [R0, #0]
L_setup_IO76:
;Ex_4.c, 75 :: 		setup_GPIOC(8, (AFIO_PP_output | output_mode_high_speed));
L_setup_IO83:
0x01E2	0x4813    LDR	R0, [PC, #76]
0x01E4	0x6801    LDR	R1, [R0, #0]
0x01E6	0xF06F000F  MVN	R0, #15
0x01EA	0x4001    ANDS	R1, R0
0x01EC	0x4810    LDR	R0, [PC, #64]
0x01EE	0x6001    STR	R1, [R0, #0]
0x01F0	0x480F    LDR	R0, [PC, #60]
0x01F2	0x6800    LDR	R0, [R0, #0]
0x01F4	0xF040010B  ORR	R1, R0, #11
0x01F8	0x480D    LDR	R0, [PC, #52]
0x01FA	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 76 :: 		setup_GPIOC(9, (AFIO_PP_output | output_mode_high_speed));
L_setup_IO94:
0x01FC	0x480C    LDR	R0, [PC, #48]
0x01FE	0x6800    LDR	R0, [R0, #0]
0x0200	0xF000010F  AND	R1, R0, #15
0x0204	0x480A    LDR	R0, [PC, #40]
0x0206	0x6001    STR	R1, [R0, #0]
0x0208	0x4809    LDR	R0, [PC, #36]
0x020A	0x6800    LDR	R0, [R0, #0]
0x020C	0xF04001B0  ORR	R1, R0, #176
0x0210	0x4807    LDR	R0, [PC, #28]
0x0212	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 77 :: 		}
L_end_setup_IO:
0x0214	0x4770    BX	LR
0x0216	0xBF00    NOP
0x0218	0x03004242  	RCC_APB2ENRbits+0
0x021C	0x00044001  	AFIO_MAPR+0
0x0220	0x03084242  	RCC_APB2ENRbits+0
0x0224	0x08044001  	GPIOA_CRH+0
0x0228	0x03104242  	RCC_APB2ENRbits+0
0x022C	0x10004001  	GPIOC_CRL+0
0x0230	0x10044001  	GPIOC_CRH+0
; end of _setup_IO
_setup_TIM1:
;Ex_4.c, 80 :: 		void setup_TIM1()
;Ex_4.c, 82 :: 		enable_TIM1(true);
0x0234	0x2301    MOVS	R3, #1
0x0236	0x482D    LDR	R0, [PC, #180]
0x0238	0x6003    STR	R3, [R0, #0]
;Ex_4.c, 83 :: 		enable_TIM1_counter(false);
0x023A	0x2200    MOVS	R2, #0
0x023C	0x482C    LDR	R0, [PC, #176]
0x023E	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 84 :: 		set_TIM1_counting_direction(up_counting);
0x0240	0x482C    LDR	R0, [PC, #176]
0x0242	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 85 :: 		TIM1_ARR = 1599;
0x0244	0xF240613F  MOVW	R1, #1599
0x0248	0x482B    LDR	R0, [PC, #172]
0x024A	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 86 :: 		TIM1_PSC = 0;
0x024C	0x2100    MOVS	R1, #0
0x024E	0x482B    LDR	R0, [PC, #172]
0x0250	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 87 :: 		set_TIM1_OC1_compare_mode(PWM_mode_1);
0x0252	0x482B    LDR	R0, [PC, #172]
0x0254	0x6801    LDR	R1, [R0, #0]
0x0256	0xF06F0070  MVN	R0, #112
0x025A	0x4001    ANDS	R1, R0
0x025C	0x4828    LDR	R0, [PC, #160]
0x025E	0x6001    STR	R1, [R0, #0]
0x0260	0x4827    LDR	R0, [PC, #156]
0x0262	0x6800    LDR	R0, [R0, #0]
0x0264	0xF0400160  ORR	R1, R0, #96
0x0268	0x4825    LDR	R0, [PC, #148]
0x026A	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 88 :: 		set_TIM1_OC2_compare_mode(PWM_mode_1);
0x026C	0x4824    LDR	R0, [PC, #144]
0x026E	0x6801    LDR	R1, [R0, #0]
0x0270	0xF46F40E0  MVN	R0, #28672
0x0274	0x4001    ANDS	R1, R0
0x0276	0x4822    LDR	R0, [PC, #136]
0x0278	0x6001    STR	R1, [R0, #0]
0x027A	0x4821    LDR	R0, [PC, #132]
0x027C	0x6800    LDR	R0, [R0, #0]
0x027E	0xF44041C0  ORR	R1, R0, #24576
0x0282	0x481F    LDR	R0, [PC, #124]
0x0284	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 89 :: 		set_TIM1_OC3_compare_mode(PWM_mode_2);
0x0286	0x481F    LDR	R0, [PC, #124]
0x0288	0x6801    LDR	R1, [R0, #0]
0x028A	0xF06F0070  MVN	R0, #112
0x028E	0x4001    ANDS	R1, R0
0x0290	0x481C    LDR	R0, [PC, #112]
0x0292	0x6001    STR	R1, [R0, #0]
0x0294	0x481B    LDR	R0, [PC, #108]
0x0296	0x6800    LDR	R0, [R0, #0]
0x0298	0xF0400170  ORR	R1, R0, #112
0x029C	0x4819    LDR	R0, [PC, #100]
0x029E	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 90 :: 		set_TIM1_OC4_compare_mode(PWM_mode_2);
0x02A0	0x4818    LDR	R0, [PC, #96]
0x02A2	0x6801    LDR	R1, [R0, #0]
0x02A4	0xF46F40E0  MVN	R0, #28672
0x02A8	0x4001    ANDS	R1, R0
0x02AA	0x4816    LDR	R0, [PC, #88]
0x02AC	0x6001    STR	R1, [R0, #0]
0x02AE	0x4815    LDR	R0, [PC, #84]
0x02B0	0x6800    LDR	R0, [R0, #0]
0x02B2	0xF44041E0  ORR	R1, R0, #28672
0x02B6	0x4813    LDR	R0, [PC, #76]
0x02B8	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 91 :: 		set_TIM1_CC1_state_and_polarity(enable, active_high);
0x02BA	0x4813    LDR	R0, [PC, #76]
0x02BC	0x6003    STR	R3, [R0, #0]
0x02BE	0x4813    LDR	R0, [PC, #76]
0x02C0	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 92 :: 		set_TIM1_CC2_state_and_polarity(enable, active_high);
0x02C2	0x4813    LDR	R0, [PC, #76]
0x02C4	0x6003    STR	R3, [R0, #0]
0x02C6	0x4813    LDR	R0, [PC, #76]
0x02C8	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 93 :: 		set_TIM1_CC3_state_and_polarity(enable, active_high);
0x02CA	0x4813    LDR	R0, [PC, #76]
0x02CC	0x6003    STR	R3, [R0, #0]
0x02CE	0x4813    LDR	R0, [PC, #76]
0x02D0	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 94 :: 		set_TIM1_CC4_state_and_polarity(enable, active_high);
0x02D2	0x4813    LDR	R0, [PC, #76]
0x02D4	0x6003    STR	R3, [R0, #0]
0x02D6	0x4813    LDR	R0, [PC, #76]
0x02D8	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 95 :: 		enable_TIM1_main_output(true);
0x02DA	0x4813    LDR	R0, [PC, #76]
0x02DC	0x6003    STR	R3, [R0, #0]
;Ex_4.c, 96 :: 		set_TIM1_CC_preload_control(true);
0x02DE	0x4813    LDR	R0, [PC, #76]
0x02E0	0x6003    STR	R3, [R0, #0]
;Ex_4.c, 97 :: 		set_TIM1_auto_reload_preload_mode(true);
0x02E2	0x4813    LDR	R0, [PC, #76]
0x02E4	0x6003    STR	R3, [R0, #0]
;Ex_4.c, 98 :: 		enable_TIM1_counter(true);
0x02E6	0x4802    LDR	R0, [PC, #8]
0x02E8	0x6003    STR	R3, [R0, #0]
;Ex_4.c, 99 :: 		}
L_end_setup_TIM1:
0x02EA	0x4770    BX	LR
0x02EC	0x032C4242  	RCC_APB2ENRbits+0
0x02F0	0x80004225  	TIM1_CR1bits+0
0x02F4	0x80104225  	TIM1_CR1bits+0
0x02F8	0x2C2C4001  	TIM1_ARR+0
0x02FC	0x2C284001  	TIM1_PSC+0
0x0300	0x2C184001  	TIM1_CCMR1_Output+0
0x0304	0x2C1C4001  	TIM1_CCMR2_Output+0
0x0308	0x84004225  	TIM1_CCERbits+0
0x030C	0x84044225  	TIM1_CCERbits+0
0x0310	0x84104225  	TIM1_CCERbits+0
0x0314	0x84144225  	TIM1_CCERbits+0
0x0318	0x84204225  	TIM1_CCERbits+0
0x031C	0x84244225  	TIM1_CCERbits+0
0x0320	0x84304225  	TIM1_CCERbits+0
0x0324	0x84344225  	TIM1_CCERbits+0
0x0328	0x88BC4225  	TIM1_BDTRbits+0
0x032C	0x80804225  	TIM1_CR2bits+0
0x0330	0x801C4225  	TIM1_CR1bits+0
; end of _setup_TIM1
_setup_TIM8:
;Ex_4.c, 102 :: 		void setup_TIM8()
;Ex_4.c, 104 :: 		enable_TIM8(true);
0x0334	0x2201    MOVS	R2, #1
0x0336	0x482D    LDR	R0, [PC, #180]
0x0338	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 105 :: 		enable_TIM8_counter(false);
0x033A	0x2100    MOVS	R1, #0
0x033C	0x482C    LDR	R0, [PC, #176]
0x033E	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 106 :: 		set_TIM8_counting_direction(down_counting);
0x0340	0x482C    LDR	R0, [PC, #176]
0x0342	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 107 :: 		TIM8_ARR = 1599;
0x0344	0xF240613F  MOVW	R1, #1599
0x0348	0x482B    LDR	R0, [PC, #172]
0x034A	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 108 :: 		TIM8_PSC = 0;
0x034C	0x2100    MOVS	R1, #0
0x034E	0x482B    LDR	R0, [PC, #172]
0x0350	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 109 :: 		set_TIM8_OC1_compare_mode(PWM_mode_1);
0x0352	0x482B    LDR	R0, [PC, #172]
0x0354	0x6801    LDR	R1, [R0, #0]
0x0356	0xF06F0070  MVN	R0, #112
0x035A	0x4001    ANDS	R1, R0
0x035C	0x4828    LDR	R0, [PC, #160]
0x035E	0x6001    STR	R1, [R0, #0]
0x0360	0x4827    LDR	R0, [PC, #156]
0x0362	0x6800    LDR	R0, [R0, #0]
0x0364	0xF0400160  ORR	R1, R0, #96
0x0368	0x4825    LDR	R0, [PC, #148]
0x036A	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 110 :: 		set_TIM8_OC2_compare_mode(PWM_mode_1);
0x036C	0x4824    LDR	R0, [PC, #144]
0x036E	0x6801    LDR	R1, [R0, #0]
0x0370	0xF46F40E0  MVN	R0, #28672
0x0374	0x4001    ANDS	R1, R0
0x0376	0x4822    LDR	R0, [PC, #136]
0x0378	0x6001    STR	R1, [R0, #0]
0x037A	0x4821    LDR	R0, [PC, #132]
0x037C	0x6800    LDR	R0, [R0, #0]
0x037E	0xF44041C0  ORR	R1, R0, #24576
0x0382	0x481F    LDR	R0, [PC, #124]
0x0384	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 111 :: 		set_TIM8_OC3_compare_mode(PWM_mode_2);
0x0386	0x481F    LDR	R0, [PC, #124]
0x0388	0x6801    LDR	R1, [R0, #0]
0x038A	0xF06F0070  MVN	R0, #112
0x038E	0x4001    ANDS	R1, R0
0x0390	0x481C    LDR	R0, [PC, #112]
0x0392	0x6001    STR	R1, [R0, #0]
0x0394	0x481B    LDR	R0, [PC, #108]
0x0396	0x6800    LDR	R0, [R0, #0]
0x0398	0xF0400170  ORR	R1, R0, #112
0x039C	0x4819    LDR	R0, [PC, #100]
0x039E	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 112 :: 		set_TIM8_OC4_compare_mode(PWM_mode_2);
0x03A0	0x4818    LDR	R0, [PC, #96]
0x03A2	0x6801    LDR	R1, [R0, #0]
0x03A4	0xF46F40E0  MVN	R0, #28672
0x03A8	0x4001    ANDS	R1, R0
0x03AA	0x4816    LDR	R0, [PC, #88]
0x03AC	0x6001    STR	R1, [R0, #0]
0x03AE	0x4815    LDR	R0, [PC, #84]
0x03B0	0x6800    LDR	R0, [R0, #0]
0x03B2	0xF44041E0  ORR	R1, R0, #28672
0x03B6	0x4813    LDR	R0, [PC, #76]
0x03B8	0x6001    STR	R1, [R0, #0]
;Ex_4.c, 113 :: 		set_TIM8_CC1_state_and_polarity(enable, active_low);
0x03BA	0x4813    LDR	R0, [PC, #76]
0x03BC	0x6002    STR	R2, [R0, #0]
0x03BE	0x4813    LDR	R0, [PC, #76]
0x03C0	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 114 :: 		set_TIM8_CC2_state_and_polarity(enable, active_low);
0x03C2	0x4813    LDR	R0, [PC, #76]
0x03C4	0x6002    STR	R2, [R0, #0]
0x03C6	0x4813    LDR	R0, [PC, #76]
0x03C8	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 115 :: 		set_TIM8_CC3_state_and_polarity(enable, active_low);
0x03CA	0x4813    LDR	R0, [PC, #76]
0x03CC	0x6002    STR	R2, [R0, #0]
0x03CE	0x4813    LDR	R0, [PC, #76]
0x03D0	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 116 :: 		set_TIM8_CC4_state_and_polarity(enable, active_low);
0x03D2	0x4813    LDR	R0, [PC, #76]
0x03D4	0x6002    STR	R2, [R0, #0]
0x03D6	0x4813    LDR	R0, [PC, #76]
0x03D8	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 117 :: 		enable_TIM8_main_output(true);
0x03DA	0x4813    LDR	R0, [PC, #76]
0x03DC	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 118 :: 		set_TIM8_CC_preload_control(true);
0x03DE	0x4813    LDR	R0, [PC, #76]
0x03E0	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 119 :: 		set_TIM8_auto_reload_preload_mode(true);
0x03E2	0x4813    LDR	R0, [PC, #76]
0x03E4	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 120 :: 		enable_TIM8_counter(true);
0x03E6	0x4802    LDR	R0, [PC, #8]
0x03E8	0x6002    STR	R2, [R0, #0]
;Ex_4.c, 121 :: 		}
L_end_setup_TIM8:
0x03EA	0x4770    BX	LR
0x03EC	0x03344242  	RCC_APB2ENRbits+0
0x03F0	0x80004226  	TIM8_CR1bits+0
0x03F4	0x80104226  	TIM8_CR1bits+0
0x03F8	0x342C4001  	TIM8_ARR+0
0x03FC	0x34284001  	TIM8_PSC+0
0x0400	0x34184001  	TIM8_CCMR1_Output+0
0x0404	0x341C4001  	TIM8_CCMR2_Output+0
0x0408	0x84004226  	TIM8_CCERbits+0
0x040C	0x84044226  	TIM8_CCERbits+0
0x0410	0x84104226  	TIM8_CCERbits+0
0x0414	0x84144226  	TIM8_CCERbits+0
0x0418	0x84204226  	TIM8_CCERbits+0
0x041C	0x84244226  	TIM8_CCERbits+0
0x0420	0x84304226  	TIM8_CCERbits+0
0x0424	0x84344226  	TIM8_CCERbits+0
0x0428	0x88BC4226  	TIM8_BDTRbits+0
0x042C	0x80804226  	TIM8_CR2bits+0
0x0430	0x801C4226  	TIM8_CR1bits+0
; end of _setup_TIM8
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 369 :: 		
0x05D8	0xB082    SUB	SP, SP, #8
0x05DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 372 :: 		
; ulRCC_CR start address is: 8 (R2)
0x05DE	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 373 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x05E0	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 374 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05E2	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 381 :: 		
0x05E4	0xF64B3080  MOVW	R0, #48000
0x05E8	0x4281    CMP	R1, R0
0x05EA	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 382 :: 		
0x05EC	0x4832    LDR	R0, [PC, #200]
0x05EE	0x6800    LDR	R0, [R0, #0]
0x05F0	0xF0400102  ORR	R1, R0, #2
0x05F4	0x4830    LDR	R0, [PC, #192]
0x05F6	0x6001    STR	R1, [R0, #0]
0x05F8	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
;__Lib_System_101_102_103.c, 383 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05FA	0xF64550C0  MOVW	R0, #24000
0x05FE	0x4281    CMP	R1, R0
0x0600	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 384 :: 		
0x0602	0x482D    LDR	R0, [PC, #180]
0x0604	0x6800    LDR	R0, [R0, #0]
0x0606	0xF0400101  ORR	R1, R0, #1
0x060A	0x482B    LDR	R0, [PC, #172]
0x060C	0x6001    STR	R1, [R0, #0]
0x060E	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 386 :: 		
0x0610	0x4829    LDR	R0, [PC, #164]
0x0612	0x6801    LDR	R1, [R0, #0]
0x0614	0xF06F0007  MVN	R0, #7
0x0618	0x4001    ANDS	R1, R0
0x061A	0x4827    LDR	R0, [PC, #156]
0x061C	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 388 :: 		
0x061E	0xF7FFFF13  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 390 :: 		
0x0622	0x4826    LDR	R0, [PC, #152]
0x0624	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 391 :: 		
0x0626	0x4826    LDR	R0, [PC, #152]
0x0628	0xEA020100  AND	R1, R2, R0, LSL #0
0x062C	0x4825    LDR	R0, [PC, #148]
0x062E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 393 :: 		
0x0630	0xF0020001  AND	R0, R2, #1
0x0634	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0636	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 394 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0638	0x4822    LDR	R0, [PC, #136]
0x063A	0x6800    LDR	R0, [R0, #0]
0x063C	0xF0000002  AND	R0, R0, #2
0x0640	0x2800    CMP	R0, #0
0x0642	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 395 :: 		
0x0644	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 396 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0646	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 393 :: 		
0x0648	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 396 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 398 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x064A	0xF4023080  AND	R0, R2, #65536
0x064E	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 399 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0650	0x481C    LDR	R0, [PC, #112]
0x0652	0x6800    LDR	R0, [R0, #0]
0x0654	0xF4003000  AND	R0, R0, #131072
0x0658	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 400 :: 		
0x065A	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 401 :: 		
0x065C	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x065E	0x460A    MOV	R2, R1
0x0660	0x9901    LDR	R1, [SP, #4]
0x0662	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 398 :: 		
0x0664	0x9101    STR	R1, [SP, #4]
0x0666	0x4611    MOV	R1, R2
0x0668	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 401 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 403 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x066A	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x066E	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 404 :: 		
0x0670	0x4814    LDR	R0, [PC, #80]
0x0672	0x6800    LDR	R0, [R0, #0]
0x0674	0xF0407180  ORR	R1, R0, #16777216
0x0678	0x4812    LDR	R0, [PC, #72]
0x067A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x067C	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 405 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 4 (R1)
0x067E	0x4811    LDR	R0, [PC, #68]
0x0680	0x6800    LDR	R0, [R0, #0]
0x0682	0xF0007000  AND	R0, R0, #33554432
0x0686	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 406 :: 		
0x0688	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 407 :: 		
0x068A	0x460A    MOV	R2, R1
0x068C	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 403 :: 		
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
; ulRCC_CFGR start address is: 8 (R2)
0x068E	0x480B    LDR	R0, [PC, #44]
0x0690	0x6800    LDR	R0, [R0, #0]
0x0692	0xF000010C  AND	R1, R0, #12
0x0696	0x0090    LSLS	R0, R2, #2
0x0698	0xF000000C  AND	R0, R0, #12
0x069C	0x4281    CMP	R1, R0
0x069E	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x06A0	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 413 :: 		
L_end_InitialSetUpRCCRCC2:
0x06A2	0xF8DDE000  LDR	LR, [SP, #0]
0x06A6	0xB002    ADD	SP, SP, #8
0x06A8	0x4770    BX	LR
0x06AA	0xBF00    NOP
0x06AC	0x00810109  	#17367169
0x06B0	0xC402001D  	#1950722
0x06B4	0x19400001  	#72000
0x06B8	0x20004002  	FLASH_ACR+0
0x06BC	0x10044002  	RCC_CFGR+0
0x06C0	0xFFFF000F  	#1048575
0x06C4	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 348 :: 		
0x0448	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 351 :: 		
0x044A	0x480F    LDR	R0, [PC, #60]
0x044C	0x6800    LDR	R0, [R0, #0]
0x044E	0xF0400101  ORR	R1, R0, #1
0x0452	0x480D    LDR	R0, [PC, #52]
0x0454	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 354 :: 		
0x0456	0x490D    LDR	R1, [PC, #52]
0x0458	0x480D    LDR	R0, [PC, #52]
0x045A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x045C	0x480A    LDR	R0, [PC, #40]
0x045E	0x6801    LDR	R1, [R0, #0]
0x0460	0x480C    LDR	R0, [PC, #48]
0x0462	0x4001    ANDS	R1, R0
0x0464	0x4808    LDR	R0, [PC, #32]
0x0466	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 360 :: 		
0x0468	0x4807    LDR	R0, [PC, #28]
0x046A	0x6801    LDR	R1, [R0, #0]
0x046C	0xF46F2080  MVN	R0, #262144
0x0470	0x4001    ANDS	R1, R0
0x0472	0x4805    LDR	R0, [PC, #20]
0x0474	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 363 :: 		
0x0476	0x4806    LDR	R0, [PC, #24]
0x0478	0x6801    LDR	R1, [R0, #0]
0x047A	0xF46F00FE  MVN	R0, #8323072
0x047E	0x4001    ANDS	R1, R0
0x0480	0x4803    LDR	R0, [PC, #12]
0x0482	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 367 :: 		
L_end_SystemClockSetDefault:
0x0484	0xB001    ADD	SP, SP, #4
0x0486	0x4770    BX	LR
0x0488	0x10004002  	RCC_CR+0
0x048C	0x0000F8FF  	#-117506048
0x0490	0x10044002  	RCC_CFGR+0
0x0494	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 415 :: 		
0x04F0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 416 :: 		
0x04F2	0x4902    LDR	R1, [PC, #8]
0x04F4	0x4802    LDR	R0, [PC, #8]
0x04F6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 417 :: 		
L_end_InitialSetUpFosc:
0x04F8	0xB001    ADD	SP, SP, #4
0x04FA	0x4770    BX	LR
0x04FC	0x19400001  	#72000
0x0500	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 298 :: 		
0x0504	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 299 :: 		
L___GenExcept27:
0x0506	0xE7FE    B	L___GenExcept27
;__Lib_System_101_102_103.c, 300 :: 		
L_end___GenExcept:
0x0508	0xB001    ADD	SP, SP, #4
0x050A	0x4770    BX	LR
; end of ___GenExcept
0x06C8	0xB500    PUSH	(R14)
0x06CA	0xF8DFB010  LDR	R11, [PC, #16]
0x06CE	0xF8DFA010  LDR	R10, [PC, #16]
0x06D2	0xF7FFFEEF  BL	1204
0x06D6	0xBD00    POP	(R15)
0x06D8	0x4770    BX	LR
0x06DA	0xBF00    NOP
0x06DC	0x00002000  	#536870912
0x06E0	0x00042000  	#536870916
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [260]    _setup_IO
0x0234     [256]    _setup_TIM1
0x0334     [256]    _setup_TIM8
0x0434      [20]    ___CC2DW
0x0448      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0498      [26]    _setup
0x04B4      [58]    ___FillZeros
0x04F0      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0504       [8]    ___GenExcept
0x0510     [200]    _main
0x05D8     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
