// Seed: 1844886284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = id_3;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output wor id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    output wor id_7,
    output supply0 id_8,
    input supply1 id_9,
    output wand id_10,
    input supply1 id_11,
    input supply0 id_12,
    output supply1 id_13
);
  wire id_15;
  wire id_16;
  module_0(
      id_16, id_15, id_15, id_16
  );
  always @(1 or posedge ~id_11) begin
    id_15 = id_15;
  end
endmodule
