<stg><name>backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> ></name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:12 %dL_dy_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %dL_dy_val

]]></Node>
<StgValue><ssdm name="dL_dy_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="16">
<![CDATA[
entry_ifconv:13 %sext_ln102 = sext i16 %dL_dy_val_read

]]></Node>
<StgValue><ssdm name="sext_ln102"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry_ifconv:14 %mul_ln102 = mul i24 %sext_ln102, i24 102

]]></Node>
<StgValue><ssdm name="mul_ln102"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:15 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln102, i32 23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:16 %delta = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln102, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="delta"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="14">
<![CDATA[
entry_ifconv:17 %sext_ln102_1 = sext i14 %delta

]]></Node>
<StgValue><ssdm name="sext_ln102_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:18 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln102, i32 9

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="24">
<![CDATA[
entry_ifconv:19 %trunc_ln102 = trunc i24 %mul_ln102

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry_ifconv:20 %icmp_ln102 = icmp_ne  i9 %trunc_ln102, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
entry_ifconv:21 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %mul_ln102, i32 10

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:22 %or_ln102 = or i1 %tmp_85, i1 %icmp_ln102

]]></Node>
<StgValue><ssdm name="or_ln102"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:23 %and_ln102 = and i1 %or_ln102, i1 %tmp_84

]]></Node>
<StgValue><ssdm name="and_ln102"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="1">
<![CDATA[
entry_ifconv:24 %zext_ln102 = zext i1 %and_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry_ifconv:25 %delta_1 = add i15 %sext_ln102_1, i15 %zext_ln102

]]></Node>
<StgValue><ssdm name="delta_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="15">
<![CDATA[
entry_ifconv:26 %sext_ln102_2 = sext i15 %delta_1

]]></Node>
<StgValue><ssdm name="sext_ln102_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
entry_ifconv:27 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sext_ln102_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:28 %xor_ln102 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln102"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:29 %or_ln102_2 = or i1 %tmp_86, i1 %xor_ln102

]]></Node>
<StgValue><ssdm name="or_ln102_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:30 %xor_ln102_1 = xor i1 %tmp, i1 %or_ln102_2

]]></Node>
<StgValue><ssdm name="xor_ln102_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %xor_ln102_2 = xor i1 %xor_ln102_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln102_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:32 %or_ln102_1 = or i1 %tmp_86, i1 %xor_ln102_2

]]></Node>
<StgValue><ssdm name="or_ln102_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:33 %and_ln102_1 = and i1 %or_ln102_1, i1 %xor_ln102

]]></Node>
<StgValue><ssdm name="and_ln102_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry_ifconv:34 %delta_2 = select i1 %and_ln102_1, i16 32767, i16 %sext_ln102_2

]]></Node>
<StgValue><ssdm name="delta_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3">
<![CDATA[
entry_ifconv:35 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load = load i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="3">
<![CDATA[
entry_ifconv:36 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load = load i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:37 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
entry_ifconv:38 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load = load i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1

]]></Node>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="3" op_4_bw="3" op_5_bw="8" op_6_bw="8" op_7_bw="16" op_8_bw="8" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="10" op_18_bw="8">
<![CDATA[
entry_ifconv:39 %call_ln102 = call void @backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I, i16 %delta_2, i16 %delta_2, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i8 %LUT_B3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i10 %LUT_B2, i10 %LUT_B1, i8 %LUT_B0

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="3" op_4_bw="3" op_5_bw="8" op_6_bw="8" op_7_bw="16" op_8_bw="8" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="10" op_17_bw="10" op_18_bw="8">
<![CDATA[
entry_ifconv:39 %call_ln102 = call void @backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I, i16 %delta_2, i16 %delta_2, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i8 %LUT_B3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i10 %LUT_B2, i10 %LUT_B1, i8 %LUT_B0

]]></Node>
<StgValue><ssdm name="call_ln102"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0">
<![CDATA[
entry_ifconv:40 %ret_ln119 = ret

]]></Node>
<StgValue><ssdm name="ret_ln119"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="dL_dy_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dL_dy_val"/></StgValue>
</port>
<port id="49" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0"/></StgValue>
</port>
<port id="50" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1"/></StgValue>
</port>
<port id="51" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0"/></StgValue>
</port>
<port id="52" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1"/></StgValue>
</port>
<port id="53" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="LUT_B3" dir="0" iftype="1">
<core>ROM_1P_LUTRAM</core><StgValue><ssdm name="LUT_B3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="59" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="LUT_B2" dir="0" iftype="1">
<core>ROM_1P_LUTRAM</core><StgValue><ssdm name="LUT_B2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="LUT_B1" dir="0" iftype="1">
<core>ROM_1P_LUTRAM</core><StgValue><ssdm name="LUT_B1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="LUT_B0" dir="0" iftype="1">
<core>ROM_1P_LUTRAM</core><StgValue><ssdm name="LUT_B0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i16" to="dL_dy_val_read" fromId="65" toId="4">
</dataflow>
<dataflow id="67" from="dL_dy_val" to="dL_dy_val_read" fromId="48" toId="4">
</dataflow>
<dataflow id="68" from="dL_dy_val_read" to="sext_ln102" fromId="4" toId="5">
</dataflow>
<dataflow id="69" from="sext_ln102" to="mul_ln102" fromId="5" toId="6">
</dataflow>
<dataflow id="71" from="StgValue_70" to="mul_ln102" fromId="70" toId="6">
</dataflow>
<dataflow id="73" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp" fromId="72" toId="7">
</dataflow>
<dataflow id="74" from="mul_ln102" to="tmp" fromId="6" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_75" to="tmp" fromId="75" toId="7">
</dataflow>
<dataflow id="78" from="_ssdm_op_PartSelect.i14.i24.i32.i32" to="delta" fromId="77" toId="8">
</dataflow>
<dataflow id="79" from="mul_ln102" to="delta" fromId="6" toId="8">
</dataflow>
<dataflow id="81" from="StgValue_80" to="delta" fromId="80" toId="8">
</dataflow>
<dataflow id="82" from="StgValue_75" to="delta" fromId="75" toId="8">
</dataflow>
<dataflow id="83" from="delta" to="sext_ln102_1" fromId="8" toId="9">
</dataflow>
<dataflow id="84" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_84" fromId="72" toId="10">
</dataflow>
<dataflow id="85" from="mul_ln102" to="tmp_84" fromId="6" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_86" to="tmp_84" fromId="86" toId="10">
</dataflow>
<dataflow id="88" from="mul_ln102" to="trunc_ln102" fromId="6" toId="11">
</dataflow>
<dataflow id="89" from="trunc_ln102" to="icmp_ln102" fromId="11" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_90" to="icmp_ln102" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_85" fromId="72" toId="13">
</dataflow>
<dataflow id="93" from="mul_ln102" to="tmp_85" fromId="6" toId="13">
</dataflow>
<dataflow id="94" from="StgValue_80" to="tmp_85" fromId="80" toId="13">
</dataflow>
<dataflow id="95" from="tmp_85" to="or_ln102" fromId="13" toId="14">
</dataflow>
<dataflow id="96" from="icmp_ln102" to="or_ln102" fromId="12" toId="14">
</dataflow>
<dataflow id="97" from="or_ln102" to="and_ln102" fromId="14" toId="15">
</dataflow>
<dataflow id="98" from="tmp_84" to="and_ln102" fromId="10" toId="15">
</dataflow>
<dataflow id="99" from="and_ln102" to="zext_ln102" fromId="15" toId="16">
</dataflow>
<dataflow id="100" from="sext_ln102_1" to="delta_1" fromId="9" toId="17">
</dataflow>
<dataflow id="101" from="zext_ln102" to="delta_1" fromId="16" toId="17">
</dataflow>
<dataflow id="102" from="delta_1" to="sext_ln102_2" fromId="17" toId="18">
</dataflow>
<dataflow id="104" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_86" fromId="103" toId="19">
</dataflow>
<dataflow id="105" from="sext_ln102_2" to="tmp_86" fromId="18" toId="19">
</dataflow>
<dataflow id="107" from="StgValue_106" to="tmp_86" fromId="106" toId="19">
</dataflow>
<dataflow id="108" from="tmp" to="xor_ln102" fromId="7" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_109" to="xor_ln102" fromId="109" toId="20">
</dataflow>
<dataflow id="111" from="tmp_86" to="or_ln102_2" fromId="19" toId="21">
</dataflow>
<dataflow id="112" from="xor_ln102" to="or_ln102_2" fromId="20" toId="21">
</dataflow>
<dataflow id="113" from="tmp" to="xor_ln102_1" fromId="7" toId="22">
</dataflow>
<dataflow id="114" from="or_ln102_2" to="xor_ln102_1" fromId="21" toId="22">
</dataflow>
<dataflow id="115" from="xor_ln102_1" to="xor_ln102_2" fromId="22" toId="23">
</dataflow>
<dataflow id="116" from="StgValue_109" to="xor_ln102_2" fromId="109" toId="23">
</dataflow>
<dataflow id="117" from="tmp_86" to="or_ln102_1" fromId="19" toId="24">
</dataflow>
<dataflow id="118" from="xor_ln102_2" to="or_ln102_1" fromId="23" toId="24">
</dataflow>
<dataflow id="119" from="or_ln102_1" to="and_ln102_1" fromId="24" toId="25">
</dataflow>
<dataflow id="120" from="xor_ln102" to="and_ln102_1" fromId="20" toId="25">
</dataflow>
<dataflow id="121" from="and_ln102_1" to="delta_2" fromId="25" toId="26">
</dataflow>
<dataflow id="123" from="StgValue_122" to="delta_2" fromId="122" toId="26">
</dataflow>
<dataflow id="124" from="sext_ln102_2" to="delta_2" fromId="18" toId="26">
</dataflow>
<dataflow id="125" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load" fromId="49" toId="27">
</dataflow>
<dataflow id="126" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load" fromId="50" toId="28">
</dataflow>
<dataflow id="127" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load" fromId="51" toId="29">
</dataflow>
<dataflow id="128" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1" to="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load" fromId="52" toId="30">
</dataflow>
<dataflow id="130" from="backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I" to="call_ln102" fromId="129" toId="31">
</dataflow>
<dataflow id="131" from="delta_2" to="call_ln102" fromId="26" toId="31">
</dataflow>
<dataflow id="132" from="delta_2" to="call_ln102" fromId="26" toId="31">
</dataflow>
<dataflow id="133" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load" to="call_ln102" fromId="28" toId="31">
</dataflow>
<dataflow id="134" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load" to="call_ln102" fromId="27" toId="31">
</dataflow>
<dataflow id="135" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load" to="call_ln102" fromId="30" toId="31">
</dataflow>
<dataflow id="136" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load" to="call_ln102" fromId="29" toId="31">
</dataflow>
<dataflow id="137" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0" to="call_ln102" fromId="53" toId="31">
</dataflow>
<dataflow id="138" from="LUT_B3" to="call_ln102" fromId="54" toId="31">
</dataflow>
<dataflow id="139" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1" to="call_ln102" fromId="55" toId="31">
</dataflow>
<dataflow id="140" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2" to="call_ln102" fromId="56" toId="31">
</dataflow>
<dataflow id="141" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3" to="call_ln102" fromId="57" toId="31">
</dataflow>
<dataflow id="142" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0" to="call_ln102" fromId="58" toId="31">
</dataflow>
<dataflow id="143" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1" to="call_ln102" fromId="59" toId="31">
</dataflow>
<dataflow id="144" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2" to="call_ln102" fromId="60" toId="31">
</dataflow>
<dataflow id="145" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3" to="call_ln102" fromId="61" toId="31">
</dataflow>
<dataflow id="146" from="LUT_B2" to="call_ln102" fromId="62" toId="31">
</dataflow>
<dataflow id="147" from="LUT_B1" to="call_ln102" fromId="63" toId="31">
</dataflow>
<dataflow id="148" from="LUT_B0" to="call_ln102" fromId="64" toId="31">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="32">
</dataflow>
<dataflow id="151" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0" to="specmemcore_ln0" fromId="53" toId="32">
</dataflow>
<dataflow id="153" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="32">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="32">
</dataflow>
<dataflow id="157" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="32">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="33">
</dataflow>
<dataflow id="159" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1" to="specmemcore_ln0" fromId="55" toId="33">
</dataflow>
<dataflow id="160" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="33">
</dataflow>
<dataflow id="161" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="33">
</dataflow>
<dataflow id="162" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="33">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="34">
</dataflow>
<dataflow id="164" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2" to="specmemcore_ln0" fromId="56" toId="34">
</dataflow>
<dataflow id="165" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="34">
</dataflow>
<dataflow id="166" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="34">
</dataflow>
<dataflow id="167" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="34">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="35">
</dataflow>
<dataflow id="169" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3" to="specmemcore_ln0" fromId="57" toId="35">
</dataflow>
<dataflow id="170" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="35">
</dataflow>
<dataflow id="171" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="35">
</dataflow>
<dataflow id="172" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="35">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="36">
</dataflow>
<dataflow id="174" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0" to="specmemcore_ln0" fromId="58" toId="36">
</dataflow>
<dataflow id="175" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="36">
</dataflow>
<dataflow id="176" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="36">
</dataflow>
<dataflow id="177" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="36">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="37">
</dataflow>
<dataflow id="179" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1" to="specmemcore_ln0" fromId="59" toId="37">
</dataflow>
<dataflow id="180" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="37">
</dataflow>
<dataflow id="181" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="37">
</dataflow>
<dataflow id="182" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="37">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="38">
</dataflow>
<dataflow id="184" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2" to="specmemcore_ln0" fromId="60" toId="38">
</dataflow>
<dataflow id="185" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="38">
</dataflow>
<dataflow id="186" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="38">
</dataflow>
<dataflow id="187" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="38">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="39">
</dataflow>
<dataflow id="189" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3" to="specmemcore_ln0" fromId="61" toId="39">
</dataflow>
<dataflow id="190" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="39">
</dataflow>
<dataflow id="191" from="StgValue_154" to="specmemcore_ln0" fromId="154" toId="39">
</dataflow>
<dataflow id="192" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="39">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="40">
</dataflow>
<dataflow id="194" from="LUT_B3" to="specmemcore_ln0" fromId="54" toId="40">
</dataflow>
<dataflow id="195" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="40">
</dataflow>
<dataflow id="197" from="StgValue_196" to="specmemcore_ln0" fromId="196" toId="40">
</dataflow>
<dataflow id="198" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="40">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="41">
</dataflow>
<dataflow id="200" from="LUT_B2" to="specmemcore_ln0" fromId="62" toId="41">
</dataflow>
<dataflow id="201" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="41">
</dataflow>
<dataflow id="202" from="StgValue_196" to="specmemcore_ln0" fromId="196" toId="41">
</dataflow>
<dataflow id="203" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="41">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="42">
</dataflow>
<dataflow id="205" from="LUT_B1" to="specmemcore_ln0" fromId="63" toId="42">
</dataflow>
<dataflow id="206" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="42">
</dataflow>
<dataflow id="207" from="StgValue_196" to="specmemcore_ln0" fromId="196" toId="42">
</dataflow>
<dataflow id="208" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="42">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="149" toId="43">
</dataflow>
<dataflow id="210" from="LUT_B0" to="specmemcore_ln0" fromId="64" toId="43">
</dataflow>
<dataflow id="211" from="StgValue_152" to="specmemcore_ln0" fromId="152" toId="43">
</dataflow>
<dataflow id="212" from="StgValue_196" to="specmemcore_ln0" fromId="196" toId="43">
</dataflow>
<dataflow id="213" from="StgValue_156" to="specmemcore_ln0" fromId="156" toId="43">
</dataflow>
<dataflow id="214" from="backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I" to="call_ln102" fromId="129" toId="44">
</dataflow>
<dataflow id="215" from="delta_2" to="call_ln102" fromId="26" toId="44">
</dataflow>
<dataflow id="216" from="delta_2" to="call_ln102" fromId="26" toId="44">
</dataflow>
<dataflow id="217" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load" to="call_ln102" fromId="28" toId="44">
</dataflow>
<dataflow id="218" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load" to="call_ln102" fromId="27" toId="44">
</dataflow>
<dataflow id="219" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load" to="call_ln102" fromId="30" toId="44">
</dataflow>
<dataflow id="220" from="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load" to="call_ln102" fromId="29" toId="44">
</dataflow>
<dataflow id="221" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0" to="call_ln102" fromId="53" toId="44">
</dataflow>
<dataflow id="222" from="LUT_B3" to="call_ln102" fromId="54" toId="44">
</dataflow>
<dataflow id="223" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1" to="call_ln102" fromId="55" toId="44">
</dataflow>
<dataflow id="224" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2" to="call_ln102" fromId="56" toId="44">
</dataflow>
<dataflow id="225" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3" to="call_ln102" fromId="57" toId="44">
</dataflow>
<dataflow id="226" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0" to="call_ln102" fromId="58" toId="44">
</dataflow>
<dataflow id="227" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1" to="call_ln102" fromId="59" toId="44">
</dataflow>
<dataflow id="228" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2" to="call_ln102" fromId="60" toId="44">
</dataflow>
<dataflow id="229" from="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3" to="call_ln102" fromId="61" toId="44">
</dataflow>
<dataflow id="230" from="LUT_B2" to="call_ln102" fromId="62" toId="44">
</dataflow>
<dataflow id="231" from="LUT_B1" to="call_ln102" fromId="63" toId="44">
</dataflow>
<dataflow id="232" from="LUT_B0" to="call_ln102" fromId="64" toId="44">
</dataflow>
</dataflows>


</stg>
