{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651557648962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651557648971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 01:00:48 2022 " "Processing started: Tue May 03 01:00:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651557648971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557648971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LockPicker -c LockPicker " "Command: quartus_map --read_settings_files=on --write_settings_files=off LockPicker -c LockPicker" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557648971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651557650977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651557650977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/adc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys " "Found entity 1: adc_qsys" {  } { { "adc_qsys/synthesis/adc_qsys.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_irq_mapper " "Found entity 1: adc_qsys_irq_mapper" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_irq_mapper.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0 " "Found entity 1: adc_qsys_mm_interconnect_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: adc_qsys_mm_interconnect_0_avalon_st_adapter_004" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: adc_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: adc_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: adc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "adc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "adc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "adc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "adc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: adc_qsys_mm_interconnect_0_rsp_mux" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661224 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: adc_qsys_mm_interconnect_0_rsp_demux" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: adc_qsys_mm_interconnect_0_cmd_mux" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: adc_qsys_mm_interconnect_0_cmd_demux" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661269 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661269 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661269 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661269 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557661276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "adc_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "adc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557661290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "adc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "adc_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "adc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adc_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557661309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adc_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557661310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: adc_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661314 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_mm_interconnect_0_router_006 " "Found entity 2: adc_qsys_mm_interconnect_0_router_006" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adc_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557661318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adc_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557661318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: adc_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661321 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_mm_interconnect_0_router_002 " "Found entity 2: adc_qsys_mm_interconnect_0_router_002" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661321 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adc_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557661325 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adc_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at adc_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557661325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: adc_qsys_mm_interconnect_0_router_default_decode" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661331 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_mm_interconnect_0_router " "Found entity 2: adc_qsys_mm_interconnect_0_router" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "adc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_sysid_qsys_0 " "Found entity 1: adc_qsys_sysid_qsys_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sysid_qsys_0.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_sdrampll.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_sdrampll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_sdramPLL_dffpipe_l2c " "Found entity 1: adc_qsys_sdramPLL_dffpipe_l2c" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661386 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_sdramPLL_stdsync_sv6 " "Found entity 2: adc_qsys_sdramPLL_stdsync_sv6" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661386 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_sdramPLL_altpll_vg92 " "Found entity 3: adc_qsys_sdramPLL_altpll_vg92" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661386 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_sdramPLL " "Found entity 4: adc_qsys_sdramPLL" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_sdram_input_efifo_module " "Found entity 1: adc_qsys_sdram_input_efifo_module" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdram.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661397 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_sdram " "Found entity 2: adc_qsys_sdram" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdram.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_onchip_memory2_0 " "Found entity 1: adc_qsys_onchip_memory2_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_onchip_memory2_0.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_nios2_gen2_0 " "Found entity 1: adc_qsys_nios2_gen2_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: adc_qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: adc_qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: adc_qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: adc_qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "5 adc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: adc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "6 adc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: adc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "7 adc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: adc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "8 adc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: adc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "9 adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "10 adc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: adc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "11 adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "12 adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "13 adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "14 adc_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: adc_qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "15 adc_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: adc_qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "16 adc_qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: adc_qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "17 adc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: adc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "18 adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "19 adc_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: adc_qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "20 adc_qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: adc_qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""} { "Info" "ISGN_ENTITY_NAME" "21 adc_qsys_nios2_gen2_0_cpu " "Found entity 21: adc_qsys_nios2_gen2_0_cpu" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: adc_qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: adc_qsys_nios2_gen2_0_cpu_test_bench" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_modular_adc_0 " "Found entity 1: adc_qsys_modular_adc_0" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661523 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651557661528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v 4 4 " "Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_qsys_altpll_sys_dffpipe_l2c " "Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661574 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_qsys_altpll_sys_stdsync_sv6 " "Found entity 2: adc_qsys_altpll_sys_stdsync_sv6" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661574 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_qsys_altpll_sys_altpll_6b92 " "Found entity 3: adc_qsys_altpll_sys_altpll_6b92" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661574 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_qsys_altpll_sys " "Found entity 4: adc_qsys_altpll_sys" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 LockPicker.v(51) " "Verilog HDL Declaration information at LockPicker.v(51): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651557661582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lockpicker.v 1 1 " "Found 1 design units, including 1 entities, in source file lockpicker.v" { { "Info" "ISGN_ENTITY_NAME" "1 LockPicker " "Found entity 1: LockPicker" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acceleration.sv 1 1 " "Found 1 design units, including 1 entities, in source file acceleration.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acceleration " "Found entity 1: acceleration" {  } { { "acceleration.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/acceleration.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1651557661621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "color_mapper.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/color_mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661649 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pick.sv(18) " "Verilog HDL information at pick.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "pick.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/pick.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651557661653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pick.sv 1 1 " "Found 1 design units, including 1 entities, in source file pick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pick " "Found entity 1: pick" {  } { { "pick.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/pick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "output_files/controlUnit.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/leveleasy.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/leveleasy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelEasy " "Found entity 1: levelEasy" {  } { { "output_files/levelEasy.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/levelEasy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrandstate.sv 1 1 " "Found 1 design units, including 1 entities, in source file myrandstate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 myRandState " "Found entity 1: myRandState" {  } { { "myRandState.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/myRandState.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "levelmedium.sv 1 1 " "Found 1 design units, including 1 entities, in source file levelmedium.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelMedium " "Found entity 1: levelMedium" {  } { { "levelMedium.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/levelMedium.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661704 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LRpick.sv(19) " "Verilog HDL information at LRpick.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/LRpick.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/LRpick.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651557661708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lrpick.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lrpick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LRpick " "Found entity 1: LRpick" {  } { { "output_files/LRpick.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/LRpick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rotational_motion " "Found entity 1: rotational_motion" {  } { { "Rotate.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triglut.v 1 1 " "Found 1 design units, including 1 entities, in source file triglut.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrigLUT " "Found entity 1: TrigLUT" {  } { { "TrigLUT.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/TrigLUT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawpickone.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawpickone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawPickOne " "Found entity 1: drawPickOne" {  } { { "drawPickOne.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/drawPickOne.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backgroundeasymem.v 1 1 " "Found 1 design units, including 1 entities, in source file backgroundeasymem.v" { { "Info" "ISGN_ENTITY_NAME" "1 backgroundEasyMem " "Found entity 1: backgroundEasyMem" {  } { { "backgroundEasyMem.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/backgroundEasyMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colorpalette.sv 1 1 " "Found 1 design units, including 1 entities, in source file colorpalette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colorPalette " "Found entity 1: colorPalette" {  } { { "colorPalette.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/colorPalette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawpicktwo.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawpicktwo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawPickTwo " "Found entity 1: drawPickTwo" {  } { { "drawPickTwo.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/drawPickTwo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotationalpick2.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotationalpick2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rotationalPick2 " "Found entity 1: rotationalPick2" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557661794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557661794 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_clk LockPicker.v(257) " "Verilog HDL Implicit Net warning at LockPicker.v(257): created implicit net for \"VGA_clk\"" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557661794 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "adc_qsys_sdram.v(318) " "Verilog HDL or VHDL warning at adc_qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdram.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651557661814 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "adc_qsys_sdram.v(328) " "Verilog HDL or VHDL warning at adc_qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdram.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651557661814 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "adc_qsys_sdram.v(338) " "Verilog HDL or VHDL warning at adc_qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdram.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651557661814 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "adc_qsys_sdram.v(682) " "Verilog HDL or VHDL warning at adc_qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdram.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1651557661816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LockPicker " "Elaborating entity \"LockPicker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651557662338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_adc_ch LockPicker.v(161) " "Verilog HDL or VHDL warning at LockPicker.v(161): object \"cur_adc_ch\" assigned a value but never read" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_sample_data LockPicker.v(162) " "Verilog HDL or VHDL warning at LockPicker.v(162): object \"adc_sample_data\" assigned a value but never read" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LockPicker.v(152) " "Verilog HDL assignment warning at LockPicker.v(152): truncated value with size 32 to match size of target (5)" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 LockPicker.v(175) " "Verilog HDL assignment warning at LockPicker.v(175): truncated value with size 32 to match size of target (13)" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0fake\[6..0\] LockPicker.v(58) " "Output port \"HEX0fake\[6..0\]\" at LockPicker.v(58) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1fake\[6..0\] LockPicker.v(59) " "Output port \"HEX1fake\[6..0\]\" at LockPicker.v(59) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2fake\[6..0\] LockPicker.v(60) " "Output port \"HEX2fake\[6..0\]\" at LockPicker.v(60) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR LockPicker.v(65) " "Output port \"DRAM_ADDR\" at LockPicker.v(65) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA LockPicker.v(66) " "Output port \"DRAM_BA\" at LockPicker.v(66) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK LockPicker.v(63) " "Output port \"DRAM_CLK\" at LockPicker.v(63) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE LockPicker.v(64) " "Output port \"DRAM_CKE\" at LockPicker.v(64) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM LockPicker.v(68) " "Output port \"DRAM_LDQM\" at LockPicker.v(68) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM LockPicker.v(69) " "Output port \"DRAM_UDQM\" at LockPicker.v(69) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N LockPicker.v(70) " "Output port \"DRAM_CS_N\" at LockPicker.v(70) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N LockPicker.v(71) " "Output port \"DRAM_WE_N\" at LockPicker.v(71) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N LockPicker.v(72) " "Output port \"DRAM_CAS_N\" at LockPicker.v(72) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N LockPicker.v(73) " "Output port \"DRAM_RAS_N\" at LockPicker.v(73) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662341 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLK_I2C_SCL LockPicker.v(83) " "Output port \"CLK_I2C_SCL\" at LockPicker.v(83) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662342 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK LockPicker.v(87) " "Output port \"GSENSOR_SCLK\" at LockPicker.v(87) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662342 "|LockPicker"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N LockPicker.v(91) " "Output port \"GSENSOR_CS_N\" at LockPicker.v(91) has no driver" {  } { { "LockPicker.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651557662342 "|LockPicker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys adc_qsys:u0 " "Elaborating entity \"adc_qsys\" for hierarchy \"adc_qsys:u0\"" {  } { { "LockPicker.v" "u0" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys " "Elaborating entity \"adc_qsys_altpll_sys\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "altpll_sys" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_stdsync_sv6 adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_altpll_sys_stdsync_sv6\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "stdsync2" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_dffpipe_l2c adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_altpll_sys_dffpipe_l2c\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_stdsync_sv6:stdsync2\|adc_qsys_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "dffpipe3" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_altpll_sys_altpll_6b92 adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1 " "Elaborating entity \"adc_qsys_altpll_sys_altpll_6b92\" for hierarchy \"adc_qsys:u0\|adc_qsys_altpll_sys:altpll_sys\|adc_qsys_altpll_sys_altpll_6b92:sd1\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" "sd1" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_modular_adc_0 adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0 " "Elaborating entity \"adc_qsys_modular_adc_0\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "modular_adc_0" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" "control_internal" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557662425 "|LockPicker|adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662484 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557662484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557662772 ""}  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557662772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557662846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557662846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557662889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557662889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557662935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557662935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557662946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557663011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557663011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557663093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557663093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557663172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557663172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc_qsys/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"adc_qsys:u0\|adc_qsys_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0 adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"adc_qsys_nios2_gen2_0\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "nios2_gen2_0" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0.v" "cpu" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_test_bench adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_test_bench:the_adc_qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_test_bench:the_adc_qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_register_bank_a_module adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_a_module:adc_qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_a_module:adc_qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "adc_qsys_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_a_module:adc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_a_module:adc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_a_module:adc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_a_module:adc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_a_module:adc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_a_module:adc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663450 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557663450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557663542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557663542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_a_module:adc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_a_module:adc_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_register_bank_b_module adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_b_module:adc_qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_register_bank_b_module:adc_qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "adc_qsys_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_debug adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_break adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:adc_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:adc_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_pib adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_oci_im adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_adc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_adc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_nios2_ocimem adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663840 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557663841 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557663841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557663928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557663928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_adc_qsys_nios2_gen2_0_cpu_nios2_ocimem\|adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:adc_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" "the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_debug_slave_tck adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|adc_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|adc_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_adc_qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557663981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_adc_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557664017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "adc_qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557664107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557664109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664109 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557664109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557664124 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557664127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557664707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"adc_qsys:u0\|adc_qsys_nios2_gen2_0:nios2_gen2_0\|adc_qsys_nios2_gen2_0_cpu:cpu\|adc_qsys_nios2_gen2_0_cpu_nios2_oci:the_adc_qsys_nios2_gen2_0_cpu_nios2_oci\|adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_adc_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adc_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557664885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_onchip_memory2_0 adc_qsys:u0\|adc_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"adc_qsys_onchip_memory2_0\" for hierarchy \"adc_qsys:u0\|adc_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "onchip_memory2_0" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557664953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adc_qsys:u0\|adc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adc_qsys:u0\|adc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557664971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adc_qsys:u0\|adc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adc_qsys:u0\|adc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_onchip_memory2_0.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557664973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adc_qsys:u0\|adc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"adc_qsys:u0\|adc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adc_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"adc_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557664973 ""}  } { { "adc_qsys/synthesis/submodules/adc_qsys_onchip_memory2_0.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557664973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u7g1 " "Found entity 1: altsyncram_u7g1" {  } { { "db/altsyncram_u7g1.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/altsyncram_u7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557665066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557665066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u7g1 adc_qsys:u0\|adc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_u7g1:auto_generated " "Elaborating entity \"altsyncram_u7g1\" for hierarchy \"adc_qsys:u0\|adc_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_u7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_sdram adc_qsys:u0\|adc_qsys_sdram:sdram " "Elaborating entity \"adc_qsys_sdram\" for hierarchy \"adc_qsys:u0\|adc_qsys_sdram:sdram\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "sdram" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_sdram_input_efifo_module adc_qsys:u0\|adc_qsys_sdram:sdram\|adc_qsys_sdram_input_efifo_module:the_adc_qsys_sdram_input_efifo_module " "Elaborating entity \"adc_qsys_sdram_input_efifo_module\" for hierarchy \"adc_qsys:u0\|adc_qsys_sdram:sdram\|adc_qsys_sdram_input_efifo_module:the_adc_qsys_sdram_input_efifo_module\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdram.v" "the_adc_qsys_sdram_input_efifo_module" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_sdramPLL adc_qsys:u0\|adc_qsys_sdramPLL:sdrampll " "Elaborating entity \"adc_qsys_sdramPLL\" for hierarchy \"adc_qsys:u0\|adc_qsys_sdramPLL:sdrampll\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "sdrampll" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_sdramPLL_stdsync_sv6 adc_qsys:u0\|adc_qsys_sdramPLL:sdrampll\|adc_qsys_sdramPLL_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_qsys_sdramPLL_stdsync_sv6\" for hierarchy \"adc_qsys:u0\|adc_qsys_sdramPLL:sdrampll\|adc_qsys_sdramPLL_stdsync_sv6:stdsync2\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" "stdsync2" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_sdramPLL_dffpipe_l2c adc_qsys:u0\|adc_qsys_sdramPLL:sdrampll\|adc_qsys_sdramPLL_stdsync_sv6:stdsync2\|adc_qsys_sdramPLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_qsys_sdramPLL_dffpipe_l2c\" for hierarchy \"adc_qsys:u0\|adc_qsys_sdramPLL:sdrampll\|adc_qsys_sdramPLL_stdsync_sv6:stdsync2\|adc_qsys_sdramPLL_dffpipe_l2c:dffpipe3\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" "dffpipe3" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_sdramPLL_altpll_vg92 adc_qsys:u0\|adc_qsys_sdramPLL:sdrampll\|adc_qsys_sdramPLL_altpll_vg92:sd1 " "Elaborating entity \"adc_qsys_sdramPLL_altpll_vg92\" for hierarchy \"adc_qsys:u0\|adc_qsys_sdramPLL:sdrampll\|adc_qsys_sdramPLL_altpll_vg92:sd1\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" "sd1" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_sdramPLL.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_sysid_qsys_0 adc_qsys:u0\|adc_qsys_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"adc_qsys_sysid_qsys_0\" for hierarchy \"adc_qsys:u0\|adc_qsys_sysid_qsys_0:sysid_qsys_0\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "sysid_qsys_0" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0 adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"adc_qsys_mm_interconnect_0\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "mm_interconnect_0" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdrampll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdrampll_pll_slave_translator\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "sdrampll_pll_slave_translator" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent_rsp_fifo" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_router adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router:router " "Elaborating entity \"adc_qsys_mm_interconnect_0_router\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router:router\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "router" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_router_default_decode adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router:router\|adc_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"adc_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router:router\|adc_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_router_002 adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"adc_qsys_mm_interconnect_0_router_002\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "router_002" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_router_002_default_decode adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router_002:router_002\|adc_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"adc_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router_002:router_002\|adc_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_router_006 adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"adc_qsys_mm_interconnect_0_router_006\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "router_006" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_router_006_default_decode adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router_006:router_006\|adc_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"adc_qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_router_006:router_006\|adc_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_cmd_demux adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"adc_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_cmd_mux adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"adc_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_rsp_demux adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"adc_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 2154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_rsp_mux adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"adc_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557665921 "|LockPicker|adc_qsys:u0|adc_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557665921 "|LockPicker|adc_qsys:u0|adc_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "adc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557665921 "|LockPicker|adc_qsys:u0|adc_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 2460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "crosser" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "adc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "adc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557665958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_avalon_st_adapter adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"adc_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|adc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"adc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|adc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_avalon_st_adapter_004 adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"adc_qsys_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0.v" 2741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|adc_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"adc_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"adc_qsys:u0\|adc_qsys_mm_interconnect_0:mm_interconnect_0\|adc_qsys_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|adc_qsys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/adc_qsys_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_qsys_irq_mapper adc_qsys:u0\|adc_qsys_irq_mapper:irq_mapper " "Elaborating entity \"adc_qsys_irq_mapper\" for hierarchy \"adc_qsys:u0\|adc_qsys_irq_mapper:irq_mapper\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "irq_mapper" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller adc_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"adc_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "rst_controller" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"adc_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adc_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller adc_qsys:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"adc_qsys:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "rst_controller_002" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller adc_qsys:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"adc_qsys:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "adc_qsys/synthesis/adc_qsys.v" "rst_controller_003" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/adc_qsys/synthesis/adc_qsys.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:SEG7_LUT_ch " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:SEG7_LUT_ch\"" {  } { { "LockPicker.v" "SEG7_LUT_ch" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceleration acceleration:accMaker " "Elaborating entity \"acceleration\" for hierarchy \"acceleration:accMaker\"" {  } { { "LockPicker.v" "accMaker" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:accHex " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:accHex\"" {  } { { "LockPicker.v" "accHex" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ctrl " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ctrl\"" {  } { { "LockPicker.v" "vga_ctrl" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(52) " "Verilog HDL assignment warning at vga_controller.sv(52): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/vga_controller.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666231 "|LockPicker|vga_controller:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(55) " "Verilog HDL assignment warning at vga_controller.sv(55): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/vga_controller.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666231 "|LockPicker|vga_controller:vga_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pick pick:Pick " "Elaborating entity \"pick\" for hierarchy \"pick:Pick\"" {  } { { "LockPicker.v" "Pick" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pick.sv(43) " "Verilog HDL assignment warning at pick.sv(43): truncated value with size 32 to match size of target (10)" {  } { { "pick.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/pick.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666245 "|LockPicker|pick:Pick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pick.sv(58) " "Verilog HDL assignment warning at pick.sv(58): truncated value with size 32 to match size of target (10)" {  } { { "pick.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/pick.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666245 "|LockPicker|pick:Pick"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LRpick LRpick:LRpick " "Elaborating entity \"LRpick\" for hierarchy \"LRpick:LRpick\"" {  } { { "LockPicker.v" "LRpick" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666256 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ffDir LRpick.sv(17) " "Verilog HDL or VHDL warning at LRpick.sv(17): object \"ffDir\" assigned a value but never read" {  } { { "output_files/LRpick.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/LRpick.sv" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651557666257 "|LockPicker|LRpick:LRpick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LRpick.sv(48) " "Verilog HDL assignment warning at LRpick.sv(48): truncated value with size 32 to match size of target (10)" {  } { { "output_files/LRpick.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/LRpick.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666257 "|LockPicker|LRpick:LRpick"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LRpick.sv(53) " "Verilog HDL assignment warning at LRpick.sv(53): truncated value with size 32 to match size of target (10)" {  } { { "output_files/LRpick.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/LRpick.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666257 "|LockPicker|LRpick:LRpick"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:COLOR_MAPPER " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:COLOR_MAPPER\"" {  } { { "LockPicker.v" "COLOR_MAPPER" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 color_mapper.sv(84) " "Verilog HDL assignment warning at color_mapper.sv(84): truncated value with size 7 to match size of target (4)" {  } { { "color_mapper.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/color_mapper.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666272 "|LockPicker|color_mapper:COLOR_MAPPER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawPickOne color_mapper:COLOR_MAPPER\|drawPickOne:firstPick " "Elaborating entity \"drawPickOne\" for hierarchy \"color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\"" {  } { { "color_mapper.sv" "firstPick" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/color_mapper.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotational_motion color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0 " "Elaborating entity \"rotational_motion\" for hierarchy \"color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0\"" {  } { { "drawPickOne.sv" "ball0" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/drawPickOne.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Rotate.sv(17) " "Verilog HDL assignment warning at Rotate.sv(17): truncated value with size 32 to match size of target (9)" {  } { { "Rotate.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666295 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickOne:firstPick|rotational_motion:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Rotate.sv(18) " "Verilog HDL assignment warning at Rotate.sv(18): truncated value with size 32 to match size of target (9)" {  } { { "Rotate.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666295 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickOne:firstPick|rotational_motion:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Rotate.sv(24) " "Verilog HDL assignment warning at Rotate.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "Rotate.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666295 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickOne:firstPick|rotational_motion:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Rotate.sv(25) " "Verilog HDL assignment warning at Rotate.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "Rotate.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666295 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickOne:firstPick|rotational_motion:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Rotate.sv(29) " "Verilog HDL assignment warning at Rotate.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "Rotate.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666295 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickOne:firstPick|rotational_motion:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Rotate.sv(30) " "Verilog HDL assignment warning at Rotate.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "Rotate.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666295 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickOne:firstPick|rotational_motion:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Rotate.sv(34) " "Verilog HDL assignment warning at Rotate.sv(34): truncated value with size 32 to match size of target (10)" {  } { { "Rotate.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666295 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickOne:firstPick|rotational_motion:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Rotate.sv(35) " "Verilog HDL assignment warning at Rotate.sv(35): truncated value with size 32 to match size of target (10)" {  } { { "Rotate.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666295 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickOne:firstPick|rotational_motion:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Rotate.sv(39) " "Verilog HDL assignment warning at Rotate.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "Rotate.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666295 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickOne:firstPick|rotational_motion:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Rotate.sv(40) " "Verilog HDL assignment warning at Rotate.sv(40): truncated value with size 32 to match size of target (10)" {  } { { "Rotate.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557666296 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickOne:firstPick|rotational_motion:ball0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TrigLUT color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0\|TrigLUT:cosmod " "Elaborating entity \"TrigLUT\" for hierarchy \"color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0\|TrigLUT:cosmod\"" {  } { { "Rotate.sv" "cosmod" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/Rotate.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0\|TrigLUT:cosmod\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0\|TrigLUT:cosmod\|altsyncram:altsyncram_component\"" {  } { { "TrigLUT.v" "altsyncram_component" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/TrigLUT.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0\|TrigLUT:cosmod\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0\|TrigLUT:cosmod\|altsyncram:altsyncram_component\"" {  } { { "TrigLUT.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/TrigLUT.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0\|TrigLUT:cosmod\|altsyncram:altsyncram_component " "Instantiated megafunction \"color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0\|TrigLUT:cosmod\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cos.mif " "Parameter \"init_file\" = \"cos.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 448 " "Parameter \"numwords_a\" = \"448\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557666342 ""}  } { { "TrigLUT.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/TrigLUT.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557666342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsa1 " "Found entity 1: altsyncram_qsa1" {  } { { "db/altsyncram_qsa1.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/altsyncram_qsa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557666428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557666428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qsa1 color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0\|TrigLUT:cosmod\|altsyncram:altsyncram_component\|altsyncram_qsa1:auto_generated " "Elaborating entity \"altsyncram_qsa1\" for hierarchy \"color_mapper:COLOR_MAPPER\|drawPickOne:firstPick\|rotational_motion:ball0\|TrigLUT:cosmod\|altsyncram:altsyncram_component\|altsyncram_qsa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557666436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawPickTwo color_mapper:COLOR_MAPPER\|drawPickTwo:secondPick " "Elaborating entity \"drawPickTwo\" for hierarchy \"color_mapper:COLOR_MAPPER\|drawPickTwo:secondPick\"" {  } { { "color_mapper.sv" "secondPick" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/color_mapper.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557667906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawPickTwo.sv(10) " "Verilog HDL assignment warning at drawPickTwo.sv(10): truncated value with size 32 to match size of target (10)" {  } { { "drawPickTwo.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/drawPickTwo.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667913 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotationalPick2 color_mapper:COLOR_MAPPER\|drawPickTwo:secondPick\|rotationalPick2:ball0 " "Elaborating entity \"rotationalPick2\" for hierarchy \"color_mapper:COLOR_MAPPER\|drawPickTwo:secondPick\|rotationalPick2:ball0\"" {  } { { "drawPickTwo.sv" "ball0" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/drawPickTwo.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557667923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rotationalPick2.sv(25) " "Verilog HDL assignment warning at rotationalPick2.sv(25): truncated value with size 32 to match size of target (9)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667925 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rotationalPick2.sv(26) " "Verilog HDL assignment warning at rotationalPick2.sv(26): truncated value with size 32 to match size of target (9)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667925 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rotationalPick2.sv(30) " "Verilog HDL assignment warning at rotationalPick2.sv(30): truncated value with size 32 to match size of target (9)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rotationalPick2.sv(31) " "Verilog HDL assignment warning at rotationalPick2.sv(31): truncated value with size 32 to match size of target (9)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rotationalPick2.sv(36) " "Verilog HDL assignment warning at rotationalPick2.sv(36): truncated value with size 32 to match size of target (9)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rotationalPick2.sv(37) " "Verilog HDL assignment warning at rotationalPick2.sv(37): truncated value with size 32 to match size of target (9)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rotationalPick2.sv(42) " "Verilog HDL assignment warning at rotationalPick2.sv(42): truncated value with size 32 to match size of target (9)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 rotationalPick2.sv(43) " "Verilog HDL assignment warning at rotationalPick2.sv(43): truncated value with size 32 to match size of target (9)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rotationalPick2.sv(59) " "Verilog HDL assignment warning at rotationalPick2.sv(59): truncated value with size 32 to match size of target (10)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rotationalPick2.sv(60) " "Verilog HDL assignment warning at rotationalPick2.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rotationalPick2.sv(64) " "Verilog HDL assignment warning at rotationalPick2.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rotationalPick2.sv(65) " "Verilog HDL assignment warning at rotationalPick2.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rotationalPick2.sv(69) " "Verilog HDL assignment warning at rotationalPick2.sv(69): truncated value with size 32 to match size of target (10)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rotationalPick2.sv(70) " "Verilog HDL assignment warning at rotationalPick2.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "rotationalPick2.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/rotationalPick2.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557667926 "|LockPicker|color_mapper:COLOR_MAPPER|drawPickTwo:secondPick|rotationalPick2:ball0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorPalette color_mapper:COLOR_MAPPER\|colorPalette:palette " "Elaborating entity \"colorPalette\" for hierarchy \"color_mapper:COLOR_MAPPER\|colorPalette:palette\"" {  } { { "color_mapper.sv" "palette" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/color_mapper.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 colorPalette.sv(77) " "Verilog HDL assignment warning at colorPalette.sv(77): truncated value with size 32 to match size of target (19)" {  } { { "colorPalette.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/colorPalette.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557671762 "|LockPicker|color_mapper:COLOR_MAPPER|colorPalette:palette"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "backgroundEasyMem color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory " "Elaborating entity \"backgroundEasyMem\" for hierarchy \"color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\"" {  } { { "colorPalette.sv" "coolMemory" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/colorPalette.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component\"" {  } { { "backgroundEasyMem.v" "altsyncram_component" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/backgroundEasyMem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component\"" {  } { { "backgroundEasyMem.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/backgroundEasyMem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file easyBGNDog.mif " "Parameter \"init_file\" = \"easyBGNDog.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651557671799 ""}  } { { "backgroundEasyMem.v" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/backgroundEasyMem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651557671799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1b1 " "Found entity 1: altsyncram_i1b1" {  } { { "db/altsyncram_i1b1.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/altsyncram_i1b1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557671897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557671897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1b1 color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component\|altsyncram_i1b1:auto_generated " "Elaborating entity \"altsyncram_i1b1\" for hierarchy \"color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component\|altsyncram_i1b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557671904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/decode_0l9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557672000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557672000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0l9 color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component\|altsyncram_i1b1:auto_generated\|decode_0l9:rden_decode " "Elaborating entity \"decode_0l9\" for hierarchy \"color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component\|altsyncram_i1b1:auto_generated\|decode_0l9:rden_decode\"" {  } { { "db/altsyncram_i1b1.tdf" "rden_decode" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/altsyncram_i1b1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557672014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i3b " "Found entity 1: mux_i3b" {  } { { "db/mux_i3b.tdf" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/mux_i3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651557672096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557672096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i3b color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component\|altsyncram_i1b1:auto_generated\|mux_i3b:mux2 " "Elaborating entity \"mux_i3b\" for hierarchy \"color_mapper:COLOR_MAPPER\|colorPalette:palette\|backgroundEasyMem:coolMemory\|altsyncram:altsyncram_component\|altsyncram_i1b1:auto_generated\|mux_i3b:mux2\"" {  } { { "db/altsyncram_i1b1.tdf" "mux2" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/db/altsyncram_i1b1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557672106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "LockPicker.v" "control" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557672504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelEasy levelEasy:levelEasy " "Elaborating entity \"levelEasy\" for hierarchy \"levelEasy:levelEasy\"" {  } { { "LockPicker.v" "levelEasy" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557672518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 levelEasy.sv(19) " "Verilog HDL assignment warning at levelEasy.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "output_files/levelEasy.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/levelEasy.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557672519 "|LockPicker|levelEasy:levelEasy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 levelEasy.sv(20) " "Verilog HDL assignment warning at levelEasy.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "output_files/levelEasy.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/levelEasy.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557672519 "|LockPicker|levelEasy:levelEasy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 levelEasy.sv(74) " "Verilog HDL assignment warning at levelEasy.sv(74): truncated value with size 32 to match size of target (3)" {  } { { "output_files/levelEasy.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/levelEasy.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651557672520 "|LockPicker|levelEasy:levelEasy"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "guesses levelEasy.sv(70) " "Verilog HDL Always Construct warning at levelEasy.sv(70): inferring latch(es) for variable \"guesses\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/levelEasy.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/levelEasy.sv" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651557672520 "|LockPicker|levelEasy:levelEasy"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "levelEasy.sv(70) " "SystemVerilog RTL Coding error at levelEasy.sv(70): always_comb construct does not infer purely combinational logic." {  } { { "output_files/levelEasy.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/levelEasy.sv" 70 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1651557672520 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guesses\[0\] levelEasy.sv(73) " "Inferred latch for \"guesses\[0\]\" at levelEasy.sv(73)" {  } { { "output_files/levelEasy.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/levelEasy.sv" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557672522 "|LockPicker|levelEasy:levelEasy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guesses\[1\] levelEasy.sv(73) " "Inferred latch for \"guesses\[1\]\" at levelEasy.sv(73)" {  } { { "output_files/levelEasy.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/levelEasy.sv" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557672522 "|LockPicker|levelEasy:levelEasy"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guesses\[2\] levelEasy.sv(73) " "Inferred latch for \"guesses\[2\]\" at levelEasy.sv(73)" {  } { { "output_files/levelEasy.sv" "" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/levelEasy.sv" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557672523 "|LockPicker|levelEasy:levelEasy"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "levelEasy:levelEasy " "Can't elaborate user hierarchy \"levelEasy:levelEasy\"" {  } { { "LockPicker.v" "levelEasy" { Text "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/LockPicker.v" 308 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651557672524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/LockPicker.map.smsg " "Generated suppressed messages file C:/Users/jason/OneDrive/Documents/gitLockPicker/385final/output_files/LockPicker.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557673614 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 68 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651557676078 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 03 01:01:16 2022 " "Processing ended: Tue May 03 01:01:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651557676078 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651557676078 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651557676078 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557676078 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 68 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 68 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651557676734 ""}
