<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>
defines: 
time_elapsed: 1.132s
ram usage: 39492 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpwyykpasi/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-22" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:22</a>: No timescale set for &#34;spu_maexp&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-22" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:22</a>: Compile module &#34;work@spu_maexp&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-25" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:25</a>: Implicit port type (wire) for &#34;spu_maexp_e_rd_oprnd_sel&#34;,
there are 9 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-22" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:22</a>: Top level module &#34;work@spu_maexp&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>: Cannot find a module definition for &#34;work@spu_maexp::dffre_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>: Cannot find a module definition for &#34;work@spu_maexp::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>: Cannot find a module definition for &#34;work@spu_maexp::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>: Cannot find a module definition for &#34;work@spu_maexp::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>: Cannot find a module definition for &#34;work@spu_maexp::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>: Cannot find a module definition for &#34;work@spu_maexp::dffr_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>: Cannot find a module definition for &#34;work@spu_maexp::dffr_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 8.

[NTE:EL0511] Nb leaf instances: 7.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 7.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 10
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpwyykpasi/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_spu_maexp
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpwyykpasi/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpwyykpasi/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@spu_maexp)
 |vpiName:work@spu_maexp
 |uhdmallPackages:
 \_package: builtin, parent:work@spu_maexp
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@spu_maexp, file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:22, parent:work@spu_maexp
   |vpiDefName:work@spu_maexp
   |vpiFullName:work@spu_maexp
   |vpiPort:
   \_port: (spu_maexp_e_rd_oprnd_sel), line:25
     |vpiName:spu_maexp_e_rd_oprnd_sel
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_e_rd_oprnd_sel), line:25
         |vpiName:spu_maexp_e_rd_oprnd_sel
         |vpiFullName:work@spu_maexp.spu_maexp_e_rd_oprnd_sel
   |vpiPort:
   \_port: (spu_maexp_shift_e), line:26
     |vpiName:spu_maexp_shift_e
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_shift_e), line:26
         |vpiName:spu_maexp_shift_e
         |vpiFullName:work@spu_maexp.spu_maexp_shift_e
   |vpiPort:
   \_port: (spu_maexp_e_data_wen), line:27
     |vpiName:spu_maexp_e_data_wen
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_e_data_wen), line:27
         |vpiName:spu_maexp_e_data_wen
         |vpiFullName:work@spu_maexp.spu_maexp_e_data_wen
   |vpiPort:
   \_port: (spu_maexp_incr_es_ptr), line:28
     |vpiName:spu_maexp_incr_es_ptr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_incr_es_ptr), line:28
         |vpiName:spu_maexp_incr_es_ptr
         |vpiFullName:work@spu_maexp.spu_maexp_incr_es_ptr
   |vpiPort:
   \_port: (spu_maexp_es_max_init), line:30
     |vpiName:spu_maexp_es_max_init
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_es_max_init), line:30
         |vpiName:spu_maexp_es_max_init
         |vpiFullName:work@spu_maexp.spu_maexp_es_max_init
   |vpiPort:
   \_port: (spu_maexp_es_e_ptr_rst), line:31
     |vpiName:spu_maexp_es_e_ptr_rst
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_es_e_ptr_rst), line:31
         |vpiName:spu_maexp_es_e_ptr_rst
         |vpiFullName:work@spu_maexp.spu_maexp_es_e_ptr_rst
   |vpiPort:
   \_port: (spu_maexp_done_set), line:33
     |vpiName:spu_maexp_done_set
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_done_set), line:33
         |vpiName:spu_maexp_done_set
         |vpiFullName:work@spu_maexp.spu_maexp_done_set
   |vpiPort:
   \_port: (spu_maexp_memren), line:34
     |vpiName:spu_maexp_memren
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_memren), line:34
         |vpiName:spu_maexp_memren
         |vpiFullName:work@spu_maexp.spu_maexp_memren
   |vpiPort:
   \_port: (spu_maexp_start_mulred_aequb), line:36
     |vpiName:spu_maexp_start_mulred_aequb
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_start_mulred_aequb), line:36
         |vpiName:spu_maexp_start_mulred_aequb
         |vpiFullName:work@spu_maexp.spu_maexp_start_mulred_aequb
   |vpiPort:
   \_port: (spu_maexp_start_mulred_anoteqb), line:37
     |vpiName:spu_maexp_start_mulred_anoteqb
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_start_mulred_anoteqb), line:37
         |vpiName:spu_maexp_start_mulred_anoteqb
         |vpiFullName:work@spu_maexp.spu_maexp_start_mulred_anoteqb
   |vpiPort:
   \_port: (spu_mactl_stxa_force_abort), line:39
     |vpiName:spu_mactl_stxa_force_abort
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_stxa_force_abort), line:39
         |vpiName:spu_mactl_stxa_force_abort
         |vpiFullName:work@spu_maexp.spu_mactl_stxa_force_abort
   |vpiPort:
   \_port: (spu_maaddr_esmax), line:42
     |vpiName:spu_maaddr_esmax
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maaddr_esmax), line:42
         |vpiName:spu_maaddr_esmax
         |vpiFullName:work@spu_maexp.spu_maaddr_esmax
   |vpiPort:
   \_port: (spu_maaddr_esmod64), line:43
     |vpiName:spu_maaddr_esmod64
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maaddr_esmod64), line:43
         |vpiName:spu_maaddr_esmod64
         |vpiFullName:work@spu_maexp.spu_maaddr_esmod64
   |vpiPort:
   \_port: (spu_madp_e_eq_one), line:44
     |vpiName:spu_madp_e_eq_one
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_madp_e_eq_one), line:44
         |vpiName:spu_madp_e_eq_one
         |vpiFullName:work@spu_maexp.spu_madp_e_eq_one
   |vpiPort:
   \_port: (spu_mared_red_done), line:45
     |vpiName:spu_mared_red_done
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mared_red_done), line:45
         |vpiName:spu_mared_red_done
         |vpiFullName:work@spu_maexp.spu_mared_red_done
   |vpiPort:
   \_port: (spu_mactl_iss_pulse_dly), line:47
     |vpiName:spu_mactl_iss_pulse_dly
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_iss_pulse_dly), line:47
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_maexp.spu_mactl_iss_pulse_dly
   |vpiPort:
   \_port: (spu_mactl_expop), line:48
     |vpiName:spu_mactl_expop
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_expop), line:48
         |vpiName:spu_mactl_expop
         |vpiFullName:work@spu_maexp.spu_mactl_expop
   |vpiPort:
   \_port: (spu_mactl_kill_op), line:50
     |vpiName:spu_mactl_kill_op
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_kill_op), line:50
         |vpiName:spu_mactl_kill_op
         |vpiFullName:work@spu_maexp.spu_mactl_kill_op
   |vpiPort:
   \_port: (se), line:52
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:52
         |vpiName:se
         |vpiFullName:work@spu_maexp.se
   |vpiPort:
   \_port: (reset), line:53
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:53
         |vpiName:reset
         |vpiFullName:work@spu_maexp.reset
   |vpiPort:
   \_port: (rclk), line:54
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:54
         |vpiName:rclk
         |vpiFullName:work@spu_maexp.rclk
   |vpiContAssign:
   \_cont_assign: , line:118
     |vpiRhs:
     \_operation: , line:118
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (spu_mared_red_done), line:118
         |vpiName:spu_mared_red_done
         |vpiFullName:work@spu_maexp.spu_mared_red_done
       |vpiOperand:
       \_ref_obj: (spu_mactl_stxa_force_abort), line:118
         |vpiName:spu_mactl_stxa_force_abort
         |vpiFullName:work@spu_maexp.spu_mactl_stxa_force_abort
     |vpiLhs:
     \_ref_obj: (local_stxa_abort), line:118
       |vpiName:local_stxa_abort
       |vpiFullName:work@spu_maexp.local_stxa_abort
       |vpiActual:
       \_logic_net: (local_stxa_abort), line:93
         |vpiName:local_stxa_abort
         |vpiFullName:work@spu_maexp.local_stxa_abort
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:169
     |vpiRhs:
     \_operation: , line:169
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (spu_maaddr_esmax), line:169
         |vpiName:spu_maaddr_esmax
         |vpiFullName:work@spu_maexp.spu_maaddr_esmax
       |vpiOperand:
       \_ref_obj: (cur_esmax_state), line:169
         |vpiName:cur_esmax_state
         |vpiFullName:work@spu_maexp.cur_esmax_state
     |vpiLhs:
     \_ref_obj: (tr2idle_frm_esmax), line:169
       |vpiName:tr2idle_frm_esmax
       |vpiFullName:work@spu_maexp.tr2idle_frm_esmax
       |vpiActual:
       \_logic_net: (tr2idle_frm_esmax), line:87
         |vpiName:tr2idle_frm_esmax
         |vpiFullName:work@spu_maexp.tr2idle_frm_esmax
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:171
     |vpiRhs:
     \_ref_obj: (tr2idle_frm_esmax), line:171
       |vpiName:tr2idle_frm_esmax
       |vpiFullName:work@spu_maexp.tr2idle_frm_esmax
       |vpiActual:
       \_logic_net: (tr2idle_frm_esmax), line:87
     |vpiLhs:
     \_ref_obj: (spu_maexp_exp_done), line:171
       |vpiName:spu_maexp_exp_done
       |vpiFullName:work@spu_maexp.spu_maexp_exp_done
       |vpiActual:
       \_logic_net: (spu_maexp_exp_done), line:87
         |vpiName:spu_maexp_exp_done
         |vpiFullName:work@spu_maexp.spu_maexp_exp_done
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:173
     |vpiRhs:
     \_operation: , line:173
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:174
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (state_reset), line:174
           |vpiName:state_reset
           |vpiFullName:work@spu_maexp.state_reset
         |vpiOperand:
         \_ref_obj: (tr2idle_frm_esmax), line:175
           |vpiName:tr2idle_frm_esmax
           |vpiFullName:work@spu_maexp.tr2idle_frm_esmax
       |vpiOperand:
       \_operation: , line:176
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_idle_state), line:176
           |vpiName:cur_idle_state
           |vpiFullName:work@spu_maexp.cur_idle_state
         |vpiOperand:
         \_operation: , line:176
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (expop_start), line:176
             |vpiName:expop_start
             |vpiFullName:work@spu_maexp.expop_start
     |vpiLhs:
     \_ref_obj: (nxt_idle_state), line:173
       |vpiName:nxt_idle_state
       |vpiFullName:work@spu_maexp.nxt_idle_state
   |vpiContAssign:
   \_cont_assign: , line:181
     |vpiRhs:
     \_operation: , line:181
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_idle_state), line:181
         |vpiName:cur_idle_state
         |vpiFullName:work@spu_maexp.cur_idle_state
       |vpiOperand:
       \_ref_obj: (expop_start), line:181
         |vpiName:expop_start
         |vpiFullName:work@spu_maexp.expop_start
     |vpiLhs:
     \_ref_obj: (tr2rde_frm_idle), line:181
       |vpiName:tr2rde_frm_idle
       |vpiFullName:work@spu_maexp.tr2rde_frm_idle
       |vpiActual:
       \_logic_net: (tr2rde_frm_idle), line:87
         |vpiName:tr2rde_frm_idle
         |vpiFullName:work@spu_maexp.tr2rde_frm_idle
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:194
     |vpiRhs:
     \_operation: , line:194
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:194
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_esmax_state), line:194
           |vpiName:cur_esmax_state
           |vpiFullName:work@spu_maexp.cur_esmax_state
         |vpiOperand:
         \_operation: , line:194
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (spu_maaddr_esmax), line:194
             |vpiName:spu_maaddr_esmax
             |vpiFullName:work@spu_maexp.spu_maaddr_esmax
       |vpiOperand:
       \_ref_obj: (spu_maaddr_esmod64), line:194
         |vpiName:spu_maaddr_esmod64
         |vpiFullName:work@spu_maexp.spu_maaddr_esmod64
     |vpiLhs:
     \_ref_obj: (tr2rde_frm_esmax), line:194
       |vpiName:tr2rde_frm_esmax
       |vpiFullName:work@spu_maexp.tr2rde_frm_esmax
       |vpiActual:
       \_logic_net: (tr2rde_frm_esmax), line:87
         |vpiName:tr2rde_frm_esmax
         |vpiFullName:work@spu_maexp.tr2rde_frm_esmax
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:196
     |vpiRhs:
     \_operation: , line:196
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (tr2rde_frm_idle), line:197
         |vpiName:tr2rde_frm_idle
         |vpiFullName:work@spu_maexp.tr2rde_frm_idle
       |vpiOperand:
       \_ref_obj: (tr2rde_frm_esmax), line:198
         |vpiName:tr2rde_frm_esmax
         |vpiFullName:work@spu_maexp.tr2rde_frm_esmax
     |vpiLhs:
     \_ref_obj: (nxt_rde_state), line:196
       |vpiName:nxt_rde_state
       |vpiFullName:work@spu_maexp.nxt_rde_state
   |vpiContAssign:
   \_cont_assign: , line:203
     |vpiRhs:
     \_ref_obj: (cur_rde_state), line:203
       |vpiName:cur_rde_state
       |vpiFullName:work@spu_maexp.cur_rde_state
       |vpiActual:
       \_logic_net: (cur_rde_state), line:92
         |vpiName:cur_rde_state
         |vpiFullName:work@spu_maexp.cur_rde_state
         |vpiNetType:1
     |vpiLhs:
     \_ref_obj: (tr2gotomulred1_frm_rde), line:203
       |vpiName:tr2gotomulred1_frm_rde
       |vpiFullName:work@spu_maexp.tr2gotomulred1_frm_rde
       |vpiActual:
       \_logic_net: (tr2gotomulred1_frm_rde), line:88
         |vpiName:tr2gotomulred1_frm_rde
         |vpiFullName:work@spu_maexp.tr2gotomulred1_frm_rde
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:204
     |vpiRhs:
     \_operation: , line:204
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:204
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_esmax_state), line:204
           |vpiName:cur_esmax_state
           |vpiFullName:work@spu_maexp.cur_esmax_state
         |vpiOperand:
         \_operation: , line:204
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (spu_maaddr_esmax), line:204
             |vpiName:spu_maaddr_esmax
             |vpiFullName:work@spu_maexp.spu_maaddr_esmax
       |vpiOperand:
       \_operation: , line:205
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (spu_maaddr_esmod64), line:205
           |vpiName:spu_maaddr_esmod64
           |vpiFullName:work@spu_maexp.spu_maaddr_esmod64
     |vpiLhs:
     \_ref_obj: (tr2gotomulred1_frm_esmax), line:204
       |vpiName:tr2gotomulred1_frm_esmax
       |vpiFullName:work@spu_maexp.tr2gotomulred1_frm_esmax
       |vpiActual:
       \_logic_net: (tr2gotomulred1_frm_esmax), line:88
         |vpiName:tr2gotomulred1_frm_esmax
         |vpiFullName:work@spu_maexp.tr2gotomulred1_frm_esmax
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:207
     |vpiRhs:
     \_operation: , line:207
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:208
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (tr2gotomulred1_frm_rde), line:208
           |vpiName:tr2gotomulred1_frm_rde
           |vpiFullName:work@spu_maexp.tr2gotomulred1_frm_rde
         |vpiOperand:
         \_ref_obj: (tr2gotomulred1_frm_esmax), line:209
           |vpiName:tr2gotomulred1_frm_esmax
           |vpiFullName:work@spu_maexp.tr2gotomulred1_frm_esmax
       |vpiOperand:
       \_operation: , line:210
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_gotomulred1_state), line:210
           |vpiName:cur_gotomulred1_state
           |vpiFullName:work@spu_maexp.cur_gotomulred1_state
         |vpiOperand:
         \_operation: , line:210
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (spu_mared_red_done), line:210
             |vpiName:spu_mared_red_done
             |vpiFullName:work@spu_maexp.spu_mared_red_done
     |vpiLhs:
     \_ref_obj: (nxt_gotomulred1_state), line:207
       |vpiName:nxt_gotomulred1_state
       |vpiFullName:work@spu_maexp.nxt_gotomulred1_state
   |vpiContAssign:
   \_cont_assign: , line:215
     |vpiRhs:
     \_operation: , line:215
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_gotomulred1_state), line:215
         |vpiName:cur_gotomulred1_state
         |vpiFullName:work@spu_maexp.cur_gotomulred1_state
       |vpiOperand:
       \_ref_obj: (spu_mared_red_done), line:215
         |vpiName:spu_mared_red_done
         |vpiFullName:work@spu_maexp.spu_mared_red_done
     |vpiLhs:
     \_ref_obj: (tr2echk_frm_gotomulred1), line:215
       |vpiName:tr2echk_frm_gotomulred1
       |vpiFullName:work@spu_maexp.tr2echk_frm_gotomulred1
       |vpiActual:
       \_logic_net: (tr2echk_frm_gotomulred1), line:88
         |vpiName:tr2echk_frm_gotomulred1
         |vpiFullName:work@spu_maexp.tr2echk_frm_gotomulred1
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:217
     |vpiRhs:
     \_ref_obj: (tr2echk_frm_gotomulred1), line:217
       |vpiName:tr2echk_frm_gotomulred1
       |vpiFullName:work@spu_maexp.tr2echk_frm_gotomulred1
       |vpiActual:
       \_logic_net: (tr2echk_frm_gotomulred1), line:88
     |vpiLhs:
     \_ref_obj: (nxt_echk_state), line:217
       |vpiName:nxt_echk_state
       |vpiFullName:work@spu_maexp.nxt_echk_state
   |vpiContAssign:
   \_cont_assign: , line:223
     |vpiRhs:
     \_operation: , line:223
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_echk_state), line:223
         |vpiName:cur_echk_state
         |vpiFullName:work@spu_maexp.cur_echk_state
       |vpiOperand:
       \_ref_obj: (spu_madp_e_eq_one), line:223
         |vpiName:spu_madp_e_eq_one
         |vpiFullName:work@spu_maexp.spu_madp_e_eq_one
     |vpiLhs:
     \_ref_obj: (tr2gotomulred2_frm_echk), line:223
       |vpiName:tr2gotomulred2_frm_echk
       |vpiFullName:work@spu_maexp.tr2gotomulred2_frm_echk
       |vpiActual:
       \_logic_net: (tr2gotomulred2_frm_echk), line:89
         |vpiName:tr2gotomulred2_frm_echk
         |vpiFullName:work@spu_maexp.tr2gotomulred2_frm_echk
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:225
     |vpiRhs:
     \_operation: , line:225
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (tr2gotomulred2_frm_echk), line:226
         |vpiName:tr2gotomulred2_frm_echk
         |vpiFullName:work@spu_maexp.tr2gotomulred2_frm_echk
       |vpiOperand:
       \_operation: , line:227
         |vpiOpType:28
         |vpiOperand:
         \_ref_obj: (cur_gotomulred2_state), line:227
           |vpiName:cur_gotomulred2_state
           |vpiFullName:work@spu_maexp.cur_gotomulred2_state
         |vpiOperand:
         \_operation: , line:227
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (spu_mared_red_done), line:227
             |vpiName:spu_mared_red_done
             |vpiFullName:work@spu_maexp.spu_mared_red_done
     |vpiLhs:
     \_ref_obj: (nxt_gotomulred2_state), line:225
       |vpiName:nxt_gotomulred2_state
       |vpiFullName:work@spu_maexp.nxt_gotomulred2_state
   |vpiContAssign:
   \_cont_assign: , line:233
     |vpiRhs:
     \_operation: , line:233
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_gotomulred2_state), line:233
         |vpiName:cur_gotomulred2_state
         |vpiFullName:work@spu_maexp.cur_gotomulred2_state
       |vpiOperand:
       \_ref_obj: (spu_mared_red_done), line:233
         |vpiName:spu_mared_red_done
         |vpiFullName:work@spu_maexp.spu_mared_red_done
     |vpiLhs:
     \_ref_obj: (tr2esmax_frm_gotomulred2), line:233
       |vpiName:tr2esmax_frm_gotomulred2
       |vpiFullName:work@spu_maexp.tr2esmax_frm_gotomulred2
       |vpiActual:
       \_logic_net: (tr2esmax_frm_gotomulred2), line:89
         |vpiName:tr2esmax_frm_gotomulred2
         |vpiFullName:work@spu_maexp.tr2esmax_frm_gotomulred2
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:234
     |vpiRhs:
     \_operation: , line:234
       |vpiOpType:28
       |vpiOperand:
       \_ref_obj: (cur_echk_state), line:234
         |vpiName:cur_echk_state
         |vpiFullName:work@spu_maexp.cur_echk_state
       |vpiOperand:
       \_operation: , line:234
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (spu_madp_e_eq_one), line:234
           |vpiName:spu_madp_e_eq_one
           |vpiFullName:work@spu_maexp.spu_madp_e_eq_one
     |vpiLhs:
     \_ref_obj: (tr2esmax_frm_echk), line:234
       |vpiName:tr2esmax_frm_echk
       |vpiFullName:work@spu_maexp.tr2esmax_frm_echk
       |vpiActual:
       \_logic_net: (tr2esmax_frm_echk), line:89
         |vpiName:tr2esmax_frm_echk
         |vpiFullName:work@spu_maexp.tr2esmax_frm_echk
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:236
     |vpiRhs:
     \_operation: , line:236
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (tr2esmax_frm_gotomulred2), line:237
         |vpiName:tr2esmax_frm_gotomulred2
         |vpiFullName:work@spu_maexp.tr2esmax_frm_gotomulred2
       |vpiOperand:
       \_ref_obj: (tr2esmax_frm_echk), line:238
         |vpiName:tr2esmax_frm_echk
         |vpiFullName:work@spu_maexp.tr2esmax_frm_echk
     |vpiLhs:
     \_ref_obj: (nxt_esmax_state), line:236
       |vpiName:nxt_esmax_state
       |vpiFullName:work@spu_maexp.nxt_esmax_state
   |vpiContAssign:
   \_cont_assign: , line:266
     |vpiRhs:
     \_operation: , line:266
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (tr2rde_frm_idle), line:266
         |vpiName:tr2rde_frm_idle
         |vpiFullName:work@spu_maexp.tr2rde_frm_idle
       |vpiOperand:
       \_ref_obj: (tr2rde_frm_esmax), line:266
         |vpiName:tr2rde_frm_esmax
         |vpiFullName:work@spu_maexp.tr2rde_frm_esmax
     |vpiLhs:
     \_ref_obj: (spu_maexp_e_rd_oprnd_sel), line:266
       |vpiName:spu_maexp_e_rd_oprnd_sel
       |vpiFullName:work@spu_maexp.spu_maexp_e_rd_oprnd_sel
   |vpiContAssign:
   \_cont_assign: , line:267
     |vpiRhs:
     \_ref_obj: (spu_maexp_e_rd_oprnd_sel), line:267
       |vpiName:spu_maexp_e_rd_oprnd_sel
       |vpiFullName:work@spu_maexp.spu_maexp_e_rd_oprnd_sel
     |vpiLhs:
     \_ref_obj: (spu_maexp_memren), line:267
       |vpiName:spu_maexp_memren
       |vpiFullName:work@spu_maexp.spu_maexp_memren
   |vpiContAssign:
   \_cont_assign: , line:269
     |vpiRhs:
     \_ref_obj: (nxt_esmax_state), line:269
       |vpiName:nxt_esmax_state
       |vpiFullName:work@spu_maexp.nxt_esmax_state
     |vpiLhs:
     \_ref_obj: (spu_maexp_shift_e), line:269
       |vpiName:spu_maexp_shift_e
       |vpiFullName:work@spu_maexp.spu_maexp_shift_e
   |vpiContAssign:
   \_cont_assign: , line:271
     |vpiRhs:
     \_operation: , line:271
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (cur_rde_state), line:271
         |vpiName:cur_rde_state
         |vpiFullName:work@spu_maexp.cur_rde_state
       |vpiOperand:
       \_ref_obj: (nxt_esmax_state), line:271
         |vpiName:nxt_esmax_state
         |vpiFullName:work@spu_maexp.nxt_esmax_state
     |vpiLhs:
     \_ref_obj: (spu_maexp_e_data_wen), line:271
       |vpiName:spu_maexp_e_data_wen
       |vpiFullName:work@spu_maexp.spu_maexp_e_data_wen
   |vpiContAssign:
   \_cont_assign: , line:274
     |vpiRhs:
     \_operation: , line:274
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (tr2rde_frm_esmax), line:274
         |vpiName:tr2rde_frm_esmax
         |vpiFullName:work@spu_maexp.tr2rde_frm_esmax
       |vpiOperand:
       \_ref_obj: (tr2gotomulred1_frm_esmax), line:274
         |vpiName:tr2gotomulred1_frm_esmax
         |vpiFullName:work@spu_maexp.tr2gotomulred1_frm_esmax
     |vpiLhs:
     \_ref_obj: (spu_maexp_incr_es_ptr), line:274
       |vpiName:spu_maexp_incr_es_ptr
       |vpiFullName:work@spu_maexp.spu_maexp_incr_es_ptr
   |vpiContAssign:
   \_cont_assign: , line:276
     |vpiRhs:
     \_ref_obj: (tr2rde_frm_idle), line:276
       |vpiName:tr2rde_frm_idle
       |vpiFullName:work@spu_maexp.tr2rde_frm_idle
       |vpiActual:
       \_logic_net: (tr2rde_frm_idle), line:87
     |vpiLhs:
     \_ref_obj: (spu_maexp_es_max_init), line:276
       |vpiName:spu_maexp_es_max_init
       |vpiFullName:work@spu_maexp.spu_maexp_es_max_init
   |vpiContAssign:
   \_cont_assign: , line:278
     |vpiRhs:
     \_ref_obj: (state_reset), line:278
       |vpiName:state_reset
       |vpiFullName:work@spu_maexp.state_reset
       |vpiActual:
       \_logic_net: (state_reset), line:120
         |vpiName:state_reset
         |vpiFullName:work@spu_maexp.state_reset
         |vpiNetType:1
     |vpiLhs:
     \_ref_obj: (spu_maexp_es_e_ptr_rst), line:278
       |vpiName:spu_maexp_es_e_ptr_rst
       |vpiFullName:work@spu_maexp.spu_maexp_es_e_ptr_rst
   |vpiContAssign:
   \_cont_assign: , line:286
     |vpiRhs:
     \_operation: , line:286
       |vpiOpType:29
       |vpiOperand:
       \_ref_obj: (tr2gotomulred1_frm_rde), line:286
         |vpiName:tr2gotomulred1_frm_rde
         |vpiFullName:work@spu_maexp.tr2gotomulred1_frm_rde
       |vpiOperand:
       \_ref_obj: (tr2gotomulred1_frm_esmax), line:286
         |vpiName:tr2gotomulred1_frm_esmax
         |vpiFullName:work@spu_maexp.tr2gotomulred1_frm_esmax
     |vpiLhs:
     \_ref_obj: (spu_maexp_start_mulred_aequb), line:286
       |vpiName:spu_maexp_start_mulred_aequb
       |vpiFullName:work@spu_maexp.spu_maexp_start_mulred_aequb
   |vpiContAssign:
   \_cont_assign: , line:287
     |vpiRhs:
     \_ref_obj: (tr2gotomulred2_frm_echk), line:287
       |vpiName:tr2gotomulred2_frm_echk
       |vpiFullName:work@spu_maexp.tr2gotomulred2_frm_echk
       |vpiActual:
       \_logic_net: (tr2gotomulred2_frm_echk), line:89
     |vpiLhs:
     \_ref_obj: (spu_maexp_start_mulred_anoteqb), line:287
       |vpiName:spu_maexp_start_mulred_anoteqb
       |vpiFullName:work@spu_maexp.spu_maexp_start_mulred_anoteqb
   |vpiNet:
   \_logic_net: (spu_maexp_exp_done), line:87
   |vpiNet:
   \_logic_net: (tr2idle_frm_esmax), line:87
   |vpiNet:
   \_logic_net: (tr2rde_frm_idle), line:87
   |vpiNet:
   \_logic_net: (tr2rde_frm_esmax), line:87
   |vpiNet:
   \_logic_net: (tr2gotomulred1_frm_rde), line:88
   |vpiNet:
   \_logic_net: (tr2gotomulred1_frm_esmax), line:88
   |vpiNet:
   \_logic_net: (tr2echk_frm_gotomulred1), line:88
   |vpiNet:
   \_logic_net: (tr2gotomulred2_frm_echk), line:89
   |vpiNet:
   \_logic_net: (tr2esmax_frm_gotomulred2), line:89
   |vpiNet:
   \_logic_net: (tr2esmax_frm_echk), line:89
   |vpiNet:
   \_logic_net: (cur_rde_state), line:92
   |vpiNet:
   \_logic_net: (local_stxa_abort), line:93
   |vpiNet:
   \_logic_net: (spu_maexp_done_wen), line:99
     |vpiName:spu_maexp_done_wen
     |vpiFullName:work@spu_maexp.spu_maexp_done_wen
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_maexp_done_rst), line:101
     |vpiName:spu_maexp_done_rst
     |vpiFullName:work@spu_maexp.spu_maexp_done_rst
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (state_reset), line:120
   |vpiNet:
   \_logic_net: (expop_start), line:126
     |vpiName:expop_start
     |vpiFullName:work@spu_maexp.expop_start
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_maexp_e_rd_oprnd_sel), line:25
   |vpiNet:
   \_logic_net: (spu_maexp_shift_e), line:26
   |vpiNet:
   \_logic_net: (spu_maexp_e_data_wen), line:27
   |vpiNet:
   \_logic_net: (spu_maexp_incr_es_ptr), line:28
   |vpiNet:
   \_logic_net: (spu_maexp_es_max_init), line:30
   |vpiNet:
   \_logic_net: (spu_maexp_es_e_ptr_rst), line:31
   |vpiNet:
   \_logic_net: (spu_maexp_done_set), line:33
   |vpiNet:
   \_logic_net: (spu_maexp_memren), line:34
   |vpiNet:
   \_logic_net: (spu_maexp_start_mulred_aequb), line:36
   |vpiNet:
   \_logic_net: (spu_maexp_start_mulred_anoteqb), line:37
   |vpiNet:
   \_logic_net: (spu_mactl_stxa_force_abort), line:39
   |vpiNet:
   \_logic_net: (spu_maaddr_esmax), line:42
   |vpiNet:
   \_logic_net: (spu_maaddr_esmod64), line:43
   |vpiNet:
   \_logic_net: (spu_madp_e_eq_one), line:44
   |vpiNet:
   \_logic_net: (spu_mared_red_done), line:45
   |vpiNet:
   \_logic_net: (spu_mactl_iss_pulse_dly), line:47
   |vpiNet:
   \_logic_net: (spu_mactl_expop), line:48
   |vpiNet:
   \_logic_net: (spu_mactl_kill_op), line:50
   |vpiNet:
   \_logic_net: (se), line:52
   |vpiNet:
   \_logic_net: (reset), line:53
   |vpiNet:
   \_logic_net: (rclk), line:54
 |uhdmtopModules:
 \_module: work@spu_maexp (work@spu_maexp), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:22
   |vpiDefName:work@spu_maexp
   |vpiName:work@spu_maexp
   |vpiPort:
   \_port: (spu_maexp_e_rd_oprnd_sel), line:25, parent:work@spu_maexp
     |vpiName:spu_maexp_e_rd_oprnd_sel
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_e_rd_oprnd_sel), line:25, parent:work@spu_maexp
         |vpiName:spu_maexp_e_rd_oprnd_sel
         |vpiFullName:work@spu_maexp.spu_maexp_e_rd_oprnd_sel
   |vpiPort:
   \_port: (spu_maexp_shift_e), line:26, parent:work@spu_maexp
     |vpiName:spu_maexp_shift_e
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_shift_e), line:26, parent:work@spu_maexp
         |vpiName:spu_maexp_shift_e
         |vpiFullName:work@spu_maexp.spu_maexp_shift_e
   |vpiPort:
   \_port: (spu_maexp_e_data_wen), line:27, parent:work@spu_maexp
     |vpiName:spu_maexp_e_data_wen
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_e_data_wen), line:27, parent:work@spu_maexp
         |vpiName:spu_maexp_e_data_wen
         |vpiFullName:work@spu_maexp.spu_maexp_e_data_wen
   |vpiPort:
   \_port: (spu_maexp_incr_es_ptr), line:28, parent:work@spu_maexp
     |vpiName:spu_maexp_incr_es_ptr
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_incr_es_ptr), line:28, parent:work@spu_maexp
         |vpiName:spu_maexp_incr_es_ptr
         |vpiFullName:work@spu_maexp.spu_maexp_incr_es_ptr
   |vpiPort:
   \_port: (spu_maexp_es_max_init), line:30, parent:work@spu_maexp
     |vpiName:spu_maexp_es_max_init
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_es_max_init), line:30, parent:work@spu_maexp
         |vpiName:spu_maexp_es_max_init
         |vpiFullName:work@spu_maexp.spu_maexp_es_max_init
   |vpiPort:
   \_port: (spu_maexp_es_e_ptr_rst), line:31, parent:work@spu_maexp
     |vpiName:spu_maexp_es_e_ptr_rst
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_es_e_ptr_rst), line:31, parent:work@spu_maexp
         |vpiName:spu_maexp_es_e_ptr_rst
         |vpiFullName:work@spu_maexp.spu_maexp_es_e_ptr_rst
   |vpiPort:
   \_port: (spu_maexp_done_set), line:33, parent:work@spu_maexp
     |vpiName:spu_maexp_done_set
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_done_set), line:33, parent:work@spu_maexp
         |vpiName:spu_maexp_done_set
         |vpiFullName:work@spu_maexp.spu_maexp_done_set
   |vpiPort:
   \_port: (spu_maexp_memren), line:34, parent:work@spu_maexp
     |vpiName:spu_maexp_memren
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_memren), line:34, parent:work@spu_maexp
         |vpiName:spu_maexp_memren
         |vpiFullName:work@spu_maexp.spu_maexp_memren
   |vpiPort:
   \_port: (spu_maexp_start_mulred_aequb), line:36, parent:work@spu_maexp
     |vpiName:spu_maexp_start_mulred_aequb
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_start_mulred_aequb), line:36, parent:work@spu_maexp
         |vpiName:spu_maexp_start_mulred_aequb
         |vpiFullName:work@spu_maexp.spu_maexp_start_mulred_aequb
   |vpiPort:
   \_port: (spu_maexp_start_mulred_anoteqb), line:37, parent:work@spu_maexp
     |vpiName:spu_maexp_start_mulred_anoteqb
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maexp_start_mulred_anoteqb), line:37, parent:work@spu_maexp
         |vpiName:spu_maexp_start_mulred_anoteqb
         |vpiFullName:work@spu_maexp.spu_maexp_start_mulred_anoteqb
   |vpiPort:
   \_port: (spu_mactl_stxa_force_abort), line:39, parent:work@spu_maexp
     |vpiName:spu_mactl_stxa_force_abort
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_stxa_force_abort), line:39, parent:work@spu_maexp
         |vpiName:spu_mactl_stxa_force_abort
         |vpiFullName:work@spu_maexp.spu_mactl_stxa_force_abort
   |vpiPort:
   \_port: (spu_maaddr_esmax), line:42, parent:work@spu_maexp
     |vpiName:spu_maaddr_esmax
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maaddr_esmax), line:42, parent:work@spu_maexp
         |vpiName:spu_maaddr_esmax
         |vpiFullName:work@spu_maexp.spu_maaddr_esmax
   |vpiPort:
   \_port: (spu_maaddr_esmod64), line:43, parent:work@spu_maexp
     |vpiName:spu_maaddr_esmod64
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_maaddr_esmod64), line:43, parent:work@spu_maexp
         |vpiName:spu_maaddr_esmod64
         |vpiFullName:work@spu_maexp.spu_maaddr_esmod64
   |vpiPort:
   \_port: (spu_madp_e_eq_one), line:44, parent:work@spu_maexp
     |vpiName:spu_madp_e_eq_one
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_madp_e_eq_one), line:44, parent:work@spu_maexp
         |vpiName:spu_madp_e_eq_one
         |vpiFullName:work@spu_maexp.spu_madp_e_eq_one
   |vpiPort:
   \_port: (spu_mared_red_done), line:45, parent:work@spu_maexp
     |vpiName:spu_mared_red_done
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mared_red_done), line:45, parent:work@spu_maexp
         |vpiName:spu_mared_red_done
         |vpiFullName:work@spu_maexp.spu_mared_red_done
   |vpiPort:
   \_port: (spu_mactl_iss_pulse_dly), line:47, parent:work@spu_maexp
     |vpiName:spu_mactl_iss_pulse_dly
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_iss_pulse_dly), line:47, parent:work@spu_maexp
         |vpiName:spu_mactl_iss_pulse_dly
         |vpiFullName:work@spu_maexp.spu_mactl_iss_pulse_dly
   |vpiPort:
   \_port: (spu_mactl_expop), line:48, parent:work@spu_maexp
     |vpiName:spu_mactl_expop
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_expop), line:48, parent:work@spu_maexp
         |vpiName:spu_mactl_expop
         |vpiFullName:work@spu_maexp.spu_mactl_expop
   |vpiPort:
   \_port: (spu_mactl_kill_op), line:50, parent:work@spu_maexp
     |vpiName:spu_mactl_kill_op
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spu_mactl_kill_op), line:50, parent:work@spu_maexp
         |vpiName:spu_mactl_kill_op
         |vpiFullName:work@spu_maexp.spu_mactl_kill_op
   |vpiPort:
   \_port: (se), line:52, parent:work@spu_maexp
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:52, parent:work@spu_maexp
         |vpiName:se
         |vpiFullName:work@spu_maexp.se
   |vpiPort:
   \_port: (reset), line:53, parent:work@spu_maexp
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:53, parent:work@spu_maexp
         |vpiName:reset
         |vpiFullName:work@spu_maexp.reset
   |vpiPort:
   \_port: (rclk), line:54, parent:work@spu_maexp
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:54, parent:work@spu_maexp
         |vpiName:rclk
         |vpiFullName:work@spu_maexp.rclk
   |vpiModule:
   \_module: work@spu_maexp::dffre_s (spu_maexp_done_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:103, parent:work@spu_maexp
     |vpiDefName:work@spu_maexp::dffre_s
     |vpiName:spu_maexp_done_ff
     |vpiFullName:work@spu_maexp.spu_maexp_done_ff
     |vpiPort:
     \_port: (din), parent:spu_maexp_done_ff
       |vpiName:din
       |vpiHighConn:
       \_constant: , line:104
         |vpiConstType:3
         |vpiDecompile:&#39;b1
         |vpiSize:1
         |BIN:1
     |vpiPort:
     \_port: (q), parent:spu_maexp_done_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (spu_maexp_done_set), line:105
         |vpiName:spu_maexp_done_set
         |vpiActual:
         \_logic_net: (spu_maexp_done_set), line:33, parent:work@spu_maexp
     |vpiPort:
     \_port: (en), parent:spu_maexp_done_ff
       |vpiName:en
       |vpiHighConn:
       \_ref_obj: (spu_maexp_done_wen), line:106
         |vpiName:spu_maexp_done_wen
         |vpiActual:
         \_logic_net: (spu_maexp_done_wen), line:99, parent:work@spu_maexp
           |vpiName:spu_maexp_done_wen
           |vpiFullName:work@spu_maexp.spu_maexp_done_wen
           |vpiNetType:1
     |vpiPort:
     \_port: (rst), parent:spu_maexp_done_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (spu_maexp_done_rst), line:107
         |vpiName:spu_maexp_done_rst
         |vpiActual:
         \_logic_net: (spu_maexp_done_rst), line:101, parent:work@spu_maexp
           |vpiName:spu_maexp_done_rst
           |vpiFullName:work@spu_maexp.spu_maexp_done_rst
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:spu_maexp_done_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:107
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:54, parent:work@spu_maexp
     |vpiPort:
     \_port: (se), parent:spu_maexp_done_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:107
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:52, parent:work@spu_maexp
     |vpiPort:
     \_port: (si), parent:spu_maexp_done_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:107
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:spu_maexp_done_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:107
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_maexp (work@spu_maexp), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:22
   |vpiModule:
   \_module: work@spu_maexp::dff_s (idle_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:132, parent:work@spu_maexp
     |vpiDefName:work@spu_maexp::dff_s
     |vpiName:idle_state_ff
     |vpiFullName:work@spu_maexp.idle_state_ff
     |vpiPort:
     \_port: (din), parent:idle_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_idle_state), line:133
         |vpiName:nxt_idle_state
     |vpiPort:
     \_port: (q), parent:idle_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_idle_state), line:134
         |vpiName:cur_idle_state
     |vpiPort:
     \_port: (clk), parent:idle_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:135
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:54, parent:work@spu_maexp
     |vpiPort:
     \_port: (se), parent:idle_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:135
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:52, parent:work@spu_maexp
     |vpiPort:
     \_port: (si), parent:idle_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:135
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:idle_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:135
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_maexp (work@spu_maexp), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:22
   |vpiModule:
   \_module: work@spu_maexp::dffr_s (rde_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:137, parent:work@spu_maexp
     |vpiDefName:work@spu_maexp::dffr_s
     |vpiName:rde_state_ff
     |vpiFullName:work@spu_maexp.rde_state_ff
     |vpiPort:
     \_port: (din), parent:rde_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_rde_state), line:138
         |vpiName:nxt_rde_state
     |vpiPort:
     \_port: (q), parent:rde_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_rde_state), line:139
         |vpiName:cur_rde_state
         |vpiActual:
         \_logic_net: (cur_rde_state), line:92, parent:work@spu_maexp
           |vpiName:cur_rde_state
           |vpiFullName:work@spu_maexp.cur_rde_state
           |vpiNetType:1
     |vpiPort:
     \_port: (rst), parent:rde_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:140
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:120, parent:work@spu_maexp
           |vpiName:state_reset
           |vpiFullName:work@spu_maexp.state_reset
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:rde_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:140
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:54, parent:work@spu_maexp
     |vpiPort:
     \_port: (se), parent:rde_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:140
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:52, parent:work@spu_maexp
     |vpiPort:
     \_port: (si), parent:rde_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:140
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:rde_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:140
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_maexp (work@spu_maexp), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:22
   |vpiModule:
   \_module: work@spu_maexp::dffr_s (gotomulred1_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:142, parent:work@spu_maexp
     |vpiDefName:work@spu_maexp::dffr_s
     |vpiName:gotomulred1_state_ff
     |vpiFullName:work@spu_maexp.gotomulred1_state_ff
     |vpiPort:
     \_port: (din), parent:gotomulred1_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_gotomulred1_state), line:143
         |vpiName:nxt_gotomulred1_state
     |vpiPort:
     \_port: (q), parent:gotomulred1_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_gotomulred1_state), line:144
         |vpiName:cur_gotomulred1_state
     |vpiPort:
     \_port: (rst), parent:gotomulred1_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:145
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:120, parent:work@spu_maexp
     |vpiPort:
     \_port: (clk), parent:gotomulred1_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:145
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:54, parent:work@spu_maexp
     |vpiPort:
     \_port: (se), parent:gotomulred1_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:145
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:52, parent:work@spu_maexp
     |vpiPort:
     \_port: (si), parent:gotomulred1_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:145
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:gotomulred1_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:145
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_maexp (work@spu_maexp), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:22
   |vpiModule:
   \_module: work@spu_maexp::dffr_s (echk_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:147, parent:work@spu_maexp
     |vpiDefName:work@spu_maexp::dffr_s
     |vpiName:echk_state_ff
     |vpiFullName:work@spu_maexp.echk_state_ff
     |vpiPort:
     \_port: (din), parent:echk_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_echk_state), line:148
         |vpiName:nxt_echk_state
     |vpiPort:
     \_port: (q), parent:echk_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_echk_state), line:149
         |vpiName:cur_echk_state
     |vpiPort:
     \_port: (rst), parent:echk_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:150
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:120, parent:work@spu_maexp
     |vpiPort:
     \_port: (clk), parent:echk_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:150
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:54, parent:work@spu_maexp
     |vpiPort:
     \_port: (se), parent:echk_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:150
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:52, parent:work@spu_maexp
     |vpiPort:
     \_port: (si), parent:echk_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:150
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:echk_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:150
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_maexp (work@spu_maexp), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:22
   |vpiModule:
   \_module: work@spu_maexp::dffr_s (gotomulred2_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:152, parent:work@spu_maexp
     |vpiDefName:work@spu_maexp::dffr_s
     |vpiName:gotomulred2_state_ff
     |vpiFullName:work@spu_maexp.gotomulred2_state_ff
     |vpiPort:
     \_port: (din), parent:gotomulred2_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_gotomulred2_state), line:153
         |vpiName:nxt_gotomulred2_state
     |vpiPort:
     \_port: (q), parent:gotomulred2_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_gotomulred2_state), line:154
         |vpiName:cur_gotomulred2_state
     |vpiPort:
     \_port: (rst), parent:gotomulred2_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:155
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:120, parent:work@spu_maexp
     |vpiPort:
     \_port: (clk), parent:gotomulred2_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:155
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:54, parent:work@spu_maexp
     |vpiPort:
     \_port: (se), parent:gotomulred2_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:155
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:52, parent:work@spu_maexp
     |vpiPort:
     \_port: (si), parent:gotomulred2_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:155
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:gotomulred2_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:155
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_maexp (work@spu_maexp), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:22
   |vpiModule:
   \_module: work@spu_maexp::dffr_s (esmax_state_ff), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:157, parent:work@spu_maexp
     |vpiDefName:work@spu_maexp::dffr_s
     |vpiName:esmax_state_ff
     |vpiFullName:work@spu_maexp.esmax_state_ff
     |vpiPort:
     \_port: (din), parent:esmax_state_ff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (nxt_esmax_state), line:158
         |vpiName:nxt_esmax_state
     |vpiPort:
     \_port: (q), parent:esmax_state_ff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (cur_esmax_state), line:159
         |vpiName:cur_esmax_state
     |vpiPort:
     \_port: (rst), parent:esmax_state_ff
       |vpiName:rst
       |vpiHighConn:
       \_ref_obj: (state_reset), line:160
         |vpiName:state_reset
         |vpiActual:
         \_logic_net: (state_reset), line:120, parent:work@spu_maexp
     |vpiPort:
     \_port: (clk), parent:esmax_state_ff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:160
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:54, parent:work@spu_maexp
     |vpiPort:
     \_port: (se), parent:esmax_state_ff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:160
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:52, parent:work@spu_maexp
     |vpiPort:
     \_port: (si), parent:esmax_state_ff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:160
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:esmax_state_ff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:160
         |vpiName:so
     |vpiInstance:
     \_module: work@spu_maexp (work@spu_maexp), file:<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html" target="file-frame">third_party/tests/utd-sv/spu_maexp.v</a>, line:22
   |vpiNet:
   \_logic_net: (spu_maexp_exp_done), line:87, parent:work@spu_maexp
     |vpiName:spu_maexp_exp_done
     |vpiFullName:work@spu_maexp.spu_maexp_exp_done
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2idle_frm_esmax), line:87, parent:work@spu_maexp
     |vpiName:tr2idle_frm_esmax
     |vpiFullName:work@spu_maexp.tr2idle_frm_esmax
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2rde_frm_idle), line:87, parent:work@spu_maexp
     |vpiName:tr2rde_frm_idle
     |vpiFullName:work@spu_maexp.tr2rde_frm_idle
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2rde_frm_esmax), line:87, parent:work@spu_maexp
     |vpiName:tr2rde_frm_esmax
     |vpiFullName:work@spu_maexp.tr2rde_frm_esmax
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2gotomulred1_frm_rde), line:88, parent:work@spu_maexp
     |vpiName:tr2gotomulred1_frm_rde
     |vpiFullName:work@spu_maexp.tr2gotomulred1_frm_rde
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2gotomulred1_frm_esmax), line:88, parent:work@spu_maexp
     |vpiName:tr2gotomulred1_frm_esmax
     |vpiFullName:work@spu_maexp.tr2gotomulred1_frm_esmax
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2echk_frm_gotomulred1), line:88, parent:work@spu_maexp
     |vpiName:tr2echk_frm_gotomulred1
     |vpiFullName:work@spu_maexp.tr2echk_frm_gotomulred1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2gotomulred2_frm_echk), line:89, parent:work@spu_maexp
     |vpiName:tr2gotomulred2_frm_echk
     |vpiFullName:work@spu_maexp.tr2gotomulred2_frm_echk
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2esmax_frm_gotomulred2), line:89, parent:work@spu_maexp
     |vpiName:tr2esmax_frm_gotomulred2
     |vpiFullName:work@spu_maexp.tr2esmax_frm_gotomulred2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (tr2esmax_frm_echk), line:89, parent:work@spu_maexp
     |vpiName:tr2esmax_frm_echk
     |vpiFullName:work@spu_maexp.tr2esmax_frm_echk
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (cur_rde_state), line:92, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (local_stxa_abort), line:93, parent:work@spu_maexp
     |vpiName:local_stxa_abort
     |vpiFullName:work@spu_maexp.local_stxa_abort
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_maexp_done_wen), line:99, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maexp_done_rst), line:101, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (state_reset), line:120, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (expop_start), line:126, parent:work@spu_maexp
     |vpiName:expop_start
     |vpiFullName:work@spu_maexp.expop_start
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (spu_maexp_e_rd_oprnd_sel), line:25, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maexp_shift_e), line:26, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maexp_e_data_wen), line:27, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maexp_incr_es_ptr), line:28, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maexp_es_max_init), line:30, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maexp_es_e_ptr_rst), line:31, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maexp_done_set), line:33, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maexp_memren), line:34, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maexp_start_mulred_aequb), line:36, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maexp_start_mulred_anoteqb), line:37, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_mactl_stxa_force_abort), line:39, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maaddr_esmax), line:42, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_maaddr_esmod64), line:43, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_madp_e_eq_one), line:44, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_mared_red_done), line:45, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_mactl_iss_pulse_dly), line:47, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_mactl_expop), line:48, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (spu_mactl_kill_op), line:50, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (se), line:52, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (reset), line:53, parent:work@spu_maexp
   |vpiNet:
   \_logic_net: (rclk), line:54, parent:work@spu_maexp
Object: \work_spu_maexp of type 3000
Object: \work_spu_maexp of type 32
Object: \spu_maexp_e_rd_oprnd_sel of type 44
Object: \spu_maexp_shift_e of type 44
Object: \spu_maexp_e_data_wen of type 44
Object: \spu_maexp_incr_es_ptr of type 44
Object: \spu_maexp_es_max_init of type 44
Object: \spu_maexp_es_e_ptr_rst of type 44
Object: \spu_maexp_done_set of type 44
Object: \spu_maexp_memren of type 44
Object: \spu_maexp_start_mulred_aequb of type 44
Object: \spu_maexp_start_mulred_anoteqb of type 44
Object: \spu_mactl_stxa_force_abort of type 44
Object: \spu_maaddr_esmax of type 44
Object: \spu_maaddr_esmod64 of type 44
Object: \spu_madp_e_eq_one of type 44
Object: \spu_mared_red_done of type 44
Object: \spu_mactl_iss_pulse_dly of type 44
Object: \spu_mactl_expop of type 44
Object: \spu_mactl_kill_op of type 44
Object: \se of type 44
Object: \reset of type 44
Object: \rclk of type 44
Object: \spu_maexp_done_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \en of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \idle_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \rde_state_ff of type 32
Object: \din of type 44
Object: \q of type 44
Object: \rst of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \gotomulred1_state_ff of type 32
Object: \echk_state_ff of type 32
Object: \gotomulred2_state_ff of type 32
Object: \esmax_state_ff of type 32
Object: \spu_maexp_exp_done of type 36
Object: \tr2idle_frm_esmax of type 36
Object: \tr2rde_frm_idle of type 36
Object: \tr2rde_frm_esmax of type 36
Object: \tr2gotomulred1_frm_rde of type 36
Object: \tr2gotomulred1_frm_esmax of type 36
Object: \tr2echk_frm_gotomulred1 of type 36
Object: \tr2gotomulred2_frm_echk of type 36
Object: \tr2esmax_frm_gotomulred2 of type 36
Object: \tr2esmax_frm_echk of type 36
Object: \cur_rde_state of type 36
Object: \local_stxa_abort of type 36
Object: \spu_maexp_done_wen of type 36
Object: \spu_maexp_done_rst of type 36
Object: \state_reset of type 36
Object: \expop_start of type 36
Object: \spu_maexp_e_rd_oprnd_sel of type 36
Object: \spu_maexp_shift_e of type 36
Object: \spu_maexp_e_data_wen of type 36
Object: \spu_maexp_incr_es_ptr of type 36
Object: \spu_maexp_es_max_init of type 36
Object: \spu_maexp_es_e_ptr_rst of type 36
Object: \spu_maexp_done_set of type 36
Object: \spu_maexp_memren of type 36
Object: \spu_maexp_start_mulred_aequb of type 36
Object: \spu_maexp_start_mulred_anoteqb of type 36
Object: \spu_mactl_stxa_force_abort of type 36
Object: \spu_maaddr_esmax of type 36
Object: \spu_maaddr_esmod64 of type 36
Object: \spu_madp_e_eq_one of type 36
Object: \spu_mared_red_done of type 36
Object: \spu_mactl_iss_pulse_dly of type 36
Object: \spu_mactl_expop of type 36
Object: \spu_mactl_kill_op of type 36
Object: \se of type 36
Object: \reset of type 36
Object: \rclk of type 36
Object: \work_spu_maexp of type 32
Object:  of type 8
Object: \local_stxa_abort of type 608
Object: \local_stxa_abort of type 36
Object:  of type 39
Object: \spu_mared_red_done of type 608
Object: \spu_mactl_stxa_force_abort of type 608
Object:  of type 8
Object: \tr2idle_frm_esmax of type 608
Object: \tr2idle_frm_esmax of type 36
Object:  of type 39
Object: \spu_maaddr_esmax of type 608
Object: \cur_esmax_state of type 608
Object:  of type 8
Object: \spu_maexp_exp_done of type 608
Object: \spu_maexp_exp_done of type 36
Object: \tr2idle_frm_esmax of type 608
Object: \tr2idle_frm_esmax of type 36
Object:  of type 8
Object: \nxt_idle_state of type 608
Object:  of type 39
Object:  of type 39
Object: \state_reset of type 608
Object: \tr2idle_frm_esmax of type 608
Object:  of type 39
Object: \cur_idle_state of type 608
Object:  of type 39
Object: \expop_start of type 608
Object:  of type 8
Object: \tr2rde_frm_idle of type 608
Object: \tr2rde_frm_idle of type 36
Object:  of type 39
Object: \cur_idle_state of type 608
Object: \expop_start of type 608
Object:  of type 8
Object: \tr2rde_frm_esmax of type 608
Object: \tr2rde_frm_esmax of type 36
Object:  of type 39
Object:  of type 39
Object: \cur_esmax_state of type 608
Object:  of type 39
Object: \spu_maaddr_esmax of type 608
Object: \spu_maaddr_esmod64 of type 608
Object:  of type 8
Object: \nxt_rde_state of type 608
Object:  of type 39
Object: \tr2rde_frm_idle of type 608
Object: \tr2rde_frm_esmax of type 608
Object:  of type 8
Object: \tr2gotomulred1_frm_rde of type 608
Object: \tr2gotomulred1_frm_rde of type 36
Object: \cur_rde_state of type 608
Object: \cur_rde_state of type 36
Object:  of type 8
Object: \tr2gotomulred1_frm_esmax of type 608
Object: \tr2gotomulred1_frm_esmax of type 36
Object:  of type 39
Object:  of type 39
Object: \cur_esmax_state of type 608
Object:  of type 39
Object: \spu_maaddr_esmax of type 608
Object:  of type 39
Object: \spu_maaddr_esmod64 of type 608
Object:  of type 8
Object: \nxt_gotomulred1_state of type 608
Object:  of type 39
Object:  of type 39
Object: \tr2gotomulred1_frm_rde of type 608
Object: \tr2gotomulred1_frm_esmax of type 608
Object:  of type 39
Object: \cur_gotomulred1_state of type 608
Object:  of type 39
Object: \spu_mared_red_done of type 608
Object:  of type 8
Object: \tr2echk_frm_gotomulred1 of type 608
Object: \tr2echk_frm_gotomulred1 of type 36
Object:  of type 39
Object: \cur_gotomulred1_state of type 608
Object: \spu_mared_red_done of type 608
Object:  of type 8
Object: \nxt_echk_state of type 608
Object: \tr2echk_frm_gotomulred1 of type 608
Object: \tr2echk_frm_gotomulred1 of type 36
Object:  of type 8
Object: \tr2gotomulred2_frm_echk of type 608
Object: \tr2gotomulred2_frm_echk of type 36
Object:  of type 39
Object: \cur_echk_state of type 608
Object: \spu_madp_e_eq_one of type 608
Object:  of type 8
Object: \nxt_gotomulred2_state of type 608
Object:  of type 39
Object: \tr2gotomulred2_frm_echk of type 608
Object:  of type 39
Object: \cur_gotomulred2_state of type 608
Object:  of type 39
Object: \spu_mared_red_done of type 608
Object:  of type 8
Object: \tr2esmax_frm_gotomulred2 of type 608
Object: \tr2esmax_frm_gotomulred2 of type 36
Object:  of type 39
Object: \cur_gotomulred2_state of type 608
Object: \spu_mared_red_done of type 608
Object:  of type 8
Object: \tr2esmax_frm_echk of type 608
Object: \tr2esmax_frm_echk of type 36
Object:  of type 39
Object: \cur_echk_state of type 608
Object:  of type 39
Object: \spu_madp_e_eq_one of type 608
Object:  of type 8
Object: \nxt_esmax_state of type 608
Object:  of type 39
Object: \tr2esmax_frm_gotomulred2 of type 608
Object: \tr2esmax_frm_echk of type 608
Object:  of type 8
Object: \spu_maexp_e_rd_oprnd_sel of type 608
Object:  of type 39
Object: \tr2rde_frm_idle of type 608
Object: \tr2rde_frm_esmax of type 608
Object:  of type 8
Object: \spu_maexp_memren of type 608
Object: \spu_maexp_e_rd_oprnd_sel of type 608
Object:  of type 8
Object: \spu_maexp_shift_e of type 608
Object: \nxt_esmax_state of type 608
Object:  of type 8
Object: \spu_maexp_e_data_wen of type 608
Object:  of type 39
Object: \cur_rde_state of type 608
Object: \nxt_esmax_state of type 608
Object:  of type 8
Object: \spu_maexp_incr_es_ptr of type 608
Object:  of type 39
Object: \tr2rde_frm_esmax of type 608
Object: \tr2gotomulred1_frm_esmax of type 608
Object:  of type 8
Object: \spu_maexp_es_max_init of type 608
Object: \tr2rde_frm_idle of type 608
Object: \tr2rde_frm_idle of type 36
Object:  of type 8
Object: \spu_maexp_es_e_ptr_rst of type 608
Object: \state_reset of type 608
Object: \state_reset of type 36
Object:  of type 8
Object: \spu_maexp_start_mulred_aequb of type 608
Object:  of type 39
Object: \tr2gotomulred1_frm_rde of type 608
Object: \tr2gotomulred1_frm_esmax of type 608
Object:  of type 8
Object: \spu_maexp_start_mulred_anoteqb of type 608
Object: \tr2gotomulred2_frm_echk of type 608
Object: \tr2gotomulred2_frm_echk of type 36
Object: \spu_maexp_exp_done of type 36
Object: \tr2idle_frm_esmax of type 36
Object: \tr2rde_frm_idle of type 36
Object: \tr2rde_frm_esmax of type 36
Object: \tr2gotomulred1_frm_rde of type 36
Object: \tr2gotomulred1_frm_esmax of type 36
Object: \tr2echk_frm_gotomulred1 of type 36
Object: \tr2gotomulred2_frm_echk of type 36
Object: \tr2esmax_frm_gotomulred2 of type 36
Object: \tr2esmax_frm_echk of type 36
Object: \cur_rde_state of type 36
Object: \local_stxa_abort of type 36
Object: \spu_maexp_done_wen of type 36
Object: \spu_maexp_done_rst of type 36
Object: \state_reset of type 36
Object: \expop_start of type 36
Object: \spu_maexp_e_rd_oprnd_sel of type 36
Object: \spu_maexp_shift_e of type 36
Object: \spu_maexp_e_data_wen of type 36
Object: \spu_maexp_incr_es_ptr of type 36
Object: \spu_maexp_es_max_init of type 36
Object: \spu_maexp_es_e_ptr_rst of type 36
Object: \spu_maexp_done_set of type 36
Object: \spu_maexp_memren of type 36
Object: \spu_maexp_start_mulred_aequb of type 36
Object: \spu_maexp_start_mulred_anoteqb of type 36
Object: \spu_mactl_stxa_force_abort of type 36
Object: \spu_maaddr_esmax of type 36
Object: \spu_maaddr_esmod64 of type 36
Object: \spu_madp_e_eq_one of type 36
Object: \spu_mared_red_done of type 36
Object: \spu_mactl_iss_pulse_dly of type 36
Object: \spu_mactl_expop of type 36
Object: \spu_mactl_kill_op of type 36
Object: \se of type 36
Object: \reset of type 36
Object: \rclk of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_spu_maexp&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0fe0] str=&#39;\work_spu_maexp&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-25" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:25</a>.0-25.0&gt; [0x1df1260] str=&#39;\spu_maexp_e_rd_oprnd_sel&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:26</a>.0-26.0&gt; [0x1df1660] str=&#39;\spu_maexp_shift_e&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-27" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:27</a>.0-27.0&gt; [0x1df1830] str=&#39;\spu_maexp_e_data_wen&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-28" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:28</a>.0-28.0&gt; [0x1df19e0] str=&#39;\spu_maexp_incr_es_ptr&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-30" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:30</a>.0-30.0&gt; [0x1df1b70] str=&#39;\spu_maexp_es_max_init&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-31" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:31</a>.0-31.0&gt; [0x1df1d20] str=&#39;\spu_maexp_es_e_ptr_rst&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-33" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:33</a>.0-33.0&gt; [0x1df1f20] str=&#39;\spu_maexp_done_set&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-34" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:34</a>.0-34.0&gt; [0x1df20d0] str=&#39;\spu_maexp_memren&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-36" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:36</a>.0-36.0&gt; [0x1df2280] str=&#39;\spu_maexp_start_mulred_aequb&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-37" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:37</a>.0-37.0&gt; [0x1df24c0] str=&#39;\spu_maexp_start_mulred_anoteqb&#39; output reg port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-39" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:39</a>.0-39.0&gt; [0x1df2670] str=&#39;\spu_mactl_stxa_force_abort&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:42</a>.0-42.0&gt; [0x1df27d0] str=&#39;\spu_maaddr_esmax&#39; input port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:43</a>.0-43.0&gt; [0x1df2980] str=&#39;\spu_maaddr_esmod64&#39; input port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:44</a>.0-44.0&gt; [0x1df2b30] str=&#39;\spu_madp_e_eq_one&#39; input port=14
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:45</a>.0-45.0&gt; [0x1df2ce0] str=&#39;\spu_mared_red_done&#39; input port=15
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:47</a>.0-47.0&gt; [0x1df2e90] str=&#39;\spu_mactl_iss_pulse_dly&#39; input port=16
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:48</a>.0-48.0&gt; [0x1df3040] str=&#39;\spu_mactl_expop&#39; input port=17
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-50" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:50</a>.0-50.0&gt; [0x1df3300] str=&#39;\spu_mactl_kill_op&#39; input port=18
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-52" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:52</a>.0-52.0&gt; [0x1df34b0] str=&#39;\se&#39; input port=19
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:53</a>.0-53.0&gt; [0x1df3660] str=&#39;\reset&#39; input port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-54" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:54</a>.0-54.0&gt; [0x1df3810] str=&#39;\rclk&#39; input port=21
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df39c0] str=&#39;\spu_maexp_done_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df4690] str=&#39;\work_spu_maexp::dffre_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df47b0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df48d0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df4ad0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df4bf0] str=&#39;\spu_maexp_done_set&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df4dd0] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df4ef0] str=&#39;\spu_maexp_done_wen&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df50f0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5210] str=&#39;\spu_maexp_done_rst&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5460] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5580] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5780] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df58a0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5aa0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5bc0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5dc0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5ee0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df6070] str=&#39;\idle_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df6aa0] str=&#39;\work_spu_maexp::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df6be0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df6d00] str=&#39;\nxt_idle_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df6f00] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7020] str=&#39;\cur_idle_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7200] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7320] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7520] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7640] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7890] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df79b0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7bb0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7cd0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df7eb0] str=&#39;\rde_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8a00] str=&#39;\work_spu_maexp::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df8b40] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df8c60] str=&#39;\nxt_rde_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df8e60] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df8f80] str=&#39;\cur_rde_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df9160] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df9280] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0f7b0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0f8d0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0fb20] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0fc40] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0fe40] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0ff60] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e10160] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e10280] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10460] str=&#39;\gotomulred1_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e105d0] str=&#39;\work_spu_maexp::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10730] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10850] str=&#39;\nxt_gotomulred1_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10a50] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10b70] str=&#39;\cur_gotomulred1_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10d50] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10e70] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11070] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11190] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e113e0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11500] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11700] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11820] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11a20] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11b40] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e11d20] str=&#39;\echk_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e11e90] str=&#39;\work_spu_maexp::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e11ff0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12110] str=&#39;\nxt_echk_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12310] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12430] str=&#39;\cur_echk_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12610] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12730] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12930] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12a50] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12ca0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12dc0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12fc0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e130e0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e132e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e13400] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e135e0] str=&#39;\gotomulred2_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e13750] str=&#39;\work_spu_maexp::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e138b0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e139d0] str=&#39;\nxt_gotomulred2_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e13bd0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e13cf0] str=&#39;\cur_gotomulred2_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e13ed0] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e13ff0] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e141f0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14310] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14560] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14680] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14880] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e149a0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14ba0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14cc0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e14ea0] str=&#39;\esmax_state_ff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e15010] str=&#39;\work_spu_maexp::dffr_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15170] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15290] str=&#39;\nxt_esmax_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15490] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e155b0] str=&#39;\cur_esmax_state&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15790] str=&#39;\rst&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e158b0] str=&#39;\state_reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15ab0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15bd0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15e20] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15f40] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e16140] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e16260] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e16460] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e16580] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-87" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:87</a>.0-87.0&gt; [0x1e167b0] str=&#39;\spu_maexp_exp_done&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-87" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:87</a>.0-87.0&gt; [0x1e16920] str=&#39;\tr2idle_frm_esmax&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-87" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:87</a>.0-87.0&gt; [0x1e16a90] str=&#39;\tr2rde_frm_idle&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-87" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:87</a>.0-87.0&gt; [0x1e16c00] str=&#39;\tr2rde_frm_esmax&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-88" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:88</a>.0-88.0&gt; [0x1e16d70] str=&#39;\tr2gotomulred1_frm_rde&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-88" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:88</a>.0-88.0&gt; [0x1e170f0] str=&#39;\tr2gotomulred1_frm_esmax&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-88" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:88</a>.0-88.0&gt; [0x1e17210] str=&#39;\tr2echk_frm_gotomulred1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-89" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:89</a>.0-89.0&gt; [0x1e17330] str=&#39;\tr2gotomulred2_frm_echk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-89" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:89</a>.0-89.0&gt; [0x1e17450] str=&#39;\tr2esmax_frm_gotomulred2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-89" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:89</a>.0-89.0&gt; [0x1e175c0] str=&#39;\tr2esmax_frm_echk&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-92" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:92</a>.0-92.0&gt; [0x1e17730] str=&#39;\cur_rde_state&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:93</a>.0-93.0&gt; [0x1e178a0] str=&#39;\local_stxa_abort&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-99" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:99</a>.0-99.0&gt; [0x1e17a10] str=&#39;\spu_maexp_done_wen&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-101" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:101</a>.0-101.0&gt; [0x1e17b80] str=&#39;\spu_maexp_done_rst&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-120" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:120</a>.0-120.0&gt; [0x1e17cf0] str=&#39;\state_reset&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-126" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:126</a>.0-126.0&gt; [0x1e17e60] str=&#39;\expop_start&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:118</a>.0-118.0&gt; [0x1e18190]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:118</a>.0-118.0&gt; [0x1e182b0] str=&#39;\local_stxa_abort&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:118</a>.0-118.0&gt; [0x1e185f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:118</a>.0-118.0&gt; [0x1e18730] str=&#39;\spu_mared_red_done&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:118</a>.0-118.0&gt; [0x1e18910] str=&#39;\spu_mactl_stxa_force_abort&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-169" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:169</a>.0-169.0&gt; [0x1e18aa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-169" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:169</a>.0-169.0&gt; [0x1e18bc0] str=&#39;\tr2idle_frm_esmax&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-169" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:169</a>.0-169.0&gt; [0x1e18ef0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-169" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:169</a>.0-169.0&gt; [0x1e19010] str=&#39;\spu_maaddr_esmax&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-169" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:169</a>.0-169.0&gt; [0x1e191f0] str=&#39;\cur_esmax_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:171</a>.0-171.0&gt; [0x1e19380]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:171</a>.0-171.0&gt; [0x1e194a0] str=&#39;\spu_maexp_exp_done&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:171</a>.0-171.0&gt; [0x1e197d0] str=&#39;\tr2idle_frm_esmax&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:173</a>.0-173.0&gt; [0x1e19ab0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:173</a>.0-173.0&gt; [0x1e19bd0] str=&#39;\nxt_idle_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:173</a>.0-173.0&gt; [0x1e19d90]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:174</a>.0-174.0&gt; [0x1e19ed0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:174</a>.0-174.0&gt; [0x1e19ff0] str=&#39;\state_reset&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:175</a>.0-175.0&gt; [0x1e1a110] str=&#39;\tr2idle_frm_esmax&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:176</a>.0-176.0&gt; [0x1e1a230]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:176</a>.0-176.0&gt; [0x1e1a350] str=&#39;\cur_idle_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:176</a>.0-176.0&gt; [0x1e1a470]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:176</a>.0-176.0&gt; [0x1e1a590] str=&#39;\expop_start&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:181</a>.0-181.0&gt; [0x1e1a6b0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:181</a>.0-181.0&gt; [0x1e1a820] str=&#39;\tr2rde_frm_idle&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:181</a>.0-181.0&gt; [0x1e1ab50]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:181</a>.0-181.0&gt; [0x1e1ac70] str=&#39;\cur_idle_state&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:181</a>.0-181.0&gt; [0x1e1ae30] str=&#39;\expop_start&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1afa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b0c0] str=&#39;\tr2rde_frm_esmax&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b3f0]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b510]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b680] str=&#39;\cur_esmax_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b840]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b960] str=&#39;\spu_maaddr_esmax&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1bb60] str=&#39;\spu_maaddr_esmod64&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:196</a>.0-196.0&gt; [0x1e1bcf0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:196</a>.0-196.0&gt; [0x1e1be10] str=&#39;\nxt_rde_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:196</a>.0-196.0&gt; [0x1e1bfd0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-197" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:197</a>.0-197.0&gt; [0x1e1c110] str=&#39;\tr2rde_frm_idle&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:198</a>.0-198.0&gt; [0x1e1c2f0] str=&#39;\tr2rde_frm_esmax&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:203</a>.0-203.0&gt; [0x1e1c480]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:203</a>.0-203.0&gt; [0x1e1c5a0] str=&#39;\tr2gotomulred1_frm_rde&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:203</a>.0-203.0&gt; [0x1e1c8d0] str=&#39;\cur_rde_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1cbb0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1ccd0] str=&#39;\tr2gotomulred1_frm_esmax&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1d000]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1d140]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1d310] str=&#39;\cur_esmax_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1d4f0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1d670] str=&#39;\spu_maaddr_esmax&#39;
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-205" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:205</a>.0-205.0&gt; [0x1e1d850]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-205" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:205</a>.0-205.0&gt; [0x1e1d970] str=&#39;\spu_maaddr_esmod64&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:207</a>.0-207.0&gt; [0x1e1db30]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:207</a>.0-207.0&gt; [0x1e1dc50] str=&#39;\nxt_gotomulred1_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:207</a>.0-207.0&gt; [0x1e1de10]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-208" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:208</a>.0-208.0&gt; [0x1e1df30]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-208" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:208</a>.0-208.0&gt; [0x1e1e0a0] str=&#39;\tr2gotomulred1_frm_rde&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:209</a>.0-209.0&gt; [0x1e1e280] str=&#39;\tr2gotomulred1_frm_esmax&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-210" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:210</a>.0-210.0&gt; [0x1e1e410]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-210" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:210</a>.0-210.0&gt; [0x1e1e530] str=&#39;\cur_gotomulred1_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-210" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:210</a>.0-210.0&gt; [0x1e1e710]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-210" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:210</a>.0-210.0&gt; [0x1e1e890] str=&#39;\spu_mared_red_done&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-215" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:215</a>.0-215.0&gt; [0x1e1ea70]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-215" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:215</a>.0-215.0&gt; [0x1e1eb90] str=&#39;\tr2echk_frm_gotomulred1&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-215" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:215</a>.0-215.0&gt; [0x1e1eec0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-215" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:215</a>.0-215.0&gt; [0x1e1efe0] str=&#39;\cur_gotomulred1_state&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-215" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:215</a>.0-215.0&gt; [0x1e1f1a0] str=&#39;\spu_mared_red_done&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-217" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:217</a>.0-217.0&gt; [0x1e1f310]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-217" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:217</a>.0-217.0&gt; [0x1e1f430] str=&#39;\nxt_echk_state&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-217" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:217</a>.0-217.0&gt; [0x1e1f5f0] str=&#39;\tr2echk_frm_gotomulred1&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:223</a>.0-223.0&gt; [0x1e1f8d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:223</a>.0-223.0&gt; [0x1e1f9f0] str=&#39;\tr2gotomulred2_frm_echk&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:223</a>.0-223.0&gt; [0x1e1fd20]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:223</a>.0-223.0&gt; [0x1e1fe40] str=&#39;\cur_echk_state&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:223</a>.0-223.0&gt; [0x1e20000] str=&#39;\spu_madp_e_eq_one&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:225</a>.0-225.0&gt; [0x1e20170]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:225</a>.0-225.0&gt; [0x1e20290] str=&#39;\nxt_gotomulred2_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:225</a>.0-225.0&gt; [0x1e20450]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:226</a>.0-226.0&gt; [0x1e20570] str=&#39;\tr2gotomulred2_frm_echk&#39;
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:227</a>.0-227.0&gt; [0x1e20750]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:227</a>.0-227.0&gt; [0x1e208d0] str=&#39;\cur_gotomulred2_state&#39;
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:227</a>.0-227.0&gt; [0x1e20ab0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:227</a>.0-227.0&gt; [0x1e20c30] str=&#39;\spu_mared_red_done&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-233" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:233</a>.0-233.0&gt; [0x1e20e10]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-233" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:233</a>.0-233.0&gt; [0x1e20f30] str=&#39;\tr2esmax_frm_gotomulred2&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-233" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:233</a>.0-233.0&gt; [0x1e21260]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-233" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:233</a>.0-233.0&gt; [0x1e21380] str=&#39;\cur_gotomulred2_state&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-233" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:233</a>.0-233.0&gt; [0x1e21540] str=&#39;\spu_mared_red_done&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e216b0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e217d0] str=&#39;\tr2esmax_frm_echk&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e21b00]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e21c20] str=&#39;\cur_echk_state&#39;
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e21de0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e21f20] str=&#39;\spu_madp_e_eq_one&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-236" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:236</a>.0-236.0&gt; [0x1e22100]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-236" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:236</a>.0-236.0&gt; [0x1e22220] str=&#39;\nxt_esmax_state&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-236" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:236</a>.0-236.0&gt; [0x1e223e0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-237" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:237</a>.0-237.0&gt; [0x1e22500] str=&#39;\tr2esmax_frm_gotomulred2&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:238</a>.0-238.0&gt; [0x1e226c0] str=&#39;\tr2esmax_frm_echk&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-266" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:266</a>.0-266.0&gt; [0x1e22830]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-266" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:266</a>.0-266.0&gt; [0x1e22950] str=&#39;\spu_maexp_e_rd_oprnd_sel&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-266" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:266</a>.0-266.0&gt; [0x1e22b10]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-266" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:266</a>.0-266.0&gt; [0x1e22c30] str=&#39;\tr2rde_frm_idle&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-266" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:266</a>.0-266.0&gt; [0x1e22e10] str=&#39;\tr2rde_frm_esmax&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-267" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:267</a>.0-267.0&gt; [0x1e22fa0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-267" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:267</a>.0-267.0&gt; [0x1e230c0] str=&#39;\spu_maexp_memren&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-267" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:267</a>.0-267.0&gt; [0x1e23280] str=&#39;\spu_maexp_e_rd_oprnd_sel&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-269" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:269</a>.0-269.0&gt; [0x1e233f0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-269" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:269</a>.0-269.0&gt; [0x1e23510] str=&#39;\spu_maexp_shift_e&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-269" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:269</a>.0-269.0&gt; [0x1e236d0] str=&#39;\nxt_esmax_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:271</a>.0-271.0&gt; [0x1e23840]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:271</a>.0-271.0&gt; [0x1e23960] str=&#39;\spu_maexp_e_data_wen&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:271</a>.0-271.0&gt; [0x1e23b20]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:271</a>.0-271.0&gt; [0x1e23c80] str=&#39;\cur_rde_state&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:271</a>.0-271.0&gt; [0x1e23e60] str=&#39;\nxt_esmax_state&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:274</a>.0-274.0&gt; [0x1e16ee0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:274</a>.0-274.0&gt; [0x1e243b0] str=&#39;\spu_maexp_incr_es_ptr&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:274</a>.0-274.0&gt; [0x1e244d0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:274</a>.0-274.0&gt; [0x1e245f0] str=&#39;\tr2rde_frm_esmax&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:274</a>.0-274.0&gt; [0x1e24710] str=&#39;\tr2gotomulred1_frm_esmax&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-276" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:276</a>.0-276.0&gt; [0x1e24830]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-276" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:276</a>.0-276.0&gt; [0x1e24950] str=&#39;\spu_maexp_es_max_init&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-276" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:276</a>.0-276.0&gt; [0x1e24a70] str=&#39;\tr2rde_frm_idle&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-278" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:278</a>.0-278.0&gt; [0x1e24d50]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-278" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:278</a>.0-278.0&gt; [0x1e24e70] str=&#39;\spu_maexp_es_e_ptr_rst&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-278" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:278</a>.0-278.0&gt; [0x1e25030] str=&#39;\state_reset&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:286</a>.0-286.0&gt; [0x1e25310]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:286</a>.0-286.0&gt; [0x1e25430] str=&#39;\spu_maexp_start_mulred_aequb&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:286</a>.0-286.0&gt; [0x1e255f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:286</a>.0-286.0&gt; [0x1e25710] str=&#39;\tr2gotomulred1_frm_rde&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:286</a>.0-286.0&gt; [0x1e258d0] str=&#39;\tr2gotomulred1_frm_esmax&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:287</a>.0-287.0&gt; [0x1e25a40]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:287</a>.0-287.0&gt; [0x1e25b60] str=&#39;\spu_maexp_start_mulred_anoteqb&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:287</a>.0-287.0&gt; [0x1e25d70] str=&#39;\tr2gotomulred2_frm_echk&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\spu_maexp_e_rd_oprnd_sel&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-266" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:266</a>.0-266.0.
Warning: reg &#39;\spu_maexp_memren&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-267" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:267</a>.0-267.0.
Warning: reg &#39;\spu_maexp_shift_e&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-269" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:269</a>.0-269.0.
Warning: reg &#39;\spu_maexp_e_data_wen&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:271</a>.0-271.0.
Warning: reg &#39;\spu_maexp_incr_es_ptr&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:274</a>.0-274.0.
Warning: reg &#39;\spu_maexp_es_max_init&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-276" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:276</a>.0-276.0.
Warning: reg &#39;\spu_maexp_es_e_ptr_rst&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-278" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:278</a>.0-278.0.
Warning: reg &#39;\spu_maexp_start_mulred_aequb&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:286</a>.0-286.0.
Warning: reg &#39;\spu_maexp_start_mulred_anoteqb&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:287</a>.0-287.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df0fe0] str=&#39;\work_spu_maexp&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-25" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:25</a>.0-25.0&gt; [0x1df1260] str=&#39;\spu_maexp_e_rd_oprnd_sel&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-26" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:26</a>.0-26.0&gt; [0x1df1660] str=&#39;\spu_maexp_shift_e&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-27" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:27</a>.0-27.0&gt; [0x1df1830] str=&#39;\spu_maexp_e_data_wen&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-28" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:28</a>.0-28.0&gt; [0x1df19e0] str=&#39;\spu_maexp_incr_es_ptr&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-30" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:30</a>.0-30.0&gt; [0x1df1b70] str=&#39;\spu_maexp_es_max_init&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-31" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:31</a>.0-31.0&gt; [0x1df1d20] str=&#39;\spu_maexp_es_e_ptr_rst&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-33" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:33</a>.0-33.0&gt; [0x1df1f20] str=&#39;\spu_maexp_done_set&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-34" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:34</a>.0-34.0&gt; [0x1df20d0] str=&#39;\spu_maexp_memren&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-36" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:36</a>.0-36.0&gt; [0x1df2280] str=&#39;\spu_maexp_start_mulred_aequb&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-37" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:37</a>.0-37.0&gt; [0x1df24c0] str=&#39;\spu_maexp_start_mulred_anoteqb&#39; output reg basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-39" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:39</a>.0-39.0&gt; [0x1df2670] str=&#39;\spu_mactl_stxa_force_abort&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-42" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:42</a>.0-42.0&gt; [0x1df27d0] str=&#39;\spu_maaddr_esmax&#39; input basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:43</a>.0-43.0&gt; [0x1df2980] str=&#39;\spu_maaddr_esmod64&#39; input basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:44</a>.0-44.0&gt; [0x1df2b30] str=&#39;\spu_madp_e_eq_one&#39; input basic_prep port=14 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-45" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:45</a>.0-45.0&gt; [0x1df2ce0] str=&#39;\spu_mared_red_done&#39; input basic_prep port=15 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-47" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:47</a>.0-47.0&gt; [0x1df2e90] str=&#39;\spu_mactl_iss_pulse_dly&#39; input basic_prep port=16 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:48</a>.0-48.0&gt; [0x1df3040] str=&#39;\spu_mactl_expop&#39; input basic_prep port=17 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-50" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:50</a>.0-50.0&gt; [0x1df3300] str=&#39;\spu_mactl_kill_op&#39; input basic_prep port=18 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-52" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:52</a>.0-52.0&gt; [0x1df34b0] str=&#39;\se&#39; input basic_prep port=19 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:53</a>.0-53.0&gt; [0x1df3660] str=&#39;\reset&#39; input basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-54" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:54</a>.0-54.0&gt; [0x1df3810] str=&#39;\rclk&#39; input basic_prep port=21 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df39c0] str=&#39;\spu_maexp_done_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df4690] str=&#39;\work_spu_maexp::dffre_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df47b0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df48d0 -&gt; 0x1e5d280] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df4ad0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df4bf0 -&gt; 0x1df1f20] str=&#39;\spu_maexp_done_set&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df4dd0] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df4ef0 -&gt; 0x1e17a10] str=&#39;\spu_maexp_done_wen&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df50f0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5210 -&gt; 0x1e17b80] str=&#39;\spu_maexp_done_rst&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5460] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5580 -&gt; 0x1df3810] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5780] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df58a0 -&gt; 0x1df34b0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5aa0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5bc0 -&gt; 0x1e5d3a0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5dc0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>.0-103.0&gt; [0x1df5ee0 -&gt; 0x1e5d4c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df6070] str=&#39;\idle_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df6aa0] str=&#39;\work_spu_maexp::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df6be0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df6d00 -&gt; 0x1e5a210] str=&#39;\nxt_idle_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df6f00] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7020 -&gt; 0x1e5a330] str=&#39;\cur_idle_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7200] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7320 -&gt; 0x1df3810] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7520] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7640 -&gt; 0x1df34b0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7890] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df79b0 -&gt; 0x1e5d3a0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7bb0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>.0-132.0&gt; [0x1df7cd0 -&gt; 0x1e5d4c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df7eb0] str=&#39;\rde_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8a00] str=&#39;\work_spu_maexp::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df8b40] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df8c60 -&gt; 0x1e5a450] str=&#39;\nxt_rde_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df8e60] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df8f80 -&gt; 0x1e17730] str=&#39;\cur_rde_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df9160] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1df9280 -&gt; 0x1e17cf0] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0f7b0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0f8d0 -&gt; 0x1df3810] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0fb20] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0fc40 -&gt; 0x1df34b0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0fe40] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e0ff60 -&gt; 0x1e5d3a0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e10160] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>.0-137.0&gt; [0x1e10280 -&gt; 0x1e5d4c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10460] str=&#39;\gotomulred1_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e105d0] str=&#39;\work_spu_maexp::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10730] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10850 -&gt; 0x1e5a570] str=&#39;\nxt_gotomulred1_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10a50] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10b70 -&gt; 0x1e5a690] str=&#39;\cur_gotomulred1_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10d50] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e10e70 -&gt; 0x1e17cf0] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11070] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11190 -&gt; 0x1df3810] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e113e0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11500 -&gt; 0x1df34b0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11700] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11820 -&gt; 0x1e5d3a0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11a20] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>.0-142.0&gt; [0x1e11b40 -&gt; 0x1e5d4c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e11d20] str=&#39;\echk_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e11e90] str=&#39;\work_spu_maexp::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e11ff0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12110 -&gt; 0x1e5a7b0] str=&#39;\nxt_echk_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12310] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12430 -&gt; 0x1e5a8d0] str=&#39;\cur_echk_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12610] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12730 -&gt; 0x1e17cf0] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12930] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12a50 -&gt; 0x1df3810] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12ca0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12dc0 -&gt; 0x1df34b0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e12fc0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e130e0 -&gt; 0x1e5d3a0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e132e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>.0-147.0&gt; [0x1e13400 -&gt; 0x1e5d4c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e135e0] str=&#39;\gotomulred2_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e13750] str=&#39;\work_spu_maexp::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e138b0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e139d0 -&gt; 0x1e5a9f0] str=&#39;\nxt_gotomulred2_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e13bd0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e13cf0 -&gt; 0x1e5ab10] str=&#39;\cur_gotomulred2_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e13ed0] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e13ff0 -&gt; 0x1e17cf0] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e141f0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14310 -&gt; 0x1df3810] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14560] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14680 -&gt; 0x1df34b0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14880] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e149a0 -&gt; 0x1e5d3a0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14ba0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>.0-152.0&gt; [0x1e14cc0 -&gt; 0x1e5d4c0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e14ea0] str=&#39;\esmax_state_ff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e15010] str=&#39;\work_spu_maexp::dffr_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15170] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15290 -&gt; 0x1e5ac30] str=&#39;\nxt_esmax_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15490] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e155b0 -&gt; 0x1e5ad50] str=&#39;\cur_esmax_state&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15790] str=&#39;\rst&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e158b0 -&gt; 0x1e17cf0] str=&#39;\state_reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15ab0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15bd0 -&gt; 0x1df3810] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15e20] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e15f40 -&gt; 0x1df34b0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e16140] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e16260 -&gt; 0x1e5d3a0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e16460] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>.0-157.0&gt; [0x1e16580 -&gt; 0x1e5d4c0] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-87" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:87</a>.0-87.0&gt; [0x1e167b0] str=&#39;\spu_maexp_exp_done&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-87" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:87</a>.0-87.0&gt; [0x1e16920] str=&#39;\tr2idle_frm_esmax&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-87" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:87</a>.0-87.0&gt; [0x1e16a90] str=&#39;\tr2rde_frm_idle&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-87" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:87</a>.0-87.0&gt; [0x1e16c00] str=&#39;\tr2rde_frm_esmax&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-88" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:88</a>.0-88.0&gt; [0x1e16d70] str=&#39;\tr2gotomulred1_frm_rde&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-88" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:88</a>.0-88.0&gt; [0x1e170f0] str=&#39;\tr2gotomulred1_frm_esmax&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-88" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:88</a>.0-88.0&gt; [0x1e17210] str=&#39;\tr2echk_frm_gotomulred1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-89" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:89</a>.0-89.0&gt; [0x1e17330] str=&#39;\tr2gotomulred2_frm_echk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-89" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:89</a>.0-89.0&gt; [0x1e17450] str=&#39;\tr2esmax_frm_gotomulred2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-89" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:89</a>.0-89.0&gt; [0x1e175c0] str=&#39;\tr2esmax_frm_echk&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-92" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:92</a>.0-92.0&gt; [0x1e17730] str=&#39;\cur_rde_state&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-93" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:93</a>.0-93.0&gt; [0x1e178a0] str=&#39;\local_stxa_abort&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-99" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:99</a>.0-99.0&gt; [0x1e17a10] str=&#39;\spu_maexp_done_wen&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-101" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:101</a>.0-101.0&gt; [0x1e17b80] str=&#39;\spu_maexp_done_rst&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-120" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:120</a>.0-120.0&gt; [0x1e17cf0] str=&#39;\state_reset&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-126" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:126</a>.0-126.0&gt; [0x1e17e60] str=&#39;\expop_start&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:118</a>.0-118.0&gt; [0x1e18190] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:118</a>.0-118.0&gt; [0x1e182b0 -&gt; 0x1e178a0] str=&#39;\local_stxa_abort&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:118</a>.0-118.0&gt; [0x1e185f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:118</a>.0-118.0&gt; [0x1e18730 -&gt; 0x1df2ce0] str=&#39;\spu_mared_red_done&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-118" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:118</a>.0-118.0&gt; [0x1e18910 -&gt; 0x1df2670] str=&#39;\spu_mactl_stxa_force_abort&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-169" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:169</a>.0-169.0&gt; [0x1e18aa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-169" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:169</a>.0-169.0&gt; [0x1e18bc0 -&gt; 0x1e16920] str=&#39;\tr2idle_frm_esmax&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-169" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:169</a>.0-169.0&gt; [0x1e18ef0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-169" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:169</a>.0-169.0&gt; [0x1e19010 -&gt; 0x1df27d0] str=&#39;\spu_maaddr_esmax&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-169" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:169</a>.0-169.0&gt; [0x1e191f0 -&gt; 0x1e5ad50] str=&#39;\cur_esmax_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:171</a>.0-171.0&gt; [0x1e19380] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:171</a>.0-171.0&gt; [0x1e194a0 -&gt; 0x1e167b0] str=&#39;\spu_maexp_exp_done&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-171" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:171</a>.0-171.0&gt; [0x1e197d0 -&gt; 0x1e16920] str=&#39;\tr2idle_frm_esmax&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:173</a>.0-173.0&gt; [0x1e19ab0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:173</a>.0-173.0&gt; [0x1e19bd0 -&gt; 0x1e5a210] str=&#39;\nxt_idle_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-173" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:173</a>.0-173.0&gt; [0x1e19d90] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:174</a>.0-174.0&gt; [0x1e19ed0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-174" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:174</a>.0-174.0&gt; [0x1e19ff0 -&gt; 0x1e17cf0] str=&#39;\state_reset&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-175" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:175</a>.0-175.0&gt; [0x1e1a110 -&gt; 0x1e16920] str=&#39;\tr2idle_frm_esmax&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:176</a>.0-176.0&gt; [0x1e1a230] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:176</a>.0-176.0&gt; [0x1e1a350 -&gt; 0x1e5a330] str=&#39;\cur_idle_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:176</a>.0-176.0&gt; [0x1e1a470] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-176" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:176</a>.0-176.0&gt; [0x1e1a590 -&gt; 0x1e17e60] str=&#39;\expop_start&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:181</a>.0-181.0&gt; [0x1e1a6b0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:181</a>.0-181.0&gt; [0x1e1a820 -&gt; 0x1e16a90] str=&#39;\tr2rde_frm_idle&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:181</a>.0-181.0&gt; [0x1e1ab50] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:181</a>.0-181.0&gt; [0x1e1ac70 -&gt; 0x1e5a330] str=&#39;\cur_idle_state&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-181" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:181</a>.0-181.0&gt; [0x1e1ae30 -&gt; 0x1e17e60] str=&#39;\expop_start&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1afa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b0c0 -&gt; 0x1e16c00] str=&#39;\tr2rde_frm_esmax&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b3f0] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b510] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b680 -&gt; 0x1e5ad50] str=&#39;\cur_esmax_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b840] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1b960 -&gt; 0x1df27d0] str=&#39;\spu_maaddr_esmax&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-194" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:194</a>.0-194.0&gt; [0x1e1bb60 -&gt; 0x1df2980] str=&#39;\spu_maaddr_esmod64&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:196</a>.0-196.0&gt; [0x1e1bcf0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:196</a>.0-196.0&gt; [0x1e1be10 -&gt; 0x1e5a450] str=&#39;\nxt_rde_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-196" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:196</a>.0-196.0&gt; [0x1e1bfd0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-197" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:197</a>.0-197.0&gt; [0x1e1c110 -&gt; 0x1e16a90] str=&#39;\tr2rde_frm_idle&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-198" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:198</a>.0-198.0&gt; [0x1e1c2f0 -&gt; 0x1e16c00] str=&#39;\tr2rde_frm_esmax&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:203</a>.0-203.0&gt; [0x1e1c480] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:203</a>.0-203.0&gt; [0x1e1c5a0 -&gt; 0x1e16d70] str=&#39;\tr2gotomulred1_frm_rde&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-203" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:203</a>.0-203.0&gt; [0x1e1c8d0 -&gt; 0x1e17730] str=&#39;\cur_rde_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1cbb0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1ccd0 -&gt; 0x1e170f0] str=&#39;\tr2gotomulred1_frm_esmax&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1d000] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1d140] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1d310 -&gt; 0x1e5ad50] str=&#39;\cur_esmax_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1d4f0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-204" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:204</a>.0-204.0&gt; [0x1e1d670 -&gt; 0x1df27d0] str=&#39;\spu_maaddr_esmax&#39; basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-205" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:205</a>.0-205.0&gt; [0x1e1d850] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-205" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:205</a>.0-205.0&gt; [0x1e1d970 -&gt; 0x1df2980] str=&#39;\spu_maaddr_esmod64&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:207</a>.0-207.0&gt; [0x1e1db30] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:207</a>.0-207.0&gt; [0x1e1dc50 -&gt; 0x1e5a570] str=&#39;\nxt_gotomulred1_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-207" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:207</a>.0-207.0&gt; [0x1e1de10] basic_prep
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-208" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:208</a>.0-208.0&gt; [0x1e1df30] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-208" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:208</a>.0-208.0&gt; [0x1e1e0a0 -&gt; 0x1e16d70] str=&#39;\tr2gotomulred1_frm_rde&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-209" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:209</a>.0-209.0&gt; [0x1e1e280 -&gt; 0x1e170f0] str=&#39;\tr2gotomulred1_frm_esmax&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-210" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:210</a>.0-210.0&gt; [0x1e1e410] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-210" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:210</a>.0-210.0&gt; [0x1e1e530 -&gt; 0x1e5a690] str=&#39;\cur_gotomulred1_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-210" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:210</a>.0-210.0&gt; [0x1e1e710] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-210" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:210</a>.0-210.0&gt; [0x1e1e890 -&gt; 0x1df2ce0] str=&#39;\spu_mared_red_done&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-215" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:215</a>.0-215.0&gt; [0x1e1ea70] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-215" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:215</a>.0-215.0&gt; [0x1e1eb90 -&gt; 0x1e17210] str=&#39;\tr2echk_frm_gotomulred1&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-215" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:215</a>.0-215.0&gt; [0x1e1eec0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-215" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:215</a>.0-215.0&gt; [0x1e1efe0 -&gt; 0x1e5a690] str=&#39;\cur_gotomulred1_state&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-215" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:215</a>.0-215.0&gt; [0x1e1f1a0 -&gt; 0x1df2ce0] str=&#39;\spu_mared_red_done&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-217" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:217</a>.0-217.0&gt; [0x1e1f310] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-217" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:217</a>.0-217.0&gt; [0x1e1f430 -&gt; 0x1e5a7b0] str=&#39;\nxt_echk_state&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-217" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:217</a>.0-217.0&gt; [0x1e1f5f0 -&gt; 0x1e17210] str=&#39;\tr2echk_frm_gotomulred1&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:223</a>.0-223.0&gt; [0x1e1f8d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:223</a>.0-223.0&gt; [0x1e1f9f0 -&gt; 0x1e17330] str=&#39;\tr2gotomulred2_frm_echk&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:223</a>.0-223.0&gt; [0x1e1fd20] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:223</a>.0-223.0&gt; [0x1e1fe40 -&gt; 0x1e5a8d0] str=&#39;\cur_echk_state&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-223" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:223</a>.0-223.0&gt; [0x1e20000 -&gt; 0x1df2b30] str=&#39;\spu_madp_e_eq_one&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:225</a>.0-225.0&gt; [0x1e20170] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:225</a>.0-225.0&gt; [0x1e20290 -&gt; 0x1e5a9f0] str=&#39;\nxt_gotomulred2_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-225" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:225</a>.0-225.0&gt; [0x1e20450] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-226" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:226</a>.0-226.0&gt; [0x1e20570 -&gt; 0x1e17330] str=&#39;\tr2gotomulred2_frm_echk&#39; basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:227</a>.0-227.0&gt; [0x1e20750] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:227</a>.0-227.0&gt; [0x1e208d0 -&gt; 0x1e5ab10] str=&#39;\cur_gotomulred2_state&#39; basic_prep
            AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:227</a>.0-227.0&gt; [0x1e20ab0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-227" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:227</a>.0-227.0&gt; [0x1e20c30 -&gt; 0x1df2ce0] str=&#39;\spu_mared_red_done&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-233" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:233</a>.0-233.0&gt; [0x1e20e10] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-233" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:233</a>.0-233.0&gt; [0x1e20f30 -&gt; 0x1e17450] str=&#39;\tr2esmax_frm_gotomulred2&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-233" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:233</a>.0-233.0&gt; [0x1e21260] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-233" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:233</a>.0-233.0&gt; [0x1e21380 -&gt; 0x1e5ab10] str=&#39;\cur_gotomulred2_state&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-233" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:233</a>.0-233.0&gt; [0x1e21540 -&gt; 0x1df2ce0] str=&#39;\spu_mared_red_done&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e216b0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e217d0 -&gt; 0x1e175c0] str=&#39;\tr2esmax_frm_echk&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e21b00] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e21c20 -&gt; 0x1e5a8d0] str=&#39;\cur_echk_state&#39; basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e21de0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-234" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:234</a>.0-234.0&gt; [0x1e21f20 -&gt; 0x1df2b30] str=&#39;\spu_madp_e_eq_one&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-236" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:236</a>.0-236.0&gt; [0x1e22100] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-236" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:236</a>.0-236.0&gt; [0x1e22220 -&gt; 0x1e5ac30] str=&#39;\nxt_esmax_state&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-236" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:236</a>.0-236.0&gt; [0x1e223e0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-237" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:237</a>.0-237.0&gt; [0x1e22500 -&gt; 0x1e17450] str=&#39;\tr2esmax_frm_gotomulred2&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-238" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:238</a>.0-238.0&gt; [0x1e226c0 -&gt; 0x1e175c0] str=&#39;\tr2esmax_frm_echk&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-266" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:266</a>.0-266.0&gt; [0x1e22830] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-266" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:266</a>.0-266.0&gt; [0x1e22950 -&gt; 0x1df1260] str=&#39;\spu_maexp_e_rd_oprnd_sel&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-266" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:266</a>.0-266.0&gt; [0x1e22b10] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-266" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:266</a>.0-266.0&gt; [0x1e22c30 -&gt; 0x1e16a90] str=&#39;\tr2rde_frm_idle&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-266" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:266</a>.0-266.0&gt; [0x1e22e10 -&gt; 0x1e16c00] str=&#39;\tr2rde_frm_esmax&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-267" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:267</a>.0-267.0&gt; [0x1e22fa0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-267" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:267</a>.0-267.0&gt; [0x1e230c0 -&gt; 0x1df20d0] str=&#39;\spu_maexp_memren&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-267" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:267</a>.0-267.0&gt; [0x1e23280 -&gt; 0x1df1260] str=&#39;\spu_maexp_e_rd_oprnd_sel&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-269" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:269</a>.0-269.0&gt; [0x1e233f0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-269" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:269</a>.0-269.0&gt; [0x1e23510 -&gt; 0x1df1660] str=&#39;\spu_maexp_shift_e&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-269" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:269</a>.0-269.0&gt; [0x1e236d0 -&gt; 0x1e5ac30] str=&#39;\nxt_esmax_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:271</a>.0-271.0&gt; [0x1e23840] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:271</a>.0-271.0&gt; [0x1e23960 -&gt; 0x1df1830] str=&#39;\spu_maexp_e_data_wen&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:271</a>.0-271.0&gt; [0x1e23b20] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:271</a>.0-271.0&gt; [0x1e23c80 -&gt; 0x1e17730] str=&#39;\cur_rde_state&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-271" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:271</a>.0-271.0&gt; [0x1e23e60 -&gt; 0x1e5ac30] str=&#39;\nxt_esmax_state&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:274</a>.0-274.0&gt; [0x1e16ee0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:274</a>.0-274.0&gt; [0x1e243b0 -&gt; 0x1df19e0] str=&#39;\spu_maexp_incr_es_ptr&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:274</a>.0-274.0&gt; [0x1e244d0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:274</a>.0-274.0&gt; [0x1e245f0 -&gt; 0x1e16c00] str=&#39;\tr2rde_frm_esmax&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-274" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:274</a>.0-274.0&gt; [0x1e24710 -&gt; 0x1e170f0] str=&#39;\tr2gotomulred1_frm_esmax&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-276" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:276</a>.0-276.0&gt; [0x1e24830] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-276" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:276</a>.0-276.0&gt; [0x1e24950 -&gt; 0x1df1b70] str=&#39;\spu_maexp_es_max_init&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-276" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:276</a>.0-276.0&gt; [0x1e24a70 -&gt; 0x1e16a90] str=&#39;\tr2rde_frm_idle&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-278" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:278</a>.0-278.0&gt; [0x1e24d50] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-278" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:278</a>.0-278.0&gt; [0x1e24e70 -&gt; 0x1df1d20] str=&#39;\spu_maexp_es_e_ptr_rst&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-278" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:278</a>.0-278.0&gt; [0x1e25030 -&gt; 0x1e17cf0] str=&#39;\state_reset&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:286</a>.0-286.0&gt; [0x1e25310] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:286</a>.0-286.0&gt; [0x1e25430 -&gt; 0x1df2280] str=&#39;\spu_maexp_start_mulred_aequb&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:286</a>.0-286.0&gt; [0x1e255f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:286</a>.0-286.0&gt; [0x1e25710 -&gt; 0x1e16d70] str=&#39;\tr2gotomulred1_frm_rde&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-286" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:286</a>.0-286.0&gt; [0x1e258d0 -&gt; 0x1e170f0] str=&#39;\tr2gotomulred1_frm_esmax&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:287</a>.0-287.0&gt; [0x1e25a40] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:287</a>.0-287.0&gt; [0x1e25b60 -&gt; 0x1df24c0] str=&#39;\spu_maexp_start_mulred_anoteqb&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-287" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:287</a>.0-287.0&gt; [0x1e25d70 -&gt; 0x1e17330] str=&#39;\tr2gotomulred2_frm_echk&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5d280] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5d3a0] str=&#39;\si&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5d4c0] str=&#39;\so&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5a210] str=&#39;\nxt_idle_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5a330] str=&#39;\cur_idle_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5a450] str=&#39;\nxt_rde_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5a570] str=&#39;\nxt_gotomulred1_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5a690] str=&#39;\cur_gotomulred1_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5a7b0] str=&#39;\nxt_echk_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5a8d0] str=&#39;\cur_echk_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5a9f0] str=&#39;\nxt_gotomulred2_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5ab10] str=&#39;\cur_gotomulred2_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5ac30] str=&#39;\nxt_esmax_state&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-0" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:0</a>.0-0.0&gt; [0x1e5ad50] str=&#39;\cur_esmax_state&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>: Warning: Identifier `&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>: Warning: Identifier `\si&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-103" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:103</a>: Warning: Identifier `\so&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>: Warning: Identifier `\nxt_idle_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-132" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:132</a>: Warning: Identifier `\cur_idle_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-137" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:137</a>: Warning: Identifier `\nxt_rde_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>: Warning: Identifier `\nxt_gotomulred1_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-142" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:142</a>: Warning: Identifier `\cur_gotomulred1_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>: Warning: Identifier `\nxt_echk_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-147" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:147</a>: Warning: Identifier `\cur_echk_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>: Warning: Identifier `\nxt_gotomulred2_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-152" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:152</a>: Warning: Identifier `\cur_gotomulred2_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>: Warning: Identifier `\nxt_esmax_state&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/spu_maexp.v.html#l-157" target="file-frame">third_party/tests/utd-sv/spu_maexp.v:157</a>: Warning: Identifier `\cur_esmax_state&#39; is implicitly declared.
Generating RTLIL representation for module `\work_spu_maexp::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df6190] str=&#39;\work_spu_maexp::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df62b0] str=&#39;\din&#39; port=30
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df63f0] str=&#39;\q&#39; port=31
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df6530] str=&#39;\clk&#39; port=32
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df6650] str=&#39;\se&#39; port=33
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df6770] str=&#39;\si&#39; port=34
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df68e0] str=&#39;\so&#39; port=35
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df6190] str=&#39;\work_spu_maexp::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df62b0] str=&#39;\din&#39; basic_prep port=30 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df63f0] str=&#39;\q&#39; basic_prep port=31 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df6530] str=&#39;\clk&#39; basic_prep port=32 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df6650] str=&#39;\se&#39; basic_prep port=33 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df6770] str=&#39;\si&#39; basic_prep port=34 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df68e0] str=&#39;\so&#39; basic_prep port=35 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_spu_maexp::dffr_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df7fd0] str=&#39;\work_spu_maexp::dffr_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df80f0] str=&#39;\din&#39; port=36
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8230] str=&#39;\q&#39; port=37
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8370] str=&#39;\rst&#39; port=38
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8490] str=&#39;\clk&#39; port=39
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df85b0] str=&#39;\se&#39; port=40
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8720] str=&#39;\si&#39; port=41
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8840] str=&#39;\so&#39; port=42
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df7fd0] str=&#39;\work_spu_maexp::dffr_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df80f0] str=&#39;\din&#39; basic_prep port=36 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8230] str=&#39;\q&#39; basic_prep port=37 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8370] str=&#39;\rst&#39; basic_prep port=38 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8490] str=&#39;\clk&#39; basic_prep port=39 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df85b0] str=&#39;\se&#39; basic_prep port=40 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8720] str=&#39;\si&#39; basic_prep port=41 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df8840] str=&#39;\so&#39; basic_prep port=42 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_spu_maexp::dffre_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df3ae0] str=&#39;\work_spu_maexp::dffre_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df3c20] str=&#39;\din&#39; port=22
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df3da0] str=&#39;\q&#39; port=23
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df3ee0] str=&#39;\en&#39; port=24
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df4000] str=&#39;\rst&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df4120] str=&#39;\clk&#39; port=26
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df4290] str=&#39;\se&#39; port=27
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df43b0] str=&#39;\si&#39; port=28
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df44d0] str=&#39;\so&#39; port=29
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df3ae0] str=&#39;\work_spu_maexp::dffre_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df3c20] str=&#39;\din&#39; basic_prep port=22 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df3da0] str=&#39;\q&#39; basic_prep port=23 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df3ee0] str=&#39;\en&#39; basic_prep port=24 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df4000] str=&#39;\rst&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df4120] str=&#39;\clk&#39; basic_prep port=26 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df4290] str=&#39;\se&#39; basic_prep port=27 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df43b0] str=&#39;\si&#39; basic_prep port=28 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1df44d0] str=&#39;\so&#39; basic_prep port=29 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_spu_maexp::dffr_s&#39; referenced in module `work_spu_maexp&#39; in cell `esmax_state_ff&#39; does not have a port named &#39;so&#39;.

</pre>
</body>