

================================================================
== Vitis HLS Report for 'exp_17_9_s'
================================================================
* Date:           Thu Aug 29 18:13:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.867 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %x"   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_l_int = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x_read, i32 8, i32 11"   --->   Operation 8 'partselect' 'x_l_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i17 %x_read"   --->   Operation 9 'trunc' 'trunc_ln594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln594, i3 0"   --->   Operation 10 'bitconcatenate' 'x_l_fract' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 16"   --->   Operation 11 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 11"   --->   Operation 12 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%overf = xor i1 %p_Result_s, i1 %p_Result_8"   --->   Operation 13 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 12"   --->   Operation 14 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%xor_ln176 = xor i1 %p_Result_s, i1 %p_Result_9"   --->   Operation 15 'xor' 'xor_ln176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 13"   --->   Operation 16 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%xor_ln176_1 = xor i1 %p_Result_s, i1 %p_Result_10"   --->   Operation 17 'xor' 'xor_ln176_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 14"   --->   Operation 18 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%xor_ln176_2 = xor i1 %p_Result_s, i1 %p_Result_11"   --->   Operation 19 'xor' 'xor_ln176_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x_read, i32 15"   --->   Operation 20 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%xor_ln176_3 = xor i1 %p_Result_s, i1 %p_Result_12"   --->   Operation 21 'xor' 'xor_ln176_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%icmp_ln1653 = icmp_eq  i4 %x_l_int, i4 7"   --->   Operation 22 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.94ns)   --->   "%icmp_ln1649 = icmp_ugt  i11 %x_l_fract, i11 1280"   --->   Operation 23 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%and_ln202 = and i1 %icmp_ln1653, i1 %icmp_ln1649" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 24 'and' 'and_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x_read, i32 7, i32 10"   --->   Operation 25 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %x_read, i32 2, i32 6"   --->   Operation 26 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln594_1 = trunc i17 %x_read"   --->   Operation 27 'trunc' 'trunc_ln594_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln594_1, i3 0"   --->   Operation 28 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i5 %tmp_33"   --->   Operation 29 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%f_x_lsb_table_V_addr = getelementptr i11 %f_x_lsb_table_V, i64 0, i64 %zext_ln541" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 30 'getelementptr' 'f_x_lsb_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%f_x_lsb_V = load i5 %f_x_lsb_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 31 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i5 %tmp_32"   --->   Operation 32 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_V_addr = getelementptr i25 %exp_x_msb_2_m_1_table_V, i64 0, i64 %zext_ln541_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 33 'getelementptr' 'exp_x_msb_2_m_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.67ns)   --->   "%exp_x_msb_2_m_1_V = load i5 %exp_x_msb_2_m_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 34 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%or_ln202 = or i1 %overf, i1 %xor_ln176_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 35 'or' 'or_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln202_1 = or i1 %or_ln202, i1 %xor_ln176" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 36 'or' 'or_ln202_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%or_ln202_2 = or i1 %xor_ln176_3, i1 %and_ln202" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 37 'or' 'or_ln202_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln202_3 = or i1 %or_ln202_2, i1 %xor_ln176_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 38 'or' 'or_ln202_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 39 [1/2] (0.67ns)   --->   "%f_x_lsb_V = load i5 %f_x_lsb_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 39 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11, i2 %trunc_ln594_1, i5 0, i11 %f_x_lsb_V"   --->   Operation 40 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.67ns)   --->   "%exp_x_msb_2_m_1_V = load i5 %exp_x_msb_2_m_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 41 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i25 %exp_x_msb_2_m_1_V"   --->   Operation 42 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i18 %p_Result_20"   --->   Operation 43 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i43 %zext_ln1271, i43 %zext_ln1273"   --->   Operation 44 'mul' 'r_V_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 45 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i43 %zext_ln1271, i43 %zext_ln1273"   --->   Operation 45 'mul' 'r_V_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 46 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i43 %zext_ln1271, i43 %zext_ln1273"   --->   Operation 46 'mul' 'r_V_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %p_Result_s, i4 %tmp"   --->   Operation 47 'bitconcatenate' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_3 = mul i43 %zext_ln1271, i43 %zext_ln1273"   --->   Operation 48 'mul' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %r_V_3, i32 24, i32 42"   --->   Operation 49 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i19 %trunc_ln1"   --->   Operation 50 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1, i2 %trunc_ln594_1, i5 0, i11 %f_x_lsb_V, i1 0"   --->   Operation 51 'bitconcatenate' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i19 %rhs_1"   --->   Operation 52 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.88ns)   --->   "%ret_V = add i20 %zext_ln813_4, i20 %zext_ln1347"   --->   Operation 53 'add' 'ret_V' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i20 %ret_V"   --->   Operation 54 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.94ns)   --->   "%exp_x_msb_2_lsb_m_1_V = add i25 %exp_x_msb_2_m_1_V, i25 %zext_ln813"   --->   Operation 55 'add' 'exp_x_msb_2_lsb_m_1_V' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i5 %p_Result_19"   --->   Operation 56 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i25 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln541_2" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 57 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (0.67ns)   --->   "%exp_x_msb_1_V = load i5 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 58 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 5.86>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:41]   --->   Operation 59 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%y_V = xor i1 %p_Result_s, i1 1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:203]   --->   Operation 60 'xor' 'y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%select_ln190 = select i1 %y_V, i22 4194303, i22 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:190]   --->   Operation 61 'select' 'select_ln190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/2] (0.67ns)   --->   "%exp_x_msb_1_V = load i5 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 62 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i25 %exp_x_msb_1_V"   --->   Operation 63 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i25 %exp_x_msb_2_lsb_m_1_V"   --->   Operation 64 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (3.10ns)   --->   "%r_V = mul i50 %zext_ln1273_1, i50 %zext_ln1271_1"   --->   Operation 65 'mul' 'r_V' <Predicate = true> <Delay = 3.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%y_lo_s_V = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %r_V, i32 25, i32 49"   --->   Operation 66 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.94ns)   --->   "%y_l_V = add i25 %exp_x_msb_1_V, i25 %y_lo_s_V"   --->   Operation 67 'add' 'y_l_V' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%y_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l_V, i32 3, i32 24"   --->   Operation 68 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_49)   --->   "%or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 69 'or' 'or_ln202_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.34ns) (out node of the LUT)   --->   "%p_Val2_49 = select i1 %or_ln202_4, i22 %select_ln190, i22 %y_V_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 70 'select' 'p_Val2_49' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %p_Val2_49, i32 20, i32 21" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 71 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.44ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_30, i2 0" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 72 'icmp' 'overf_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %p_Val2_49, i32 19"   --->   Operation 73 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %p_Result_18, i1 %overf_1" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 74 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %p_Val2_49, i32 3, i32 18" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 75 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 65535, i16 %tmp_s" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 76 'select' 'select_ln274' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i16 %select_ln274" [/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 77 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.23ns
The critical path consists of the following:
	wire read operation ('x_read') on port 'x' [5]  (0 ns)
	'icmp' operation ('icmp_ln1649') [22]  (0.944 ns)
	'and' operation ('and_ln202', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202) [23]  (0 ns)
	'or' operation ('or_ln202_2', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202) [59]  (0 ns)
	'or' operation ('or_ln202_3', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202) [60]  (0.287 ns)

 <State 2>: 1.21ns
The critical path consists of the following:
	'load' operation ('f_x_lsb.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:230) on array 'f_x_lsb_table_V' [33]  (0.677 ns)
	'mul' operation of DSP[40] ('r.V') [40]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[40] ('r.V') [40]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[40] ('r.V') [40]  (0.535 ns)

 <State 5>: 1.83ns
The critical path consists of the following:
	'mul' operation of DSP[40] ('r.V') [40]  (0 ns)
	'add' operation ('ret.V') [45]  (0.884 ns)
	'add' operation ('exp_x_msb_2_lsb_m_1.V') [47]  (0.945 ns)

 <State 6>: 5.87ns
The critical path consists of the following:
	'load' operation ('exp_x_msb_1.V', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:261) on array 'exp_x_msb_1_table_V' [50]  (0.677 ns)
	'mul' operation ('r.V') [53]  (3.1 ns)
	'add' operation ('y_l.V') [55]  (0.945 ns)
	'select' operation ('__Val2__', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:202) [62]  (0.342 ns)
	'icmp' operation ('overf', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271) [64]  (0.446 ns)
	'or' operation ('overf', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:271) [66]  (0 ns)
	'select' operation ('select_ln274', /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:274) [68]  (0.357 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
