 
****************************************
Report : cell
Design : four_bit_select_adder
Version: Q-2019.12-SP3
Date   : Sat Nov 18 15:02:11 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
A_reg_reg[0]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
A_reg_reg[1]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
A_reg_reg[2]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
A_reg_reg[3]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[0]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[1]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[2]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
B_reg_reg[3]              DFFSR           osu05_stdcells  1584.000000
                                                                    n
Cout_reg_reg              DFFSR           osu05_stdcells  1584.000000
                                                                    n
U23                       INVX1           osu05_stdcells  144.000000
U24                       MUX2X1          osu05_stdcells  432.000000
U25                       INVX1           osu05_stdcells  144.000000
U26                       MUX2X1          osu05_stdcells  432.000000
U27                       INVX1           osu05_stdcells  144.000000
U28                       MUX2X1          osu05_stdcells  432.000000
lower_adder               two_bit_adder_0                 3024.000000
                                                                    h
sum_reg_reg[0]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
sum_reg_reg[1]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
sum_reg_reg[2]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
sum_reg_reg[3]            DFFSR           osu05_stdcells  1584.000000
                                                                    n
upper_adder_0             two_bit_adder_2                 3024.000000
                                                                    h
upper_adder_1             two_bit_adder_1                 3024.000000
                                                                    h
--------------------------------------------------------------------------------
Total 22 cells                                            31392.000000
1
