// Seed: 3115184893
module module_0 (
    output wor id_0,
    input wire id_1,
    output wand id_2,
    input supply0 id_3,
    input wand id_4,
    output tri id_5,
    input tri1 id_6,
    output wire id_7,
    input tri0 id_8,
    output supply1 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    input tri id_16,
    input supply1 id_17,
    input tri1 id_18,
    output wire id_19,
    output wire id_20,
    input supply1 id_21
);
  wire id_23;
  assign id_7 = id_4 * id_14;
  logic id_24 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3
    , id_8,
    input wor id_4,
    input wire id_5,
    input supply0 id_6
);
  wire id_9 = id_0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_0,
      id_5,
      id_2,
      id_6,
      id_2,
      id_3,
      id_2,
      id_2,
      id_0,
      id_5,
      id_1,
      id_3,
      id_0,
      id_6,
      id_4,
      id_1,
      id_2,
      id_2,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
