// Seed: 2746730747
module module_0;
  assign id_1[1] = id_1;
  assign module_2.id_12 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4#(.id_7(1)) = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wand id_0,
    input  tri  id_1,
    output tri  id_2,
    output tri0 id_3,
    input  tri  id_4,
    input  wor  id_5,
    input  wand id_6,
    output tri0 id_7,
    input  tri1 id_8,
    input  wor  id_9,
    input  tri  id_10,
    output tri0 id_11,
    input  tri  id_12,
    input  wire id_13,
    output tri  id_14,
    input  wire id_15
);
  id_17(
      .id_0(1), .id_1(id_13)
  );
  module_0 modCall_1 ();
endmodule
