Simulator report for hw_5_1
Mon May 26 15:39:54 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.4 us       ;
; Simulation Netlist Size     ; 144 nodes    ;
; Simulation Coverage         ;      72.92 % ;
; Total Number of Transitions ; 1356         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX7000S     ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      72.92 % ;
; Total nodes checked                                 ; 144          ;
; Total output ports checked                          ; 144          ;
; Total output ports with complete 1/0-value coverage ; 105          ;
; Total output ports with no 1/0-value coverage       ; 39           ;
; Total output ports with no 1-value coverage         ; 39           ;
; Total output ports with no 0-value coverage         ; 39           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                  ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; Node Name                                                                   ; Output Port Name                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+
; |hw_5_1|count~4                                                             ; |hw_5_1|count~4                                                             ; out              ;
; |hw_5_1|count~5                                                             ; |hw_5_1|count~5                                                             ; out              ;
; |hw_5_1|count~6                                                             ; |hw_5_1|count~6                                                             ; out              ;
; |hw_5_1|count~7                                                             ; |hw_5_1|count~7                                                             ; out              ;
; |hw_5_1|count~8                                                             ; |hw_5_1|count~8                                                             ; out              ;
; |hw_5_1|count~9                                                             ; |hw_5_1|count~9                                                             ; out              ;
; |hw_5_1|count~10                                                            ; |hw_5_1|count~10                                                            ; out              ;
; |hw_5_1|count~11                                                            ; |hw_5_1|count~11                                                            ; out              ;
; |hw_5_1|count~12                                                            ; |hw_5_1|count~12                                                            ; out              ;
; |hw_5_1|count~13                                                            ; |hw_5_1|count~13                                                            ; out              ;
; |hw_5_1|count~14                                                            ; |hw_5_1|count~14                                                            ; out              ;
; |hw_5_1|count~15                                                            ; |hw_5_1|count~15                                                            ; out              ;
; |hw_5_1|count~16                                                            ; |hw_5_1|count~16                                                            ; out              ;
; |hw_5_1|count~17                                                            ; |hw_5_1|count~17                                                            ; out              ;
; |hw_5_1|count~18                                                            ; |hw_5_1|count~18                                                            ; out              ;
; |hw_5_1|count~19                                                            ; |hw_5_1|count~19                                                            ; out              ;
; |hw_5_1|count~20                                                            ; |hw_5_1|count~20                                                            ; out              ;
; |hw_5_1|count~21                                                            ; |hw_5_1|count~21                                                            ; out              ;
; |hw_5_1|count[0]                                                            ; |hw_5_1|count[0]                                                            ; regout           ;
; |hw_5_1|count[3]                                                            ; |hw_5_1|count[3]                                                            ; regout           ;
; |hw_5_1|count[2]                                                            ; |hw_5_1|count[2]                                                            ; regout           ;
; |hw_5_1|count[1]                                                            ; |hw_5_1|count[1]                                                            ; regout           ;
; |hw_5_1|count~22                                                            ; |hw_5_1|count~22                                                            ; out              ;
; |hw_5_1|WideOr0                                                             ; |hw_5_1|WideOr0                                                             ; out0             ;
; |hw_5_1|WideOr1                                                             ; |hw_5_1|WideOr1                                                             ; out0             ;
; |hw_5_1|count~23                                                            ; |hw_5_1|count~23                                                            ; out              ;
; |hw_5_1|WideOr2                                                             ; |hw_5_1|WideOr2                                                             ; out0             ;
; |hw_5_1|WideOr3                                                             ; |hw_5_1|WideOr3                                                             ; out0             ;
; |hw_5_1|WideOr4                                                             ; |hw_5_1|WideOr4                                                             ; out0             ;
; |hw_5_1|up_dn                                                               ; |hw_5_1|up_dn                                                               ; out              ;
; |hw_5_1|hold                                                                ; |hw_5_1|hold                                                                ; out              ;
; |hw_5_1|reset                                                               ; |hw_5_1|reset                                                               ; out              ;
; |hw_5_1|clock                                                               ; |hw_5_1|clock                                                               ; out              ;
; |hw_5_1|cnt[0]                                                              ; |hw_5_1|cnt[0]                                                              ; pin_out          ;
; |hw_5_1|cnt[1]                                                              ; |hw_5_1|cnt[1]                                                              ; pin_out          ;
; |hw_5_1|cnt[2]                                                              ; |hw_5_1|cnt[2]                                                              ; pin_out          ;
; |hw_5_1|cnt[3]                                                              ; |hw_5_1|cnt[3]                                                              ; pin_out          ;
; |hw_5_1|cnt[4]                                                              ; |hw_5_1|cnt[4]                                                              ; pin_out          ;
; |hw_5_1|Decoder0~0                                                          ; |hw_5_1|Decoder0~0                                                          ; out              ;
; |hw_5_1|Decoder0~1                                                          ; |hw_5_1|Decoder0~1                                                          ; out              ;
; |hw_5_1|Decoder0~2                                                          ; |hw_5_1|Decoder0~2                                                          ; out              ;
; |hw_5_1|Decoder0~3                                                          ; |hw_5_1|Decoder0~3                                                          ; out              ;
; |hw_5_1|Decoder0~4                                                          ; |hw_5_1|Decoder0~4                                                          ; out              ;
; |hw_5_1|Decoder0~5                                                          ; |hw_5_1|Decoder0~5                                                          ; out              ;
; |hw_5_1|Decoder0~6                                                          ; |hw_5_1|Decoder0~6                                                          ; out              ;
; |hw_5_1|Decoder0~7                                                          ; |hw_5_1|Decoder0~7                                                          ; out              ;
; |hw_5_1|Decoder0~8                                                          ; |hw_5_1|Decoder0~8                                                          ; out              ;
; |hw_5_1|LessThan0~0                                                         ; |hw_5_1|LessThan0~0                                                         ; out0             ;
; |hw_5_1|LessThan0~1                                                         ; |hw_5_1|LessThan0~1                                                         ; out0             ;
; |hw_5_1|LessThan0~2                                                         ; |hw_5_1|LessThan0~2                                                         ; out0             ;
; |hw_5_1|LessThan0~3                                                         ; |hw_5_1|LessThan0~3                                                         ; out0             ;
; |hw_5_1|LessThan1~0                                                         ; |hw_5_1|LessThan1~0                                                         ; out0             ;
; |hw_5_1|LessThan1~1                                                         ; |hw_5_1|LessThan1~1                                                         ; out0             ;
; |hw_5_1|LessThan1~2                                                         ; |hw_5_1|LessThan1~2                                                         ; out0             ;
; |hw_5_1|LessThan2~0                                                         ; |hw_5_1|LessThan2~0                                                         ; out0             ;
; |hw_5_1|LessThan2~1                                                         ; |hw_5_1|LessThan2~1                                                         ; out0             ;
; |hw_5_1|LessThan2~2                                                         ; |hw_5_1|LessThan2~2                                                         ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[4]               ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[4]               ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~0                 ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~0                 ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g4~0                ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g4~0                ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[3]     ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[3]     ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~4                 ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~4                 ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2 ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2 ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[4]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; Node Name                                                               ; Output Port Name                                                        ; Output Port Type ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[4]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[4]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0         ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0         ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]          ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]          ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2         ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2         ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]          ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]          ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3         ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3         ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]          ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]          ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[4]~4         ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[4]~4         ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[4]          ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[4]          ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[3]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[3]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0] ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0] ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2             ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2             ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; out0             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; Node Name                                                               ; Output Port Name                                                        ; Output Port Type ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[4]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[4]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]   ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0         ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0         ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]          ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]          ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2         ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2         ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]          ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]          ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3         ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3         ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]          ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]          ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[4]~4         ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[4]~4         ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[4]          ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[4]          ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[3]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[3]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]           ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0] ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0] ; out0             ;
; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2             ; |hw_5_1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2             ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0 ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]   ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0         ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]          ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]           ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0            ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2             ; out0             ;
; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; |hw_5_1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3             ; out0             ;
+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon May 26 15:39:54 2014
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off hw_5_1 -c hw_5_1
Info: Using vector source file "S:/My Documents/DavidHouston/EE133/Homework/HW5/PART1/hw_5_1.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      72.92 %
Info: Number of transitions in simulation is 1356
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 129 megabytes
    Info: Processing ended: Mon May 26 15:39:54 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


