

================================================================
== Vitis HLS Report for 'VITIS_LOOP_132_4_proc31_Pipeline_VITIS_LOOP_132_4'
================================================================
* Date:           Mon Sep  4 23:11:29 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_4  |       10|       10|         8|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_110, void @empty_17, i32 0, i32 0, void @empty_31, i32 0, i32 0, void @empty_31, void @empty_31, void @empty_31, i32 0, i32 0, i32 0, i32 0, void @empty_31, void @empty_31, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ii_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii_load"   --->   Operation 13 'read' 'ii_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_66_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tmp_66"   --->   Operation 14 'read' 'tmp_66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc74.1.i.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_56 = load i3 %j" [gemm_systolic_array.cpp:132]   --->   Operation 17 'load' 'j_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.13ns)   --->   "%icmp_ln132 = icmp_eq  i3 %j_56, i3 4" [gemm_systolic_array.cpp:132]   --->   Operation 18 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.65ns)   --->   "%add_ln132 = add i3 %j_56, i3 1" [gemm_systolic_array.cpp:132]   --->   Operation 20 'add' 'add_ln132' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %for.inc74.1.split.i.i.i, void %VITIS_LOOP_132_4_proc31.exit.exitStub" [gemm_systolic_array.cpp:132]   --->   Operation 21 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i3 %j_56" [gemm_systolic_array.cpp:132]   --->   Operation 22 'zext' 'zext_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%add_ln134 = add i6 %tmp_66_read, i6 %zext_ln132" [gemm_systolic_array.cpp:134]   --->   Operation 23 'add' 'add_ln134' <Predicate = (!icmp_ln132)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %ii_load_read, i6 %add_ln134" [gemm_systolic_array.cpp:134]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %tmp_s" [gemm_systolic_array.cpp:134]   --->   Operation 25 'zext' 'zext_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln134" [gemm_systolic_array.cpp:134]   --->   Operation 26 'getelementptr' 'C_1_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%C_1_load = load i8 %C_1_addr" [gemm_systolic_array.cpp:134]   --->   Operation 27 'load' 'C_1_load' <Predicate = (!icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln132 = store i3 %add_ln132, i3 %j" [gemm_systolic_array.cpp:132]   --->   Operation 28 'store' 'store_ln132' <Predicate = (!icmp_ln132)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 29 [1/1] (3.63ns)   --->   "%block_C_drainer_110_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %block_C_drainer_110" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'block_C_drainer_110_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%C_1_load = load i8 %C_1_addr" [gemm_systolic_array.cpp:134]   --->   Operation 30 'load' 'C_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %block_C_drainer_110_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [5/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_load, i32 %tmp" [gemm_systolic_array.cpp:134]   --->   Operation 32 'fadd' 'add73_1_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 33 [4/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_load, i32 %tmp" [gemm_systolic_array.cpp:134]   --->   Operation 33 'fadd' 'add73_1_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 34 [3/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_load, i32 %tmp" [gemm_systolic_array.cpp:134]   --->   Operation 34 'fadd' 'add73_1_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 35 [2/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_load, i32 %tmp" [gemm_systolic_array.cpp:134]   --->   Operation 35 'fadd' 'add73_1_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 36 [1/5] (7.25ns)   --->   "%add73_1_i_i_i = fadd i32 %C_1_load, i32 %tmp" [gemm_systolic_array.cpp:134]   --->   Operation 36 'fadd' 'add73_1_i_i_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln133 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [gemm_systolic_array.cpp:133]   --->   Operation 37 'specpipeline' 'specpipeline_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [gemm_systolic_array.cpp:132]   --->   Operation 38 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln134 = store i32 %add73_1_i_i_i, i8 %C_1_addr" [gemm_systolic_array.cpp:134]   --->   Operation 39 'store' 'store_ln134' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln132 = br void %for.inc74.1.i.i.i" [gemm_systolic_array.cpp:132]   --->   Operation 40 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.08ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j', gemm_systolic_array.cpp:132) on local variable 'j' [12]  (0 ns)
	'add' operation ('add_ln134', gemm_systolic_array.cpp:134) [23]  (1.83 ns)
	'getelementptr' operation ('C_1_addr', gemm_systolic_array.cpp:134) [26]  (0 ns)
	'load' operation ('C_1_load', gemm_systolic_array.cpp:134) on array 'C_1' [27]  (3.25 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo read operation ('block_C_drainer_110_read', /opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'block_C_drainer_110' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [21]  (3.63 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_1_i_i_i', gemm_systolic_array.cpp:134) [28]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_1_i_i_i', gemm_systolic_array.cpp:134) [28]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_1_i_i_i', gemm_systolic_array.cpp:134) [28]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_1_i_i_i', gemm_systolic_array.cpp:134) [28]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add73_1_i_i_i', gemm_systolic_array.cpp:134) [28]  (7.26 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln134', gemm_systolic_array.cpp:134) of variable 'add73_1_i_i_i', gemm_systolic_array.cpp:134 on array 'C_1' [29]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
