// Verilog memory initialization from: build/fibonacci_test.bin
// Generated by bin_to_verilog_mem.py
// Base address: 0x00000000

fe010113
00100713
00e12223
00e12423
00200713
00e12623
00300713
00e12823
00500713
00e12a23
00800713
00010793
00e12c23
00001637
00d00713
00012023
00e12e23
02010593
40f60633
0007a683
00f60733
00478793
00d72023
feb798e3
12345737
000017b7
67870713
02e7a023
0000006f

// End of program (116 bytes, 29 words)
