
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_sim-signal_f5e13770_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	f1a1b508 			; <UNDEFINED> instruction: 0xf1a1b508
   4:	2b080340 	blcs	0x200d0c
   8:	4a06d804 	bmi	0x1b6020
   c:	f852447a 			; <UNDEFINED> instruction: 0xf852447a
  10:	bd080023 	stclt	0, cr0, [r8, #-140]	; 0xffffff74
  14:	4904460a 	stmdbmi	r4, {r1, r3, r9, sl, lr}
  18:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  1c:	2001fffe 	strdcs	pc, [r1], -lr
  20:	bf00bd08 	svclt	0x0000bd08
  24:	00000014 	andeq	r0, r0, r4, lsl r0
  28:	0000000c 	andeq	r0, r0, ip
  2c:	3940460a 	stmdbcc	r0, {r1, r3, r9, sl, lr}^
  30:	b5082908 	strlt	r2, [r8, #-2312]	; 0xfffff6f8
  34:	4b06d805 	blmi	0x1b6050
  38:	eb03447b 	bl	0xd122c
  3c:	6a580381 	bvs	0x1600e48
  40:	4904bd08 	stmdbmi	r4, {r3, r8, sl, fp, ip, sp, pc}
  44:	f7ff4479 			; <UNDEFINED> instruction: 0xf7ff4479
  48:	2001fffe 	strdcs	pc, [r1], -lr
  4c:	bf00bd08 	svclt	0x0000bd08
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	0000000c 	andeq	r0, r0, ip
