{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649189765202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649189765202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 16:16:05 2022 " "Processing started: Tue Apr 05 16:16:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649189765202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189765202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shameem_04_10_22_ALU -c Shameem_04_10_22_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shameem_04_10_22_ALU -c Shameem_04_10_22_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189765202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649189765529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649189765529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_RS-arch " "Found design unit 1: Shameem_04_10_22_RS-arch" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771722 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_RS " "Found entity 1: Shameem_04_10_22_RS" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_rt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_rt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_RT-arch " "Found design unit 1: Shameem_04_10_22_RT-arch" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_RT " "Found entity 1: Shameem_04_10_22_RT" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_rd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_rd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_RD-arch " "Found design unit 1: Shameem_04_10_22_RD-arch" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_RD " "Found entity 1: Shameem_04_10_22_RD" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_nbitaddsubflags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_nbitaddsubflags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_NBitAddSubFlags-arch " "Found design unit 1: Shameem_04_10_22_NBitAddSubFlags-arch" {  } { { "Shameem_04_10_22_NBitAddSubFlags.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_NBitAddSubFlags.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_NBitAddSubFlags " "Found entity 1: Shameem_04_10_22_NBitAddSubFlags" {  } { { "Shameem_04_10_22_NBitAddSubFlags.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_NBitAddSubFlags.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_bitwiseoperations.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_bitwiseoperations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_BitwiseOperations-arch " "Found design unit 1: Shameem_04_10_22_BitwiseOperations-arch" {  } { { "Shameem_04_10_22_BitwiseOperations.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_BitwiseOperations.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_BitwiseOperations " "Found entity 1: Shameem_04_10_22_BitwiseOperations" {  } { { "Shameem_04_10_22_BitwiseOperations.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_BitwiseOperations.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_imm16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_imm16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_IMM16-arch " "Found design unit 1: Shameem_04_10_22_IMM16-arch" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_IMM16 " "Found entity 1: Shameem_04_10_22_IMM16" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_signextender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_signextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_SignExtender-arch " "Found design unit 1: Shameem_04_10_22_SignExtender-arch" {  } { { "Shameem_04_10_22_SignExtender.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_SignExtender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_SignExtender " "Found entity 1: Shameem_04_10_22_SignExtender" {  } { { "Shameem_04_10_22_SignExtender.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_SignExtender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_MAR-arch " "Found design unit 1: Shameem_04_10_22_MAR-arch" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_MAR " "Found entity 1: Shameem_04_10_22_MAR" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_MDR-arch " "Found design unit 1: Shameem_04_10_22_MDR-arch" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_MDR " "Found entity 1: Shameem_04_10_22_MDR" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_ALU-arch " "Found design unit 1: Shameem_04_10_22_ALU-arch" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_ALU " "Found entity 1: Shameem_04_10_22_ALU" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_3portram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_3portram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_3PortRAM-arch " "Found design unit 1: Shameem_04_10_22_3PortRAM-arch" {  } { { "Shameem_04_10_22_3PortRAM.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_3PortRAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_3PortRAM " "Found entity 1: Shameem_04_10_22_3PortRAM" {  } { { "Shameem_04_10_22_3PortRAM.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_3PortRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_InstructionRegister-arch " "Found design unit 1: Shameem_04_10_22_InstructionRegister-arch" {  } { { "Shameem_04_10_22_InstructionRegister.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_InstructionRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_InstructionRegister " "Found entity 1: Shameem_04_10_22_InstructionRegister" {  } { { "Shameem_04_10_22_InstructionRegister.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_InstructionRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shameem_04_10_22_datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shameem_04_10_22_datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shameem_04_10_22_DataMemory-arch " "Found design unit 1: Shameem_04_10_22_DataMemory-arch" {  } { { "Shameem_04_10_22_DataMemory.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_DataMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shameem_04_10_22_DataMemory " "Found entity 1: Shameem_04_10_22_DataMemory" {  } { { "Shameem_04_10_22_DataMemory.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_DataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649189771738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shameem_04_10_22_ALU " "Elaborating entity \"Shameem_04_10_22_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Shameem_04_10_22_tmp9 Shameem_04_10_22_ALU.vhd(21) " "Verilog HDL or VHDL warning at Shameem_04_10_22_ALU.vhd(21): object \"Shameem_04_10_22_tmp9\" assigned a value but never read" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Shameem_04_10_22_tmp11 Shameem_04_10_22_ALU.vhd(22) " "Verilog HDL or VHDL warning at Shameem_04_10_22_ALU.vhd(22): object \"Shameem_04_10_22_tmp11\" assigned a value but never read" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Shameem_04_10_22_tmp17 Shameem_04_10_22_ALU.vhd(23) " "Verilog HDL or VHDL warning at Shameem_04_10_22_ALU.vhd(23): object \"Shameem_04_10_22_tmp17\" assigned a value but never read" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Shameem_04_10_22_tmp18 Shameem_04_10_22_ALU.vhd(20) " "VHDL Signal Declaration warning at Shameem_04_10_22_ALU.vhd(20): used explicit default value for signal \"Shameem_04_10_22_tmp18\" because signal was never assigned a value" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Shameem_04_10_22_tmp19 Shameem_04_10_22_ALU.vhd(20) " "VHDL Signal Declaration warning at Shameem_04_10_22_ALU.vhd(20): used explicit default value for signal \"Shameem_04_10_22_tmp19\" because signal was never assigned a value" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Shameem_04_10_22_tmp20 Shameem_04_10_22_ALU.vhd(20) " "VHDL Signal Declaration warning at Shameem_04_10_22_ALU.vhd(20): used explicit default value for signal \"Shameem_04_10_22_tmp20\" because signal was never assigned a value" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Shameem_04_10_22_RToutput Shameem_04_10_22_ALU.vhd(27) " "Verilog HDL or VHDL warning at Shameem_04_10_22_ALU.vhd(27): object \"Shameem_04_10_22_RToutput\" assigned a value but never read" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Shameem_04_10_22_RDin Shameem_04_10_22_ALU.vhd(27) " "VHDL Signal Declaration warning at Shameem_04_10_22_ALU.vhd(27): used implicit default value for signal \"Shameem_04_10_22_RDin\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Shameem_04_10_22_MDRoutput Shameem_04_10_22_ALU.vhd(27) " "VHDL Signal Declaration warning at Shameem_04_10_22_ALU.vhd(27): used implicit default value for signal \"Shameem_04_10_22_MDRoutput\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_operation Shameem_04_10_22_ALU.vhd(129) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(129): signal \"Shameem_04_10_22_operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp3 Shameem_04_10_22_ALU.vhd(132) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(132): signal \"Shameem_04_10_22_tmp3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp2 Shameem_04_10_22_ALU.vhd(133) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(133): signal \"Shameem_04_10_22_tmp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp1 Shameem_04_10_22_ALU.vhd(134) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(134): signal \"Shameem_04_10_22_tmp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp6 Shameem_04_10_22_ALU.vhd(137) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(137): signal \"Shameem_04_10_22_tmp6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp5 Shameem_04_10_22_ALU.vhd(138) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(138): signal \"Shameem_04_10_22_tmp5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp4 Shameem_04_10_22_ALU.vhd(139) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(139): signal \"Shameem_04_10_22_tmp4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp8 Shameem_04_10_22_ALU.vhd(143) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(143): signal \"Shameem_04_10_22_tmp8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp7 Shameem_04_10_22_ALU.vhd(144) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(144): signal \"Shameem_04_10_22_tmp7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp10 Shameem_04_10_22_ALU.vhd(148) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(148): signal \"Shameem_04_10_22_tmp10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_tmp3 Shameem_04_10_22_ALU.vhd(149) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(149): signal \"z_tmp3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp14 Shameem_04_10_22_ALU.vhd(152) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(152): signal \"Shameem_04_10_22_tmp14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp13 Shameem_04_10_22_ALU.vhd(153) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(153): signal \"Shameem_04_10_22_tmp13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp12 Shameem_04_10_22_ALU.vhd(154) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(154): signal \"Shameem_04_10_22_tmp12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp16 Shameem_04_10_22_ALU.vhd(158) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(158): signal \"Shameem_04_10_22_tmp16\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp15 Shameem_04_10_22_ALU.vhd(159) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(159): signal \"Shameem_04_10_22_tmp15\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp20 Shameem_04_10_22_ALU.vhd(162) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(162): signal \"Shameem_04_10_22_tmp20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp19 Shameem_04_10_22_ALU.vhd(163) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(163): signal \"Shameem_04_10_22_tmp19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp18 Shameem_04_10_22_ALU.vhd(164) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(164): signal \"Shameem_04_10_22_tmp18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp20 Shameem_04_10_22_ALU.vhd(167) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(167): signal \"Shameem_04_10_22_tmp20\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp19 Shameem_04_10_22_ALU.vhd(168) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(168): signal \"Shameem_04_10_22_tmp19\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_tmp18 Shameem_04_10_22_ALU.vhd(169) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(169): signal \"Shameem_04_10_22_tmp18\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_MARoutput Shameem_04_10_22_ALU.vhd(171) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(171): signal \"Shameem_04_10_22_MARoutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_MDRoutput Shameem_04_10_22_ALU.vhd(173) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(173): signal \"Shameem_04_10_22_MDRoutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_04_10_22_RDoutput Shameem_04_10_22_ALU.vhd(127) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(127): inferring latch(es) for signal or variable \"Shameem_04_10_22_RDoutput\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_04_10_22_O Shameem_04_10_22_ALU.vhd(127) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(127): inferring latch(es) for signal or variable \"Shameem_04_10_22_O\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_04_10_22_N Shameem_04_10_22_ALU.vhd(127) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(127): inferring latch(es) for signal or variable \"Shameem_04_10_22_N\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_04_10_22_Z Shameem_04_10_22_ALU.vhd(127) " "VHDL Process Statement warning at Shameem_04_10_22_ALU.vhd(127): inferring latch(es) for signal or variable \"Shameem_04_10_22_Z\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_Z Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_Z\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_N Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_N\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_O Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_O\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[0\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[0\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[1\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[1\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[2\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[2\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[3\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[3\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[4\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[4\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[5\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[5\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[6\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[6\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[7\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[7\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[8\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[8\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[9\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[9\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[10\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[10\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[11\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[11\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[12\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[12\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[13\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[13\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[14\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[14\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[15\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[15\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[16\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[16\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[17\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[17\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[18\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[18\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[19\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[19\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[20\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[20\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[21\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[21\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[22\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[22\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[23\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[23\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[24\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[24\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[25\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[25\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[26\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[26\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[27\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[27\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[28\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[28\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[29\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[29\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[30\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[30\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_RDoutput\[31\] Shameem_04_10_22_ALU.vhd(127) " "Inferred latch for \"Shameem_04_10_22_RDoutput\[31\]\" at Shameem_04_10_22_ALU.vhd(127)" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_04_10_22_RD Shameem_04_10_22_RD:RD " "Elaborating entity \"Shameem_04_10_22_RD\" for hierarchy \"Shameem_04_10_22_RD:RD\"" {  } { { "Shameem_04_10_22_ALU.vhd" "RD" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_04_10_22_result Shameem_04_10_22_RD.vhd(22) " "VHDL Process Statement warning at Shameem_04_10_22_RD.vhd(22): inferring latch(es) for signal or variable \"Shameem_04_10_22_result\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[0\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[0\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[1\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[1\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[2\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[2\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[3\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[3\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[4\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[4\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[5\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[5\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[6\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[6\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[7\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[7\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[8\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[8\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[9\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[9\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[10\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[10\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[11\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[11\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[12\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[12\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[13\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[13\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[14\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[14\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[15\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[15\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[16\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[16\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[17\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[17\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[18\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[18\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[19\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[19\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[20\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[20\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[21\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[21\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[22\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[22\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[23\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[23\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[24\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[24\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[25\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[25\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[26\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[26\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[27\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[27\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[28\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[28\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[29\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[29\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[30\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[30\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[31\] Shameem_04_10_22_RD.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[31\]\" at Shameem_04_10_22_RD.vhd(22)" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RD:RD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_04_10_22_RS Shameem_04_10_22_RS:RS " "Elaborating entity \"Shameem_04_10_22_RS\" for hierarchy \"Shameem_04_10_22_RS:RS\"" {  } { { "Shameem_04_10_22_ALU.vhd" "RS" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_04_10_22_result Shameem_04_10_22_RS.vhd(23) " "VHDL Process Statement warning at Shameem_04_10_22_RS.vhd(23): inferring latch(es) for signal or variable \"Shameem_04_10_22_result\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[0\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[0\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[1\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[1\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[2\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[2\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[3\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[3\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[4\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[4\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[5\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[5\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[6\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[6\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[7\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[7\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[8\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[8\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[9\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[9\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[10\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[10\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[11\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[11\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[12\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[12\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[13\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[13\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[14\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[14\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[15\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[15\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[16\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[16\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[17\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[17\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[18\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[18\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[19\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[19\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[20\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[20\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[21\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[21\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[22\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[22\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[23\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[23\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[24\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[24\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[25\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[25\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[26\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[26\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[27\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[27\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[28\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[28\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[29\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[29\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[30\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[30\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[31\] Shameem_04_10_22_RS.vhd(23) " "Inferred latch for \"Shameem_04_10_22_result\[31\]\" at Shameem_04_10_22_RS.vhd(23)" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771769 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RS:RS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_04_10_22_IMM16 Shameem_04_10_22_IMM16:IMM " "Elaborating entity \"Shameem_04_10_22_IMM16\" for hierarchy \"Shameem_04_10_22_IMM16:IMM\"" {  } { { "Shameem_04_10_22_ALU.vhd" "IMM" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_04_10_22_out Shameem_04_10_22_IMM16.vhd(22) " "VHDL Process Statement warning at Shameem_04_10_22_IMM16.vhd(22): inferring latch(es) for signal or variable \"Shameem_04_10_22_out\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[0\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[0\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[1\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[1\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[2\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[2\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[3\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[3\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[4\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[4\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[5\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[5\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[6\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[6\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[7\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[7\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[8\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[8\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[9\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[9\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[10\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[10\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[11\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[11\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[12\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[12\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[13\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[13\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[14\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[14\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_out\[15\] Shameem_04_10_22_IMM16.vhd(22) " "Inferred latch for \"Shameem_04_10_22_out\[15\]\" at Shameem_04_10_22_IMM16.vhd(22)" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_IMM16:IMM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_04_10_22_SignExtender Shameem_04_10_22_SignExtender:Extension " "Elaborating entity \"Shameem_04_10_22_SignExtender\" for hierarchy \"Shameem_04_10_22_SignExtender:Extension\"" {  } { { "Shameem_04_10_22_ALU.vhd" "Extension" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_04_10_22_BitwiseOperations Shameem_04_10_22_BitwiseOperations:BitOperation " "Elaborating entity \"Shameem_04_10_22_BitwiseOperations\" for hierarchy \"Shameem_04_10_22_BitwiseOperations:BitOperation\"" {  } { { "Shameem_04_10_22_ALU.vhd" "BitOperation" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_imm Shameem_04_10_22_BitwiseOperations.vhd(28) " "VHDL Process Statement warning at Shameem_04_10_22_BitwiseOperations.vhd(28): signal \"Shameem_04_10_22_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_BitwiseOperations.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_BitwiseOperations.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_BitwiseOperations:BitOperation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_imm Shameem_04_10_22_BitwiseOperations.vhd(30) " "VHDL Process Statement warning at Shameem_04_10_22_BitwiseOperations.vhd(30): signal \"Shameem_04_10_22_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_BitwiseOperations.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_BitwiseOperations.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_BitwiseOperations:BitOperation"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Shameem_04_10_22_imm Shameem_04_10_22_BitwiseOperations.vhd(32) " "VHDL Process Statement warning at Shameem_04_10_22_BitwiseOperations.vhd(32): signal \"Shameem_04_10_22_imm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Shameem_04_10_22_BitwiseOperations.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_BitwiseOperations.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_BitwiseOperations:BitOperation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_04_10_22_NBitAddSubFlags Shameem_04_10_22_NBitAddSubFlags:add " "Elaborating entity \"Shameem_04_10_22_NBitAddSubFlags\" for hierarchy \"Shameem_04_10_22_NBitAddSubFlags:add\"" {  } { { "Shameem_04_10_22_ALU.vhd" "add" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_04_10_22_MAR Shameem_04_10_22_MAR:MAR " "Elaborating entity \"Shameem_04_10_22_MAR\" for hierarchy \"Shameem_04_10_22_MAR:MAR\"" {  } { { "Shameem_04_10_22_ALU.vhd" "MAR" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_04_10_22_result Shameem_04_10_22_MAR.vhd(24) " "VHDL Process Statement warning at Shameem_04_10_22_MAR.vhd(24): inferring latch(es) for signal or variable \"Shameem_04_10_22_result\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[0\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[0\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[1\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[1\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[2\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[2\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[3\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[3\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[4\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[4\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[5\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[5\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[6\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[6\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[7\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[7\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[8\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[8\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[9\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[9\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[10\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[10\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[11\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[11\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[12\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[12\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[13\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[13\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[14\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[14\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[15\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[15\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[16\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[16\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[17\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[17\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[18\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[18\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[19\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[19\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[20\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[20\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[21\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[21\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[22\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[22\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[23\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[23\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[24\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[24\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[25\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[25\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[26\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[26\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[27\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[27\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[28\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[28\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[29\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[29\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[30\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[30\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[31\] Shameem_04_10_22_MAR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[31\]\" at Shameem_04_10_22_MAR.vhd(24)" {  } { { "Shameem_04_10_22_MAR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MAR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MAR:MAR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_04_10_22_MDR Shameem_04_10_22_MDR:MDR " "Elaborating entity \"Shameem_04_10_22_MDR\" for hierarchy \"Shameem_04_10_22_MDR:MDR\"" {  } { { "Shameem_04_10_22_ALU.vhd" "MDR" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_04_10_22_result Shameem_04_10_22_MDR.vhd(24) " "VHDL Process Statement warning at Shameem_04_10_22_MDR.vhd(24): inferring latch(es) for signal or variable \"Shameem_04_10_22_result\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[0\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[0\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[1\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[1\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[2\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[2\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[3\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[3\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[4\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[4\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[5\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[5\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[6\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[6\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[7\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[7\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[8\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[8\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[9\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[9\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[10\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[10\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[11\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[11\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[12\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[12\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[13\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[13\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[14\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[14\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[15\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[15\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[16\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[16\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[17\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[17\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[18\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[18\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[19\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[19\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[20\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[20\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[21\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[21\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[22\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[22\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[23\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[23\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[24\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[24\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[25\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[25\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[26\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[26\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[27\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[27\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[28\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[28\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[29\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[29\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[30\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[30\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[31\] Shameem_04_10_22_MDR.vhd(24) " "Inferred latch for \"Shameem_04_10_22_result\[31\]\" at Shameem_04_10_22_MDR.vhd(24)" {  } { { "Shameem_04_10_22_MDR.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_MDR.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDR:MDR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shameem_04_10_22_RT Shameem_04_10_22_RT:RT " "Elaborating entity \"Shameem_04_10_22_RT\" for hierarchy \"Shameem_04_10_22_RT:RT\"" {  } { { "Shameem_04_10_22_ALU.vhd" "RT" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Shameem_04_10_22_result Shameem_04_10_22_RT.vhd(22) " "VHDL Process Statement warning at Shameem_04_10_22_RT.vhd(22): inferring latch(es) for signal or variable \"Shameem_04_10_22_result\", which holds its previous value in one or more paths through the process" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[0\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[0\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[1\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[1\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[2\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[2\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[3\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[3\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[4\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[4\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[5\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[5\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[6\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[6\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[7\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[7\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[8\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[8\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[9\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[9\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[10\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[10\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[11\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[11\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[12\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[12\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[13\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[13\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[14\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[14\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[15\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[15\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[16\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[16\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[17\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[17\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[18\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[18\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[19\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[19\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[20\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[20\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[21\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[21\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[22\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[22\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[23\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[23\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[24\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[24\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[25\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[25\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[26\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[26\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[27\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[27\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[28\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[28\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[29\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[29\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[30\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[30\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Shameem_04_10_22_result\[31\] Shameem_04_10_22_RT.vhd(22) " "Inferred latch for \"Shameem_04_10_22_result\[31\]\" at Shameem_04_10_22_RT.vhd(22)" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189771785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RT:RT"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[0\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[0\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[0\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[0\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[0\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[0\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[0\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[0\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[1\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[1\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[2\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[2\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[3\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[3\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[4\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[4\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[5\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[5\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[6\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[6\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[7\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[7\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[8\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[8\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[9\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[9\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[10\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[10\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[11\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[11\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[12\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[12\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[13\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[13\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[14\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[14\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[15\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[15\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[16\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[16\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[17\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[17\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[18\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[18\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[19\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[19\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[20\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[20\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[21\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[21\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[22\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[22\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[23\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[23\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[24\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[24\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[25\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[25\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[26\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[26\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[27\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[27\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[28\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[28\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[29\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[29\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[30\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[30\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[31\] " "LATCH primitive \"Shameem_04_10_22_RT:RT\|Shameem_04_10_22_result\[31\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RT.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RT.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[1\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[1\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[2\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[2\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[3\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[3\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[4\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[4\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[5\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[5\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[6\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[6\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[7\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[7\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[8\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[8\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[9\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[9\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[10\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[10\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[11\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[11\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[12\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[12\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[13\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[13\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[14\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[14\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[15\] " "LATCH primitive \"Shameem_04_10_22_IMM16:IMM\|Shameem_04_10_22_out\[15\]\" is permanently enabled" {  } { { "Shameem_04_10_22_IMM16.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_IMM16.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[1\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[1\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[2\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[2\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[3\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[3\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[4\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[4\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[5\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[5\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[6\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[6\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[7\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[7\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[8\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[8\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[9\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[9\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[10\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[10\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[11\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[11\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[12\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[12\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[13\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[13\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[14\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[14\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[15\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[15\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[16\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[16\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[17\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[17\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[18\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[18\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[19\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[19\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[20\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[20\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[21\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[21\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[22\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[22\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[23\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[23\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[24\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[24\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[25\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[25\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[26\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[26\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[27\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[27\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[28\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[28\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[29\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[29\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[30\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[30\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[31\] " "LATCH primitive \"Shameem_04_10_22_RS:RS\|Shameem_04_10_22_result\[31\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RS.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RS.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[1\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[1\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[2\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[2\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[3\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[3\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[4\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[4\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[5\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[5\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[6\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[6\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[7\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[7\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[8\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[8\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[9\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[9\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[10\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[10\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[11\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[11\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[12\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[12\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[13\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[13\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[14\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[14\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[15\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[15\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[16\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[16\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[17\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[17\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[18\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[18\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[19\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[19\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771863 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[20\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[20\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[21\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[21\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[22\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[22\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[23\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[23\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[24\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[24\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[25\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[25\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[26\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[26\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[27\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[27\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[28\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[28\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[29\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[29\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[30\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[30\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[31\] " "LATCH primitive \"Shameem_04_10_22_RD:RD\|Shameem_04_10_22_result\[31\]\" is permanently enabled" {  } { { "Shameem_04_10_22_RD.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_RD.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649189771879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[0\]\$latch " "Latch Shameem_04_10_22_RDoutput\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[3\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[3\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[1\]\$latch " "Latch Shameem_04_10_22_RDoutput\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[2\]\$latch " "Latch Shameem_04_10_22_RDoutput\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[3\]\$latch " "Latch Shameem_04_10_22_RDoutput\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[4\]\$latch " "Latch Shameem_04_10_22_RDoutput\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[5\]\$latch " "Latch Shameem_04_10_22_RDoutput\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[6\]\$latch " "Latch Shameem_04_10_22_RDoutput\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[7\]\$latch " "Latch Shameem_04_10_22_RDoutput\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[8\]\$latch " "Latch Shameem_04_10_22_RDoutput\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[9\]\$latch " "Latch Shameem_04_10_22_RDoutput\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[10\]\$latch " "Latch Shameem_04_10_22_RDoutput\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[11\]\$latch " "Latch Shameem_04_10_22_RDoutput\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[12\]\$latch " "Latch Shameem_04_10_22_RDoutput\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[13\]\$latch " "Latch Shameem_04_10_22_RDoutput\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[14\]\$latch " "Latch Shameem_04_10_22_RDoutput\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[15\]\$latch " "Latch Shameem_04_10_22_RDoutput\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[16\]\$latch " "Latch Shameem_04_10_22_RDoutput\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[17\]\$latch " "Latch Shameem_04_10_22_RDoutput\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[18\]\$latch " "Latch Shameem_04_10_22_RDoutput\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[19\]\$latch " "Latch Shameem_04_10_22_RDoutput\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[20\]\$latch " "Latch Shameem_04_10_22_RDoutput\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[21\]\$latch " "Latch Shameem_04_10_22_RDoutput\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[22\]\$latch " "Latch Shameem_04_10_22_RDoutput\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[23\]\$latch " "Latch Shameem_04_10_22_RDoutput\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[24\]\$latch " "Latch Shameem_04_10_22_RDoutput\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[25\]\$latch " "Latch Shameem_04_10_22_RDoutput\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[26\]\$latch " "Latch Shameem_04_10_22_RDoutput\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[27\]\$latch " "Latch Shameem_04_10_22_RDoutput\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[28\]\$latch " "Latch Shameem_04_10_22_RDoutput\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[29\]\$latch " "Latch Shameem_04_10_22_RDoutput\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[30\]\$latch " "Latch Shameem_04_10_22_RDoutput\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[2\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[2\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_RDoutput\[31\]\$latch " "Latch Shameem_04_10_22_RDoutput\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[3\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[3\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_O\$latch " "Latch Shameem_04_10_22_O\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[1\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_N\$latch " "Latch Shameem_04_10_22_N\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[3\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[3\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Shameem_04_10_22_Z\$latch " "Latch Shameem_04_10_22_Z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shameem_04_10_22_operation\[3\] " "Ports D and ENA on the latch are fed by the same signal Shameem_04_10_22_operation\[3\]" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649189772316 ""}  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649189772316 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[0\] GND " "Pin \"Shameem_04_10_22_RDinput\[0\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[1\] GND " "Pin \"Shameem_04_10_22_RDinput\[1\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[2\] GND " "Pin \"Shameem_04_10_22_RDinput\[2\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[3\] GND " "Pin \"Shameem_04_10_22_RDinput\[3\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[4\] GND " "Pin \"Shameem_04_10_22_RDinput\[4\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[5\] GND " "Pin \"Shameem_04_10_22_RDinput\[5\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[6\] GND " "Pin \"Shameem_04_10_22_RDinput\[6\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[7\] GND " "Pin \"Shameem_04_10_22_RDinput\[7\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[8\] GND " "Pin \"Shameem_04_10_22_RDinput\[8\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[9\] GND " "Pin \"Shameem_04_10_22_RDinput\[9\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[10\] GND " "Pin \"Shameem_04_10_22_RDinput\[10\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[11\] GND " "Pin \"Shameem_04_10_22_RDinput\[11\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[12\] GND " "Pin \"Shameem_04_10_22_RDinput\[12\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[13\] GND " "Pin \"Shameem_04_10_22_RDinput\[13\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[14\] GND " "Pin \"Shameem_04_10_22_RDinput\[14\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[15\] GND " "Pin \"Shameem_04_10_22_RDinput\[15\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[16\] GND " "Pin \"Shameem_04_10_22_RDinput\[16\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[17\] GND " "Pin \"Shameem_04_10_22_RDinput\[17\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[18\] GND " "Pin \"Shameem_04_10_22_RDinput\[18\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[19\] GND " "Pin \"Shameem_04_10_22_RDinput\[19\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[20\] GND " "Pin \"Shameem_04_10_22_RDinput\[20\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[21\] GND " "Pin \"Shameem_04_10_22_RDinput\[21\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[22\] GND " "Pin \"Shameem_04_10_22_RDinput\[22\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[23\] GND " "Pin \"Shameem_04_10_22_RDinput\[23\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[24\] GND " "Pin \"Shameem_04_10_22_RDinput\[24\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[25\] GND " "Pin \"Shameem_04_10_22_RDinput\[25\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[26\] GND " "Pin \"Shameem_04_10_22_RDinput\[26\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[27\] GND " "Pin \"Shameem_04_10_22_RDinput\[27\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[28\] GND " "Pin \"Shameem_04_10_22_RDinput\[28\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[29\] GND " "Pin \"Shameem_04_10_22_RDinput\[29\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[30\] GND " "Pin \"Shameem_04_10_22_RDinput\[30\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Shameem_04_10_22_RDinput\[31\] GND " "Pin \"Shameem_04_10_22_RDinput\[31\]\" is stuck at GND" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649189772878 "|Shameem_04_10_22_ALU|Shameem_04_10_22_RDinput[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649189772878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649189772957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649189773739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649189773739 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[0\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[0\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[1\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[1\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[2\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[2\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[3\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[3\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[4\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[4\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[5\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[5\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[6\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[6\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[7\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[7\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[8\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[8\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[9\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[9\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[10\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[10\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[11\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[11\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[12\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[12\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[13\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[13\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[14\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[14\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[15\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[15\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[16\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[16\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[17\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[17\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[18\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[18\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[19\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[19\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[20\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[20\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[21\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[21\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[22\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[22\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[23\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[23\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[24\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[24\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[25\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[25\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[26\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[26\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[27\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[27\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[28\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[28\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[29\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[29\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[30\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[30\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Shameem_04_10_22_MDRinput\[31\] " "No output dependent on input pin \"Shameem_04_10_22_MDRinput\[31\]\"" {  } { { "Shameem_04_10_22_ALU.vhd" "" { Text "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/Shameem_04_10_22_ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649189773785 "|Shameem_04_10_22_ALU|Shameem_04_10_22_MDRinput[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649189773785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "782 " "Implemented 782 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "117 " "Implemented 117 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649189773785 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649189773785 ""} { "Info" "ICUT_CUT_TM_LCELLS" "598 " "Implemented 598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649189773785 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649189773785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 295 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 295 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649189773816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 16:16:13 2022 " "Processing ended: Tue Apr 05 16:16:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649189773816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649189773816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649189773816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649189773816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1649189774832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649189774832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 16:16:14 2022 " "Processing started: Tue Apr 05 16:16:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649189774832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649189774832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Shameem_04_10_22_ALU -c Shameem_04_10_22_ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Shameem_04_10_22_ALU -c Shameem_04_10_22_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649189774832 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649189774910 ""}
{ "Info" "0" "" "Project  = Shameem_04_10_22_ALU" {  } {  } 0 0 "Project  = Shameem_04_10_22_ALU" 0 0 "Fitter" 0 0 1649189774910 ""}
{ "Info" "0" "" "Revision = Shameem_04_10_22_ALU" {  } {  } 0 0 "Revision = Shameem_04_10_22_ALU" 0 0 "Fitter" 0 0 1649189774910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1649189775019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649189775019 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Shameem_04_10_22_ALU 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Shameem_04_10_22_ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649189775019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649189775051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649189775051 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649189775395 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649189775410 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649189775503 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "184 184 " "No exact pin location assignment(s) for 184 pins of 184 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1649189775660 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1649189781910 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Shameem_04_10_22_clk~inputCLKENA0 80 global CLKCTRL_G10 " "Shameem_04_10_22_clk~inputCLKENA0 with 80 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1649189782503 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1649189782503 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649189782503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649189782503 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649189782503 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649189782519 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649189782519 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649189782519 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649189782519 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "The Timing Analyzer is analyzing 35 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1649189783113 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Shameem_04_10_22_ALU.sdc " "Synopsys Design Constraints File file not found: 'Shameem_04_10_22_ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649189783113 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649189783113 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux36~0  from: dataa  to: combout " "Cell: Mux36~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649189783129 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux36~0  from: datab  to: combout " "Cell: Mux36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649189783129 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1649189783129 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1649189783129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1649189783129 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649189783129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649189783176 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1649189783176 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649189783176 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649189783256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649189787452 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1649189787780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:46 " "Fitter placement preparation operations ending: elapsed time is 00:00:46" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649189833401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649189895246 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649189901933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649189901949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649189903199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1649189908417 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649189908417 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1649189926855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1649189937428 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649189937428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:31 " "Fitter routing operations ending: elapsed time is 00:00:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649189937428 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.66 " "Total time spent on timing analysis during the Fitter is 2.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649189939694 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649189939725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649189940256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649189940256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649189941303 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649189946053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/output_files/Shameem_04_10_22_ALU.fit.smsg " "Generated suppressed messages file C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/output_files/Shameem_04_10_22_ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649189946365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7420 " "Peak virtual memory: 7420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649189947022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 16:19:07 2022 " "Processing ended: Tue Apr 05 16:19:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649189947022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:53 " "Elapsed time: 00:02:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649189947022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:12:20 " "Total CPU time (on all processors): 00:12:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649189947022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649189947022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649189948022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649189948022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 16:19:07 2022 " "Processing started: Tue Apr 05 16:19:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649189948022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649189948022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Shameem_04_10_22_ALU -c Shameem_04_10_22_ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Shameem_04_10_22_ALU -c Shameem_04_10_22_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649189948022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1649189948646 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649189953866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649189954178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 16:19:14 2022 " "Processing ended: Tue Apr 05 16:19:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649189954178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649189954178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649189954178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649189954178 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649189954788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649189955225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649189955225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 16:19:15 2022 " "Processing started: Tue Apr 05 16:19:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649189955225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1649189955225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Shameem_04_10_22_ALU -c Shameem_04_10_22_ALU " "Command: quartus_sta Shameem_04_10_22_ALU -c Shameem_04_10_22_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1649189955225 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1649189955303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1649189955819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1649189955819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189955850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189955850 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "The Timing Analyzer is analyzing 35 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1649189956303 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Shameem_04_10_22_ALU.sdc " "Synopsys Design Constraints File file not found: 'Shameem_04_10_22_ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1649189956319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189956319 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Shameem_04_10_22_clk Shameem_04_10_22_clk " "create_clock -period 1.000 -name Shameem_04_10_22_clk Shameem_04_10_22_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649189956334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Shameem_04_10_22_operation\[0\] Shameem_04_10_22_operation\[0\] " "create_clock -period 1.000 -name Shameem_04_10_22_operation\[0\] Shameem_04_10_22_operation\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649189956334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Shameem_04_10_22_operation\[1\] Shameem_04_10_22_operation\[1\] " "create_clock -period 1.000 -name Shameem_04_10_22_operation\[1\] Shameem_04_10_22_operation\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1649189956334 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649189956334 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux36~0  from: datad  to: combout " "Cell: Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649189956334 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux36~0  from: dataf  to: combout " "Cell: Mux36~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649189956334 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649189956334 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1649189956334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649189956334 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1649189956334 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649189956334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649189956365 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649189956365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.393 " "Worst-case setup slack is -12.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.393            -330.880 Shameem_04_10_22_operation\[1\]  " "  -12.393            -330.880 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.310            -301.874 Shameem_04_10_22_operation\[0\]  " "  -10.310            -301.874 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189956365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.040 " "Worst-case hold slack is -1.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.040              -1.165 Shameem_04_10_22_operation\[1\]  " "   -1.040              -1.165 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.732              -0.732 Shameem_04_10_22_operation\[0\]  " "   -0.732              -0.732 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189956381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649189956381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649189956381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -88.489 Shameem_04_10_22_clk  " "   -0.724             -88.489 Shameem_04_10_22_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.639 Shameem_04_10_22_operation\[1\]  " "   -0.115              -0.639 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 Shameem_04_10_22_operation\[0\]  " "    0.030               0.000 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189956397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189956397 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649189956412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649189956428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649189957960 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux36~0  from: datad  to: combout " "Cell: Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649189958100 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux36~0  from: dataf  to: combout " "Cell: Mux36~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649189958100 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649189958100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649189958100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649189958100 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649189958100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.392 " "Worst-case setup slack is -12.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.392            -331.138 Shameem_04_10_22_operation\[1\]  " "  -12.392            -331.138 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.256            -302.471 Shameem_04_10_22_operation\[0\]  " "  -10.256            -302.471 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189958100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.066 " "Worst-case hold slack is -1.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.066              -1.314 Shameem_04_10_22_operation\[1\]  " "   -1.066              -1.314 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.740              -0.771 Shameem_04_10_22_operation\[0\]  " "   -0.740              -0.771 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189958115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649189958115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649189958115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -89.196 Shameem_04_10_22_clk  " "   -0.724             -89.196 Shameem_04_10_22_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.051 Shameem_04_10_22_operation\[1\]  " "   -0.018              -0.051 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 Shameem_04_10_22_operation\[0\]  " "    0.122               0.000 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189958115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189958115 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1649189958132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1649189958335 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1649189959116 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux36~0  from: datad  to: combout " "Cell: Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649189959193 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux36~0  from: dataf  to: combout " "Cell: Mux36~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649189959193 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649189959193 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649189959193 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649189959193 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649189959193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.869 " "Worst-case setup slack is -4.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.869            -129.112 Shameem_04_10_22_operation\[1\]  " "   -4.869            -129.112 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.217            -116.916 Shameem_04_10_22_operation\[0\]  " "   -4.217            -116.916 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189959193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.532 " "Worst-case hold slack is -0.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532              -0.637 Shameem_04_10_22_operation\[1\]  " "   -0.532              -0.637 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393              -0.519 Shameem_04_10_22_operation\[0\]  " "   -0.393              -0.519 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189959209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649189959209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649189959209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.272 " "Worst-case minimum pulse width slack is -0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272             -12.795 Shameem_04_10_22_operation\[1\]  " "   -0.272             -12.795 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.246             -10.792 Shameem_04_10_22_operation\[0\]  " "   -0.246             -10.792 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -6.408 Shameem_04_10_22_clk  " "   -0.086              -6.408 Shameem_04_10_22_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189959209 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1649189959225 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux36~0  from: datad  to: combout " "Cell: Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649189959366 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux36~0  from: dataf  to: combout " "Cell: Mux36~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1649189959366 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1649189959366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1649189959366 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1649189959366 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1649189959366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.280 " "Worst-case setup slack is -4.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.280            -113.229 Shameem_04_10_22_operation\[1\]  " "   -4.280            -113.229 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.693            -102.463 Shameem_04_10_22_operation\[0\]  " "   -3.693            -102.463 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189959381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.502 " "Worst-case hold slack is -0.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502              -0.615 Shameem_04_10_22_operation\[1\]  " "   -0.502              -0.615 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -0.511 Shameem_04_10_22_operation\[0\]  " "   -0.370              -0.511 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189959381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649189959381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1649189959381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.205 " "Worst-case minimum pulse width slack is -0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -9.373 Shameem_04_10_22_operation\[1\]  " "   -0.205              -9.373 Shameem_04_10_22_operation\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176              -7.246 Shameem_04_10_22_operation\[0\]  " "   -0.176              -7.246 Shameem_04_10_22_operation\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -6.597 Shameem_04_10_22_clk  " "   -0.087              -6.597 Shameem_04_10_22_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1649189959397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1649189959397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649189960865 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1649189960865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5308 " "Peak virtual memory: 5308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649189960928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 16:19:20 2022 " "Processing ended: Tue Apr 05 16:19:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649189960928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649189960928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649189960928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1649189960928 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1649189961928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649189961928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 16:19:21 2022 " "Processing started: Tue Apr 05 16:19:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649189961928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649189961928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Shameem_04_10_22_ALU -c Shameem_04_10_22_ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Shameem_04_10_22_ALU -c Shameem_04_10_22_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1649189961928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1649189962679 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Shameem_04_10_22_ALU.vo C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/simulation/modelsim/ simulation " "Generated file Shameem_04_10_22_ALU.vo in folder \"C:/Users/Developer/Desktop/Shameem_04_10_22_ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1649189962835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649189962866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 16:19:22 2022 " "Processing ended: Tue Apr 05 16:19:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649189962866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649189962866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649189962866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1649189962866 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 310 s " "Quartus Prime Full Compilation was successful. 0 errors, 310 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1649189963475 ""}
