{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576456832097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576456832103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 08:40:31 2019 " "Processing started: Mon Dec 16 08:40:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576456832103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1576456832103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off prj_q5 -c prj_q5 --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off prj_q5 -c prj_q5 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1576456832104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1576456832256 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1576456832452 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1576456832452 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456832452 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456832692 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456832900 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 363 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 363 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1576456833212 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1576456833215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576456833314 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456833314 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"sysclk_source:sysclk_source_inst\|altpll:altpll_component\|sysclk_source_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/sysclk_source_altpll.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/db/sysclk_source_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/QIP/sysclk_source.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/QIP/sysclk_source.v" 106 0 0 } } { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 279 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Design Software" 0 -1 1576456834323 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_OUT " "No output dependent on input pin \"RESET_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|RESET_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HRESET " "No output dependent on input pin \"HRESET\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|HRESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_REQ_OUT " "No output dependent on input pin \"RESET_REQ_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|RESET_REQ_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PMC_PWR_STATUS " "No output dependent on input pin \"PMC_PWR_STATUS\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|PMC_PWR_STATUS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V5_DEC_INT " "No output dependent on input pin \"V5_DEC_INT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|V5_DEC_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "V24_DEC_INT " "No output dependent on input pin \"V24_DEC_INT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|V24_DEC_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO2_14 " "No output dependent on input pin \"GPIO2_14\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|GPIO2_14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK25M_OUT " "No output dependent on input pin \"FPGA_CLK25M_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|FPGA_CLK25M_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ECAT_RXER_MII " "No output dependent on input pin \"ECAT_RXER_MII\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|ECAT_RXER_MII"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_ALERT " "No output dependent on input pin \"TEMP_ALERT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|TEMP_ALERT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_CRIT_OUT " "No output dependent on input pin \"TEMP_CRIT_OUT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|TEMP_CRIT_OUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_I2C1_LED_INT " "No output dependent on input pin \"FPGA_I2C1_LED_INT\"" {  } { { "src/prj_q5.v" "" { Text "E:/WorkSpace/project/FPGA/prj_q5/prj_q5/src/prj_q5.v" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576456834506 "|prj_q5|FPGA_I2C1_LED_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1576456834506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4941 " "Implemented 4941 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576456834507 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576456834507 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "20 " "Implemented 20 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1576456834507 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4639 " "Implemented 4639 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576456834507 ""} { "Info" "ICUT_CUT_TM_RAMS" "181 " "Implemented 181 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576456834507 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1576456834507 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1576456834507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 16 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "579 " "Peak virtual memory: 579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576456834812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 08:40:34 2019 " "Processing ended: Mon Dec 16 08:40:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576456834812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576456834812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576456834812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1576456834812 ""}
