# IC_Contest_2018
IC contest 2018 preliminary  
/src : Verilog design  
/sim : Simulation results(RTL_simulation and Gate-level simulation)  
/syn: Synthesis(timing report and area report)  
