// Seed: 4108165007
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  generate
  endgenerate
  assign id_1 = id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd21
) (
    input uwire id_0 [1 : id_1],
    input uwire _id_1
);
  logic id_3;
  ;
  wire ["" : 1 'd0] id_4;
  assign id_4 = id_1;
  logic [7:0][id_1][1 'b0] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3
  );
  wire id_6;
  ;
endmodule
