TimeQuest Timing Analyzer report for MIC1
Mon Oct 20 10:03:26 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK'
 12. Slow Model Hold: 'CLOCK'
 13. Slow Model Minimum Pulse Width: 'CLOCK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK'
 24. Fast Model Hold: 'CLOCK'
 25. Fast Model Minimum Pulse Width: 'CLOCK'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; MIC1                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; CLOCK      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 104.38 MHz ; 104.38 MHz      ; CLOCK      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -4.290 ; -77.899       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 0.517 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -121.836              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK'                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -4.290 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.060     ; 4.766      ;
; -4.290 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.060     ; 4.766      ;
; -4.290 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.060     ; 4.766      ;
; -4.290 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.060     ; 4.766      ;
; -4.290 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.060     ; 4.766      ;
; -4.290 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.060     ; 4.766      ;
; -4.290 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.060     ; 4.766      ;
; -4.290 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.060     ; 4.766      ;
; -4.290 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.060     ; 4.766      ;
; -3.975 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.452      ;
; -3.975 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.452      ;
; -3.975 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.452      ;
; -3.975 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.452      ;
; -3.975 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.452      ;
; -3.975 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.452      ;
; -3.975 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.452      ;
; -3.975 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.452      ;
; -3.975 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.452      ;
; -3.973 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.450      ;
; -3.973 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.450      ;
; -3.973 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.450      ;
; -3.973 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.450      ;
; -3.973 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.450      ;
; -3.973 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.450      ;
; -3.973 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.450      ;
; -3.973 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.450      ;
; -3.973 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.450      ;
; -3.916 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.391      ;
; -3.916 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.391      ;
; -3.916 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.391      ;
; -3.916 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.391      ;
; -3.916 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.391      ;
; -3.916 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.391      ;
; -3.916 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.391      ;
; -3.916 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.391      ;
; -3.916 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.391      ;
; -3.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.386      ;
; -3.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.386      ;
; -3.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.386      ;
; -3.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.386      ;
; -3.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.386      ;
; -3.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.386      ;
; -3.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.386      ;
; -3.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.386      ;
; -3.911 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.386      ;
; -3.797 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.274      ;
; -3.797 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.274      ;
; -3.797 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.274      ;
; -3.797 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.274      ;
; -3.797 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.274      ;
; -3.797 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.274      ;
; -3.797 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.274      ;
; -3.797 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.274      ;
; -3.797 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.274      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.796 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.273      ;
; -3.795 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.272      ;
; -3.795 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.272      ;
; -3.795 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.272      ;
; -3.795 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.272      ;
; -3.795 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.272      ;
; -3.795 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.272      ;
; -3.795 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.272      ;
; -3.795 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.272      ;
; -3.795 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.272      ;
; -3.794 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.271      ;
; -3.794 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.271      ;
; -3.794 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.271      ;
; -3.794 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.271      ;
; -3.794 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.271      ;
; -3.794 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.271      ;
; -3.794 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.271      ;
; -3.794 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.271      ;
; -3.794 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.271      ;
; -3.793 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.270      ;
; -3.793 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.270      ;
; -3.793 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.270      ;
; -3.793 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.270      ;
; -3.793 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.270      ;
; -3.793 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.270      ;
; -3.793 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.270      ;
; -3.793 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.270      ;
; -3.793 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 4.270      ;
; -3.766 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.061     ; 4.241      ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.517 ; flop[4]                                                                                                            ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; flop[0]                                                                                                            ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.783      ;
; 0.526 ; flop[1]                                                                                                            ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.792      ;
; 0.695 ; flop[7]                                                                                                            ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.961      ;
; 0.793 ; flop[2]                                                                                                            ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.059      ;
; 0.799 ; flop[6]                                                                                                            ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; flop[5]                                                                                                            ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.065      ;
; 0.801 ; flop[3]                                                                                                            ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 1.067      ;
; 1.189 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.984      ;
; 1.189 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.984      ;
; 1.190 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 0.984      ;
; 1.192 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.987      ;
; 1.199 ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.994      ;
; 1.202 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 0.997      ;
; 1.429 ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 1.224      ;
; 1.442 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 1.237      ;
; 1.448 ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.061      ; 1.243      ;
; 1.452 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.062      ; 1.248      ;
; 1.470 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 1.263      ;
; 1.470 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 1.263      ;
; 1.472 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 1.265      ;
; 1.472 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 1.265      ;
; 1.475 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 1.268      ;
; 1.708 ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 1.501      ;
; 1.737 ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 1.530      ;
; 1.936 ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 1.729      ;
; 2.172 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 1.963      ;
; 2.179 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.969      ;
; 2.187 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.977      ;
; 2.187 ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.977      ;
; 2.189 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.979      ;
; 2.195 ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.985      ;
; 2.200 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.990      ;
; 2.200 ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.990      ;
; 2.201 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 1.991      ;
; 2.214 ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 2.003      ;
; 2.223 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 2.012      ;
; 2.228 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 2.017      ;
; 2.229 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 2.018      ;
; 2.233 ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 2.022      ;
; 2.234 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 2.023      ;
; 2.235 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 2.025      ;
; 2.241 ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 2.030      ;
; 2.277 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 2.066      ;
; 4.243 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.944      ;
; 4.243 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.944      ;
; 4.243 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.944      ;
; 4.243 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.944      ;
; 4.243 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.944      ;
; 4.243 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.944      ;
; 4.243 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.944      ;
; 4.243 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.944      ;
; 4.243 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.065     ; 3.944      ;
; 4.377 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.082      ;
; 4.377 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.082      ;
; 4.377 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.082      ;
; 4.377 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.082      ;
; 4.377 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.082      ;
; 4.377 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.082      ;
; 4.377 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.082      ;
; 4.377 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.082      ;
; 4.377 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.082      ;
; 4.392 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.097      ;
; 4.392 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.097      ;
; 4.392 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.097      ;
; 4.392 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.097      ;
; 4.392 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.097      ;
; 4.392 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.097      ;
; 4.392 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.097      ;
; 4.392 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.097      ;
; 4.392 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.097      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.115      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.115      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.115      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.115      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.115      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.115      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.115      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.115      ;
; 4.410 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.115      ;
; 4.431 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.136      ;
; 4.431 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.136      ;
; 4.431 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.136      ;
; 4.431 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.136      ;
; 4.431 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.136      ;
; 4.431 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.136      ;
; 4.431 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.136      ;
; 4.431 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.136      ;
; 4.431 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.136      ;
; 4.499 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.204      ;
; 4.499 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.204      ;
; 4.499 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.204      ;
; 4.499 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.204      ;
; 4.499 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.204      ;
; 4.499 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.204      ;
; 4.499 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.204      ;
; 4.499 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.204      ;
; 4.499 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.061     ; 4.204      ;
; 4.521 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.062     ; 4.225      ;
; 4.521 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.062     ; 4.225      ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flip                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flip                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[1]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[1]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[2]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[2]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[3]                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; 4.429 ; 4.429 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 3.688 ; 3.688 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 3.999 ; 3.999 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 4.429 ; 4.429 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 4.243 ; 4.243 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 4.128 ; 4.128 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 4.127 ; 4.127 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 3.986 ; 3.986 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 3.699 ; 3.699 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; 4.796 ; 4.796 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 4.950 ; 4.950 ; Rise       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; -3.458 ; -3.458 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -3.458 ; -3.458 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -3.769 ; -3.769 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -4.199 ; -4.199 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -4.013 ; -4.013 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -3.898 ; -3.898 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -3.897 ; -3.897 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -3.756 ; -3.756 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -3.469 ; -3.469 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; -4.566 ; -4.566 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -4.720 ; -4.720 ; Rise       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 7.052  ; 7.052  ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.327  ; 6.327  ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.794  ; 6.794  ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.555  ; 6.555  ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.800  ; 6.800  ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.311  ; 6.311  ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.324  ; 6.324  ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.544  ; 6.544  ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 7.052  ; 7.052  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.050  ; 7.050  ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 6.528  ; 6.528  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 10.179 ; 10.179 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.373  ; 9.373  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 10.179 ; 10.179 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 9.529  ; 9.529  ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 9.905  ; 9.905  ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 9.673  ; 9.673  ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 9.907  ; 9.907  ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 9.550  ; 9.550  ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.909  ; 9.909  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.906  ; 9.906  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 9.438  ; 9.438  ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 9.434  ; 9.434  ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 9.201  ; 9.201  ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 9.432  ; 9.432  ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.198  ; 9.198  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 9.637  ; 9.637  ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 9.293  ; 9.293  ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.434  ; 9.434  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.449  ; 9.449  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 9.938  ; 9.938  ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 9.414  ; 9.414  ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 9.935  ; 9.935  ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 9.693  ; 9.693  ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.421  ; 9.421  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 9.714  ; 9.714  ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 9.955  ; 9.955  ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.538  ; 9.538  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.406  ; 9.406  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 9.446  ; 9.446  ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.190  ; 9.190  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 9.263  ; 9.263  ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.131  ; 9.131  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 9.238  ; 9.238  ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 9.458  ; 9.458  ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.769  ; 9.769  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.451  ; 9.451  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 10.021 ; 10.021 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 6.311  ; 6.311  ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.327  ; 6.327  ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.794  ; 6.794  ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.555  ; 6.555  ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.800  ; 6.800  ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.311  ; 6.311  ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.324  ; 6.324  ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.544  ; 6.544  ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 7.052  ; 7.052  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.050  ; 7.050  ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 6.528  ; 6.528  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 9.131  ; 9.131  ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.373  ; 9.373  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 10.179 ; 10.179 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 9.529  ; 9.529  ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 9.905  ; 9.905  ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 9.673  ; 9.673  ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 9.907  ; 9.907  ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 9.550  ; 9.550  ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.909  ; 9.909  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.906  ; 9.906  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 9.438  ; 9.438  ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 9.434  ; 9.434  ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 9.201  ; 9.201  ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 9.432  ; 9.432  ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.198  ; 9.198  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 9.637  ; 9.637  ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 9.293  ; 9.293  ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.434  ; 9.434  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.449  ; 9.449  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 9.938  ; 9.938  ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 9.414  ; 9.414  ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 9.935  ; 9.935  ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 9.693  ; 9.693  ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.421  ; 9.421  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 9.714  ; 9.714  ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 9.955  ; 9.955  ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.538  ; 9.538  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.406  ; 9.406  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 9.446  ; 9.446  ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.190  ; 9.190  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 9.263  ; 9.263  ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.131  ; 9.131  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 9.238  ; 9.238  ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 9.458  ; 9.458  ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.769  ; 9.769  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.451  ; 9.451  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 10.021 ; 10.021 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLOCK ; -2.259 ; -29.763       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLOCK ; 0.237 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLOCK ; -1.423 ; -121.836              ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK'                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+
; -2.259 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 2.732      ;
; -2.259 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 2.732      ;
; -2.259 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 2.732      ;
; -2.259 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 2.732      ;
; -2.259 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 2.732      ;
; -2.259 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 2.732      ;
; -2.259 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 2.732      ;
; -2.259 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 2.732      ;
; -2.259 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[8] ; CLOCK        ; CLOCK       ; 0.500        ; -0.059     ; 2.732      ;
; -2.139 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.614      ;
; -2.139 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.614      ;
; -2.139 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.614      ;
; -2.139 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.614      ;
; -2.139 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.614      ;
; -2.139 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.614      ;
; -2.139 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.614      ;
; -2.139 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.614      ;
; -2.139 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[7] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.614      ;
; -2.137 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.612      ;
; -2.137 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.612      ;
; -2.137 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.612      ;
; -2.137 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.612      ;
; -2.137 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.612      ;
; -2.137 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.612      ;
; -2.137 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.612      ;
; -2.137 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.612      ;
; -2.137 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.612      ;
; -2.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.577      ;
; -2.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.577      ;
; -2.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.577      ;
; -2.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.577      ;
; -2.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.577      ;
; -2.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.577      ;
; -2.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.577      ;
; -2.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.577      ;
; -2.103 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.577      ;
; -2.098 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.572      ;
; -2.098 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.572      ;
; -2.098 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.572      ;
; -2.098 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.572      ;
; -2.098 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.572      ;
; -2.098 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.572      ;
; -2.098 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.572      ;
; -2.098 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.572      ;
; -2.098 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.572      ;
; -2.059 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.534      ;
; -2.059 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.534      ;
; -2.059 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.534      ;
; -2.059 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.534      ;
; -2.059 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.534      ;
; -2.059 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.534      ;
; -2.059 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.534      ;
; -2.059 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.534      ;
; -2.059 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[4] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.534      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[3] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.058 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[2] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.533      ;
; -2.057 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.532      ;
; -2.057 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.532      ;
; -2.057 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.532      ;
; -2.057 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.532      ;
; -2.057 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.532      ;
; -2.057 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.532      ;
; -2.057 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.532      ;
; -2.057 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.532      ;
; -2.057 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[6] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.532      ;
; -2.056 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.531      ;
; -2.056 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.531      ;
; -2.056 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.531      ;
; -2.056 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.531      ;
; -2.056 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.531      ;
; -2.056 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.531      ;
; -2.056 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.531      ;
; -2.056 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.531      ;
; -2.056 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[5] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.531      ;
; -2.055 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.530      ;
; -2.055 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.530      ;
; -2.055 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.530      ;
; -2.055 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.530      ;
; -2.055 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.530      ;
; -2.055 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.530      ;
; -2.055 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.530      ;
; -2.055 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.530      ;
; -2.055 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[0] ; CLOCK        ; CLOCK       ; 0.500        ; -0.057     ; 2.530      ;
; -2.049 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[1] ; CLOCK        ; CLOCK       ; 0.500        ; -0.058     ; 2.523      ;
+--------+--------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK'                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.237 ; flop[4]                                                                                                            ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; flop[0]                                                                                                            ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.389      ;
; 0.244 ; flop[1]                                                                                                            ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.396      ;
; 0.316 ; flop[7]                                                                                                            ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.468      ;
; 0.357 ; flop[2]                                                                                                            ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.509      ;
; 0.359 ; flop[6]                                                                                                            ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; flop[5]                                                                                                            ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; flop[3]                                                                                                            ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; 0.000        ; 0.000      ; 0.513      ;
; 0.796 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.492      ;
; 0.796 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.059      ; 0.493      ;
; 0.797 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.493      ;
; 0.797 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.493      ;
; 0.802 ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.498      ;
; 0.803 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.499      ;
; 0.907 ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.603      ;
; 0.908 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; CLOCK        ; CLOCK       ; -0.500       ; 0.060      ; 0.606      ;
; 0.917 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.613      ;
; 0.922 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 0.617      ;
; 0.923 ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.058      ; 0.619      ;
; 0.923 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 0.618      ;
; 0.923 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 0.618      ;
; 0.924 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 0.619      ;
; 0.925 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 0.620      ;
; 1.031 ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 0.726      ;
; 1.052 ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 0.747      ;
; 1.134 ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ; CLOCK        ; CLOCK       ; -0.500       ; 0.057      ; 0.829      ;
; 1.261 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ; CLOCK        ; CLOCK       ; -0.500       ; 0.054      ; 0.953      ;
; 1.264 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ; CLOCK        ; CLOCK       ; -0.500       ; 0.054      ; 0.956      ;
; 1.270 ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ; CLOCK        ; CLOCK       ; -0.500       ; 0.054      ; 0.962      ;
; 1.273 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ; CLOCK        ; CLOCK       ; -0.500       ; 0.054      ; 0.965      ;
; 1.274 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ; CLOCK        ; CLOCK       ; -0.500       ; 0.054      ; 0.966      ;
; 1.276 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 0.967      ;
; 1.278 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 0.969      ;
; 1.278 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 0.969      ;
; 1.281 ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 0.972      ;
; 1.283 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 0.974      ;
; 1.289 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.056      ; 0.983      ;
; 1.299 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ; CLOCK        ; CLOCK       ; -0.500       ; 0.054      ; 0.991      ;
; 1.302 ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.054      ; 0.994      ;
; 1.308 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; CLOCK        ; CLOCK       ; -0.500       ; 0.055      ; 1.001      ;
; 1.312 ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 1.003      ;
; 1.313 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 1.004      ;
; 1.317 ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ; CLOCK        ; CLOCK       ; -0.500       ; 0.054      ; 1.009      ;
; 1.330 ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ; CLOCK        ; CLOCK       ; -0.500       ; 0.053      ; 1.021      ;
; 2.811 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 2.403      ;
; 2.811 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 2.403      ;
; 2.811 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 2.403      ;
; 2.811 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 2.403      ;
; 2.811 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 2.403      ;
; 2.811 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 2.403      ;
; 2.811 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 2.403      ;
; 2.811 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 2.403      ;
; 2.811 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ; flip                                                                                                               ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 2.403      ;
; 2.851 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.445      ;
; 2.851 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.445      ;
; 2.851 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.445      ;
; 2.851 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.445      ;
; 2.851 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.445      ;
; 2.851 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.445      ;
; 2.851 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.445      ;
; 2.851 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.445      ;
; 2.851 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.445      ;
; 2.857 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.451      ;
; 2.857 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.451      ;
; 2.857 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.451      ;
; 2.857 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.451      ;
; 2.857 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.451      ;
; 2.857 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.451      ;
; 2.857 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.451      ;
; 2.857 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.451      ;
; 2.857 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.451      ;
; 2.862 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.456      ;
; 2.862 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.456      ;
; 2.862 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.456      ;
; 2.862 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.456      ;
; 2.862 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.456      ;
; 2.862 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.456      ;
; 2.862 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.456      ;
; 2.862 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.456      ;
; 2.862 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.456      ;
; 2.875 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.469      ;
; 2.875 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.469      ;
; 2.875 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.469      ;
; 2.875 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.469      ;
; 2.875 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.469      ;
; 2.875 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.469      ;
; 2.875 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.469      ;
; 2.875 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.469      ;
; 2.875 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.469      ;
; 2.903 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.497      ;
; 2.903 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.497      ;
; 2.903 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.497      ;
; 2.903 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.497      ;
; 2.903 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.497      ;
; 2.903 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.497      ;
; 2.903 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.497      ;
; 2.903 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.497      ;
; 2.903 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.058     ; 2.497      ;
; 2.910 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 2.502      ;
; 2.910 ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ; CLOCK        ; CLOCK       ; -0.500       ; -0.060     ; 2.502      ;
+-------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a18~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a27~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLOCK ; Fall       ; CONTROL_STORE:inst|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a9~porta_address_reg8  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK ; Rise       ; CLOCK                                                                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[0]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[1]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[2]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[3]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[4]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[5]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[6]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[7]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; MPC_GENERATOR:inst2|inst3[8]                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flip                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flip                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[0]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[1]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[1]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[2]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK ; Rise       ; flop[2]                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK ; Rise       ; flop[3]                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; 2.486 ; 2.486 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 2.056 ; 2.056 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 2.210 ; 2.210 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 2.486 ; 2.486 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 2.356 ; 2.356 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 2.285 ; 2.285 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 2.285 ; 2.285 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 2.197 ; 2.197 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 2.068 ; 2.068 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; 2.548 ; 2.548 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 2.609 ; 2.609 ; Rise       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; -1.936 ; -1.936 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -1.936 ; -1.936 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.090 ; -2.090 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.366 ; -2.366 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.236 ; -2.236 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -2.165 ; -2.165 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.165 ; -2.165 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -2.077 ; -2.077 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -1.948 ; -1.948 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; -2.428 ; -2.428 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -2.489 ; -2.489 ; Rise       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.942 ; 3.942 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 3.566 ; 3.566 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 3.812 ; 3.812 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 3.669 ; 3.669 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 3.777 ; 3.777 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 3.555 ; 3.555 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 3.562 ; 3.562 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 3.661 ; 3.661 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 3.900 ; 3.900 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.942 ; 3.942 ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 3.653 ; 3.653 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.919 ; 5.919 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.473 ; 5.473 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.919 ; 5.919 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.588 ; 5.588 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.790 ; 5.790 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.613 ; 5.613 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.791 ; 5.791 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.603 ; 5.603 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.792 ; 5.792 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.782 ; 5.782 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.548 ; 5.548 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.544 ; 5.544 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.437 ; 5.437 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.543 ; 5.543 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.435 ; 5.435 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.628 ; 5.628 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.498 ; 5.498 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.545 ; 5.545 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.550 ; 5.550 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.812 ; 5.812 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.497 ; 5.497 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.814 ; 5.814 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.687 ; 5.687 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.702 ; 5.702 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.820 ; 5.820 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.570 ; 5.570 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.492 ; 5.492 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.559 ; 5.559 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.409 ; 5.409 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.367 ; 5.367 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.459 ; 5.459 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.570 ; 5.570 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.673 ; 5.673 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.561 ; 5.561 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.789 ; 5.789 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.555 ; 3.555 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 3.566 ; 3.566 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 3.812 ; 3.812 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 3.669 ; 3.669 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 3.777 ; 3.777 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 3.555 ; 3.555 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 3.562 ; 3.562 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 3.661 ; 3.661 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 3.900 ; 3.900 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.942 ; 3.942 ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 3.653 ; 3.653 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.367 ; 5.367 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.473 ; 5.473 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.919 ; 5.919 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.588 ; 5.588 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.790 ; 5.790 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.613 ; 5.613 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.791 ; 5.791 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.603 ; 5.603 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.792 ; 5.792 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.782 ; 5.782 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.548 ; 5.548 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.544 ; 5.544 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.437 ; 5.437 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.543 ; 5.543 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.435 ; 5.435 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.628 ; 5.628 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.498 ; 5.498 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.545 ; 5.545 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.550 ; 5.550 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.812 ; 5.812 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.497 ; 5.497 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.814 ; 5.814 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.687 ; 5.687 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.702 ; 5.702 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.820 ; 5.820 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.570 ; 5.570 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.492 ; 5.492 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.559 ; 5.559 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.409 ; 5.409 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.367 ; 5.367 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.459 ; 5.459 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.570 ; 5.570 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.673 ; 5.673 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.561 ; 5.561 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.789 ; 5.789 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.290  ; 0.237 ; N/A      ; N/A     ; -1.423              ;
;  CLOCK           ; -4.290  ; 0.237 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -77.899 ; 0.0   ; 0.0      ; 0.0     ; -121.836            ;
;  CLOCK           ; -77.899 ; 0.000 ; N/A      ; N/A     ; -121.836            ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; 4.429 ; 4.429 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; 3.688 ; 3.688 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; 3.999 ; 3.999 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; 4.429 ; 4.429 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; 4.243 ; 4.243 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; 4.128 ; 4.128 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; 4.127 ; 4.127 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; 3.986 ; 3.986 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; 3.699 ; 3.699 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; 4.796 ; 4.796 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; 4.950 ; 4.950 ; Rise       ; CLOCK           ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; MBR_IN[*]  ; CLOCK      ; -1.936 ; -1.936 ; Rise       ; CLOCK           ;
;  MBR_IN[0] ; CLOCK      ; -1.936 ; -1.936 ; Rise       ; CLOCK           ;
;  MBR_IN[1] ; CLOCK      ; -2.090 ; -2.090 ; Rise       ; CLOCK           ;
;  MBR_IN[2] ; CLOCK      ; -2.366 ; -2.366 ; Rise       ; CLOCK           ;
;  MBR_IN[3] ; CLOCK      ; -2.236 ; -2.236 ; Rise       ; CLOCK           ;
;  MBR_IN[4] ; CLOCK      ; -2.165 ; -2.165 ; Rise       ; CLOCK           ;
;  MBR_IN[5] ; CLOCK      ; -2.165 ; -2.165 ; Rise       ; CLOCK           ;
;  MBR_IN[6] ; CLOCK      ; -2.077 ; -2.077 ; Rise       ; CLOCK           ;
;  MBR_IN[7] ; CLOCK      ; -1.948 ; -1.948 ; Rise       ; CLOCK           ;
; N          ; CLOCK      ; -2.428 ; -2.428 ; Rise       ; CLOCK           ;
; Z          ; CLOCK      ; -2.489 ; -2.489 ; Rise       ; CLOCK           ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 7.052  ; 7.052  ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 6.327  ; 6.327  ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 6.794  ; 6.794  ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 6.555  ; 6.555  ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 6.800  ; 6.800  ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 6.311  ; 6.311  ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 6.324  ; 6.324  ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 6.544  ; 6.544  ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 7.052  ; 7.052  ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 7.050  ; 7.050  ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 6.528  ; 6.528  ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 10.179 ; 10.179 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 9.373  ; 9.373  ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 10.179 ; 10.179 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 9.529  ; 9.529  ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 9.905  ; 9.905  ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 9.673  ; 9.673  ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 9.907  ; 9.907  ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 9.550  ; 9.550  ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 9.909  ; 9.909  ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 9.906  ; 9.906  ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 9.438  ; 9.438  ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 9.434  ; 9.434  ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 9.201  ; 9.201  ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 9.432  ; 9.432  ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 9.198  ; 9.198  ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 9.637  ; 9.637  ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 9.293  ; 9.293  ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 9.434  ; 9.434  ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 9.449  ; 9.449  ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 9.938  ; 9.938  ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 9.414  ; 9.414  ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 9.935  ; 9.935  ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 9.693  ; 9.693  ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 9.421  ; 9.421  ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 9.714  ; 9.714  ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 9.955  ; 9.955  ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 9.538  ; 9.538  ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 9.406  ; 9.406  ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 9.446  ; 9.446  ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 9.190  ; 9.190  ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 9.263  ; 9.263  ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 9.131  ; 9.131  ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 9.238  ; 9.238  ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 9.458  ; 9.458  ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 9.769  ; 9.769  ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 9.451  ; 9.451  ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 10.021 ; 10.021 ; Fall       ; CLOCK           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MPC[*]       ; CLOCK      ; 3.555 ; 3.555 ; Rise       ; CLOCK           ;
;  MPC[0]      ; CLOCK      ; 3.566 ; 3.566 ; Rise       ; CLOCK           ;
;  MPC[1]      ; CLOCK      ; 3.812 ; 3.812 ; Rise       ; CLOCK           ;
;  MPC[2]      ; CLOCK      ; 3.669 ; 3.669 ; Rise       ; CLOCK           ;
;  MPC[3]      ; CLOCK      ; 3.777 ; 3.777 ; Rise       ; CLOCK           ;
;  MPC[4]      ; CLOCK      ; 3.555 ; 3.555 ; Rise       ; CLOCK           ;
;  MPC[5]      ; CLOCK      ; 3.562 ; 3.562 ; Rise       ; CLOCK           ;
;  MPC[6]      ; CLOCK      ; 3.661 ; 3.661 ; Rise       ; CLOCK           ;
;  MPC[7]      ; CLOCK      ; 3.900 ; 3.900 ; Rise       ; CLOCK           ;
;  MPC[8]      ; CLOCK      ; 3.942 ; 3.942 ; Rise       ; CLOCK           ;
; WRITE_ENABLE ; CLOCK      ; 3.653 ; 3.653 ; Rise       ; CLOCK           ;
; MIR[*]       ; CLOCK      ; 5.367 ; 5.367 ; Fall       ; CLOCK           ;
;  MIR[0]      ; CLOCK      ; 5.473 ; 5.473 ; Fall       ; CLOCK           ;
;  MIR[1]      ; CLOCK      ; 5.919 ; 5.919 ; Fall       ; CLOCK           ;
;  MIR[2]      ; CLOCK      ; 5.588 ; 5.588 ; Fall       ; CLOCK           ;
;  MIR[3]      ; CLOCK      ; 5.790 ; 5.790 ; Fall       ; CLOCK           ;
;  MIR[4]      ; CLOCK      ; 5.613 ; 5.613 ; Fall       ; CLOCK           ;
;  MIR[5]      ; CLOCK      ; 5.791 ; 5.791 ; Fall       ; CLOCK           ;
;  MIR[6]      ; CLOCK      ; 5.603 ; 5.603 ; Fall       ; CLOCK           ;
;  MIR[7]      ; CLOCK      ; 5.792 ; 5.792 ; Fall       ; CLOCK           ;
;  MIR[8]      ; CLOCK      ; 5.782 ; 5.782 ; Fall       ; CLOCK           ;
;  MIR[9]      ; CLOCK      ; 5.548 ; 5.548 ; Fall       ; CLOCK           ;
;  MIR[10]     ; CLOCK      ; 5.544 ; 5.544 ; Fall       ; CLOCK           ;
;  MIR[11]     ; CLOCK      ; 5.437 ; 5.437 ; Fall       ; CLOCK           ;
;  MIR[12]     ; CLOCK      ; 5.543 ; 5.543 ; Fall       ; CLOCK           ;
;  MIR[13]     ; CLOCK      ; 5.435 ; 5.435 ; Fall       ; CLOCK           ;
;  MIR[14]     ; CLOCK      ; 5.628 ; 5.628 ; Fall       ; CLOCK           ;
;  MIR[15]     ; CLOCK      ; 5.498 ; 5.498 ; Fall       ; CLOCK           ;
;  MIR[16]     ; CLOCK      ; 5.545 ; 5.545 ; Fall       ; CLOCK           ;
;  MIR[17]     ; CLOCK      ; 5.550 ; 5.550 ; Fall       ; CLOCK           ;
;  MIR[18]     ; CLOCK      ; 5.812 ; 5.812 ; Fall       ; CLOCK           ;
;  MIR[19]     ; CLOCK      ; 5.497 ; 5.497 ; Fall       ; CLOCK           ;
;  MIR[20]     ; CLOCK      ; 5.814 ; 5.814 ; Fall       ; CLOCK           ;
;  MIR[21]     ; CLOCK      ; 5.687 ; 5.687 ; Fall       ; CLOCK           ;
;  MIR[22]     ; CLOCK      ; 5.502 ; 5.502 ; Fall       ; CLOCK           ;
;  MIR[23]     ; CLOCK      ; 5.702 ; 5.702 ; Fall       ; CLOCK           ;
;  MIR[24]     ; CLOCK      ; 5.820 ; 5.820 ; Fall       ; CLOCK           ;
;  MIR[25]     ; CLOCK      ; 5.570 ; 5.570 ; Fall       ; CLOCK           ;
;  MIR[26]     ; CLOCK      ; 5.492 ; 5.492 ; Fall       ; CLOCK           ;
;  MIR[27]     ; CLOCK      ; 5.559 ; 5.559 ; Fall       ; CLOCK           ;
;  MIR[28]     ; CLOCK      ; 5.409 ; 5.409 ; Fall       ; CLOCK           ;
;  MIR[29]     ; CLOCK      ; 5.477 ; 5.477 ; Fall       ; CLOCK           ;
;  MIR[30]     ; CLOCK      ; 5.367 ; 5.367 ; Fall       ; CLOCK           ;
;  MIR[31]     ; CLOCK      ; 5.459 ; 5.459 ; Fall       ; CLOCK           ;
;  MIR[32]     ; CLOCK      ; 5.570 ; 5.570 ; Fall       ; CLOCK           ;
;  MIR[33]     ; CLOCK      ; 5.673 ; 5.673 ; Fall       ; CLOCK           ;
;  MIR[34]     ; CLOCK      ; 5.561 ; 5.561 ; Fall       ; CLOCK           ;
;  MIR[35]     ; CLOCK      ; 5.789 ; 5.789 ; Fall       ; CLOCK           ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 8        ; 180      ; 36       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK      ; CLOCK    ; 8        ; 180      ; 36       ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 334   ; 334  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Oct 20 10:03:26 2025
Info: Command: quartus_sta MIC1 -c MIC1
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MIC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK CLOCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.290       -77.899 CLOCK 
Info (332146): Worst-case hold slack is 0.517
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.517         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -121.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.259
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.259       -29.763 CLOCK 
Info (332146): Worst-case hold slack is 0.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.237         0.000 CLOCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -121.836 CLOCK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4540 megabytes
    Info: Processing ended: Mon Oct 20 10:03:26 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


