// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cornerupdate_accel_cornerupdate_accel,hls_ip_2020_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=6.667000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.867000,HLS_SYN_LAT=30221,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=4412,HLS_SYN_LUT=4815,HLS_VERSION=2020_1_1}" *)

module cornerupdate_accel (
        ap_clk,
        ap_rst_n,
        m_axi_gmem7_AWVALID,
        m_axi_gmem7_AWREADY,
        m_axi_gmem7_AWADDR,
        m_axi_gmem7_AWID,
        m_axi_gmem7_AWLEN,
        m_axi_gmem7_AWSIZE,
        m_axi_gmem7_AWBURST,
        m_axi_gmem7_AWLOCK,
        m_axi_gmem7_AWCACHE,
        m_axi_gmem7_AWPROT,
        m_axi_gmem7_AWQOS,
        m_axi_gmem7_AWREGION,
        m_axi_gmem7_AWUSER,
        m_axi_gmem7_WVALID,
        m_axi_gmem7_WREADY,
        m_axi_gmem7_WDATA,
        m_axi_gmem7_WSTRB,
        m_axi_gmem7_WLAST,
        m_axi_gmem7_WID,
        m_axi_gmem7_WUSER,
        m_axi_gmem7_ARVALID,
        m_axi_gmem7_ARREADY,
        m_axi_gmem7_ARADDR,
        m_axi_gmem7_ARID,
        m_axi_gmem7_ARLEN,
        m_axi_gmem7_ARSIZE,
        m_axi_gmem7_ARBURST,
        m_axi_gmem7_ARLOCK,
        m_axi_gmem7_ARCACHE,
        m_axi_gmem7_ARPROT,
        m_axi_gmem7_ARQOS,
        m_axi_gmem7_ARREGION,
        m_axi_gmem7_ARUSER,
        m_axi_gmem7_RVALID,
        m_axi_gmem7_RREADY,
        m_axi_gmem7_RDATA,
        m_axi_gmem7_RLAST,
        m_axi_gmem7_RID,
        m_axi_gmem7_RUSER,
        m_axi_gmem7_RRESP,
        m_axi_gmem7_BVALID,
        m_axi_gmem7_BREADY,
        m_axi_gmem7_BRESP,
        m_axi_gmem7_BID,
        m_axi_gmem7_BUSER,
        m_axi_gmem8_AWVALID,
        m_axi_gmem8_AWREADY,
        m_axi_gmem8_AWADDR,
        m_axi_gmem8_AWID,
        m_axi_gmem8_AWLEN,
        m_axi_gmem8_AWSIZE,
        m_axi_gmem8_AWBURST,
        m_axi_gmem8_AWLOCK,
        m_axi_gmem8_AWCACHE,
        m_axi_gmem8_AWPROT,
        m_axi_gmem8_AWQOS,
        m_axi_gmem8_AWREGION,
        m_axi_gmem8_AWUSER,
        m_axi_gmem8_WVALID,
        m_axi_gmem8_WREADY,
        m_axi_gmem8_WDATA,
        m_axi_gmem8_WSTRB,
        m_axi_gmem8_WLAST,
        m_axi_gmem8_WID,
        m_axi_gmem8_WUSER,
        m_axi_gmem8_ARVALID,
        m_axi_gmem8_ARREADY,
        m_axi_gmem8_ARADDR,
        m_axi_gmem8_ARID,
        m_axi_gmem8_ARLEN,
        m_axi_gmem8_ARSIZE,
        m_axi_gmem8_ARBURST,
        m_axi_gmem8_ARLOCK,
        m_axi_gmem8_ARCACHE,
        m_axi_gmem8_ARPROT,
        m_axi_gmem8_ARQOS,
        m_axi_gmem8_ARREGION,
        m_axi_gmem8_ARUSER,
        m_axi_gmem8_RVALID,
        m_axi_gmem8_RREADY,
        m_axi_gmem8_RDATA,
        m_axi_gmem8_RLAST,
        m_axi_gmem8_RID,
        m_axi_gmem8_RUSER,
        m_axi_gmem8_RRESP,
        m_axi_gmem8_BVALID,
        m_axi_gmem8_BREADY,
        m_axi_gmem8_BRESP,
        m_axi_gmem8_BID,
        m_axi_gmem8_BUSER,
        m_axi_gmem9_AWVALID,
        m_axi_gmem9_AWREADY,
        m_axi_gmem9_AWADDR,
        m_axi_gmem9_AWID,
        m_axi_gmem9_AWLEN,
        m_axi_gmem9_AWSIZE,
        m_axi_gmem9_AWBURST,
        m_axi_gmem9_AWLOCK,
        m_axi_gmem9_AWCACHE,
        m_axi_gmem9_AWPROT,
        m_axi_gmem9_AWQOS,
        m_axi_gmem9_AWREGION,
        m_axi_gmem9_AWUSER,
        m_axi_gmem9_WVALID,
        m_axi_gmem9_WREADY,
        m_axi_gmem9_WDATA,
        m_axi_gmem9_WSTRB,
        m_axi_gmem9_WLAST,
        m_axi_gmem9_WID,
        m_axi_gmem9_WUSER,
        m_axi_gmem9_ARVALID,
        m_axi_gmem9_ARREADY,
        m_axi_gmem9_ARADDR,
        m_axi_gmem9_ARID,
        m_axi_gmem9_ARLEN,
        m_axi_gmem9_ARSIZE,
        m_axi_gmem9_ARBURST,
        m_axi_gmem9_ARLOCK,
        m_axi_gmem9_ARCACHE,
        m_axi_gmem9_ARPROT,
        m_axi_gmem9_ARQOS,
        m_axi_gmem9_ARREGION,
        m_axi_gmem9_ARUSER,
        m_axi_gmem9_RVALID,
        m_axi_gmem9_RREADY,
        m_axi_gmem9_RDATA,
        m_axi_gmem9_RLAST,
        m_axi_gmem9_RID,
        m_axi_gmem9_RUSER,
        m_axi_gmem9_RRESP,
        m_axi_gmem9_BVALID,
        m_axi_gmem9_BREADY,
        m_axi_gmem9_BRESP,
        m_axi_gmem9_BID,
        m_axi_gmem9_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM7_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM7_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM7_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM7_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM7_USER_VALUE = 0;
parameter    C_M_AXI_GMEM7_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM7_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM8_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM8_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM8_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM8_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM8_USER_VALUE = 0;
parameter    C_M_AXI_GMEM8_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM8_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM9_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM9_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM9_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM9_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM9_USER_VALUE = 0;
parameter    C_M_AXI_GMEM9_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM9_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM7_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM8_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM9_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem7_AWVALID;
input   m_axi_gmem7_AWREADY;
output  [C_M_AXI_GMEM7_ADDR_WIDTH - 1:0] m_axi_gmem7_AWADDR;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_AWID;
output  [7:0] m_axi_gmem7_AWLEN;
output  [2:0] m_axi_gmem7_AWSIZE;
output  [1:0] m_axi_gmem7_AWBURST;
output  [1:0] m_axi_gmem7_AWLOCK;
output  [3:0] m_axi_gmem7_AWCACHE;
output  [2:0] m_axi_gmem7_AWPROT;
output  [3:0] m_axi_gmem7_AWQOS;
output  [3:0] m_axi_gmem7_AWREGION;
output  [C_M_AXI_GMEM7_AWUSER_WIDTH - 1:0] m_axi_gmem7_AWUSER;
output   m_axi_gmem7_WVALID;
input   m_axi_gmem7_WREADY;
output  [C_M_AXI_GMEM7_DATA_WIDTH - 1:0] m_axi_gmem7_WDATA;
output  [C_M_AXI_GMEM7_WSTRB_WIDTH - 1:0] m_axi_gmem7_WSTRB;
output   m_axi_gmem7_WLAST;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_WID;
output  [C_M_AXI_GMEM7_WUSER_WIDTH - 1:0] m_axi_gmem7_WUSER;
output   m_axi_gmem7_ARVALID;
input   m_axi_gmem7_ARREADY;
output  [C_M_AXI_GMEM7_ADDR_WIDTH - 1:0] m_axi_gmem7_ARADDR;
output  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_ARID;
output  [7:0] m_axi_gmem7_ARLEN;
output  [2:0] m_axi_gmem7_ARSIZE;
output  [1:0] m_axi_gmem7_ARBURST;
output  [1:0] m_axi_gmem7_ARLOCK;
output  [3:0] m_axi_gmem7_ARCACHE;
output  [2:0] m_axi_gmem7_ARPROT;
output  [3:0] m_axi_gmem7_ARQOS;
output  [3:0] m_axi_gmem7_ARREGION;
output  [C_M_AXI_GMEM7_ARUSER_WIDTH - 1:0] m_axi_gmem7_ARUSER;
input   m_axi_gmem7_RVALID;
output   m_axi_gmem7_RREADY;
input  [C_M_AXI_GMEM7_DATA_WIDTH - 1:0] m_axi_gmem7_RDATA;
input   m_axi_gmem7_RLAST;
input  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_RID;
input  [C_M_AXI_GMEM7_RUSER_WIDTH - 1:0] m_axi_gmem7_RUSER;
input  [1:0] m_axi_gmem7_RRESP;
input   m_axi_gmem7_BVALID;
output   m_axi_gmem7_BREADY;
input  [1:0] m_axi_gmem7_BRESP;
input  [C_M_AXI_GMEM7_ID_WIDTH - 1:0] m_axi_gmem7_BID;
input  [C_M_AXI_GMEM7_BUSER_WIDTH - 1:0] m_axi_gmem7_BUSER;
output   m_axi_gmem8_AWVALID;
input   m_axi_gmem8_AWREADY;
output  [C_M_AXI_GMEM8_ADDR_WIDTH - 1:0] m_axi_gmem8_AWADDR;
output  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_AWID;
output  [7:0] m_axi_gmem8_AWLEN;
output  [2:0] m_axi_gmem8_AWSIZE;
output  [1:0] m_axi_gmem8_AWBURST;
output  [1:0] m_axi_gmem8_AWLOCK;
output  [3:0] m_axi_gmem8_AWCACHE;
output  [2:0] m_axi_gmem8_AWPROT;
output  [3:0] m_axi_gmem8_AWQOS;
output  [3:0] m_axi_gmem8_AWREGION;
output  [C_M_AXI_GMEM8_AWUSER_WIDTH - 1:0] m_axi_gmem8_AWUSER;
output   m_axi_gmem8_WVALID;
input   m_axi_gmem8_WREADY;
output  [C_M_AXI_GMEM8_DATA_WIDTH - 1:0] m_axi_gmem8_WDATA;
output  [C_M_AXI_GMEM8_WSTRB_WIDTH - 1:0] m_axi_gmem8_WSTRB;
output   m_axi_gmem8_WLAST;
output  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_WID;
output  [C_M_AXI_GMEM8_WUSER_WIDTH - 1:0] m_axi_gmem8_WUSER;
output   m_axi_gmem8_ARVALID;
input   m_axi_gmem8_ARREADY;
output  [C_M_AXI_GMEM8_ADDR_WIDTH - 1:0] m_axi_gmem8_ARADDR;
output  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_ARID;
output  [7:0] m_axi_gmem8_ARLEN;
output  [2:0] m_axi_gmem8_ARSIZE;
output  [1:0] m_axi_gmem8_ARBURST;
output  [1:0] m_axi_gmem8_ARLOCK;
output  [3:0] m_axi_gmem8_ARCACHE;
output  [2:0] m_axi_gmem8_ARPROT;
output  [3:0] m_axi_gmem8_ARQOS;
output  [3:0] m_axi_gmem8_ARREGION;
output  [C_M_AXI_GMEM8_ARUSER_WIDTH - 1:0] m_axi_gmem8_ARUSER;
input   m_axi_gmem8_RVALID;
output   m_axi_gmem8_RREADY;
input  [C_M_AXI_GMEM8_DATA_WIDTH - 1:0] m_axi_gmem8_RDATA;
input   m_axi_gmem8_RLAST;
input  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_RID;
input  [C_M_AXI_GMEM8_RUSER_WIDTH - 1:0] m_axi_gmem8_RUSER;
input  [1:0] m_axi_gmem8_RRESP;
input   m_axi_gmem8_BVALID;
output   m_axi_gmem8_BREADY;
input  [1:0] m_axi_gmem8_BRESP;
input  [C_M_AXI_GMEM8_ID_WIDTH - 1:0] m_axi_gmem8_BID;
input  [C_M_AXI_GMEM8_BUSER_WIDTH - 1:0] m_axi_gmem8_BUSER;
output   m_axi_gmem9_AWVALID;
input   m_axi_gmem9_AWREADY;
output  [C_M_AXI_GMEM9_ADDR_WIDTH - 1:0] m_axi_gmem9_AWADDR;
output  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_AWID;
output  [7:0] m_axi_gmem9_AWLEN;
output  [2:0] m_axi_gmem9_AWSIZE;
output  [1:0] m_axi_gmem9_AWBURST;
output  [1:0] m_axi_gmem9_AWLOCK;
output  [3:0] m_axi_gmem9_AWCACHE;
output  [2:0] m_axi_gmem9_AWPROT;
output  [3:0] m_axi_gmem9_AWQOS;
output  [3:0] m_axi_gmem9_AWREGION;
output  [C_M_AXI_GMEM9_AWUSER_WIDTH - 1:0] m_axi_gmem9_AWUSER;
output   m_axi_gmem9_WVALID;
input   m_axi_gmem9_WREADY;
output  [C_M_AXI_GMEM9_DATA_WIDTH - 1:0] m_axi_gmem9_WDATA;
output  [C_M_AXI_GMEM9_WSTRB_WIDTH - 1:0] m_axi_gmem9_WSTRB;
output   m_axi_gmem9_WLAST;
output  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_WID;
output  [C_M_AXI_GMEM9_WUSER_WIDTH - 1:0] m_axi_gmem9_WUSER;
output   m_axi_gmem9_ARVALID;
input   m_axi_gmem9_ARREADY;
output  [C_M_AXI_GMEM9_ADDR_WIDTH - 1:0] m_axi_gmem9_ARADDR;
output  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_ARID;
output  [7:0] m_axi_gmem9_ARLEN;
output  [2:0] m_axi_gmem9_ARSIZE;
output  [1:0] m_axi_gmem9_ARBURST;
output  [1:0] m_axi_gmem9_ARLOCK;
output  [3:0] m_axi_gmem9_ARCACHE;
output  [2:0] m_axi_gmem9_ARPROT;
output  [3:0] m_axi_gmem9_ARQOS;
output  [3:0] m_axi_gmem9_ARREGION;
output  [C_M_AXI_GMEM9_ARUSER_WIDTH - 1:0] m_axi_gmem9_ARUSER;
input   m_axi_gmem9_RVALID;
output   m_axi_gmem9_RREADY;
input  [C_M_AXI_GMEM9_DATA_WIDTH - 1:0] m_axi_gmem9_RDATA;
input   m_axi_gmem9_RLAST;
input  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_RID;
input  [C_M_AXI_GMEM9_RUSER_WIDTH - 1:0] m_axi_gmem9_RUSER;
input  [1:0] m_axi_gmem9_RRESP;
input   m_axi_gmem9_BVALID;
output   m_axi_gmem9_BREADY;
input  [1:0] m_axi_gmem9_BRESP;
input  [C_M_AXI_GMEM9_ID_WIDTH - 1:0] m_axi_gmem9_BID;
input  [C_M_AXI_GMEM9_BUSER_WIDTH - 1:0] m_axi_gmem9_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] list_fix;
wire   [63:0] list;
wire   [31:0] nCorners;
wire   [63:0] flow_vectors;
wire   [31:0] harris_flag;
wire   [31:0] flow_rows;
wire   [31:0] flow_cols;
reg    gmem7_AWVALID;
wire    gmem7_AWREADY;
reg    gmem7_WVALID;
wire    gmem7_WREADY;
reg    gmem7_ARVALID;
wire    gmem7_ARREADY;
wire    gmem7_RVALID;
reg    gmem7_RREADY;
wire   [63:0] gmem7_RDATA;
wire    gmem7_RLAST;
wire   [0:0] gmem7_RID;
wire   [0:0] gmem7_RUSER;
wire   [1:0] gmem7_RRESP;
wire    gmem7_BVALID;
reg    gmem7_BREADY;
wire   [1:0] gmem7_BRESP;
wire   [0:0] gmem7_BID;
wire   [0:0] gmem7_BUSER;
reg    gmem8_AWVALID;
wire    gmem8_AWREADY;
reg    gmem8_WVALID;
wire    gmem8_WREADY;
reg    gmem8_ARVALID;
wire    gmem8_ARREADY;
wire    gmem8_RVALID;
reg    gmem8_RREADY;
wire   [31:0] gmem8_RDATA;
wire    gmem8_RLAST;
wire   [0:0] gmem8_RID;
wire   [0:0] gmem8_RUSER;
wire   [1:0] gmem8_RRESP;
wire    gmem8_BVALID;
reg    gmem8_BREADY;
wire   [1:0] gmem8_BRESP;
wire   [0:0] gmem8_BID;
wire   [0:0] gmem8_BUSER;
wire    gmem9_AWREADY;
wire    gmem9_WREADY;
reg    gmem9_ARVALID;
wire    gmem9_ARREADY;
wire    gmem9_RVALID;
reg    gmem9_RREADY;
wire   [31:0] gmem9_RDATA;
wire    gmem9_RLAST;
wire   [0:0] gmem9_RID;
wire   [0:0] gmem9_RUSER;
wire   [1:0] gmem9_RRESP;
wire    gmem9_BVALID;
wire   [1:0] gmem9_BRESP;
wire   [0:0] gmem9_BID;
wire   [0:0] gmem9_BUSER;
reg   [63:0] flow_vectors_read_reg_148;
reg    ap_block_state1;
reg   [63:0] list_read_reg_158;
reg   [63:0] list_fix_read_reg_163;
wire   [10:0] empty_fu_133_p1;
reg   [10:0] empty_reg_168;
wire   [10:0] empty_30_fu_138_p1;
reg   [10:0] empty_30_reg_173;
wire   [0:0] empty_31_fu_143_p1;
reg   [0:0] empty_31_reg_178;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_start;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_done;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_idle;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_ready;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWVALID;
wire   [63:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWADDR;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWID;
wire   [31:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWLEN;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWSIZE;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWBURST;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWLOCK;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWCACHE;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWPROT;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWQOS;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWREGION;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWUSER;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WVALID;
wire   [63:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WDATA;
wire   [7:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WSTRB;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WLAST;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WID;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WUSER;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARVALID;
wire   [63:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARADDR;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARID;
wire   [31:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARLEN;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARSIZE;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARBURST;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARLOCK;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARCACHE;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARPROT;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARQOS;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARREGION;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARUSER;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_RREADY;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_BREADY;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWVALID;
wire   [63:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWADDR;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWID;
wire   [31:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWLEN;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWSIZE;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWBURST;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWLOCK;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWCACHE;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWPROT;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWQOS;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWREGION;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWUSER;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WVALID;
wire   [31:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WDATA;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WSTRB;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WLAST;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WID;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WUSER;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARVALID;
wire   [63:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARADDR;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARID;
wire   [31:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARLEN;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARSIZE;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARBURST;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARLOCK;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARCACHE;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARPROT;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARQOS;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARREGION;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARUSER;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_RREADY;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_BREADY;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWVALID;
wire   [63:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWADDR;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWID;
wire   [31:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWLEN;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWSIZE;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWBURST;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWLOCK;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWCACHE;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWPROT;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWQOS;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWREGION;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWUSER;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WVALID;
wire   [31:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WDATA;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WSTRB;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WLAST;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WID;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WUSER;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARVALID;
wire   [63:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARADDR;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARID;
wire   [31:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARLEN;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARSIZE;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARBURST;
wire   [1:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARLOCK;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARCACHE;
wire   [2:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARPROT;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARQOS;
wire   [3:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARREGION;
wire   [0:0] grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARUSER;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_RREADY;
wire    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_BREADY;
reg    grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_start_reg;
reg    ap_block_state1_ignore_call37;
wire    ap_CS_fsm_state2;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_start_reg = 1'b0;
end

cornerupdate_accel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .list_fix(list_fix),
    .list(list),
    .nCorners(nCorners),
    .flow_vectors(flow_vectors),
    .harris_flag(harris_flag),
    .flow_rows(flow_rows),
    .flow_cols(flow_cols),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

cornerupdate_accel_gmem7_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 64 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM7_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM7_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM7_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM7_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM7_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM7_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM7_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM7_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM7_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM7_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM7_CACHE_VALUE ))
gmem7_m_axi_U(
    .AWVALID(m_axi_gmem7_AWVALID),
    .AWREADY(m_axi_gmem7_AWREADY),
    .AWADDR(m_axi_gmem7_AWADDR),
    .AWID(m_axi_gmem7_AWID),
    .AWLEN(m_axi_gmem7_AWLEN),
    .AWSIZE(m_axi_gmem7_AWSIZE),
    .AWBURST(m_axi_gmem7_AWBURST),
    .AWLOCK(m_axi_gmem7_AWLOCK),
    .AWCACHE(m_axi_gmem7_AWCACHE),
    .AWPROT(m_axi_gmem7_AWPROT),
    .AWQOS(m_axi_gmem7_AWQOS),
    .AWREGION(m_axi_gmem7_AWREGION),
    .AWUSER(m_axi_gmem7_AWUSER),
    .WVALID(m_axi_gmem7_WVALID),
    .WREADY(m_axi_gmem7_WREADY),
    .WDATA(m_axi_gmem7_WDATA),
    .WSTRB(m_axi_gmem7_WSTRB),
    .WLAST(m_axi_gmem7_WLAST),
    .WID(m_axi_gmem7_WID),
    .WUSER(m_axi_gmem7_WUSER),
    .ARVALID(m_axi_gmem7_ARVALID),
    .ARREADY(m_axi_gmem7_ARREADY),
    .ARADDR(m_axi_gmem7_ARADDR),
    .ARID(m_axi_gmem7_ARID),
    .ARLEN(m_axi_gmem7_ARLEN),
    .ARSIZE(m_axi_gmem7_ARSIZE),
    .ARBURST(m_axi_gmem7_ARBURST),
    .ARLOCK(m_axi_gmem7_ARLOCK),
    .ARCACHE(m_axi_gmem7_ARCACHE),
    .ARPROT(m_axi_gmem7_ARPROT),
    .ARQOS(m_axi_gmem7_ARQOS),
    .ARREGION(m_axi_gmem7_ARREGION),
    .ARUSER(m_axi_gmem7_ARUSER),
    .RVALID(m_axi_gmem7_RVALID),
    .RREADY(m_axi_gmem7_RREADY),
    .RDATA(m_axi_gmem7_RDATA),
    .RLAST(m_axi_gmem7_RLAST),
    .RID(m_axi_gmem7_RID),
    .RUSER(m_axi_gmem7_RUSER),
    .RRESP(m_axi_gmem7_RRESP),
    .BVALID(m_axi_gmem7_BVALID),
    .BREADY(m_axi_gmem7_BREADY),
    .BRESP(m_axi_gmem7_BRESP),
    .BID(m_axi_gmem7_BID),
    .BUSER(m_axi_gmem7_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem7_ARVALID),
    .I_ARREADY(gmem7_ARREADY),
    .I_ARADDR(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARADDR),
    .I_ARID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARID),
    .I_ARLEN(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARLEN),
    .I_ARSIZE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARSIZE),
    .I_ARLOCK(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARLOCK),
    .I_ARCACHE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARCACHE),
    .I_ARQOS(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARQOS),
    .I_ARPROT(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARPROT),
    .I_ARUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARUSER),
    .I_ARBURST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARBURST),
    .I_ARREGION(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARREGION),
    .I_RVALID(gmem7_RVALID),
    .I_RREADY(gmem7_RREADY),
    .I_RDATA(gmem7_RDATA),
    .I_RID(gmem7_RID),
    .I_RUSER(gmem7_RUSER),
    .I_RRESP(gmem7_RRESP),
    .I_RLAST(gmem7_RLAST),
    .I_AWVALID(gmem7_AWVALID),
    .I_AWREADY(gmem7_AWREADY),
    .I_AWADDR(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWADDR),
    .I_AWID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWID),
    .I_AWLEN(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWLEN),
    .I_AWSIZE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWSIZE),
    .I_AWLOCK(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWLOCK),
    .I_AWCACHE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWCACHE),
    .I_AWQOS(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWQOS),
    .I_AWPROT(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWPROT),
    .I_AWUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWUSER),
    .I_AWBURST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWBURST),
    .I_AWREGION(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWREGION),
    .I_WVALID(gmem7_WVALID),
    .I_WREADY(gmem7_WREADY),
    .I_WDATA(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WDATA),
    .I_WID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WID),
    .I_WUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WUSER),
    .I_WLAST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WLAST),
    .I_WSTRB(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WSTRB),
    .I_BVALID(gmem7_BVALID),
    .I_BREADY(gmem7_BREADY),
    .I_BRESP(gmem7_BRESP),
    .I_BID(gmem7_BID),
    .I_BUSER(gmem7_BUSER)
);

cornerupdate_accel_gmem8_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM8_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM8_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM8_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM8_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM8_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM8_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM8_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM8_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM8_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM8_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM8_CACHE_VALUE ))
gmem8_m_axi_U(
    .AWVALID(m_axi_gmem8_AWVALID),
    .AWREADY(m_axi_gmem8_AWREADY),
    .AWADDR(m_axi_gmem8_AWADDR),
    .AWID(m_axi_gmem8_AWID),
    .AWLEN(m_axi_gmem8_AWLEN),
    .AWSIZE(m_axi_gmem8_AWSIZE),
    .AWBURST(m_axi_gmem8_AWBURST),
    .AWLOCK(m_axi_gmem8_AWLOCK),
    .AWCACHE(m_axi_gmem8_AWCACHE),
    .AWPROT(m_axi_gmem8_AWPROT),
    .AWQOS(m_axi_gmem8_AWQOS),
    .AWREGION(m_axi_gmem8_AWREGION),
    .AWUSER(m_axi_gmem8_AWUSER),
    .WVALID(m_axi_gmem8_WVALID),
    .WREADY(m_axi_gmem8_WREADY),
    .WDATA(m_axi_gmem8_WDATA),
    .WSTRB(m_axi_gmem8_WSTRB),
    .WLAST(m_axi_gmem8_WLAST),
    .WID(m_axi_gmem8_WID),
    .WUSER(m_axi_gmem8_WUSER),
    .ARVALID(m_axi_gmem8_ARVALID),
    .ARREADY(m_axi_gmem8_ARREADY),
    .ARADDR(m_axi_gmem8_ARADDR),
    .ARID(m_axi_gmem8_ARID),
    .ARLEN(m_axi_gmem8_ARLEN),
    .ARSIZE(m_axi_gmem8_ARSIZE),
    .ARBURST(m_axi_gmem8_ARBURST),
    .ARLOCK(m_axi_gmem8_ARLOCK),
    .ARCACHE(m_axi_gmem8_ARCACHE),
    .ARPROT(m_axi_gmem8_ARPROT),
    .ARQOS(m_axi_gmem8_ARQOS),
    .ARREGION(m_axi_gmem8_ARREGION),
    .ARUSER(m_axi_gmem8_ARUSER),
    .RVALID(m_axi_gmem8_RVALID),
    .RREADY(m_axi_gmem8_RREADY),
    .RDATA(m_axi_gmem8_RDATA),
    .RLAST(m_axi_gmem8_RLAST),
    .RID(m_axi_gmem8_RID),
    .RUSER(m_axi_gmem8_RUSER),
    .RRESP(m_axi_gmem8_RRESP),
    .BVALID(m_axi_gmem8_BVALID),
    .BREADY(m_axi_gmem8_BREADY),
    .BRESP(m_axi_gmem8_BRESP),
    .BID(m_axi_gmem8_BID),
    .BUSER(m_axi_gmem8_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem8_ARVALID),
    .I_ARREADY(gmem8_ARREADY),
    .I_ARADDR(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARADDR),
    .I_ARID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARID),
    .I_ARLEN(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARLEN),
    .I_ARSIZE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARSIZE),
    .I_ARLOCK(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARLOCK),
    .I_ARCACHE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARCACHE),
    .I_ARQOS(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARQOS),
    .I_ARPROT(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARPROT),
    .I_ARUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARUSER),
    .I_ARBURST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARBURST),
    .I_ARREGION(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARREGION),
    .I_RVALID(gmem8_RVALID),
    .I_RREADY(gmem8_RREADY),
    .I_RDATA(gmem8_RDATA),
    .I_RID(gmem8_RID),
    .I_RUSER(gmem8_RUSER),
    .I_RRESP(gmem8_RRESP),
    .I_RLAST(gmem8_RLAST),
    .I_AWVALID(gmem8_AWVALID),
    .I_AWREADY(gmem8_AWREADY),
    .I_AWADDR(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWADDR),
    .I_AWID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWID),
    .I_AWLEN(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWLEN),
    .I_AWSIZE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWSIZE),
    .I_AWLOCK(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWLOCK),
    .I_AWCACHE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWCACHE),
    .I_AWQOS(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWQOS),
    .I_AWPROT(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWPROT),
    .I_AWUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWUSER),
    .I_AWBURST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWBURST),
    .I_AWREGION(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWREGION),
    .I_WVALID(gmem8_WVALID),
    .I_WREADY(gmem8_WREADY),
    .I_WDATA(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WDATA),
    .I_WID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WID),
    .I_WUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WUSER),
    .I_WLAST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WLAST),
    .I_WSTRB(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WSTRB),
    .I_BVALID(gmem8_BVALID),
    .I_BREADY(gmem8_BREADY),
    .I_BRESP(gmem8_BRESP),
    .I_BID(gmem8_BID),
    .I_BUSER(gmem8_BUSER)
);

cornerupdate_accel_gmem9_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM9_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM9_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM9_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM9_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM9_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM9_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM9_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM9_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM9_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM9_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM9_CACHE_VALUE ))
gmem9_m_axi_U(
    .AWVALID(m_axi_gmem9_AWVALID),
    .AWREADY(m_axi_gmem9_AWREADY),
    .AWADDR(m_axi_gmem9_AWADDR),
    .AWID(m_axi_gmem9_AWID),
    .AWLEN(m_axi_gmem9_AWLEN),
    .AWSIZE(m_axi_gmem9_AWSIZE),
    .AWBURST(m_axi_gmem9_AWBURST),
    .AWLOCK(m_axi_gmem9_AWLOCK),
    .AWCACHE(m_axi_gmem9_AWCACHE),
    .AWPROT(m_axi_gmem9_AWPROT),
    .AWQOS(m_axi_gmem9_AWQOS),
    .AWREGION(m_axi_gmem9_AWREGION),
    .AWUSER(m_axi_gmem9_AWUSER),
    .WVALID(m_axi_gmem9_WVALID),
    .WREADY(m_axi_gmem9_WREADY),
    .WDATA(m_axi_gmem9_WDATA),
    .WSTRB(m_axi_gmem9_WSTRB),
    .WLAST(m_axi_gmem9_WLAST),
    .WID(m_axi_gmem9_WID),
    .WUSER(m_axi_gmem9_WUSER),
    .ARVALID(m_axi_gmem9_ARVALID),
    .ARREADY(m_axi_gmem9_ARREADY),
    .ARADDR(m_axi_gmem9_ARADDR),
    .ARID(m_axi_gmem9_ARID),
    .ARLEN(m_axi_gmem9_ARLEN),
    .ARSIZE(m_axi_gmem9_ARSIZE),
    .ARBURST(m_axi_gmem9_ARBURST),
    .ARLOCK(m_axi_gmem9_ARLOCK),
    .ARCACHE(m_axi_gmem9_ARCACHE),
    .ARPROT(m_axi_gmem9_ARPROT),
    .ARQOS(m_axi_gmem9_ARQOS),
    .ARREGION(m_axi_gmem9_ARREGION),
    .ARUSER(m_axi_gmem9_ARUSER),
    .RVALID(m_axi_gmem9_RVALID),
    .RREADY(m_axi_gmem9_RREADY),
    .RDATA(m_axi_gmem9_RDATA),
    .RLAST(m_axi_gmem9_RLAST),
    .RID(m_axi_gmem9_RID),
    .RUSER(m_axi_gmem9_RUSER),
    .RRESP(m_axi_gmem9_RRESP),
    .BVALID(m_axi_gmem9_BVALID),
    .BREADY(m_axi_gmem9_BREADY),
    .BRESP(m_axi_gmem9_BRESP),
    .BID(m_axi_gmem9_BID),
    .BUSER(m_axi_gmem9_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem9_ARVALID),
    .I_ARREADY(gmem9_ARREADY),
    .I_ARADDR(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARADDR),
    .I_ARID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARID),
    .I_ARLEN(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARLEN),
    .I_ARSIZE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARSIZE),
    .I_ARLOCK(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARLOCK),
    .I_ARCACHE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARCACHE),
    .I_ARQOS(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARQOS),
    .I_ARPROT(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARPROT),
    .I_ARUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARUSER),
    .I_ARBURST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARBURST),
    .I_ARREGION(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARREGION),
    .I_RVALID(gmem9_RVALID),
    .I_RREADY(gmem9_RREADY),
    .I_RDATA(gmem9_RDATA),
    .I_RID(gmem9_RID),
    .I_RUSER(gmem9_RUSER),
    .I_RRESP(gmem9_RRESP),
    .I_RLAST(gmem9_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem9_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem9_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem9_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem9_BRESP),
    .I_BID(gmem9_BID),
    .I_BUSER(gmem9_BUSER)
);

cornerupdate_accel_cornerUpdate_10000u_3u_1080u_1920u_1u_s grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_start),
    .ap_done(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_done),
    .ap_idle(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_idle),
    .ap_ready(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_ready),
    .m_axi_gmem7_AWVALID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWVALID),
    .m_axi_gmem7_AWREADY(gmem7_AWREADY),
    .m_axi_gmem7_AWADDR(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWADDR),
    .m_axi_gmem7_AWID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWID),
    .m_axi_gmem7_AWLEN(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWLEN),
    .m_axi_gmem7_AWSIZE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWSIZE),
    .m_axi_gmem7_AWBURST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWBURST),
    .m_axi_gmem7_AWLOCK(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWLOCK),
    .m_axi_gmem7_AWCACHE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWCACHE),
    .m_axi_gmem7_AWPROT(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWPROT),
    .m_axi_gmem7_AWQOS(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWQOS),
    .m_axi_gmem7_AWREGION(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWREGION),
    .m_axi_gmem7_AWUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWUSER),
    .m_axi_gmem7_WVALID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WVALID),
    .m_axi_gmem7_WREADY(gmem7_WREADY),
    .m_axi_gmem7_WDATA(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WDATA),
    .m_axi_gmem7_WSTRB(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WSTRB),
    .m_axi_gmem7_WLAST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WLAST),
    .m_axi_gmem7_WID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WID),
    .m_axi_gmem7_WUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WUSER),
    .m_axi_gmem7_ARVALID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARVALID),
    .m_axi_gmem7_ARREADY(gmem7_ARREADY),
    .m_axi_gmem7_ARADDR(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARADDR),
    .m_axi_gmem7_ARID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARID),
    .m_axi_gmem7_ARLEN(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARLEN),
    .m_axi_gmem7_ARSIZE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARSIZE),
    .m_axi_gmem7_ARBURST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARBURST),
    .m_axi_gmem7_ARLOCK(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARLOCK),
    .m_axi_gmem7_ARCACHE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARCACHE),
    .m_axi_gmem7_ARPROT(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARPROT),
    .m_axi_gmem7_ARQOS(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARQOS),
    .m_axi_gmem7_ARREGION(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARREGION),
    .m_axi_gmem7_ARUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARUSER),
    .m_axi_gmem7_RVALID(gmem7_RVALID),
    .m_axi_gmem7_RREADY(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_RREADY),
    .m_axi_gmem7_RDATA(gmem7_RDATA),
    .m_axi_gmem7_RLAST(gmem7_RLAST),
    .m_axi_gmem7_RID(gmem7_RID),
    .m_axi_gmem7_RUSER(gmem7_RUSER),
    .m_axi_gmem7_RRESP(gmem7_RRESP),
    .m_axi_gmem7_BVALID(gmem7_BVALID),
    .m_axi_gmem7_BREADY(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_BREADY),
    .m_axi_gmem7_BRESP(gmem7_BRESP),
    .m_axi_gmem7_BID(gmem7_BID),
    .m_axi_gmem7_BUSER(gmem7_BUSER),
    .m_axi_gmem8_AWVALID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWVALID),
    .m_axi_gmem8_AWREADY(gmem8_AWREADY),
    .m_axi_gmem8_AWADDR(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWADDR),
    .m_axi_gmem8_AWID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWID),
    .m_axi_gmem8_AWLEN(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWLEN),
    .m_axi_gmem8_AWSIZE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWSIZE),
    .m_axi_gmem8_AWBURST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWBURST),
    .m_axi_gmem8_AWLOCK(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWLOCK),
    .m_axi_gmem8_AWCACHE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWCACHE),
    .m_axi_gmem8_AWPROT(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWPROT),
    .m_axi_gmem8_AWQOS(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWQOS),
    .m_axi_gmem8_AWREGION(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWREGION),
    .m_axi_gmem8_AWUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWUSER),
    .m_axi_gmem8_WVALID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WVALID),
    .m_axi_gmem8_WREADY(gmem8_WREADY),
    .m_axi_gmem8_WDATA(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WDATA),
    .m_axi_gmem8_WSTRB(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WSTRB),
    .m_axi_gmem8_WLAST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WLAST),
    .m_axi_gmem8_WID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WID),
    .m_axi_gmem8_WUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WUSER),
    .m_axi_gmem8_ARVALID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARVALID),
    .m_axi_gmem8_ARREADY(gmem8_ARREADY),
    .m_axi_gmem8_ARADDR(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARADDR),
    .m_axi_gmem8_ARID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARID),
    .m_axi_gmem8_ARLEN(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARLEN),
    .m_axi_gmem8_ARSIZE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARSIZE),
    .m_axi_gmem8_ARBURST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARBURST),
    .m_axi_gmem8_ARLOCK(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARLOCK),
    .m_axi_gmem8_ARCACHE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARCACHE),
    .m_axi_gmem8_ARPROT(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARPROT),
    .m_axi_gmem8_ARQOS(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARQOS),
    .m_axi_gmem8_ARREGION(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARREGION),
    .m_axi_gmem8_ARUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARUSER),
    .m_axi_gmem8_RVALID(gmem8_RVALID),
    .m_axi_gmem8_RREADY(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_RREADY),
    .m_axi_gmem8_RDATA(gmem8_RDATA),
    .m_axi_gmem8_RLAST(gmem8_RLAST),
    .m_axi_gmem8_RID(gmem8_RID),
    .m_axi_gmem8_RUSER(gmem8_RUSER),
    .m_axi_gmem8_RRESP(gmem8_RRESP),
    .m_axi_gmem8_BVALID(gmem8_BVALID),
    .m_axi_gmem8_BREADY(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_BREADY),
    .m_axi_gmem8_BRESP(gmem8_BRESP),
    .m_axi_gmem8_BID(gmem8_BID),
    .m_axi_gmem8_BUSER(gmem8_BUSER),
    .m_axi_gmem9_AWVALID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWVALID),
    .m_axi_gmem9_AWREADY(1'b0),
    .m_axi_gmem9_AWADDR(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWADDR),
    .m_axi_gmem9_AWID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWID),
    .m_axi_gmem9_AWLEN(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWLEN),
    .m_axi_gmem9_AWSIZE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWSIZE),
    .m_axi_gmem9_AWBURST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWBURST),
    .m_axi_gmem9_AWLOCK(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWLOCK),
    .m_axi_gmem9_AWCACHE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWCACHE),
    .m_axi_gmem9_AWPROT(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWPROT),
    .m_axi_gmem9_AWQOS(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWQOS),
    .m_axi_gmem9_AWREGION(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWREGION),
    .m_axi_gmem9_AWUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_AWUSER),
    .m_axi_gmem9_WVALID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WVALID),
    .m_axi_gmem9_WREADY(1'b0),
    .m_axi_gmem9_WDATA(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WDATA),
    .m_axi_gmem9_WSTRB(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WSTRB),
    .m_axi_gmem9_WLAST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WLAST),
    .m_axi_gmem9_WID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WID),
    .m_axi_gmem9_WUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_WUSER),
    .m_axi_gmem9_ARVALID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARVALID),
    .m_axi_gmem9_ARREADY(gmem9_ARREADY),
    .m_axi_gmem9_ARADDR(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARADDR),
    .m_axi_gmem9_ARID(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARID),
    .m_axi_gmem9_ARLEN(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARLEN),
    .m_axi_gmem9_ARSIZE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARSIZE),
    .m_axi_gmem9_ARBURST(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARBURST),
    .m_axi_gmem9_ARLOCK(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARLOCK),
    .m_axi_gmem9_ARCACHE(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARCACHE),
    .m_axi_gmem9_ARPROT(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARPROT),
    .m_axi_gmem9_ARQOS(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARQOS),
    .m_axi_gmem9_ARREGION(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARREGION),
    .m_axi_gmem9_ARUSER(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARUSER),
    .m_axi_gmem9_RVALID(gmem9_RVALID),
    .m_axi_gmem9_RREADY(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_RREADY),
    .m_axi_gmem9_RDATA(gmem9_RDATA),
    .m_axi_gmem9_RLAST(gmem9_RLAST),
    .m_axi_gmem9_RID(gmem9_RID),
    .m_axi_gmem9_RUSER(gmem9_RUSER),
    .m_axi_gmem9_RRESP(gmem9_RRESP),
    .m_axi_gmem9_BVALID(1'b0),
    .m_axi_gmem9_BREADY(grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_BREADY),
    .m_axi_gmem9_BRESP(2'd0),
    .m_axi_gmem9_BID(1'd0),
    .m_axi_gmem9_BUSER(1'd0),
    .list_fix(list_fix_read_reg_163),
    .list(list_read_reg_158),
    .nCorners(nCorners),
    .p_read(empty_30_reg_173),
    .p_read1(empty_reg_168),
    .flow_vectors_4(flow_vectors_read_reg_148),
    .harris_flag(empty_31_reg_178)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_start_reg <= 1'b1;
        end else if ((grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_ready == 1'b1)) begin
            grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_30_reg_173 <= empty_30_fu_138_p1;
        empty_31_reg_178 <= empty_31_fu_143_p1;
        empty_reg_168 <= empty_fu_133_p1;
        flow_vectors_read_reg_148 <= flow_vectors;
        list_fix_read_reg_163 <= list_fix;
        list_read_reg_158 <= list;
    end
end

always @ (*) begin
    if (((grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem7_ARVALID = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_ARVALID;
    end else begin
        gmem7_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem7_AWVALID = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_AWVALID;
    end else begin
        gmem7_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem7_BREADY = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_BREADY;
    end else begin
        gmem7_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem7_RREADY = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_RREADY;
    end else begin
        gmem7_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem7_WVALID = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem7_WVALID;
    end else begin
        gmem7_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem8_ARVALID = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_ARVALID;
    end else begin
        gmem8_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem8_AWVALID = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_AWVALID;
    end else begin
        gmem8_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem8_BREADY = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_BREADY;
    end else begin
        gmem8_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem8_RREADY = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_RREADY;
    end else begin
        gmem8_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem8_WVALID = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem8_WVALID;
    end else begin
        gmem8_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem9_ARVALID = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_ARVALID;
    end else begin
        gmem9_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        gmem9_RREADY = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_m_axi_gmem9_RREADY;
    end else begin
        gmem9_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call37 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign empty_30_fu_138_p1 = flow_rows[10:0];

assign empty_31_fu_143_p1 = harris_flag[0:0];

assign empty_fu_133_p1 = flow_cols[10:0];

assign grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_start = grp_cornerUpdate_10000u_3u_1080u_1920u_1u_s_fu_112_ap_start_reg;

endmodule //cornerupdate_accel
