{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647452591173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647452591173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 15:13:11 2022 " "Processing started: Wed Mar 16 15:13:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647452591173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647452591173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitalClock -c digitalClock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitalClock -c digitalClock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647452591173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647452591923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647452591923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twentysixbitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twentysixbitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twentySixBitCounter-Structure " "Found design unit 1: twentySixBitCounter-Structure" {  } { { "twentySixBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/twentySixBitCounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647452602813 ""} { "Info" "ISGN_ENTITY_NAME" "1 twentySixBitCounter " "Found entity 1: twentySixBitCounter" {  } { { "twentySixBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/twentySixBitCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647452602813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647452602813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitCounter-Structure " "Found design unit 1: fourBitCounter-Structure" {  } { { "fourBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/fourBitCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647452602829 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitCounter " "Found entity 1: fourBitCounter" {  } { { "fourBitCounter.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/fourBitCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647452602829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647452602829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegment-Structure " "Found design unit 1: sevenSegment-Structure" {  } { { "sevenSegment.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/sevenSegment.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647452602845 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegment " "Found entity 1: sevenSegment" {  } { { "sevenSegment.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/sevenSegment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647452602845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647452602845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digitalclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitalClock-Structure " "Found design unit 1: digitalClock-Structure" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647452602845 ""} { "Info" "ISGN_ENTITY_NAME" "1 digitalClock " "Found entity 1: digitalClock" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647452602845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647452602845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digitalClock " "Elaborating entity \"digitalClock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647452602970 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digitalClock.vhd(65) " "VHDL Process Statement warning at digitalClock.vhd(65): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602970 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY digitalClock.vhd(66) " "VHDL Process Statement warning at digitalClock.vhd(66): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602970 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY digitalClock.vhd(75) " "VHDL Process Statement warning at digitalClock.vhd(75): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602970 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digitalClock.vhd(82) " "VHDL Process Statement warning at digitalClock.vhd(82): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602970 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digitalClock.vhd(83) " "VHDL Process Statement warning at digitalClock.vhd(83): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602970 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digitalClock.vhd(84) " "VHDL Process Statement warning at digitalClock.vhd(84): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602985 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digitalClock.vhd(86) " "VHDL Process Statement warning at digitalClock.vhd(86): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602985 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digitalClock.vhd(87) " "VHDL Process Statement warning at digitalClock.vhd(87): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602985 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digitalClock.vhd(88) " "VHDL Process Statement warning at digitalClock.vhd(88): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602985 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY digitalClock.vhd(96) " "VHDL Process Statement warning at digitalClock.vhd(96): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602985 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digitalClock.vhd(103) " "VHDL Process Statement warning at digitalClock.vhd(103): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602985 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digitalClock.vhd(104) " "VHDL Process Statement warning at digitalClock.vhd(104): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602985 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digitalClock.vhd(109) " "VHDL Process Statement warning at digitalClock.vhd(109): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602985 "|digitalClock"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW digitalClock.vhd(110) " "VHDL Process Statement warning at digitalClock.vhd(110): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647452602985 "|digitalClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentySixBitCounter twentySixBitCounter:twentySixBitCounter1 " "Elaborating entity \"twentySixBitCounter\" for hierarchy \"twentySixBitCounter:twentySixBitCounter1\"" {  } { { "digitalClock.vhd" "twentySixBitCounter1" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647452602985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitCounter fourBitCounter:fourBitCounter1 " "Elaborating entity \"fourBitCounter\" for hierarchy \"fourBitCounter:fourBitCounter1\"" {  } { { "digitalClock.vhd" "fourBitCounter1" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647452602985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegment sevenSegment:sevenSegment1 " "Elaborating entity \"sevenSegment\" for hierarchy \"sevenSegment:sevenSegment1\"" {  } { { "digitalClock.vhd" "sevenSegment1" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647452603001 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue2\[0\] switchValue2\[0\]~_emulated switchValue2\[0\]~1 " "Register \"switchValue2\[0\]\" is converted into an equivalent circuit using register \"switchValue2\[0\]~_emulated\" and latch \"switchValue2\[0\]~1\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue2\[1\] switchValue2\[1\]~_emulated switchValue2\[1\]~5 " "Register \"switchValue2\[1\]\" is converted into an equivalent circuit using register \"switchValue2\[1\]~_emulated\" and latch \"switchValue2\[1\]~5\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue2\[2\] switchValue2\[2\]~_emulated switchValue2\[2\]~9 " "Register \"switchValue2\[2\]\" is converted into an equivalent circuit using register \"switchValue2\[2\]~_emulated\" and latch \"switchValue2\[2\]~9\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue2\[3\] switchValue2\[3\]~_emulated switchValue2\[3\]~13 " "Register \"switchValue2\[3\]\" is converted into an equivalent circuit using register \"switchValue2\[3\]~_emulated\" and latch \"switchValue2\[3\]~13\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue3\[0\] switchValue3\[0\]~_emulated switchValue3\[0\]~1 " "Register \"switchValue3\[0\]\" is converted into an equivalent circuit using register \"switchValue3\[0\]~_emulated\" and latch \"switchValue3\[0\]~1\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue3\[1\] switchValue3\[1\]~_emulated switchValue3\[1\]~5 " "Register \"switchValue3\[1\]\" is converted into an equivalent circuit using register \"switchValue3\[1\]~_emulated\" and latch \"switchValue3\[1\]~5\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue3\[2\] switchValue3\[2\]~_emulated switchValue3\[2\]~9 " "Register \"switchValue3\[2\]\" is converted into an equivalent circuit using register \"switchValue3\[2\]~_emulated\" and latch \"switchValue3\[2\]~9\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue4\[0\] switchValue4\[0\]~_emulated switchValue4\[0\]~1 " "Register \"switchValue4\[0\]\" is converted into an equivalent circuit using register \"switchValue4\[0\]~_emulated\" and latch \"switchValue4\[0\]~1\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue4[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue4\[1\] switchValue4\[1\]~_emulated switchValue4\[1\]~5 " "Register \"switchValue4\[1\]\" is converted into an equivalent circuit using register \"switchValue4\[1\]~_emulated\" and latch \"switchValue4\[1\]~5\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue4[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue4\[2\] switchValue4\[2\]~_emulated switchValue4\[2\]~9 " "Register \"switchValue4\[2\]\" is converted into an equivalent circuit using register \"switchValue4\[2\]~_emulated\" and latch \"switchValue4\[2\]~9\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue4[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue4\[3\] switchValue4\[3\]~_emulated switchValue4\[3\]~13 " "Register \"switchValue4\[3\]\" is converted into an equivalent circuit using register \"switchValue4\[3\]~_emulated\" and latch \"switchValue4\[3\]~13\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue4[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue5\[0\] switchValue5\[0\]~_emulated switchValue5\[0\]~1 " "Register \"switchValue5\[0\]\" is converted into an equivalent circuit using register \"switchValue5\[0\]~_emulated\" and latch \"switchValue5\[0\]~1\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue5[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switchValue5\[1\] switchValue5\[1\]~_emulated switchValue5\[1\]~5 " "Register \"switchValue5\[1\]\" is converted into an equivalent circuit using register \"switchValue5\[1\]~_emulated\" and latch \"switchValue5\[1\]~5\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 116 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1647452603845 "|digitalClock|switchValue5[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1647452603845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647452603985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647452604673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647452604673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "digitalClock.vhd" "" { Text "H:/My Documents/Downloads/ECE5500/Lab6/digitalClock.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647452605017 "|digitalClock|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647452605017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647452605017 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647452605017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647452605017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647452605017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647452605095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 15:13:25 2022 " "Processing ended: Wed Mar 16 15:13:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647452605095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647452605095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647452605095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647452605095 ""}
