

================================================================
== Vitis HLS Report for 'sobel_rgb_axis_Pipeline_init_cols'
================================================================
* Date:           Fri Oct 24 15:14:33 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        KhanhTran_Lab3
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.922 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                      |
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+
    |        2|     1026|  20.000 ns|  10.260 us|    1|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- init_cols  |        0|     1024|         2|          1|          1|  0 ~ 1024|       yes|
        +-------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     59|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     36|    -|
|Register         |        -|   -|     25|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     25|     95|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_106_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln58_fu_100_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  59|          44|          35|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_2     |   9|          2|   11|         22|
    |x_fu_42                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |x_2_reg_129              |  11|   0|   11|          0|
    |x_fu_42                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  25|   0|   25|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  sobel_rgb_axis_Pipeline_init_cols|  return value|
|width           |   in|   32|     ap_none|                              width|        scalar|
|line0_address1  |  out|   10|   ap_memory|                              line0|         array|
|line0_ce1       |  out|    1|   ap_memory|                              line0|         array|
|line0_we1       |  out|    1|   ap_memory|                              line0|         array|
|line0_d1        |  out|    8|   ap_memory|                              line0|         array|
|line1_address1  |  out|   10|   ap_memory|                              line1|         array|
|line1_ce1       |  out|    1|   ap_memory|                              line1|         array|
|line1_we1       |  out|    1|   ap_memory|                              line1|         array|
|line1_d1        |  out|    8|   ap_memory|                              line1|         array|
+----------------+-----+-----+------------+-----------------------------------+--------------+

