$date
	Sun Oct 23 02:29:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#591328
b1101 !
1"
#591330
b1101 &
b1101 %
1$
#591331
0"
#591334
b101000 &
b101000 %
#591338
b10100 &
b10100 %
#591342
b1010 &
b1010 %
#591346
b101 &
b101 %
#591350
b10000 &
b10000 %
#591354
b1000 &
b1000 %
#591358
b100 &
b100 %
#591362
b10 &
b10 %
#591366
b1 &
1#
b1 %
#591370
b0 &
b0 %
0#
0$
#1641006
b101 &
b101 %
1$
b101 !
1"
#1641007
0"
#1641010
b10000 &
b10000 %
#1641014
b1000 &
b1000 %
#1641018
b100 &
b100 %
#1641022
b10 &
b10 %
#1641026
b1 &
b1 %
1#
#1641030
b0 &
0#
b0 %
0$
#2613552
b1 !
1"
#2613554
b1 &
b1 %
1$
#2613555
0"
#2613558
1#
#2613562
b0 &
b0 %
0#
0$
#4500012
