// Seed: 3701887518
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    output wor   id_2
);
  wire id_4 = id_4;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1
);
  assign id_3 = id_3 - 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  assign id_3 = id_0;
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
endmodule
